<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::MachineRegisterInfo Class Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#friends">Friends</a>  </div>
  <div class="headertitle">
<div class="title">llvm::MachineRegisterInfo Class Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::MachineRegisterInfo" -->
<p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.  
 <a href="classllvm_1_1MachineRegisterInfo.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>&gt;</code></p>

<p><a href="classllvm_1_1MachineRegisterInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Classes</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html" title="defusechain_iterator - This class provides iterator support for machine operands in the function that...">defusechain_iterator</a> - This class provides iterator support for machine operands in the function that use or define a specific register.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html" title="defusechain_iterator - This class provides iterator support for machine operands in the function that...">defusechain_iterator</a> - This class provides iterator support for machine operands in the function that use or define a specific register.  <a href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html#details">More...</a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register.  <a href="#a28e38d1205413931f2c42e2dec7caafb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <a href="#acfd82fed0bfd64acef3dacfcb9bed147"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle.  <a href="#a285e3b676f381da995269d05cbf6b4aa"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug.  <a href="#ab4117eefba8533b8dfdf642f35aec787"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug.  <a href="#a2284f8da6a5a1880a11a271a3531fd11"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug.  <a href="#a88d5a97aa1a3b1dfe45beb6d309549c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">def_iterator/def_begin/def_end - Walk all defs of the specified register.  <a href="#a2bcdee9013cf2ec4dd7ad9fb0005220c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst.  <a href="#a95e4156df9cad83c4a8d6fb761bab8d7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle.  <a href="#ae42c580d6ba4565cbc7f74cc799f24b9"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">use_iterator/use_begin/use_end - Walk all uses of the specified register.  <a href="#a7708cae9acd5d31606e279e7e4f55350"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>.  <a href="#afcd4104f2564c9c51658e97b3cbdd559"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle.  <a href="#af886b53642af05705b4739a09c0df060"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug.  <a href="#a103d3a425ed7310ef95852986e0c53c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug.  <a href="#a9f160390506f68f58660551f28d47b04"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef <br class="typebreak"/>
<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><br class="typebreak"/>
&lt; <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>, <a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <br class="typebreak"/>
<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>, <a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a></td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug.  <a href="#a9b694a43b928e7332b7381abb258bdc4"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef std::vector&lt; std::pair<br class="typebreak"/>
&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;<br class="typebreak"/>
 &gt;::const_iterator&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a></td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aed60014d5621b70d033d7d7fc60e3492">MachineRegisterInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">getTargetRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">resetDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">setDelegate</a> (<a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *delegate)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">isSSA</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">leaveSSA</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aab02e22a5eb05431890303cdeb8d0479">tracksLiveness</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">tracksLiveness - Returns true when tracking register liveness accurately.  <a href="#aab02e22a5eb05431890303cdeb8d0479"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">invalidateLiveness</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">invalidateLiveness - Indicates that register liveness is no longer being tracked accurately.  <a href="#a721b3ae1a20e295cc4f1143958ad3884"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a25ccdf53f36607d18b8dd183203bb8ca">shouldTrackSubRegLiveness</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level.  <a href="#a25ccdf53f36607d18b8dd183203bb8ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4c172ba54645bda066b3fbeb97cafd0">shouldTrackSubRegLiveness</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acf775023b60bf4b7fbae72df1b16494c">subRegLivenessEnabled</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae81296d1e0d4ba009c2764371eb68742">enableSubRegLiveness</a> (<a class="el" href="classbool.html">bool</a> Enable=<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>)</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">addRegOperandToUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Add MO to the linked list of operands for its register.  <a href="#af7f7e5eb5b55add81ed8fe39ac83b9c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">removeRegOperandFromUseList</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Remove MO from its use-def list.  <a href="#aea6bca2d194dea4aa5634cf5c394ebdc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">moveOperands</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Dst, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *Src, <a class="el" href="classunsigned.html">unsigned</a> NumOps)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Move NumOps operands from Src to Dst, updating use-def lists as needed.  <a href="#a557ce2bfb3c946e43d65d750b2537987"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">verifyUseList</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the sanity of the use list for Reg.  <a href="#aa56d6df38730dbdfc54792b291b05254"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aedd372555283b71cb5be32c4fcb68921">verifyUseLists</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Verify the use list of all registers.  <a href="#aedd372555283b71cb5be32c4fcb68921"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">reg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a390895edd6f21cf4138dcb8d0ffa7895">reg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa6edbec96fae61bd020d36bcbf5aa1bb">reg_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6fe0f62aad4e0fe8505e59d160ecfb77">reg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae7fec3bc29d4eb6c1a55729585662e13">reg_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aefd6234203063482cc4a1e605d43944d">reg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad9164d2a330b1f92627fd5fc66fb00af">reg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in).  <a href="#ad9164d2a330b1f92627fd5fc66fb00af"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">reg_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af8592976b8784e984c597e1ba2f24d78">reg_nodbg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af03f99b905030a0d2ed2b731345308dc">reg_instr_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad4d74145bff4e6032e418d960ff36aff">reg_nodbg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af9ce423361f6d455d7488666c9cb2b35">reg_bundle_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a37f1637f079360f30f52f729c6e9be58">reg_nodbg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">reg_nodbg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions.  <a href="#ab81d87ea1face18fab38091303d87d2a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">def_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54e49115842b336626727a9a84276d88">def_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">def_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a716d3ac577857a2ab0d1dd1e010273e9">def_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1714f68bb778e65e447b8e88166fa071">def_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2895425ea12b3cd3554ad7d5408e00c7">def_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">def_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">def_empty - Return true if there are no instructions defining the specified register (it may be live-in).  <a href="#afef4b73d23e882692f002b5e85f1edcb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">hasOneDef</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneDef - Return true if there is exactly one instruction defining the specified register.  <a href="#adac1aac8509b299918a6cae29ead3cdb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">use_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab6f5c7fed970916c79dc0933018582ce">use_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aac27bb82372cb5944e239f3dd6ec56b2">use_instr_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abb154b8d6f8482a2673bf5c2b848c9a9">use_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1ef09dce53fd9b98c2d4b6da1b0c3f55">use_bundle_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6185450abe7ac4e551006abfbe6b6898">use_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">use_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">use_empty - Return true if there are no instructions using the specified register.  <a href="#a0be07e313486cf812c3bab6cfc1da620"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">hasOneUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneUse - Return true if there is exactly one instruction using the specified register.  <a href="#a8b43b880d693311e4375195ab5a95596"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">use_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad76c4246449fce2d0a2e8d49c931bc4d">use_nodbg_operands</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae7d0713b62a49afc9f5f5c9eae42aa66">use_instr_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a60f34a369ae1a5ba170791a72ff2dff7">use_nodbg_instructions</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a360189725a4982c6222dd6034cbd9c74">use_bundle_nodbg_begin</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a><br class="typebreak"/>
&lt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9434ef3c68ae97bdd29fbafeadf0098e">use_nodbg_bundles</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac02c0424a7e7a4021fd9efc0a71d7473">use_nodbg_empty</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register.  <a href="#ac02c0424a7e7a4021fd9efc0a71d7473"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">hasOneNonDBGUse</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register.  <a href="#a8be4959abd44b6fbd158dba0d7c315bc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">replaceRegWith</a> (<a class="el" href="classunsigned.html">unsigned</a> FromReg, <a class="el" href="classunsigned.html">unsigned</a> ToReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">replaceRegWith - Replace all instances of FromReg with ToReg in the machine function.  <a href="#a0eb653bae4f5a11b4b19a6247fd0021c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">getVRegDef</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found.  <a href="#abf69f92f1977440a4e443a26baeb73c0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">getUniqueVRegDef</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found.  <a href="#a3a8e37a5bdd95e6bc921cc0855a3dbf1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">clearKillFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a>.  <a href="#a94d3a48b807d71fd89867d73988b08fb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9df1bfa4ea667aa1e2accb650b62187b">dumpUses</a> (<a class="el" href="classunsigned.html">unsigned</a> RegNo) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9d7134fb4c7b07bd2fab941063bea585">isConstantPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isConstantPhysReg - Returns true if PhysReg is unallocatable and constant throughout the function.  <a href="#a9d7134fb4c7b07bd2fab941063bea585"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">getPressureSets</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Get an iterator over the pressure sets affected by the given physical or virtual register.  <a href="#a0c29744c3bf19d281c32726176892c02"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">getRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegClass - Return the register class of the specified virtual register.  <a href="#ab3904d3601dbe52865d5f2e33a06d80d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">setRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegClass - Set the register class of the specified virtual register.  <a href="#abc2f27ea446a79159a27f3fb39840847"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">constrainRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> MinNumRegs=0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers.  <a href="#a4312b4757ac75bf9be905acfeefd6838"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">recomputeRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg.  <a href="#a4ed4564189302ded06c4afe4998796c6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">createVirtualRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RegClass)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">createVirtualRegister - Create and return a new virtual register in the function with the specified register class.  <a href="#a76c3c7e3d4f11b4cfad37fc0449c9635"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">getNumVirtRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getNumVirtRegs - Return the number of virtual registers created.  <a href="#a78278263fc4c2deaf913ec1bbf98a8d2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">clearVirtRegs</a> ()</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">clearVirtRegs - Remove all virtual registers (after physreg assignment).  <a href="#a7e2e403e3e1f758b87c25302090c96c2"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">setRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1Type.html">Type</a>, <a class="el" href="classunsigned.html">unsigned</a> PrefReg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">setRegAllocationHint - Specify a register allocation hint for the specified virtual register.  <a href="#a60b5a4a9be5a9b436a0be6edf036bbe3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0302a841add252ddeb9b76d94d554e60">getRegAllocationHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getRegAllocationHint - Return the register allocation hint for the specified virtual register.  <a href="#a0302a841add252ddeb9b76d94d554e60"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abdded69a910d642dd700405fa09e87cd">getSimpleHint</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getSimpleHint - Return the preferred register allocation hint, or 0 if a standard simple hint (<a class="el" href="classllvm_1_1Type.html" title="The instances of the Type class are immutable: once they are created, they are never changed...">Type</a> == 0) is not set.  <a href="#abdded69a910d642dd700405fa09e87cd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aca2889f06819a18c5bc57aba62e121dd">markUsesInDebugValueAsUndef</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis.  <a href="#aca2889f06819a18c5bc57aba62e121dd"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">isPhysRegUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isPhysRegUsed - Return true if the specified register is used in this function.  <a href="#abe3c98b9803fa6a21eca279173c27b12"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a332a199272a80afabcfd9e79c9c97d00">setRegUnitUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> RegUnit)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Mark the specified register unit as used in this function.  <a href="#a332a199272a80afabcfd9e79c9c97d00"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">setPhysRegUsed</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">setPhysRegUsed - Mark the specified register used in this function.  <a href="#a8102e337f77143271ef8ccd4ea2546b3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">addPhysRegsUsedFromRegMask</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *RegMask)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used.  <a href="#ac386aa863d0dc665f4b7da757f60054b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a22fda1d7656257f4d73bdd3ad5341474">setPhysRegUnused</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">setPhysRegUnused - Mark the specified register unused in this function.  <a href="#a22fda1d7656257f4d73bdd3ad5341474"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">freezeReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins.  <a href="#ad32d5b4fe86449641427a131c27c03f7"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">reservedRegsFrozen</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant.  <a href="#a3d8676cfdbb137a8492c020c50bae218"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">canReserveReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">canReserveReg - Returns true if PhysReg can be used as a reserved register.  <a href="#a83ac2b4f9a72254806bbb4b9958ddb43"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">getReservedRegs</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getReservedRegs - Returns a reference to the frozen set of reserved registers.  <a href="#a7601a4f2f42c043d01b6921b2b3b00b0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">isReserved</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isReserved - Returns true when PhysReg is a reserved register.  <a href="#a008f499ae277e4936b5b897ddb4bcb7e"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">isAllocatable</a> (<a class="el" href="classunsigned.html">unsigned</a> PhysReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved.  <a href="#a017c4ebe5112a2521ee37dfe1e78236c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">addLiveIn</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="classunsigned.html">unsigned</a> vreg=0)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">addLiveIn - Add the specified register as a live-in.  <a href="#a741035a378541c4f5b78ba3b73d86633"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">livein_begin</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">livein_end</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">livein_empty</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5e4b09e8d0f31b43fd5a912ed288bccb">isLiveIn</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5df7952ff9c1e97b9ee98c2a3f74037f">getLiveInPhysReg</a> (<a class="el" href="classunsigned.html">unsigned</a> VReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register.  <a href="#a5df7952ff9c1e97b9ee98c2a3f74037f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">getLiveInVirtReg</a> (<a class="el" href="classunsigned.html">unsigned</a> PReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register.  <a href="#a957027d4e9d0442f3bf1a0d7db0ba253"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">EmitLiveInCopies</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *EntryMBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;TRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>)</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block.  <a href="#a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6b5155ba1ab2a23401ec09d3d76a0ee1">getMaxLaneMaskForVReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>.  <a href="#a6b5155ba1ab2a23401ec09d3d76a0ee1"></a><br/></td></tr>
<tr><td colspan="2"><h2><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">reg_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">reg_instr_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">reg_bundle_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">reg_nodbg_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">reg_instr_nodbg_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">reg_bundle_nodbg_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">def_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">def_instr_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">def_bundle_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">use_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">use_instr_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">use_bundle_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">use_nodbg_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">use_instr_nodbg_end</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">use_bundle_nodbg_end</a> ()</td></tr>
<tr><td colspan="2"><h2><a name="friends"></a>
Friends</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac0ea2120afd899eac132d25b481aac45">defusechain_iterator</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">class&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acb555468af13de4c539d8c24f925795c">defusechain_instr_iterator</a></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p><a class="el" href="classllvm_1_1MachineRegisterInfo.html" title="MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc.">MachineRegisterInfo</a> - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00032">32</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>
</div><hr/><h2>Member Typedef Documentation</h2>
<a class="anchor" id="ae42c580d6ba4565cbc7f74cc799f24b9"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_bundle_iterator" ref="ae42c580d6ba4565cbc7f74cc799f24b9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">llvm::MachineRegisterInfo::def_bundle_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>def_bundle_iterator/def_bundle_begin/def_bundle_end - Walk all defs of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00380">380</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a95e4156df9cad83c4a8d6fb761bab8d7"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_instr_iterator" ref="a95e4156df9cad83c4a8d6fb761bab8d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">llvm::MachineRegisterInfo::def_instr_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>def_instr_iterator/def_instr_begin/def_instr_end - Walk all defs of the specified register, stepping by MachineInst. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00363">363</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2bcdee9013cf2ec4dd7ad9fb0005220c"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_iterator" ref="a2bcdee9013cf2ec4dd7ad9fb0005220c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">llvm::MachineRegisterInfo::def_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>def_iterator/def_begin/def_end - Walk all defs of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00350">350</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a80b58d5afb19164c6199077bf8f8ea1a"></a><!-- doxytag: member="llvm::MachineRegisterInfo::livein_iterator" ref="a80b58d5afb19164c6199077bf8f8ea1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef std::vector&lt;std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>,<a class="el" href="classunsigned.html">unsigned</a>&gt; &gt;::const_iterator <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">llvm::MachineRegisterInfo::livein_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00773">773</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a285e3b676f381da995269d05cbf6b4aa"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_bundle_iterator" ref="a285e3b676f381da995269d05cbf6b4aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">llvm::MachineRegisterInfo::reg_bundle_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reg_bundle_iterator/reg_bundle_begin/reg_bundle_end - Walk all defs and uses of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00272">272</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a88d5a97aa1a3b1dfe45beb6d309549c0"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator" ref="a88d5a97aa1a3b1dfe45beb6d309549c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reg_bundle_nodbg_iterator/reg_bundle_nodbg_begin/reg_bundle_nodbg_end - Walk all defs and uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00328">328</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="acfd82fed0bfd64acef3dacfcb9bed147"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_instr_iterator" ref="acfd82fed0bfd64acef3dacfcb9bed147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">llvm::MachineRegisterInfo::reg_instr_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reg_instr_iterator/reg_instr_begin/reg_instr_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00255">255</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a2284f8da6a5a1880a11a271a3531fd11"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_instr_nodbg_iterator" ref="a2284f8da6a5a1880a11a271a3531fd11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">llvm::MachineRegisterInfo::reg_instr_nodbg_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reg_instr_nodbg_iterator/reg_instr_nodbg_begin/reg_instr_nodbg_end - Walk all defs and uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00310">310</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a28e38d1205413931f2c42e2dec7caafb"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_iterator" ref="a28e38d1205413931f2c42e2dec7caafb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">llvm::MachineRegisterInfo::reg_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reg_iterator/reg_begin/reg_end - Walk all defs and uses of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00242">242</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ab4117eefba8533b8dfdf642f35aec787"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_nodbg_iterator" ref="ab4117eefba8533b8dfdf642f35aec787" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">llvm::MachineRegisterInfo::reg_nodbg_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reg_nodbg_iterator/reg_nodbg_begin/reg_nodbg_end - Walk all defs and uses of the specified register, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00292">292</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="af886b53642af05705b4739a09c0df060"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_bundle_iterator" ref="af886b53642af05705b4739a09c0df060" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">llvm::MachineRegisterInfo::use_bundle_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>use_bundle_iterator/use_bundle_begin/use_bundle_end - Walk all uses of the specified register, stepping by bundle. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00438">438</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9b694a43b928e7332b7381abb258bdc4"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_bundle_nodbg_iterator" ref="a9b694a43b928e7332b7381abb258bdc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">llvm::MachineRegisterInfo::use_bundle_nodbg_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>use_bundle_nodbg_iterator/use_bundle_nodbg_begin/use_bundle_nodbg_end - Walk all uses of the specified register, stepping by bundle, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00503">503</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="afcd4104f2564c9c51658e97b3cbdd559"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_instr_iterator" ref="afcd4104f2564c9c51658e97b3cbdd559" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">llvm::MachineRegisterInfo::use_instr_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>use_instr_iterator/use_instr_begin/use_instr_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00421">421</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a9f160390506f68f58660551f28d47b04"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_instr_nodbg_iterator" ref="a9f160390506f68f58660551f28d47b04" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">llvm::MachineRegisterInfo::use_instr_nodbg_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>use_instr_nodbg_iterator/use_instr_nodbg_begin/use_instr_nodbg_end - Walk all uses of the specified register, stepping by <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction.">MachineInstr</a>, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00485">485</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a7708cae9acd5d31606e279e7e4f55350"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_iterator" ref="a7708cae9acd5d31606e279e7e4f55350" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">llvm::MachineRegisterInfo::use_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>use_iterator/use_begin/use_end - Walk all uses of the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00408">408</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="a103d3a425ed7310ef95852986e0c53c0"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_nodbg_iterator" ref="a103d3a425ed7310ef95852986e0c53c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a>&lt;<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>,<a class="el" href="SimplifyInstructions_8cpp.html#a6dd713bd88673625bb181528a61bdc85">false</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">llvm::MachineRegisterInfo::use_nodbg_iterator</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>use_nodbg_iterator/use_nodbg_begin/use_nodbg_end - Walk all uses of the specified register, skipping those marked as Debug. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00467">467</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="aed60014d5621b70d033d7d7fc60e3492"></a><!-- doxytag: member="llvm::MachineRegisterInfo::MachineRegisterInfo" ref="aed60014d5621b70d033d7d7fc60e3492" args="(const MachineFunction *MF)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MachineRegisterInfo::MachineRegisterInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td><code> [explicit]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00026">26</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="IndexedMap_8h_source.html#l00056">llvm::IndexedMap&lt; T, ToIndexT &gt;::reserve()</a>, and <a class="el" href="BitVector_8h_source.html#l00192">llvm::BitVector::resize()</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a741035a378541c4f5b78ba3b73d86633"></a><!-- doxytag: member="llvm::MachineRegisterInfo::addLiveIn" ref="a741035a378541c4f5b78ba3b73d86633" args="(unsigned Reg, unsigned vreg=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a741035a378541c4f5b78ba3b73d86633">llvm::MachineRegisterInfo::addLiveIn</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>vreg</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addLiveIn - Add the specified register as a live-in. </p>
<p>Note that it is an error to add the same register to the same set more than once. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00766">766</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00431">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00900">addLiveIn()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02632">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00856">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00861">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00339">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, and <a class="el" href="R600ISelLowering_8cpp_source.html#l00577">llvm::R600TargetLowering::LowerOperation()</a>.</p>

</div>
</div>
<a class="anchor" id="ac386aa863d0dc665f4b7da757f60054b"></a><!-- doxytag: member="llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask" ref="ac386aa863d0dc665f4b7da757f60054b" args="(const uint32_t *RegMask)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac386aa863d0dc665f4b7da757f60054b">llvm::MachineRegisterInfo::addPhysRegsUsedFromRegMask</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> uint32_t *&#160;</td>
          <td class="paramname"><em>RegMask</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. </p>
<p>This corresponds to the bit mask attached to register mask operands. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00687">687</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00493">llvm::BitVector::setBitsNotInMask()</a>.</p>

</div>
</div>
<a class="anchor" id="af7f7e5eb5b55add81ed8fe39ac83b9c2"></a><!-- doxytag: member="llvm::MachineRegisterInfo::addRegOperandToUseList" ref="af7f7e5eb5b55add81ed8fe39ac83b9c2" args="(MachineOperand *MO)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af7f7e5eb5b55add81ed8fe39ac83b9c2">MachineRegisterInfo::addRegOperandToUseList</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Add MO to the linked list of operands for its register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00169">169</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00279">llvm::MachineOperand::isDef()</a>, <a class="el" href="InstrProfIndexed_8h_source.html#l00027">llvm::IndexedInstrProf::Last</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a5419b4c72920147aa9459e6cf3cd5271">llvm::MachineOperand::Reg</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00169">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a83ac2b4f9a72254806bbb4b9958ddb43"></a><!-- doxytag: member="llvm::MachineRegisterInfo::canReserveReg" ref="a83ac2b4f9a72254806bbb4b9958ddb43" args="(unsigned PhysReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a83ac2b4f9a72254806bbb4b9958ddb43">llvm::MachineRegisterInfo::canReserveReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>canReserveReg - Returns true if PhysReg can be used as a reserved register. </p>
<p>Any register can be reserved before <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> is called. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00726">726</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00719">reservedRegsFrozen()</a>, and <a class="el" href="BitVector_8h_source.html#l00322">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="MipsRegisterInfo_8cpp_source.html#l00286">llvm::MipsRegisterInfo::canRealignStack()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00333">llvm::ARMBaseRegisterInfo::canRealignStack()</a>.</p>

</div>
</div>
<a class="anchor" id="a94d3a48b807d71fd89867d73988b08fb"></a><!-- doxytag: member="llvm::MachineRegisterInfo::clearKillFlags" ref="a94d3a48b807d71fd89867d73988b08fb" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94d3a48b807d71fd89867d73988b08fb">MachineRegisterInfo::clearKillFlags</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand.">MachineOperand</a>. </p>
<p>This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00334">334</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00414">use_operands()</a>.</p>

<p>Referenced by <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00692">llvm::HexagonInstrInfo::expandPostRAPseudo()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00412">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l01015">llvm::HexagonInstrInfo::PredicateInstruction()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a7e2e403e3e1f758b87c25302090c96c2"></a><!-- doxytag: member="llvm::MachineRegisterInfo::clearVirtRegs" ref="a7e2e403e3e1f758b87c25302090c96c2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7e2e403e3e1f758b87c25302090c96c2">MachineRegisterInfo::clearVirtRegs</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>clearVirtRegs - Remove all virtual registers (after physreg assignment). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00108">108</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="IndexedMap_8h_source.html#l00064">llvm::IndexedMap&lt; T, ToIndexT &gt;::clear()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00616">getNumVirtRegs()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00310">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">verifyUseList()</a>.</p>

</div>
</div>
<a class="anchor" id="a4312b4757ac75bf9be905acfeefd6838"></a><!-- doxytag: member="llvm::MachineRegisterInfo::constrainRegClass" ref="a4312b4757ac75bf9be905acfeefd6838" args="(unsigned Reg, const TargetRegisterClass *RC, unsigned MinNumRegs=0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4312b4757ac75bf9be905acfeefd6838">MachineRegisterInfo::constrainRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>MinNumRegs</em> = <code>0</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers. </p>
<p>Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">47</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00172">llvm::TargetRegisterInfo::getCommonSubClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00068">llvm::TargetRegisterClass::getNumRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">getRegClass()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00041">setRegClass()</a>.</p>

<p>Referenced by <a class="el" href="MachineBasicBlock_8cpp_source.html#l00326">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="FastISel_8cpp_source.html#l01721">llvm::FastISel::constrainOperandRegClass()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00679">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="FastISel_8cpp_source.html#l01979">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02069">llvm::AArch64InstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02586">genMadd()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02637">genMaddR()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00412">llvm::AArch64InstrInfo::insertSelect()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00168">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01914">llvm::AArch64InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00330">llvm::AArch64RegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00974">llvm::PPCRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00567">llvm::ARMBaseRegisterInfo::materializeFrameBaseRegister()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01836">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06489">reassociateOps()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00995">llvm::PPCRegisterInfo::resolveFrameIndex()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00125">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l01816">llvm::AArch64InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00703">UpdateOperandRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a76c3c7e3d4f11b4cfad37fc0449c9635"></a><!-- doxytag: member="llvm::MachineRegisterInfo::createVirtualRegister" ref="a76c3c7e3d4f11b4cfad37fc0449c9635" args="(const TargetRegisterClass *RegClass)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a76c3c7e3d4f11b4cfad37fc0449c9635">MachineRegisterInfo::createVirtualRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RegClass</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">92</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00616">getNumVirtRegs()</a>, <a class="el" href="IndexedMap_8h_source.html#l00068">llvm::IndexedMap&lt; T, ToIndexT &gt;::grow()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00310">llvm::TargetRegisterInfo::index2VirtReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00102">llvm::TargetRegisterClass::isAllocatable()</a>, and <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html#a3da97de747916863d0b55bfdffd5f290">llvm::MachineRegisterInfo::Delegate::MRI_NoteNewVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00431">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00326">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MipsISelLowering_8cpp_source.html#l00900">addLiveIn()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00034">llvm::LiveRangeEdit::createEmptyIntervalFrom()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00043">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02632">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="FunctionLoweringInfo_8cpp_source.html#l00353">llvm::FunctionLoweringInfo::CreateReg()</a>, <a class="el" href="FastISel_8cpp_source.html#l01717">llvm::FastISel::createResultReg()</a>, <a class="el" href="HexagonInstrInfo_8cpp_source.html#l00789">llvm::HexagonInstrInfo::createVR()</a>, <a class="el" href="SystemZRegisterInfo_8cpp_source.html#l00058">llvm::SystemZRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00497">llvm::ThumbRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="AArch64RegisterInfo_8cpp_source.html#l00369">llvm::AArch64RegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00727">llvm::PPCRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00689">llvm::ARMBaseRegisterInfo::eliminateFrameIndex()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07914">llvm::PPCTargetLowering::EmitAtomicBinary()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08280">llvm::PPCTargetLowering::emitEHSjLjLongJmp()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08132">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="SIISelLowering_8cpp_source.html#l00658">llvm::SITargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l07475">llvm::ARMTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08389">llvm::PPCTargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l07999">llvm::PPCTargetLowering::EmitPartwordAtomicBinary()</a>, <a class="el" href="NVPTXFrameLowering_8cpp_source.html#l00034">llvm::NVPTXFrameLowering::emitPrologue()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00367">llvm::MipsSEFrameLowering::emitPrologue()</a>, <a class="el" href="MSP430ISelLowering_8cpp_source.html#l01198">llvm::MSP430TargetLowering::EmitShiftInstr()</a>, <a class="el" href="ThumbRegisterInfo_8cpp_source.html#l00124">emitThumbRegPlusImmInReg()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02967">llvm::SparcTargetLowering::expandAtomicRMW()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02598">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l04804">forceReg()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02673">llvm::AArch64InstrInfo::genAlternativeCodeSequence()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00069">llvm::MipsFunctionInfo::getGlobalBaseReg()</a>, <a class="el" href="SparcInstrInfo_8cpp_source.html#l00424">llvm::SparcInstrInfo::getGlobalBaseReg()</a>, <a class="el" href="MipsMachineFunction_8cpp_source.html#l00093">llvm::MipsFunctionInfo::getMips16SPAliasReg()</a>, <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l05733">GetRegistersForValue()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00114">InsertNewDef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01482">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="MipsSEInstrInfo_8cpp_source.html#l00381">llvm::MipsSEInstrInfo::loadImmediate()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00574">llvm::PPCRegisterInfo::lowerCRBitRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00530">llvm::PPCRegisterInfo::lowerCRBitSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00487">llvm::PPCRegisterInfo::lowerCRRestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00442">llvm::PPCRegisterInfo::lowerCRSpilling()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00322">llvm::PPCRegisterInfo::lowerDynamicAlloc()</a>, <a class="el" href="HexagonISelLowering_8cpp_source.html#l00856">llvm::HexagonTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SystemZISelLowering_8cpp_source.html#l00861">llvm::SystemZTargetLowering::LowerFormalArguments()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l00339">llvm::SparcTargetLowering::LowerFormalArguments_32()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00648">llvm::PPCRegisterInfo::lowerVRSAVERestore()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00622">llvm::PPCRegisterInfo::lowerVRSAVESpilling()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02017">llvm::SIInstrInfo::moveSMRDToVALU()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02121">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06489">reassociateOps()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01923">llvm::SIInstrInfo::splitSMRD()</a>, and <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l02041">llvm::SelectionDAGBuilder::visitLandingPadClauseBB()</a>.</p>

</div>
</div>
<a class="anchor" id="a66efe5c5561969cd4506c421daaf9bf3"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_begin" ref="a66efe5c5561969cd4506c421daaf9bf3" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a66efe5c5561969cd4506c421daaf9bf3">llvm::MachineRegisterInfo::def_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00351">351</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">hasOneDef()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00444">isKilled()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l00410">MustSaveLR()</a>.</p>

</div>
</div>
<a class="anchor" id="a1714f68bb778e65e447b8e88166fa071"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_bundle_begin" ref="a1714f68bb778e65e447b8e88166fa071" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1714f68bb778e65e447b8e88166fa071">llvm::MachineRegisterInfo::def_bundle_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00381">381</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">def_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a595a7a24c293a79d1f19a3ae2337bb49"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_bundle_end" ref="a595a7a24c293a79d1f19a3ae2337bb49" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a595a7a24c293a79d1f19a3ae2337bb49">llvm::MachineRegisterInfo::def_bundle_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">384</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">def_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a2895425ea12b3cd3554ad7d5408e00c7"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_bundles" ref="a2895425ea12b3cd3554ad7d5408e00c7" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae42c580d6ba4565cbc7f74cc799f24b9">def_bundle_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2895425ea12b3cd3554ad7d5408e00c7">llvm::MachineRegisterInfo::def_bundles</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00388">388</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00381">def_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00384">def_bundle_end()</a>.</p>

</div>
</div>
<a class="anchor" id="afef4b73d23e882692f002b5e85f1edcb"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_empty" ref="afef4b73d23e882692f002b5e85f1edcb" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afef4b73d23e882692f002b5e85f1edcb">llvm::MachineRegisterInfo::def_empty</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">395</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00351">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">def_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">getUniqueVRegDef()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">isConstantPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="aa21b132afc12ed3cead7a879506f277a"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_end" ref="aa21b132afc12ed3cead7a879506f277a" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa21b132afc12ed3cead7a879506f277a">llvm::MachineRegisterInfo::def_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">354</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">def_operands()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">hasOneDef()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00444">isKilled()</a>, and <a class="el" href="PPCFrameLowering_8cpp_source.html#l00410">MustSaveLR()</a>.</p>

</div>
</div>
<a class="anchor" id="a0621a1959ffa120d8825420a988b6f0c"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_instr_begin" ref="a0621a1959ffa120d8825420a988b6f0c" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0621a1959ffa120d8825420a988b6f0c">llvm::MachineRegisterInfo::def_instr_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00364">364</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00372">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">getVRegDef()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l02258">regIsPICBase()</a>.</p>

</div>
</div>
<a class="anchor" id="a54dd0a5ebf7dbe5aab5fe51979356645"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_instr_end" ref="a54dd0a5ebf7dbe5aab5fe51979356645" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54dd0a5ebf7dbe5aab5fe51979356645">llvm::MachineRegisterInfo::def_instr_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00367">367</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00372">def_instructions()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">getUniqueVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">getVRegDef()</a>, and <a class="el" href="X86InstrInfo_8cpp_source.html#l02258">regIsPICBase()</a>.</p>

</div>
</div>
<a class="anchor" id="a716d3ac577857a2ab0d1dd1e010273e9"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_instructions" ref="a716d3ac577857a2ab0d1dd1e010273e9" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a95e4156df9cad83c4a8d6fb761bab8d7">def_instr_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a716d3ac577857a2ab0d1dd1e010273e9">llvm::MachineRegisterInfo::def_instructions</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00372">372</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00364">def_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00367">def_instr_end()</a>.</p>

<p>Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00317">getSingleDef()</a>, and <a class="el" href="PHIElimination_8cpp_source.html#l00203">isImplicitlyDefined()</a>.</p>

</div>
</div>
<a class="anchor" id="a54e49115842b336626727a9a84276d88"></a><!-- doxytag: member="llvm::MachineRegisterInfo::def_operands" ref="a54e49115842b336626727a9a84276d88" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2bcdee9013cf2ec4dd7ad9fb0005220c">def_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a54e49115842b336626727a9a84276d88">llvm::MachineRegisterInfo::def_operands</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00356">356</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00351">def_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">def_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00131">llvm::LiveRangeCalc::createDeadDefs()</a>.</p>

</div>
</div>
<a class="anchor" id="a9df1bfa4ea667aa1e2accb650b62187b"></a><!-- doxytag: member="llvm::MachineRegisterInfo::dumpUses" ref="a9df1bfa4ea667aa1e2accb650b62187b" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9df1bfa4ea667aa1e2accb650b62187b">MachineRegisterInfo::dumpUses</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00405">405</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00430">use_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="a44ddc08d3e0ee02a2a8fb36fb4c8ac18"></a><!-- doxytag: member="llvm::MachineRegisterInfo::EmitLiveInCopies" ref="a44ddc08d3e0ee02a2a8fb36fb4c8ac18" args="(MachineBasicBlock *EntryMBB, const TargetRegisterInfo &amp;TRI, const TargetInstrInfo &amp;TII)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a44ddc08d3e0ee02a2a8fb36fb4c8ac18">MachineRegisterInfo::EmitLiveInCopies</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>EntryMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TII</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00367">367</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineBasicBlock_8h_source.html#l00321">llvm::MachineBasicBlock::addLiveIn()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00241">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="TargetOpcodes_8h_source.html#l00086">llvm::TargetOpcode::COPY</a>, <a class="el" href="MCInstrInfo_8h_source.html#l00045">llvm::MCInstrInfo::get()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00453">use_empty()</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ae81296d1e0d4ba009c2764371eb68742"></a><!-- doxytag: member="llvm::MachineRegisterInfo::enableSubRegLiveness" ref="ae81296d1e0d4ba009c2764371eb68742" args="(bool Enable=true)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae81296d1e0d4ba009c2764371eb68742">llvm::MachineRegisterInfo::enableSubRegLiveness</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>Enable</em> = <code><a class="el" href="SpillPlacement_8cpp.html#a2d6267cf7f5c0f19c63fb6e8d6be76b5">true</a></code></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00198">198</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00122">llvm::LiveIntervals::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ad32d5b4fe86449641427a131c27c03f7"></a><!-- doxytag: member="llvm::MachineRegisterInfo::freezeReservedRegs" ref="ad32d5b4fe86449641427a131c27c03f7" args="(const MachineFunction &amp;)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7">MachineRegisterInfo::freezeReservedRegs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">411</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MCRegisterInfo_8h_source.html#l00368">llvm::MCRegisterInfo::getNumRegs()</a>, <a class="el" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, and <a class="el" href="BitVector_8h_source.html#l00118">llvm::BitVector::size()</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00057">llvm::RegAllocBase::init()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a5df7952ff9c1e97b9ee98c2a3f74037f"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getLiveInPhysReg" ref="a5df7952ff9c1e97b9ee98c2a3f74037f" args="(unsigned VReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5df7952ff9c1e97b9ee98c2a3f74037f">MachineRegisterInfo::getLiveInPhysReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00348">348</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00774">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00775">livein_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a957027d4e9d0442f3bf1a0d7db0ba253"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getLiveInVirtReg" ref="a957027d4e9d0442f3bf1a0d7db0ba253" args="(unsigned PReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a957027d4e9d0442f3bf1a0d7db0ba253">MachineRegisterInfo::getLiveInVirtReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PReg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00357">357</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00774">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00775">livein_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineFunction_8cpp_source.html#l00431">llvm::MachineFunction::addLiveIn()</a>, and <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02632">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>.</p>

</div>
</div>
<a class="anchor" id="a6b5155ba1ab2a23401ec09d3d76a0ee1"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getMaxLaneMaskForVReg" ref="a6b5155ba1ab2a23401ec09d3d76a0ee1" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6b5155ba1ab2a23401ec09d3d76a0ee1">MachineRegisterInfo::getMaxLaneMaskForVReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register <code>Reg</code>. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00396">396</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00203">llvm::TargetRegisterClass::getLaneMask()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">getRegClass()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00053">llvm::LiveRangeCalc::calculate()</a>, and <a class="el" href="LiveInterval_8cpp_source.html#l01100">llvm::LiveInterval::verify()</a>.</p>

</div>
</div>
<a class="anchor" id="a78278263fc4c2deaf913ec1bbf98a8d2"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getNumVirtRegs" ref="a78278263fc4c2deaf913ec1bbf98a8d2" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a78278263fc4c2deaf913ec1bbf98a8d2">llvm::MachineRegisterInfo::getNumVirtRegs</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getNumVirtRegs - Return the number of virtual registers created. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00616">616</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="IndexedMap_8h_source.html#l00078">llvm::IndexedMap&lt; T, ToIndexT &gt;::size()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00639">llvm::LiveIntervals::addKillFlags()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00763">llvm::LiveVariables::addNewBlock()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00749">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00108">clearVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00092">createVirtualRegister()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00070">llvm::VirtRegMap::grow()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00177">llvm::RegPressureTracker::init()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00120">llvm::VirtRegMap::print()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00155">llvm::LiveIntervals::print()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00122">llvm::LiveIntervals::runOnMachineFunction()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00052">llvm::ScheduleDAGInstrs::ScheduleDAGInstrs()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00651">llvm::MachineBasicBlock::SplitCriticalEdge()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="a0c29744c3bf19d281c32726176892c02"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getPressureSets" ref="a0c29744c3bf19d281c32726176892c02" args="(unsigned RegUnit) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1PSetIterator.html">PSetIterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0c29744c3bf19d281c32726176892c02">llvm::MachineRegisterInfo::getPressureSets</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get an iterator over the pressure sets affected by the given physical or virtual register. </p>
<p>If RegUnit is physical, it must be a register unit (from <a class="el" href="classllvm_1_1MCRegUnitIterator.html">MCRegUnitIterator</a>). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l01035">1035</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00386">llvm::PressureDiff::addPressureChange()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00096">llvm::RegPressureTracker::decreaseRegPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00432">llvm::RegPressureTracker::discoverLiveIn()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00443">llvm::RegPressureTracker::discoverLiveOut()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00082">llvm::RegPressureTracker::increaseRegPressure()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00289">llvm::RegPressureTracker::initLiveThru()</a>.</p>

</div>
</div>
<a class="anchor" id="a0302a841add252ddeb9b76d94d554e60"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getRegAllocationHint" ref="a0302a841add252ddeb9b76d94d554e60" args="(unsigned VReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt;<a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0302a841add252ddeb9b76d94d554e60">llvm::MachineRegisterInfo::getRegAllocationHint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegAllocationHint - Return the register allocation hint for the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00632">632</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00224">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00265">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00639">getSimpleHint()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00093">llvm::VirtRegMap::hasKnownPreference()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00278">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>.</p>

</div>
</div>
<a class="anchor" id="ab3904d3601dbe52865d5f2e33a06d80d"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getRegClass" ref="ab3904d3601dbe52865d5f2e33a06d80d" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab3904d3601dbe52865d5f2e33a06d80d">llvm::MachineRegisterInfo::getRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getRegClass - Return the register class of the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">580</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SelectionDAGBuilder_8cpp_source.html#l00762">llvm::RegsForValue::AddInlineAsmOperands()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00431">llvm::MachineFunction::addLiveIn()</a>, <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="AllocationOrder_8cpp_source.html#l00030">llvm::AllocationOrder::AllocationOrder()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00102">llvm::VirtRegMap::assignVirt2StackSlot()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00411">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00351">canFoldCopy()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">canFoldIntoCSel()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00371">llvm::AArch64InstrInfo::canInsertSelect()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00595">llvm::PPCInstrInfo::canInsertSelect()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">constrainRegClass()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00679">llvm::SystemZInstrInfo::convertToThreeAddress()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00044">copyHint()</a>, <a class="el" href="NVPTXInstrInfo_8cpp_source.html#l00033">llvm::NVPTXInstrInfo::copyPhysReg()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00034">llvm::LiveRangeEdit::createEmptyIntervalFrom()</a>, <a class="el" href="LiveRangeEdit_8cpp_source.html#l00043">llvm::LiveRangeEdit::createFrom()</a>, <a class="el" href="PPCISelLowering_8cpp_source.html#l08132">llvm::PPCTargetLowering::emitEHSjLjSetJmp()</a>, <a class="el" href="SparcISelLowering_8cpp_source.html#l02967">llvm::SparcTargetLowering::expandAtomicRMW()</a>, <a class="el" href="FastISel_8cpp_source.html#l01979">llvm::FastISel::fastEmitInst_extractsubreg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00917">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02598">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00754">llvm::SystemZInstrInfo::foldMemoryOperandImpl()</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00392">foldPatchpoint()</a>, <a class="el" href="ScheduleDAGRRList_8cpp_source.html#l00275">GetCostForDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00396">getMaxLaneMaskForVReg()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l00107">llvm::PPCInstrInfo::getOperandLatency()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01453">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="MipsOptimizePICCall_8cpp_source.html#l00118">getRegTy()</a>, <a class="el" href="NVPTXAsmPrinter_8cpp_source.html#l00562">llvm::NVPTXAsmPrinter::getVirtualRegisterName()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00118">hasVGPROperands()</a>, <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00052">llvm::MachineSSAUpdater::Initialize()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00110">isFPR64()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00101">isGPR64()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l05312">isNonFoldablePartialRegisterLoad()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01597">llvm::SIInstrInfo::isOperandLegal()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00075">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02121">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01836">llvm::ARMBaseInstrInfo::optimizeSelect()</a>, <a class="el" href="VirtRegMap_8cpp_source.html#l00120">llvm::VirtRegMap::print()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01006">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">recomputeRegClass()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="RegisterCoalescer_8cpp_source.html#l00319">llvm::CoalescerPair::setRegisters()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00190">shouldTrackSubRegLiveness()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00703">UpdateOperandRegClass()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01241">llvm::SIInstrInfo::usesConstantBus()</a>.</p>

</div>
</div>
<a class="anchor" id="a7601a4f2f42c043d01b6921b2b3b00b0"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getReservedRegs" ref="a7601a4f2f42c043d01b6921b2b3b00b0" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&amp; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7601a4f2f42c043d01b6921b2b3b00b0">llvm::MachineRegisterInfo::getReservedRegs</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getReservedRegs - Returns a reference to the frozen set of reserved registers. </p>
<p>This method should always be preferred to calling TRI::getReservedRegs() when possible. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00733">733</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00719">reservedRegsFrozen()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00745">isReserved()</a>, and <a class="el" href="RegisterClassInfo_8cpp_source.html#l00035">llvm::RegisterClassInfo::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="abdded69a910d642dd700405fa09e87cd"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getSimpleHint" ref="abdded69a910d642dd700405fa09e87cd" args="(unsigned VReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#abdded69a910d642dd700405fa09e87cd">llvm::MachineRegisterInfo::getSimpleHint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getSimpleHint - Return the preferred register allocation hint, or 0 if a standard simple hint (<a class="el" href="classllvm_1_1Type.html" title="The instances of the Type class are immutable: once they are created, they are never changed...">Type</a> == 0) is not set. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00639">639</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00632">getRegAllocationHint()</a>, <a class="el" href="AArch64CollectLOH_8cpp.html#ad8a36316b060bb8da08ad49a4a1b421e">Hint()</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="VirtRegMap_8cpp_source.html#l00084">llvm::VirtRegMap::hasPreferredPhys()</a>.</p>

</div>
</div>
<a class="anchor" id="a2356140507d825b629c3866b8c75b3ab"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getTargetRegisterInfo" ref="a2356140507d825b629c3866b8c75b3ab" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a>* <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2356140507d825b629c3866b8c75b3ab">llvm::MachineRegisterInfo::getTargetRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">131</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00081">llvm::TargetSubtargetInfo::getRegisterInfo()</a>, and <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00053">llvm::LiveRangeCalc::calculate()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">constrainRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">freezeReservedRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00755">isAllocatable()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">isConstantPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">isPhysRegUsed()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00026">MachineRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l01006">llvm::PSetIterator::PSetIterator()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">recomputeRegClass()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">replaceRegWith()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00693">setPhysRegUnused()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00679">setPhysRegUsed()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00766">llvm::ARMBaseRegisterInfo::shouldCoalesce()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01992">llvm::tryFoldSPUpdateIntoPushPop()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">verifyUseList()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="a3a8e37a5bdd95e6bc921cc0855a3dbf1"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getUniqueVRegDef" ref="a3a8e37a5bdd95e6bc921cc0855a3dbf1" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3a8e37a5bdd95e6bc921cc0855a3dbf1">MachineRegisterInfo::getUniqueVRegDef</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found. </p>
<p>If there are multiple definitions or no definition, return null. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00315">315</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00364">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00367">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02436">canCombineWithMUL()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00126">foldImmediates()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02586">genMadd()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02637">genMaddR()</a>, <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00418">getDef()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06395">hasReassocSibling()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06373">hasVirtualRegDefsInBasicBlock()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00824">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01418">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02351">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="abf69f92f1977440a4e443a26baeb73c0"></a><!-- doxytag: member="llvm::MachineRegisterInfo::getVRegDef" ref="abf69f92f1977440a4e443a26baeb73c0" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * <a class="el" href="classllvm_1_1MachineRegisterInfo.html#abf69f92f1977440a4e443a26baeb73c0">MachineRegisterInfo::getVRegDef</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found. </p>
<p>This assumes that the code is in SSA form, so there should only be one definition. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00304">304</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00958">llvm::MachineRegisterInfo::defusechain_instr_iterator&lt; ReturnUses, ReturnDefs, SkipDebug, ByOperand, ByInstr, ByBundle &gt;::atEnd()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00364">def_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00367">def_instr_end()</a>, and <a class="el" href="MD5_8cpp_source.html#l00054">I</a>.</p>

<p>Referenced by <a class="el" href="HexagonNewValueJump_8cpp_source.html#l00212">canCompareBeNewValueJump()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00307">canFoldIntoCSel()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01778">canFoldIntoMOVCC()</a>, <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00131">llvm::LiveVariables::HandleVirtRegUse()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00720">llvm::LiveVariables::VarInfo::isLiveIn()</a>, <a class="el" href="ARMISelLowering_8cpp_source.html#l01941">MatchingStackOffset()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02881">llvm::AArch64InstrInfo::optimizeCondBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01401">llvm::ARMBaseInstrInfo::produceSameValue()</a>, <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00294">removeCopies()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>, and <a class="el" href="MachineSSAUpdater_8cpp_source.html#l00323">llvm::SSAUpdaterTraits&lt; MachineSSAUpdater &gt;::ValueIsPHI()</a>.</p>

</div>
</div>
<a class="anchor" id="adac1aac8509b299918a6cae29ead3cdb"></a><!-- doxytag: member="llvm::MachineRegisterInfo::hasOneDef" ref="adac1aac8509b299918a6cae29ead3cdb" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#adac1aac8509b299918a6cae29ead3cdb">llvm::MachineRegisterInfo::hasOneDef</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasOneDef - Return true if there is exactly one instruction defining the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00399">399</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00351">def_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00354">def_end()</a>, and <a class="el" href="PDBTypes_8h_source.html#l00387">llvm::DI</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00380">llvm::ScheduleDAGInstrs::addVRegDefDeps()</a>.</p>

</div>
</div>
<a class="anchor" id="a8be4959abd44b6fbd158dba0d7c315bc"></a><!-- doxytag: member="llvm::MachineRegisterInfo::hasOneNonDBGUse" ref="a8be4959abd44b6fbd158dba0d7c315bc" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8be4959abd44b6fbd158dba0d7c315bc">MachineRegisterInfo::hasOneNonDBGUse</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">323</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00468">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00471">use_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="AArch64InstrInfo_8cpp_source.html#l02436">canCombineWithMUL()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01778">canFoldIntoMOVCC()</a>, <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00494">findOnlyInterestingUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00917">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01102">llvm::PPCInstrInfo::FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02598">llvm::ARMBaseInstrInfo::FoldImmediate()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l06395">hasReassocSibling()</a>, and <a class="el" href="MachineLICM_8cpp_source.html#l00836">isOperandKill()</a>.</p>

</div>
</div>
<a class="anchor" id="a8b43b880d693311e4375195ab5a95596"></a><!-- doxytag: member="llvm::MachineRegisterInfo::hasOneUse" ref="a8b43b880d693311e4375195ab5a95596" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8b43b880d693311e4375195ab5a95596">llvm::MachineRegisterInfo::hasOneUse</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>hasOneUse - Return true if there is exactly one instruction using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">457</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00412">use_end()</a>.</p>

<p>Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00444">isKilled()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02070">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="a721b3ae1a20e295cc4f1143958ad3884"></a><!-- doxytag: member="llvm::MachineRegisterInfo::invalidateLiveness" ref="a721b3ae1a20e295cc4f1143958ad3884" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a721b3ae1a20e295cc4f1143958ad3884">llvm::MachineRegisterInfo::invalidateLiveness</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately. </p>
<p>This should be called by late passes that invalidate the liveness information. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00183">183</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="BranchFolding_8cpp_source.html#l00189">llvm::BranchFolder::OptimizeFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a017c4ebe5112a2521ee37dfe1e78236c"></a><!-- doxytag: member="llvm::MachineRegisterInfo::isAllocatable" ref="a017c4ebe5112a2521ee37dfe1e78236c" args="(unsigned PhysReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a017c4ebe5112a2521ee37dfe1e78236c">llvm::MachineRegisterInfo::isAllocatable</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn't been reserved. </p>
<p>Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00755">755</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00339">llvm::TargetRegisterInfo::isInAllocatableClass()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00745">isReserved()</a>.</p>

<p>Referenced by <a class="el" href="CriticalAntiDepBreaker_8cpp_source.html#l00423">llvm::CriticalAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="AggressiveAntiDepBreaker_8cpp_source.html#l00725">llvm::AggressiveAntiDepBreaker::BreakAntiDependencies()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00102">llvm::PPCRegisterInfo::getCalleeSavedRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">isConstantPhysReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a9d7134fb4c7b07bd2fab941063bea585"></a><!-- doxytag: member="llvm::MachineRegisterInfo::isConstantPhysReg" ref="a9d7134fb4c7b07bd2fab941063bea585" args="(unsigned PhysReg, const MachineFunction &amp;MF) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9d7134fb4c7b07bd2fab941063bea585">MachineRegisterInfo::isConstantPhysReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isConstantPhysReg - Returns true if PhysReg is unallocatable and constant throughout the function. </p>
<p>It is safe to move instructions that read such a physreg. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">417</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00395">def_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00755">isAllocatable()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, and <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>.</p>

</div>
</div>
<a class="anchor" id="a5e4b09e8d0f31b43fd5a912ed288bccb"></a><!-- doxytag: member="llvm::MachineRegisterInfo::isLiveIn" ref="a5e4b09e8d0f31b43fd5a912ed288bccb" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5e4b09e8d0f31b43fd5a912ed288bccb">MachineRegisterInfo::isLiveIn</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00339">339</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00774">livein_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00775">livein_end()</a>.</p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01741">llvm::X86FrameLowering::adjustForHiPEPrologue()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l01494">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="AMDGPUISelLowering_8cpp_source.html#l02632">llvm::AMDGPUTargetLowering::CreateLiveInRegister()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00726">getPrologueDeath()</a>, and <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00454">llvm::Thumb1FrameLowering::spillCalleeSavedRegisters()</a>.</p>

</div>
</div>
<a class="anchor" id="abe3c98b9803fa6a21eca279173c27b12"></a><!-- doxytag: member="llvm::MachineRegisterInfo::isPhysRegUsed" ref="abe3c98b9803fa6a21eca279173c27b12" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#abe3c98b9803fa6a21eca279173c27b12">llvm::MachineRegisterInfo::isPhysRegUsed</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isPhysRegUsed - Return true if the specified register is used in this function. </p>
<p>Also check for clobbered aliases and registers clobbered by function calls with register mask operands.</p>
<p>This only works after register allocation. It is primarily used by PrologEpilogInserter to determine which callee-saved registers need spilling. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">661</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00322">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="ARMFrameLowering_8cpp_source.html#l01473">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="Thumb1FrameLowering_8cpp_source.html#l00322">llvm::Thumb1FrameLowering::emitEpilogue()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l00741">llvm::ARMFrameLowering::emitEpilogue()</a>, <a class="el" href="AArch64FrameLowering_8cpp_source.html#l00278">llvm::AArch64FrameLowering::emitPrologue()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00497">llvm::SIRegisterInfo::findUnusedRegister()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00304">HandleVRSaveUpdate()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00860">needToReserveScavengingSpillSlots()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00962">llvm::HexagonFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01162">llvm::PPCFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00529">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01518">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="SparcFrameLowering_8cpp_source.html#l00189">verifyLeafProcRegUse()</a>.</p>

</div>
</div>
<a class="anchor" id="a008f499ae277e4936b5b897ddb4bcb7e"></a><!-- doxytag: member="llvm::MachineRegisterInfo::isReserved" ref="a008f499ae277e4936b5b897ddb4bcb7e" args="(unsigned PhysReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a008f499ae277e4936b5b897ddb4bcb7e">llvm::MachineRegisterInfo::isReserved</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PhysReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>isReserved - Returns true when PhysReg is a reserved register. </p>
<p>Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00745">745</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00733">getReservedRegs()</a>, and <a class="el" href="BitVector_8h_source.html#l00322">llvm::BitVector::test()</a>.</p>

<p>Referenced by <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l01171">llvm::ScheduleDAGInstrs::fixupKills()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00224">llvm::ARMBaseRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="TargetRegisterInfo_8cpp_source.html#l00265">llvm::TargetRegisterInfo::getRegAllocationHints()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00755">isAllocatable()</a>, and <a class="el" href="ARMFrameLowering_8cpp_source.html#l01518">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>.</p>

</div>
</div>
<a class="anchor" id="a506447dd6402590e58fe1492fa824c01"></a><!-- doxytag: member="llvm::MachineRegisterInfo::isSSA" ref="a506447dd6402590e58fe1492fa824c01" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a506447dd6402590e58fe1492fa824c01">llvm::MachineRegisterInfo::isSSA</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00163">163</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00126">foldImmediates()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00330">llvm::MachineFunction::print()</a>, and <a class="el" href="LiveVariables_8cpp_source.html#l00620">llvm::LiveVariables::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a035f850aa2492716906dbb0610e98c90"></a><!-- doxytag: member="llvm::MachineRegisterInfo::leaveSSA" ref="a035f850aa2492716906dbb0610e98c90" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a035f850aa2492716906dbb0610e98c90">llvm::MachineRegisterInfo::leaveSSA</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00166">166</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="adb8e83c4e03a80fa7d24357b522e25ff"></a><!-- doxytag: member="llvm::MachineRegisterInfo::livein_begin" ref="adb8e83c4e03a80fa7d24357b522e25ff" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#adb8e83c4e03a80fa7d24357b522e25ff">llvm::MachineRegisterInfo::livein_begin</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00774">774</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86VZeroUpper_8cpp_source.html#l00108">checkFnHasLiveInYmm()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00269">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00348">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00357">getLiveInVirtReg()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00304">HandleVRSaveUpdate()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00204">isEAXLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00339">isLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00330">llvm::MachineFunction::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="afc3fbc2c69e7a73deb6dcaa7081cf558"></a><!-- doxytag: member="llvm::MachineRegisterInfo::livein_empty" ref="afc3fbc2c69e7a73deb6dcaa7081cf558" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afc3fbc2c69e7a73deb6dcaa7081cf558">llvm::MachineRegisterInfo::livein_empty</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00776">776</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00269">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00330">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a0e18d247091e29fe2c2c3f5bd59843fb"></a><!-- doxytag: member="llvm::MachineRegisterInfo::livein_end" ref="a0e18d247091e29fe2c2c3f5bd59843fb" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a80b58d5afb19164c6199077bf8f8ea1a">livein_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0e18d247091e29fe2c2c3f5bd59843fb">llvm::MachineRegisterInfo::livein_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00775">775</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="X86VZeroUpper_8cpp_source.html#l00108">checkFnHasLiveInYmm()</a>, <a class="el" href="AMDGPUInstrInfo_8cpp_source.html#l00269">llvm::AMDGPUInstrInfo::getIndirectIndexBegin()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00348">getLiveInPhysReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00357">getLiveInVirtReg()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l00304">HandleVRSaveUpdate()</a>, <a class="el" href="X86FrameLowering_8cpp_source.html#l00204">isEAXLiveIn()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00339">isLiveIn()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00330">llvm::MachineFunction::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="aca2889f06819a18c5bc57aba62e121dd"></a><!-- doxytag: member="llvm::MachineRegisterInfo::markUsesInDebugValueAsUndef" ref="aca2889f06819a18c5bc57aba62e121dd" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aca2889f06819a18c5bc57aba62e121dd">MachineRegisterInfo::markUsesInDebugValueAsUndef</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during <a class="el" href="classllvm_1_1LiveDebugVariables.html">LiveDebugVariables</a> analysis. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00433">433</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00748">llvm::MachineInstr::isDebugValue()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00422">use_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00425">use_instr_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00927">llvm::MachineInstr::eraseFromParentAndMarkDBGValuesForRemoval()</a>.</p>

</div>
</div>
<a class="anchor" id="a557ce2bfb3c946e43d65d750b2537987"></a><!-- doxytag: member="llvm::MachineRegisterInfo::moveOperands" ref="a557ce2bfb3c946e43d65d750b2537987" args="(MachineOperand *Dst, MachineOperand *Src, unsigned NumOps)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a557ce2bfb3c946e43d65d750b2537987">MachineRegisterInfo::moveOperands</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Dst</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>Src</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumOps</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Move NumOps operands from Src to Dst, updating use-def lists as needed. </p>
<p>The Dst range is assumed to be uninitialized memory. (Or it may contain operands that won't be destroyed, which is OK because the MO destructor is trivial anyway).</p>
<p>The Src and Dst ranges may overlap. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00237">237</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a5419b4c72920147aa9459e6cf3cd5271">llvm::MachineOperand::Reg</a>.</p>

</div>
</div>
<a class="anchor" id="a4ed4564189302ded06c4afe4998796c6"></a><!-- doxytag: member="llvm::MachineRegisterInfo::recomputeRegClass" ref="a4ed4564189302ded06c4afe4998796c6" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a4ed4564189302ded06c4afe4998796c6">MachineRegisterInfo::recomputeRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>recomputeRegClass - Try to find a legal super-class of Reg's register class that still satisfies the constraints from the instructions using Reg. </p>
<p>Returns true if Reg was upgraded.</p>
<p>This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">64</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetSubtargetInfo_8h_source.html#l00068">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00645">llvm::TargetRegisterInfo::getLargestLegalSuperClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">getRegClass()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01112">llvm::MachineInstr::getRegClassConstraintEffect()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00301">reg_nodbg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00041">setRegClass()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00115">TII</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8cpp_source.html#l00411">llvm::LiveRangeEdit::calculateRegClassAndHint()</a>.</p>

</div>
</div>
<a class="anchor" id="adfeaea4e5c82dea47ff9aa1f8367104c"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_begin" ref="adfeaea4e5c82dea47ff9aa1f8367104c" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#adfeaea4e5c82dea47ff9aa1f8367104c">llvm::MachineRegisterInfo::reg_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00243">243</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveInterval_8cpp_source.html#l01373">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00287">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">reg_operands()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">replaceRegWith()</a>, and <a class="el" href="FastISel_8cpp_source.html#l02070">llvm::FastISel::tryToFoldLoad()</a>.</p>

</div>
</div>
<a class="anchor" id="ae7fec3bc29d4eb6c1a55729585662e13"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_bundle_begin" ref="ae7fec3bc29d4eb6c1a55729585662e13" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae7fec3bc29d4eb6c1a55729585662e13">llvm::MachineRegisterInfo::reg_bundle_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00273">273</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00280">reg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="ab05bea8bf7513acba82ca339c74de2de"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_bundle_end" ref="ab05bea8bf7513acba82ca339c74de2de" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab05bea8bf7513acba82ca339c74de2de">llvm::MachineRegisterInfo::reg_bundle_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00276">276</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00280">reg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="af9ce423361f6d455d7488666c9cb2b35"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_bundle_nodbg_begin" ref="af9ce423361f6d455d7488666c9cb2b35" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af9ce423361f6d455d7488666c9cb2b35">llvm::MachineRegisterInfo::reg_bundle_nodbg_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00329">329</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a94275a1edd38ff90ce524665a268d71e"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_bundle_nodbg_end" ref="a94275a1edd38ff90ce524665a268d71e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a94275a1edd38ff90ce524665a268d71e">llvm::MachineRegisterInfo::reg_bundle_nodbg_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">332</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">reg_nodbg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="aefd6234203063482cc4a1e605d43944d"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_bundles" ref="aefd6234203063482cc4a1e605d43944d" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a285e3b676f381da995269d05cbf6b4aa">reg_bundle_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aefd6234203063482cc4a1e605d43944d">llvm::MachineRegisterInfo::reg_bundles</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00280">280</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00273">reg_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00276">reg_bundle_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ad9164d2a330b1f92627fd5fc66fb00af"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_empty" ref="ad9164d2a330b1f92627fd5fc66fb00af" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad9164d2a330b1f92627fd5fc66fb00af">llvm::MachineRegisterInfo::reg_empty</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in). </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00287">287</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00243">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00246">reg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a1d8edf72c1d3e14e4d2396b98e07ad72"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_end" ref="a1d8edf72c1d3e14e4d2396b98e07ad72" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1d8edf72c1d3e14e4d2396b98e07ad72">llvm::MachineRegisterInfo::reg_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00246">246</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveInterval_8cpp_source.html#l01373">llvm::ConnectedVNInfoEqClasses::Distribute()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00287">reg_empty()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">reg_operands()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">replaceRegWith()</a>.</p>

</div>
</div>
<a class="anchor" id="aa6edbec96fae61bd020d36bcbf5aa1bb"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_instr_begin" ref="aa6edbec96fae61bd020d36bcbf5aa1bb" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa6edbec96fae61bd020d36bcbf5aa1bb">llvm::MachineRegisterInfo::reg_instr_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00256">256</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00264">reg_instructions()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00402">llvm::LiveIntervals::shrinkToUses()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l00444">usesTheStack()</a>.</p>

</div>
</div>
<a class="anchor" id="a45911f3aacb9b7ea62d1fa8fc8180039"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_instr_end" ref="a45911f3aacb9b7ea62d1fa8fc8180039" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a45911f3aacb9b7ea62d1fa8fc8180039">llvm::MachineRegisterInfo::reg_instr_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00259">259</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>, <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00264">reg_instructions()</a>, <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00402">llvm::LiveIntervals::shrinkToUses()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l00444">usesTheStack()</a>.</p>

</div>
</div>
<a class="anchor" id="af03f99b905030a0d2ed2b731345308dc"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_instr_nodbg_begin" ref="af03f99b905030a0d2ed2b731345308dc" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af03f99b905030a0d2ed2b731345308dc">llvm::MachineRegisterInfo::reg_instr_nodbg_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00311">311</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00319">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="a29a1144eb9d753b6b682a933aa3f8f9f"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_instr_nodbg_end" ref="a29a1144eb9d753b6b682a933aa3f8f9f" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a29a1144eb9d753b6b682a933aa3f8f9f">llvm::MachineRegisterInfo::reg_instr_nodbg_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00314">314</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00319">reg_nodbg_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="a6fe0f62aad4e0fe8505e59d160ecfb77"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_instructions" ref="a6fe0f62aad4e0fe8505e59d160ecfb77" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#acfd82fed0bfd64acef3dacfcb9bed147">reg_instr_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6fe0f62aad4e0fe8505e59d160ecfb77">llvm::MachineRegisterInfo::reg_instructions</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00264">264</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00256">reg_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00259">reg_instr_end()</a>.</p>

<p>Referenced by <a class="el" href="PHIEliminationUtils_8cpp_source.html#l00022">llvm::findPHICopyInsertPoint()</a>.</p>

</div>
</div>
<a class="anchor" id="a5ccf3c33d602c228a2d76b31c732628d"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_nodbg_begin" ref="a5ccf3c33d602c228a2d76b31c732628d" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a5ccf3c33d602c228a2d76b31c732628d">llvm::MachineRegisterInfo::reg_nodbg_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00293">293</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00344">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00301">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="a37f1637f079360f30f52f729c6e9be58"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_nodbg_bundles" ref="a37f1637f079360f30f52f729c6e9be58" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a88d5a97aa1a3b1dfe45beb6d309549c0">reg_bundle_nodbg_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a37f1637f079360f30f52f729c6e9be58">llvm::MachineRegisterInfo::reg_nodbg_bundles</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00337">337</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00329">reg_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00332">reg_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ab81d87ea1face18fab38091303d87d2a"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_nodbg_empty" ref="ab81d87ea1face18fab38091303d87d2a" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab81d87ea1face18fab38091303d87d2a">llvm::MachineRegisterInfo::reg_nodbg_empty</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00344">344</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00293">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00296">reg_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00639">llvm::LiveIntervals::addKillFlags()</a>, and <a class="el" href="RegAllocBase_8cpp_source.html#l00084">llvm::RegAllocBase::allocatePhysRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a728707da8d5c6832316ff91231f3c2ef"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_nodbg_end" ref="a728707da8d5c6832316ff91231f3c2ef" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a728707da8d5c6832316ff91231f3c2ef">llvm::MachineRegisterInfo::reg_nodbg_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00296">296</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00344">reg_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00301">reg_nodbg_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="ad4d74145bff4e6032e418d960ff36aff"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_nodbg_instructions" ref="ad4d74145bff4e6032e418d960ff36aff" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2284f8da6a5a1880a11a271a3531fd11">reg_instr_nodbg_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad4d74145bff4e6032e418d960ff36aff">llvm::MachineRegisterInfo::reg_nodbg_instructions</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00319">319</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00311">reg_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00314">reg_instr_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="RegisterCoalescer_8cpp_source.html#l02768">isTerminalReg()</a>.</p>

</div>
</div>
<a class="anchor" id="af8592976b8784e984c597e1ba2f24d78"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_nodbg_operands" ref="af8592976b8784e984c597e1ba2f24d78" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab4117eefba8533b8dfdf642f35aec787">reg_nodbg_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af8592976b8784e984c597e1ba2f24d78">llvm::MachineRegisterInfo::reg_nodbg_operands</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00301">301</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00293">reg_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00296">reg_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeCalc_8cpp_source.html#l00053">llvm::LiveRangeCalc::calculate()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">recomputeRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a390895edd6f21cf4138dcb8d0ffa7895"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reg_operands" ref="a390895edd6f21cf4138dcb8d0ffa7895" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a28e38d1205413931f2c42e2dec7caafb">reg_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a390895edd6f21cf4138dcb8d0ffa7895">llvm::MachineRegisterInfo::reg_operands</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">248</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00243">reg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00246">reg_end()</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00498">llvm::LiveIntervals::shrinkToUses()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">verifyUseList()</a>.</p>

</div>
</div>
<a class="anchor" id="aea6bca2d194dea4aa5634cf5c394ebdc"></a><!-- doxytag: member="llvm::MachineRegisterInfo::removeRegOperandFromUseList" ref="aea6bca2d194dea4aa5634cf5c394ebdc" args="(MachineOperand *MO)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aea6bca2d194dea4aa5634cf5c394ebdc">MachineRegisterInfo::removeRegOperandFromUseList</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Remove MO from its use-def list. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00208">208</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, and <a class="el" href="classllvm_1_1MachineOperand.html#a5419b4c72920147aa9459e6cf3cd5271">llvm::MachineOperand::Reg</a>.</p>

<p>Referenced by <a class="el" href="MachineInstr_8cpp_source.html#l00169">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00793">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00091">llvm::MachineOperand::setIsDef()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a0eb653bae4f5a11b4b19a6247fd0021c"></a><!-- doxytag: member="llvm::MachineRegisterInfo::replaceRegWith" ref="a0eb653bae4f5a11b4b19a6247fd0021c" args="(unsigned FromReg, unsigned ToReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0eb653bae4f5a11b4b19a6247fd0021c">MachineRegisterInfo::replaceRegWith</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FromReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ToReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function. </p>
<p>This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well.</p>
<p>Note that it is usually necessary to first constrain ToReg's register class to match the FromReg constraints using:</p>
<p>constrainRegClass(ToReg, getRegClass(FromReg))</p>
<p>That function will return NULL if the virtual registers have incompatible constraints.</p>
<p>Note that if ToReg is a physical register the function will replace and apply sub registers to ToReg in order to obtain a final/proper physical register.</p>
<p>This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. If ToReg is a physical register we apply the sub register to obtain the final/proper physical register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00284">284</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00289">llvm::TargetRegisterInfo::isPhysicalRegister()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00243">reg_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00246">reg_end()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00049">llvm::MachineOperand::setReg()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l00079">llvm::MachineOperand::substPhysReg()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02017">llvm::SIInstrInfo::moveSMRDToVALU()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02121">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="a3d8676cfdbb137a8492c020c50bae218"></a><!-- doxytag: member="llvm::MachineRegisterInfo::reservedRegsFrozen" ref="a3d8676cfdbb137a8492c020c50bae218" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a3d8676cfdbb137a8492c020c50bae218">llvm::MachineRegisterInfo::reservedRegsFrozen</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>reservedRegsFrozen - Returns true after <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad32d5b4fe86449641427a131c27c03f7" title="freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before ...">freezeReservedRegs()</a> was called to ensure the set of reserved registers stays constant. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00719">719</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00115">llvm::BitVector::empty()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00726">canReserveReg()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00733">getReservedRegs()</a>.</p>

</div>
</div>
<a class="anchor" id="a6208e23829aa84a5e95a1034c68c2fd6"></a><!-- doxytag: member="llvm::MachineRegisterInfo::resetDelegate" ref="a6208e23829aa84a5e95a1034c68c2fd6" args="(Delegate *delegate)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6208e23829aa84a5e95a1034c68c2fd6">llvm::MachineRegisterInfo::resetDelegate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00135">135</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8h_source.html#l00129">llvm::LiveRangeEdit::~LiveRangeEdit()</a>.</p>

</div>
</div>
<a class="anchor" id="a8d788d22cfaad654abf383f817e12add"></a><!-- doxytag: member="llvm::MachineRegisterInfo::setDelegate" ref="a8d788d22cfaad654abf383f817e12add" args="(Delegate *delegate)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8d788d22cfaad654abf383f817e12add">llvm::MachineRegisterInfo::setDelegate</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo_1_1Delegate.html">Delegate</a> *&#160;</td>
          <td class="paramname"><em>delegate</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00144">144</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveRangeEdit_8h_source.html#l00119">llvm::LiveRangeEdit::LiveRangeEdit()</a>.</p>

</div>
</div>
<a class="anchor" id="a22fda1d7656257f4d73bdd3ad5341474"></a><!-- doxytag: member="llvm::MachineRegisterInfo::setPhysRegUnused" ref="a22fda1d7656257f4d73bdd3ad5341474" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a22fda1d7656257f4d73bdd3ad5341474">llvm::MachineRegisterInfo::setPhysRegUnused</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>setPhysRegUnused - Mark the specified register unused in this function. </p>
<p>This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00693">693</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00259">llvm::BitVector::reset()</a>.</p>

<p>Referenced by <a class="el" href="BPFFrameLowering_8cpp_source.html#l00032">llvm::BPFFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="PPCFrameLowering_8cpp_source.html#l01162">llvm::PPCFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="XCoreFrameLowering_8cpp_source.html#l00529">llvm::XCoreFrameLowering::processFunctionBeforeCalleeSavedScan()</a>.</p>

</div>
</div>
<a class="anchor" id="a8102e337f77143271ef8ccd4ea2546b3"></a><!-- doxytag: member="llvm::MachineRegisterInfo::setPhysRegUsed" ref="a8102e337f77143271ef8ccd4ea2546b3" args="(unsigned Reg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a8102e337f77143271ef8ccd4ea2546b3">llvm::MachineRegisterInfo::setPhysRegUsed</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>setPhysRegUsed - Mark the specified register used in this function. </p>
<p>This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00679">679</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00220">llvm::MCRegisterInfo::DiffListIterator::isValid()</a>, and <a class="el" href="BitVector_8h_source.html#l00218">llvm::BitVector::set()</a>.</p>

<p>Referenced by <a class="el" href="X86FrameLowering_8cpp_source.html#l01494">llvm::X86FrameLowering::adjustForSegmentedStacks()</a>, <a class="el" href="LiveRegMatrix_8cpp_source.html#l00099">llvm::LiveRegMatrix::assign()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01473">checkNumAlignedDPRCS2Regs()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00037">llvm::SIMachineFunctionInfo::getSpilledReg()</a>, <a class="el" href="SystemZFrameLowering_8cpp_source.html#l00065">llvm::SystemZFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="MipsSEFrameLowering_8cpp_source.html#l00625">llvm::MipsSEFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="Mips16FrameLowering_8cpp_source.html#l00156">llvm::Mips16FrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="HexagonFrameLowering_8cpp_source.html#l00962">llvm::HexagonFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01518">llvm::ARMFrameLowering::processFunctionBeforeCalleeSavedScan()</a>, and <a class="el" href="X86FrameLowering_8cpp_source.html#l01416">llvm::X86FrameLowering::processFunctionBeforeCalleeSavedScan()</a>.</p>

</div>
</div>
<a class="anchor" id="a60b5a4a9be5a9b436a0be6edf036bbe3"></a><!-- doxytag: member="llvm::MachineRegisterInfo::setRegAllocationHint" ref="a60b5a4a9be5a9b436a0be6edf036bbe3" args="(unsigned VReg, unsigned Type, unsigned PrefReg)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a60b5a4a9be5a9b436a0be6edf036bbe3">llvm::MachineRegisterInfo::setRegAllocationHint</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Type</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>PrefReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00623">623</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="CalcSpillWeights_8cpp_source.html#l00096">llvm::VirtRegAuxInfo::calculateSpillWeightAndHint()</a>, and <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00278">llvm::ARMBaseRegisterInfo::updateRegAllocHint()</a>.</p>

</div>
</div>
<a class="anchor" id="abc2f27ea446a79159a27f3fb39840847"></a><!-- doxytag: member="llvm::MachineRegisterInfo::setRegClass" ref="abc2f27ea446a79159a27f3fb39840847" args="(unsigned Reg, const TargetRegisterClass *RC)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#abc2f27ea446a79159a27f3fb39840847">MachineRegisterInfo::setRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>setRegClass - Set the register class of the specified virtual register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00041">41</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00102">llvm::TargetRegisterClass::isAllocatable()</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l02059">llvm::SITargetLowering::AdjustInstrPostInstrSelection()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00047">constrainRegClass()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00064">recomputeRegClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a332a199272a80afabcfd9e79c9c97d00"></a><!-- doxytag: member="llvm::MachineRegisterInfo::setRegUnitUsed" ref="a332a199272a80afabcfd9e79c9c97d00" args="(unsigned RegUnit)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a332a199272a80afabcfd9e79c9c97d00">llvm::MachineRegisterInfo::setRegUnitUsed</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegUnit</em></td><td>)</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Mark the specified register unit as used in this function. </p>
<p>This should only be called during and after register allocation. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00673">673</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="BitVector_8h_source.html#l00218">llvm::BitVector::set()</a>.</p>

</div>
</div>
<a class="anchor" id="a25ccdf53f36607d18b8dd183203bb8ca"></a><!-- doxytag: member="llvm::MachineRegisterInfo::shouldTrackSubRegLiveness" ref="a25ccdf53f36607d18b8dd183203bb8ca" args="(const TargetRegisterClass &amp;RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a25ccdf53f36607d18b8dd183203bb8ca">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns true if liveness for register class <code>RC</code> should be tracked at the subregister level. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00187">187</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00053">llvm::TargetRegisterClass::HasDisjunctSubRegs</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00194">subRegLivenessEnabled()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00190">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a class="anchor" id="ab4c172ba54645bda066b3fbeb97cafd0"></a><!-- doxytag: member="llvm::MachineRegisterInfo::shouldTrackSubRegLiveness" ref="ab4c172ba54645bda066b3fbeb97cafd0" args="(unsigned VReg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a25ccdf53f36607d18b8dd183203bb8ca">llvm::MachineRegisterInfo::shouldTrackSubRegLiveness</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>VReg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00190">190</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00580">getRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00187">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a class="anchor" id="acf775023b60bf4b7fbae72df1b16494c"></a><!-- doxytag: member="llvm::MachineRegisterInfo::subRegLivenessEnabled" ref="acf775023b60bf4b7fbae72df1b16494c" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#acf775023b60bf4b7fbae72df1b16494c">llvm::MachineRegisterInfo::subRegLivenessEnabled</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00194">194</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="LiveIntervalAnalysis_8cpp_source.html#l00639">llvm::LiveIntervals::addKillFlags()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00187">shouldTrackSubRegLiveness()</a>.</p>

</div>
</div>
<a class="anchor" id="aab02e22a5eb05431890303cdeb8d0479"></a><!-- doxytag: member="llvm::MachineRegisterInfo::tracksLiveness" ref="aab02e22a5eb05431890303cdeb8d0479" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aab02e22a5eb05431890303cdeb8d0479">llvm::MachineRegisterInfo::tracksLiveness</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>tracksLiveness - Returns true when tracking register liveness accurately. </p>
<p>While this flag is true, register liveness information in basic block live-in lists and machine instruction operands is accurate. This means it can be used to change the code in ways that affect the values in registers, for example by the register scavenger.</p>
<p>When this flag is false, liveness is no longer reliable. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00176">176</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterScavenging_8cpp_source.html#l00064">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="BranchFolding_8cpp_source.html#l00189">llvm::BranchFolder::OptimizeFunction()</a>, and <a class="el" href="MachineFunction_8cpp_source.html#l00330">llvm::MachineFunction::print()</a>.</p>

</div>
</div>
<a class="anchor" id="a2f9819f230628888e3e68de292ecd602"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_begin" ref="a2f9819f230628888e3e68de292ecd602" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a2f9819f230628888e3e68de292ecd602">llvm::MachineRegisterInfo::use_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">409</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">hasOneUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02121">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00453">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00414">use_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="a1ef09dce53fd9b98c2d4b6da1b0c3f55"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_bundle_begin" ref="a1ef09dce53fd9b98c2d4b6da1b0c3f55" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a1ef09dce53fd9b98c2d4b6da1b0c3f55">llvm::MachineRegisterInfo::use_bundle_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00439">439</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00446">use_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a6d9cb3eb3b146477bb4a708a246607be"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_bundle_end" ref="a6d9cb3eb3b146477bb4a708a246607be" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6d9cb3eb3b146477bb4a708a246607be">llvm::MachineRegisterInfo::use_bundle_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">442</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00446">use_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a360189725a4982c6222dd6034cbd9c74"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_bundle_nodbg_begin" ref="a360189725a4982c6222dd6034cbd9c74" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a360189725a4982c6222dd6034cbd9c74">llvm::MachineRegisterInfo::use_bundle_nodbg_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00504">504</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00512">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="aacc6af82327a6f208f586e90cc48dbed"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_bundle_nodbg_end" ref="aacc6af82327a6f208f586e90cc48dbed" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aacc6af82327a6f208f586e90cc48dbed">llvm::MachineRegisterInfo::use_bundle_nodbg_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00507">507</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00512">use_nodbg_bundles()</a>.</p>

</div>
</div>
<a class="anchor" id="a6185450abe7ac4e551006abfbe6b6898"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_bundles" ref="a6185450abe7ac4e551006abfbe6b6898" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#af886b53642af05705b4739a09c0df060">use_bundle_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a6185450abe7ac4e551006abfbe6b6898">llvm::MachineRegisterInfo::use_bundles</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00446">446</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00439">use_bundle_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00442">use_bundle_end()</a>.</p>

</div>
</div>
<a class="anchor" id="a0be07e313486cf812c3bab6cfc1da620"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_empty" ref="a0be07e313486cf812c3bab6cfc1da620" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a0be07e313486cf812c3bab6cfc1da620">llvm::MachineRegisterInfo::use_empty</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>use_empty - Return true if there are no instructions using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00453">453</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00412">use_end()</a>.</p>

<p>Referenced by <a class="el" href="R600ISelLowering_8cpp_source.html#l00193">llvm::R600TargetLowering::EmitInstrWithCustomInserter()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00367">EmitLiveInCopies()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00126">foldImmediates()</a>, <a class="el" href="FastISel_8cpp_source.html#l00135">llvm::FastISel::hasTrivialKill()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01525">llvm::MachineInstr::print()</a>, and <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>.</p>

</div>
</div>
<a class="anchor" id="ac8347c6938efe4d9a4426b92ef57851e"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_end" ref="ac8347c6938efe4d9a4426b92ef57851e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac8347c6938efe4d9a4426b92ef57851e">llvm::MachineRegisterInfo::use_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00412">412</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8h_source.html#l00457">hasOneUse()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02121">llvm::SIInstrInfo::moveToVALU()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00453">use_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00414">use_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="aac27bb82372cb5944e239f3dd6ec56b2"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_instr_begin" ref="aac27bb82372cb5944e239f3dd6ec56b2" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aac27bb82372cb5944e239f3dd6ec56b2">llvm::MachineRegisterInfo::use_instr_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00422">422</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00433">markUsesInDebugValueAsUndef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01418">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02351">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00430">use_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="a7a73104304bf1f9d344ad495283561b5"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_instr_end" ref="a7a73104304bf1f9d344ad495283561b5" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7a73104304bf1f9d344ad495283561b5">llvm::MachineRegisterInfo::use_instr_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00425">425</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00433">markUsesInDebugValueAsUndef()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l01418">llvm::PPCInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02351">llvm::ARMBaseInstrInfo::optimizeCompareInstr()</a>, <a class="el" href="SelectionDAGISel_8cpp_source.html#l00415">llvm::SelectionDAGISel::runOnMachineFunction()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00430">use_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="ae7d0713b62a49afc9f5f5c9eae42aa66"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_instr_nodbg_begin" ref="ae7d0713b62a49afc9f5f5c9eae42aa66" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ae7d0713b62a49afc9f5f5c9eae42aa66">llvm::MachineRegisterInfo::use_instr_nodbg_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">486</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="TwoAddressInstructionPass_8cpp_source.html#l00494">findOnlyInterestingUse()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00883">findUseBetween()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00494">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="afb1fd76e39ba4dfa2c428df88bbc82c2"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_instr_nodbg_end" ref="afb1fd76e39ba4dfa2c428df88bbc82c2" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#afb1fd76e39ba4dfa2c428df88bbc82c2">llvm::MachineRegisterInfo::use_instr_nodbg_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00489">489</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00883">findUseBetween()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00494">use_nodbg_instructions()</a>.</p>

</div>
</div>
<a class="anchor" id="abb154b8d6f8482a2673bf5c2b848c9a9"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_instructions" ref="abb154b8d6f8482a2673bf5c2b848c9a9" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#afcd4104f2564c9c51658e97b3cbdd559">use_instr_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#abb154b8d6f8482a2673bf5c2b848c9a9">llvm::MachineRegisterInfo::use_instructions</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00430">430</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00422">use_instr_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00425">use_instr_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00405">dumpUses()</a>, and <a class="el" href="TailDuplication_8cpp_source.html#l00344">isDefLiveOut()</a>.</p>

</div>
</div>
<a class="anchor" id="aad684f050965249161650dcdf5a58fa4"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_nodbg_begin" ref="aad684f050965249161650dcdf5a58fa4" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aad684f050965249161650dcdf5a58fa4">llvm::MachineRegisterInfo::use_nodbg_begin</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00468">468</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00476">use_nodbg_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="a9434ef3c68ae97bdd29fbafeadf0098e"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_nodbg_bundles" ref="a9434ef3c68ae97bdd29fbafeadf0098e" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9b694a43b928e7332b7381abb258bdc4">use_bundle_nodbg_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9434ef3c68ae97bdd29fbafeadf0098e">llvm::MachineRegisterInfo::use_nodbg_bundles</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00512">512</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00504">use_bundle_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00507">use_bundle_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ac02c0424a7e7a4021fd9efc0a71d7473"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_nodbg_empty" ref="ac02c0424a7e7a4021fd9efc0a71d7473" args="(unsigned RegNo) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ac02c0424a7e7a4021fd9efc0a71d7473">llvm::MachineRegisterInfo::use_nodbg_empty</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RegNo</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">519</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00468">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00471">use_nodbg_end()</a>.</p>

<p>Referenced by <a class="el" href="SystemZInstrInfo_8cpp_source.html#l00433">eraseIfDead()</a>, and <a class="el" href="AArch64InstrInfo_8cpp_source.html#l00824">llvm::AArch64InstrInfo::optimizeCompareInstr()</a>.</p>

</div>
</div>
<a class="anchor" id="a355ba266da19094cc0948311c431768e"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_nodbg_end" ref="a355ba266da19094cc0948311c431768e" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">static <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a355ba266da19094cc0948311c431768e">llvm::MachineRegisterInfo::use_nodbg_end</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td><code> [inline, static]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00471">471</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00323">hasOneNonDBGUse()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00519">use_nodbg_empty()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00476">use_nodbg_operands()</a>.</p>

</div>
</div>
<a class="anchor" id="a60f34a369ae1a5ba170791a72ff2dff7"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_nodbg_instructions" ref="a60f34a369ae1a5ba170791a72ff2dff7" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a9f160390506f68f58660551f28d47b04">use_instr_nodbg_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#a60f34a369ae1a5ba170791a72ff2dff7">llvm::MachineRegisterInfo::use_nodbg_instructions</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00494">494</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00486">use_instr_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00489">use_instr_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ad76c4246449fce2d0a2e8d49c931bc4d"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_nodbg_operands" ref="ad76c4246449fce2d0a2e8d49c931bc4d" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a103d3a425ed7310ef95852986e0c53c0">use_nodbg_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ad76c4246449fce2d0a2e8d49c931bc4d">llvm::MachineRegisterInfo::use_nodbg_operands</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00476">476</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00468">use_nodbg_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00471">use_nodbg_end()</a>.</p>

</div>
</div>
<a class="anchor" id="ab6f5c7fed970916c79dc0933018582ce"></a><!-- doxytag: member="llvm::MachineRegisterInfo::use_operands" ref="ab6f5c7fed970916c79dc0933018582ce" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt;<a class="el" href="classllvm_1_1MachineRegisterInfo.html#a7708cae9acd5d31606e279e7e4f55350">use_iterator</a>&gt; <a class="el" href="classllvm_1_1MachineRegisterInfo.html#ab6f5c7fed970916c79dc0933018582ce">llvm::MachineRegisterInfo::use_operands</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00414">414</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00409">use_begin()</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00412">use_end()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00334">clearKillFlags()</a>.</p>

</div>
</div>
<a class="anchor" id="aa56d6df38730dbdfc54792b291b05254"></a><!-- doxytag: member="llvm::MachineRegisterInfo::verifyUseList" ref="aa56d6df38730dbdfc54792b291b05254" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aa56d6df38730dbdfc54792b291b05254">MachineRegisterInfo::verifyUseList</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Verify the sanity of the use list for Reg. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">121</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="raw__ostream_8cpp_source.html#l00729">llvm::errs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00273">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00207">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00227">llvm::MachineOperand::isReg()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00198">llvm::AArch64CC::MI</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00248">reg_operands()</a>.</p>

<p>Referenced by <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00108">clearVirtRegs()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">verifyUseLists()</a>.</p>

</div>
</div>
<a class="anchor" id="aedd372555283b71cb5be32c4fcb68921"></a><!-- doxytag: member="llvm::MachineRegisterInfo::verifyUseLists" ref="aedd372555283b71cb5be32c4fcb68921" args="() const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="classllvm_1_1MachineRegisterInfo.html#aedd372555283b71cb5be32c4fcb68921">MachineRegisterInfo::verifyUseLists</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Verify the use list of all registers. </p>

<p>Definition at line <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00159">159</a> of file <a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineRegisterInfo_8h_source.html#l00616">getNumVirtRegs()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00131">getTargetRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00310">llvm::TargetRegisterInfo::index2VirtReg()</a>, and <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00121">verifyUseList()</a>.</p>

</div>
</div>
<hr/><h2>Friends And Related Function Documentation</h2>
<a class="anchor" id="acb555468af13de4c539d8c24f925795c"></a><!-- doxytag: member="llvm::MachineRegisterInfo::defusechain_instr_iterator" ref="acb555468af13de4c539d8c24f925795c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__instr__iterator.html">defusechain_instr_iterator</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00235">235</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<a class="anchor" id="ac0ea2120afd899eac132d25b481aac45"></a><!-- doxytag: member="llvm::MachineRegisterInfo::defusechain_iterator" ref="ac0ea2120afd899eac132d25b481aac45" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">friend class <a class="el" href="classllvm_1_1MachineRegisterInfo_1_1defusechain__iterator.html">defusechain_iterator</a><code> [friend]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="MachineRegisterInfo_8h_source.html#l00229">229</a> of file <a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li><a class="el" href="MachineRegisterInfo_8h_source.html">MachineRegisterInfo.h</a></li>
<li><a class="el" href="MachineRegisterInfo_8cpp_source.html">MachineRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:34:29 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
