// Seed: 799504619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_6 = id_8;
  wire id_16;
  wire id_17;
endmodule
module module_1 (
    input wor id_0
    , id_12,
    input uwire id_1,
    input wor id_2,
    input uwire id_3,
    input uwire id_4,
    output uwire id_5,
    output supply0 id_6,
    output uwire id_7,
    input tri id_8,
    input wand id_9,
    output wire id_10
);
  assign id_10 = id_2;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  id_13 :
  assert property (@(negedge !1) -1 < -1'b0)
  else $clog2(91);
  ;
  wor id_14;
  ;
  assign id_14 = 1 == {-1'b0 | 1, -1'd0};
endmodule
