Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Fri Apr  1 17:57:13 2022
| Host         : LAPTOP-LB6J3CUA running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Sampler_top_module_timing_summary_routed.rpt -pb Sampler_top_module_timing_summary_routed.pb -rpx Sampler_top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : Sampler_top_module
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  10          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.127        0.000                      0                 2126        0.045        0.000                      0                 2126        4.500        0.000                       0                  1036  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.127        0.000                      0                 2126        0.045        0.000                      0                 2126        4.500        0.000                       0                  1036  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.045ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.515ns  (logic 1.458ns (26.436%)  route 4.057ns (73.564%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.537     5.088    UART_DISPLAY/UART_MODULE/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X38Y78         FDCE                                         r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.518     5.606 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=4, routed)           0.914     6.520    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.644 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[1]_i_2/O
                         net (fo=5, routed)           0.321     6.965    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[1]_i_2_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.089 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=7, routed)           0.740     7.829    UART_DISPLAY/UART_MODULE/uart_tx_unit/s_reg_reg[0]_0
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.953 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=7, routed)           0.441     8.394    UART_DISPLAY/UART_MODULE/uart_tx_unit/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.513 f  UART_DISPLAY/UART_MODULE/uart_tx_unit/fifo_tx_unit_i_1/O
                         net (fo=9, routed)           0.619     9.132    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.332     9.464 f  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=22, routed)          0.482     9.947    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/E[0]
    SLICE_X46Y76         LUT5 (Prop_lut5_I3_O)        0.117    10.064 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/c1/ram_full_fb_i_i_1/O
                         net (fo=2, routed)           0.540    10.604    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_comb
    SLICE_X47Y76         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.420    14.791    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X47Y76         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.259    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X47Y76         FDRE (Setup_fdre_C_D)       -0.285    14.730    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.730    
                         arrival time                         -10.604    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.223ns  (required time - arrival time)
  Source:                 UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 1.465ns (26.157%)  route 4.136ns (73.843%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.537     5.088    UART_DISPLAY/UART_MODULE/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X38Y78         FDCE                                         r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=4, routed)           0.914     6.520    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.644 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[1]_i_2/O
                         net (fo=5, routed)           0.321     6.965    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[1]_i_2_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.089 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=7, routed)           0.740     7.829    UART_DISPLAY/UART_MODULE/uart_tx_unit/s_reg_reg[0]_0
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.953 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=7, routed)           0.441     8.394    UART_DISPLAY/UART_MODULE/uart_tx_unit/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.513 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/fifo_tx_unit_i_1/O
                         net (fo=9, routed)           0.619     9.132    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X46Y76         LUT4 (Prop_lut4_I1_O)        0.332     9.464 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[9]_i_1/O
                         net (fo=22, routed)          0.668    10.132    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/E[0]
    SLICE_X47Y76         LUT6 (Prop_lut6_I0_O)        0.124    10.256 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2/ram_empty_fb_i_i_1/O
                         net (fo=2, routed)           0.433    10.689    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/c2_n_0
    SLICE_X47Y76         FDSE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.420    14.791    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X47Y76         FDSE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.259    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X47Y76         FDSE (Setup_fdse_C_D)       -0.103    14.912    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         14.912    
                         arrival time                         -10.689    
  -------------------------------------------------------------------
                         slack                                  4.223    

Slack (MET) :             4.322ns  (required time - arrival time)
  Source:                 Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_Measurement/DIVISORE_1000Hz/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 3.519ns (61.514%)  route 2.202ns (38.486%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.548     5.099    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X42Y62         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     5.617 f  Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/Q
                         net (fo=3, routed)           0.808     6.426    Time_Measurement/DIVISORE_1000Hz/counter_reg[5]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.550 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.550    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_5_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.100    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.328    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.567 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2/O[2]
                         net (fo=31, routed)          1.393     8.960    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2_n_5
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.302     9.262 r  Time_Measurement/DIVISORE_1000Hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.262    Time_Measurement/DIVISORE_1000Hz/counter[0]_i_4_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.795 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.912 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.029 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.029    Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.146 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.497 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.820 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.820    Time_Measurement/DIVISORE_1000Hz/counter_reg[28]_i_1_n_6
    SLICE_X42Y68         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.424    14.795    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[29]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)        0.109    15.142    Time_Measurement/DIVISORE_1000Hz/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.820    
  -------------------------------------------------------------------
                         slack                                  4.322    

Slack (MET) :             4.341ns  (required time - arrival time)
  Source:                 PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PULSE_GEN_10Hz/DIVIDER/counter_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 3.467ns (61.315%)  route 2.187ns (38.684%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.546     5.097    PULSE_GEN_10Hz/DIVIDER/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDCE (Prop_fdce_C_Q)         0.456     5.553 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.364    PULSE_GEN_10Hz/DIVIDER/counter_reg[5]
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_i_5__0_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.038 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.505 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__2/O[2]
                         net (fo=31, routed)          1.377     8.882    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__2_n_5
    SLICE_X36Y62         LUT2 (Prop_lut2_I0_O)        0.302     9.184 r  PULSE_GEN_10Hz/DIVIDER/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000     9.184    PULSE_GEN_10Hz/DIVIDER/counter[0]_i_4__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    PULSE_GEN_10Hz/DIVIDER/counter_reg[0]_i_1__0_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.848 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.848    PULSE_GEN_10Hz/DIVIDER/counter_reg[4]_i_1__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.962    PULSE_GEN_10Hz/DIVIDER/counter_reg[8]_i_1__0_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.076    PULSE_GEN_10Hz/DIVIDER/counter_reg[12]_i_1__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.190    PULSE_GEN_10Hz/DIVIDER/counter_reg[16]_i_1__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.304    PULSE_GEN_10Hz/DIVIDER/counter_reg[20]_i_1__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.418    PULSE_GEN_10Hz/DIVIDER/counter_reg[24]_i_1__0_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.752 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[28]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.752    PULSE_GEN_10Hz/DIVIDER/counter_reg[28]_i_1__0_n_6
    SLICE_X36Y69         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.421    14.792    PULSE_GEN_10Hz/DIVIDER/clk_IBUF_BUFG
    SLICE_X36Y69         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[29]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X36Y69         FDCE (Setup_fdce_C_D)        0.062    15.093    PULSE_GEN_10Hz/DIVIDER/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.752    
  -------------------------------------------------------------------
                         slack                                  4.341    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.943ns  (logic 1.334ns (26.988%)  route 3.609ns (73.012%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.088ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.537     5.088    UART_DISPLAY/UART_MODULE/baud_gen_unit/clk_IBUF_BUFG
    SLICE_X38Y78         FDCE                                         r  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y78         FDCE (Prop_fdce_C_Q)         0.518     5.606 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]/Q
                         net (fo=4, routed)           0.914     6.520    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg_reg[8]
    SLICE_X38Y78         LUT6 (Prop_lut6_I1_O)        0.124     6.644 f  UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[1]_i_2/O
                         net (fo=5, routed)           0.321     6.965    UART_DISPLAY/UART_MODULE/baud_gen_unit/r_reg[1]_i_2_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I0_O)        0.124     7.089 r  UART_DISPLAY/UART_MODULE/baud_gen_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=7, routed)           0.740     7.829    UART_DISPLAY/UART_MODULE/uart_tx_unit/s_reg_reg[0]_0
    SLICE_X44Y77         LUT5 (Prop_lut5_I0_O)        0.124     7.953 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/FSM_sequential_state_reg[1]_i_2/O
                         net (fo=7, routed)           0.441     8.394    UART_DISPLAY/UART_MODULE/uart_tx_unit/FSM_sequential_state_reg[1]_i_2_n_0
    SLICE_X44Y76         LUT3 (Prop_lut3_I0_O)        0.119     8.513 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/fifo_tx_unit_i_1/O
                         net (fo=9, routed)           0.619     9.132    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X46Y76         LUT5 (Prop_lut5_I1_O)        0.325     9.457 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gbm.gbmg.gbmga.ngecc.bmg_i_2/O
                         net (fo=1, routed)           0.574    10.031    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb
    RAMB18_X1Y30         RAMB18E1                                     r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.465    14.836    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y30         RAMB18E1                                     r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.259    15.096    
                         clock uncertainty           -0.035    15.061    
    RAMB18_X1Y30         RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_ENBWREN)
                                                     -0.650    14.411    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                         -10.031    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_Measurement/DIVISORE_1000Hz/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.617ns  (logic 3.415ns (60.801%)  route 2.202ns (39.199%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns = ( 14.795 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.548     5.099    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X42Y62         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     5.617 f  Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/Q
                         net (fo=3, routed)           0.808     6.426    Time_Measurement/DIVISORE_1000Hz/counter_reg[5]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.550 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.550    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_5_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.100    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.328    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.567 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2/O[2]
                         net (fo=31, routed)          1.393     8.960    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2_n_5
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.302     9.262 r  Time_Measurement/DIVISORE_1000Hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.262    Time_Measurement/DIVISORE_1000Hz/counter[0]_i_4_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.795 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.912 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.029 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.029    Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.146 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.497 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.497    Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1_n_0
    SLICE_X42Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.716 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.716    Time_Measurement/DIVISORE_1000Hz/counter_reg[28]_i_1_n_7
    SLICE_X42Y68         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.424    14.795    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X42Y68         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[28]/C
                         clock pessimism              0.273    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X42Y68         FDCE (Setup_fdce_C_D)        0.109    15.142    Time_Measurement/DIVISORE_1000Hz/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.142    
                         arrival time                         -10.716    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.441ns  (required time - arrival time)
  Source:                 Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_Measurement/DIVISORE_1000Hz/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.604ns  (logic 3.402ns (60.710%)  route 2.202ns (39.290%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.548     5.099    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X42Y62         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     5.617 f  Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/Q
                         net (fo=3, routed)           0.808     6.426    Time_Measurement/DIVISORE_1000Hz/counter_reg[5]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.550 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.550    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_5_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.100    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.328    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.567 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2/O[2]
                         net (fo=31, routed)          1.393     8.960    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2_n_5
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.302     9.262 r  Time_Measurement/DIVISORE_1000Hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.262    Time_Measurement/DIVISORE_1000Hz/counter[0]_i_4_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.795 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.912 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.029 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.029    Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.146 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.703 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.703    Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1_n_6
    SLICE_X42Y67         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.426    14.797    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X42Y67         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[25]/C
                         clock pessimism              0.273    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X42Y67         FDCE (Setup_fdce_C_D)        0.109    15.144    Time_Measurement/DIVISORE_1000Hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.703    
  -------------------------------------------------------------------
                         slack                                  4.441    

Slack (MET) :             4.449ns  (required time - arrival time)
  Source:                 Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Time_Measurement/DIVISORE_1000Hz/counter_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.596ns  (logic 3.394ns (60.654%)  route 2.202ns (39.346%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.797ns = ( 14.797 - 10.000 ) 
    Source Clock Delay      (SCD):    5.099ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.548     5.099    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X42Y62         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDCE (Prop_fdce_C_Q)         0.518     5.617 f  Time_Measurement/DIVISORE_1000Hz/counter_reg[5]/Q
                         net (fo=3, routed)           0.808     6.426    Time_Measurement/DIVISORE_1000Hz/counter_reg[5]
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.124     6.550 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_5/O
                         net (fo=1, routed)           0.000     6.550    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_i_5_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.100 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.100    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.214 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.214    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__0_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.328    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__1_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.567 r  Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2/O[2]
                         net (fo=31, routed)          1.393     8.960    Time_Measurement/DIVISORE_1000Hz/clk_out_reg0_carry__2_n_5
    SLICE_X42Y61         LUT2 (Prop_lut2_I0_O)        0.302     9.262 r  Time_Measurement/DIVISORE_1000Hz/counter[0]_i_4/O
                         net (fo=1, routed)           0.000     9.262    Time_Measurement/DIVISORE_1000Hz/counter[0]_i_4_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.795 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.795    Time_Measurement/DIVISORE_1000Hz/counter_reg[0]_i_1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.912 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.912    Time_Measurement/DIVISORE_1000Hz/counter_reg[4]_i_1_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.029 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.029    Time_Measurement/DIVISORE_1000Hz/counter_reg[8]_i_1_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.146 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.146    Time_Measurement/DIVISORE_1000Hz/counter_reg[12]_i_1_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.263 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.263    Time_Measurement/DIVISORE_1000Hz/counter_reg[16]_i_1_n_0
    SLICE_X42Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.380 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.380    Time_Measurement/DIVISORE_1000Hz/counter_reg[20]_i_1_n_0
    SLICE_X42Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.695 r  Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.695    Time_Measurement/DIVISORE_1000Hz/counter_reg[24]_i_1_n_4
    SLICE_X42Y67         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.426    14.797    Time_Measurement/DIVISORE_1000Hz/clk_IBUF_BUFG
    SLICE_X42Y67         FDCE                                         r  Time_Measurement/DIVISORE_1000Hz/counter_reg[27]/C
                         clock pessimism              0.273    15.070    
                         clock uncertainty           -0.035    15.035    
    SLICE_X42Y67         FDCE (Setup_fdce_C_D)        0.109    15.144    Time_Measurement/DIVISORE_1000Hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.144    
                         arrival time                         -10.695    
  -------------------------------------------------------------------
                         slack                                  4.449    

Slack (MET) :             4.452ns  (required time - arrival time)
  Source:                 PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PULSE_GEN_10Hz/DIVIDER/counter_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.543ns  (logic 3.356ns (60.541%)  route 2.187ns (39.459%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.792ns = ( 14.792 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.546     5.097    PULSE_GEN_10Hz/DIVIDER/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDCE (Prop_fdce_C_Q)         0.456     5.553 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.364    PULSE_GEN_10Hz/DIVIDER/counter_reg[5]
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_i_5__0_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.038 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.505 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__2/O[2]
                         net (fo=31, routed)          1.377     8.882    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__2_n_5
    SLICE_X36Y62         LUT2 (Prop_lut2_I0_O)        0.302     9.184 r  PULSE_GEN_10Hz/DIVIDER/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000     9.184    PULSE_GEN_10Hz/DIVIDER/counter[0]_i_4__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    PULSE_GEN_10Hz/DIVIDER/counter_reg[0]_i_1__0_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.848 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.848    PULSE_GEN_10Hz/DIVIDER/counter_reg[4]_i_1__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.962    PULSE_GEN_10Hz/DIVIDER/counter_reg[8]_i_1__0_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.076    PULSE_GEN_10Hz/DIVIDER/counter_reg[12]_i_1__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.190    PULSE_GEN_10Hz/DIVIDER/counter_reg[16]_i_1__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.304    PULSE_GEN_10Hz/DIVIDER/counter_reg[20]_i_1__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.418 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[24]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.418    PULSE_GEN_10Hz/DIVIDER/counter_reg[24]_i_1__0_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.641 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[28]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.641    PULSE_GEN_10Hz/DIVIDER/counter_reg[28]_i_1__0_n_7
    SLICE_X36Y69         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.421    14.792    PULSE_GEN_10Hz/DIVIDER/clk_IBUF_BUFG
    SLICE_X36Y69         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[28]/C
                         clock pessimism              0.274    15.066    
                         clock uncertainty           -0.035    15.031    
    SLICE_X36Y69         FDCE (Setup_fdce_C_D)        0.062    15.093    PULSE_GEN_10Hz/DIVIDER/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -10.641    
  -------------------------------------------------------------------
                         slack                                  4.452    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PULSE_GEN_10Hz/DIVIDER/counter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.540ns  (logic 3.353ns (60.519%)  route 2.187ns (39.480%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.097ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.546     5.097    PULSE_GEN_10Hz/DIVIDER/clk_IBUF_BUFG
    SLICE_X36Y63         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y63         FDCE (Prop_fdce_C_Q)         0.456     5.553 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[5]/Q
                         net (fo=2, routed)           0.810     6.364    PULSE_GEN_10Hz/DIVIDER/counter_reg[5]
    SLICE_X37Y64         LUT2 (Prop_lut2_I1_O)        0.124     6.488 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.488    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_i_5__0_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.038 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.038    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.152 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.152    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__0_n_0
    SLICE_X37Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.266 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.266    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__1_n_0
    SLICE_X37Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.505 r  PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__2/O[2]
                         net (fo=31, routed)          1.377     8.882    PULSE_GEN_10Hz/DIVIDER/clk_out_reg0_carry__2_n_5
    SLICE_X36Y62         LUT2 (Prop_lut2_I0_O)        0.302     9.184 r  PULSE_GEN_10Hz/DIVIDER/counter[0]_i_4__0/O
                         net (fo=1, routed)           0.000     9.184    PULSE_GEN_10Hz/DIVIDER/counter[0]_i_4__0_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.734 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.734    PULSE_GEN_10Hz/DIVIDER/counter_reg[0]_i_1__0_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.848 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.848    PULSE_GEN_10Hz/DIVIDER/counter_reg[4]_i_1__0_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.962 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.962    PULSE_GEN_10Hz/DIVIDER/counter_reg[8]_i_1__0_n_0
    SLICE_X36Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.076 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.076    PULSE_GEN_10Hz/DIVIDER/counter_reg[12]_i_1__0_n_0
    SLICE_X36Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.190 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.190    PULSE_GEN_10Hz/DIVIDER/counter_reg[16]_i_1__0_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.304 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    10.304    PULSE_GEN_10Hz/DIVIDER/counter_reg[20]_i_1__0_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.638 r  PULSE_GEN_10Hz/DIVIDER/counter_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.638    PULSE_GEN_10Hz/DIVIDER/counter_reg[24]_i_1__0_n_6
    SLICE_X36Y68         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.422    14.793    PULSE_GEN_10Hz/DIVIDER/clk_IBUF_BUFG
    SLICE_X36Y68         FDCE                                         r  PULSE_GEN_10Hz/DIVIDER/counter_reg[25]/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X36Y68         FDCE (Setup_fdce_C_D)        0.062    15.094    PULSE_GEN_10Hz/DIVIDER/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -10.638    
  -------------------------------------------------------------------
                         slack                                  4.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.164ns (39.064%)  route 0.256ns (60.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.557     1.470    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X12Y66         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y66         FDCE (Prop_fdce_C_Q)         0.164     1.634 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[1]/Q
                         net (fo=1, routed)           0.256     1.890    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y25         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.869     2.027    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.549    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.845    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 Time_Measurement/COUNTER_1e2Hz/out_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.150%)  route 0.236ns (64.850%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.558     1.471    Time_Measurement/COUNTER_1e2Hz/clk_IBUF_BUFG
    SLICE_X48Y63         FDCE                                         r  Time_Measurement/COUNTER_1e2Hz/out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y63         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  Time_Measurement/COUNTER_1e2Hz/out_reg_reg[2]/Q
                         net (fo=5, routed)           0.236     1.836    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X1Y12         RAMB36E1                                     r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.869     2.027    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB36_X1Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.242     1.771    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.894%)  route 0.173ns (55.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.550     1.463    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X49Y76         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.173     1.778    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[6]
    RAMB18_X1Y30         RAMB18E1                                     r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.862     2.020    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y30         RAMB18E1                                     r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.522    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.705    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.164ns (36.153%)  route 0.290ns (63.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.556     1.469    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/clk_IBUF_BUFG
    SLICE_X12Y67         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y67         FDCE (Prop_fdce_C_Q)         0.164     1.633 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[1]/Q
                         net (fo=1, routed)           0.290     1.923    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[1]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.869     2.027    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.549    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.296     1.845    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.845    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.128ns (32.094%)  route 0.271ns (67.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.558     1.471    XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/clk_IBUF_BUFG
    SLICE_X13Y65         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDCE (Prop_fdce_C_Q)         0.128     1.599 r  XADC_WRAPPING_CIRCUIT/Demux_generation[0].A_demux/adc_data_demux_reg_reg[8]/Q
                         net (fo=1, routed)           0.271     1.870    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[8]
    RAMB18_X0Y24         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.869     2.027    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y24         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.549    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[10])
                                                      0.243     1.792    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.077%)  route 0.186ns (56.923%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.550     1.463    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X48Y76         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y76         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=4, routed)           0.186     1.791    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[3]
    RAMB18_X1Y30         RAMB18E1                                     r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.862     2.020    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y30         RAMB18E1                                     r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.522    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.705    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.236%)  route 0.185ns (56.764%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.549     1.462    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X48Y75         FDRE                                         r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y75         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/Q
                         net (fo=4, routed)           0.185     1.789    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[6]
    RAMB18_X1Y30         RAMB18E1                                     r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.859     2.017    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X1Y30         RAMB18E1                                     r  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.498     1.519    
    RAMB18_X1Y30         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.702    UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.444%)  route 0.161ns (49.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.552     1.465    UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y72          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y72          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/Q
                         net (fo=4, routed)           0.161     1.791    UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[9]
    RAMB18_X0Y28         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.859     2.017    UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y28         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.498     1.519    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.702    UART_DISPLAY/fifo_peak_generation[3].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.148ns (35.396%)  route 0.270ns (64.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.558     1.471    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X12Y65         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[5]/Q
                         net (fo=1, routed)           0.270     1.890    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X0Y25         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.869     2.027    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.549    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.243     1.792    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.792    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.148ns (35.345%)  route 0.271ns (64.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.558     1.471    XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/clk_IBUF_BUFG
    SLICE_X12Y65         FDCE                                         r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y65         FDCE (Prop_fdce_C_Q)         0.148     1.619 r  XADC_WRAPPING_CIRCUIT/Demux_generation[1].A_demux/adc_data_demux_reg_reg[6]/Q
                         net (fo=1, routed)           0.271     1.890    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X0Y25         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.869     2.027    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X0Y25         RAMB18E1                                     r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.478     1.549    
    RAMB18_X0Y25         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.242     1.791    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0     XADC_WRAPPING_CIRCUIT/xadc_unit/inst/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y12  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30  UART_DISPLAY/UART_MODULE/fifo_tx_unit/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y25  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y26  UART_DISPLAY/fifo_peak_generation[2].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y67  PULSE_GEN_10Hz/clk_out_old_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y67  PULSE_GEN_10Hz/clk_out_old_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y67  PULSE_GEN_10Hz/pulse_out_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y67  PULSE_GEN_10Hz/pulse_out_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y67  PULSE_GEN_10Hz/DIVIDER/clk_out_reg_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y67  PULSE_GEN_10Hz/DIVIDER/clk_out_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y62  PULSE_GEN_10Hz/DIVIDER/counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y62  PULSE_GEN_10Hz/DIVIDER/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y64  PULSE_GEN_10Hz/DIVIDER/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y64  PULSE_GEN_10Hz/DIVIDER/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y67  PULSE_GEN_10Hz/clk_out_old_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X34Y67  PULSE_GEN_10Hz/clk_out_old_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y67  PULSE_GEN_10Hz/pulse_out_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y67  PULSE_GEN_10Hz/pulse_out_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y67  PULSE_GEN_10Hz/DIVIDER/clk_out_reg_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X35Y67  PULSE_GEN_10Hz/DIVIDER/clk_out_reg_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y62  PULSE_GEN_10Hz/DIVIDER/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y62  PULSE_GEN_10Hz/DIVIDER/counter_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y64  PULSE_GEN_10Hz/DIVIDER/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X36Y64  PULSE_GEN_10Hz/DIVIDER/counter_reg[10]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_DISPLAY/CONTROL_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.094ns  (logic 4.188ns (46.055%)  route 4.906ns (53.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.539     5.090    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  UART_DISPLAY/CONTROL_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  UART_DISPLAY/CONTROL_STATE_reg[3]/Q
                         net (fo=1, routed)           4.906    10.474    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.710    14.185 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.185    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/CONTROL_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 4.064ns (45.316%)  route 4.904ns (54.684%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.539     5.090    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  UART_DISPLAY/CONTROL_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.518     5.608 r  UART_DISPLAY/CONTROL_STATE_reg[2]/Q
                         net (fo=1, routed)           4.904    10.513    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.058 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.058    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.165ns  (logic 4.066ns (49.793%)  route 4.100ns (50.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.530     5.081    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     5.599 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/Q
                         net (fo=2, routed)           4.100     9.699    o_SCK_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.548    13.247 r  o_SCK_OBUF_inst/O
                         net (fo=0)                   0.000    13.247    o_SCK
    V11                                                               r  o_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.665ns  (logic 3.977ns (51.892%)  route 3.687ns (48.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.535     5.086    UART_DISPLAY/UART_MODULE/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X44Y76         FDPE                                         r  UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDPE (Prop_fdpe_C_Q)         0.456     5.542 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           3.687     9.230    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    12.751 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    12.751    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_CS_not
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.486ns  (logic 4.020ns (53.700%)  route 3.466ns (46.300%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.535     5.086    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X28Y72         FDPE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDPE (Prop_fdpe_C_Q)         0.456     5.542 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.466     9.009    lopt
    U12                  OBUF (Prop_obuf_I_O)         3.564    12.573 r  o_CS_not_OBUF_inst/O
                         net (fo=0)                   0.000    12.573    o_CS_not
    U12                                                               r  o_CS_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/CONTROL_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.969ns  (logic 3.963ns (56.874%)  route 3.005ns (43.126%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.541     5.092    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  UART_DISPLAY/CONTROL_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.456     5.548 r  UART_DISPLAY/CONTROL_STATE_reg[1]/Q
                         net (fo=1, routed)           3.005     8.554    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.507    12.061 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.061    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/CONTROL_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.846ns  (logic 3.981ns (58.161%)  route 2.864ns (41.839%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.540     5.091    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  UART_DISPLAY/CONTROL_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  UART_DISPLAY/CONTROL_STATE_reg[0]/Q
                         net (fo=1, routed)           2.864     8.412    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    11.937 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.937    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UART_DISPLAY/CONTROL_STATE_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.294ns  (logic 1.367ns (59.619%)  route 0.926ns (40.381%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.551     1.464    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  UART_DISPLAY/CONTROL_STATE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  UART_DISPLAY/CONTROL_STATE_reg[0]/Q
                         net (fo=1, routed)           0.926     2.532    led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     3.758 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.758    led[0]
    H5                                                                r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/CONTROL_STATE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.329ns  (logic 1.349ns (57.947%)  route 0.979ns (42.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.552     1.465    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X44Y69         FDRE                                         r  UART_DISPLAY/CONTROL_STATE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y69         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  UART_DISPLAY/CONTROL_STATE_reg[1]/Q
                         net (fo=1, routed)           0.979     2.586    led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.208     3.794 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.794    led[1]
    J5                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_CS_not
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.494ns  (logic 1.406ns (56.367%)  route 1.088ns (43.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.549     1.462    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X28Y72         FDPE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.603 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.088     2.692    lopt
    U12                  OBUF (Prop_obuf_I_O)         1.265     3.956 r  o_CS_not_OBUF_inst/O
                         net (fo=0)                   0.000     3.956    o_CS_not
    U12                                                               r  o_CS_not (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.605ns  (logic 1.363ns (52.343%)  route 1.241ns (47.657%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.548     1.461    UART_DISPLAY/UART_MODULE/uart_tx_unit/clk_IBUF_BUFG
    SLICE_X44Y76         FDPE                                         r  UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y76         FDPE (Prop_fdpe_C_Q)         0.141     1.602 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/tx_reg_reg/Q
                         net (fo=1, routed)           1.241     2.844    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     4.066 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.066    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_SCK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.900ns  (logic 1.412ns (48.705%)  route 1.488ns (51.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.545     1.458    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X34Y75         FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.164     1.622 r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/sclk_reg/Q
                         net (fo=2, routed)           1.488     3.110    o_SCK_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.248     4.358 r  o_SCK_OBUF_inst/O
                         net (fo=0)                   0.000     4.358    o_SCK
    V11                                                               r  o_SCK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/CONTROL_STATE_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.252ns  (logic 1.411ns (43.383%)  route 1.841ns (56.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.550     1.463    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  UART_DISPLAY/CONTROL_STATE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.164     1.627 r  UART_DISPLAY/CONTROL_STATE_reg[2]/Q
                         net (fo=1, routed)           1.841     3.469    led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.715 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.715    led[2]
    T9                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UART_DISPLAY/CONTROL_STATE_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.262ns  (logic 1.441ns (44.179%)  route 1.821ns (55.821%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.550     1.463    UART_DISPLAY/clk_IBUF_BUFG
    SLICE_X42Y70         FDRE                                         r  UART_DISPLAY/CONTROL_STATE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y70         FDRE (Prop_fdre_C_Q)         0.148     1.611 r  UART_DISPLAY/CONTROL_STATE_reg[3]/Q
                         net (fo=1, routed)           1.821     3.433    led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.293     4.726 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.726    led[3]
    T10                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1028 Endpoints
Min Delay          1028 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.638ns (18.270%)  route 7.326ns (81.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.869     8.963    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X15Y62         FDSE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.433     4.804    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y62         FDSE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.638ns (18.270%)  route 7.326ns (81.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.869     8.963    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X14Y62         FDSE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.433     4.804    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y62         FDSE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.638ns (18.270%)  route 7.326ns (81.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.869     8.963    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X15Y62         FDSE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.433     4.804    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X15Y62         FDSE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.638ns (18.270%)  route 7.326ns (81.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.869     8.963    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X14Y62         FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.433     4.804    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y62         FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.638ns (18.270%)  route 7.326ns (81.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.869     8.963    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X14Y62         FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.433     4.804    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y62         FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.963ns  (logic 1.638ns (18.270%)  route 7.326ns (81.730%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.804ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.869     8.963    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X14Y62         FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.433     4.804    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X14Y62         FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 1.638ns (18.288%)  route 7.317ns (81.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.859     8.954    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y59          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.435     4.806    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y59          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 1.638ns (18.288%)  route 7.317ns (81.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.859     8.954    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y59          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.435     4.806    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y59          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 1.638ns (18.288%)  route 7.317ns (81.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.859     8.954    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X8Y59          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.435     4.806    UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y59          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[0].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.954ns  (logic 1.638ns (18.288%)  route 7.317ns (81.712%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.806ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          2.457     3.971    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.124     4.095 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         4.859     8.954    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/srst
    SLICE_X9Y59          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        1.435     4.806    UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X9Y59          FDRE                                         r  UART_DISPLAY/fifo_peak_generation[1].FIFO_PEAK/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.064ns  (logic 0.281ns (26.415%)  route 0.783ns (73.585%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          0.783     1.064    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/lopt
    RAMB36_X1Y12         RAMB36E1                                     r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.872     2.030    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 A1_in
                            (input port)
  Destination:            WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_buffer_1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.451ns  (logic 0.262ns (18.059%)  route 1.189ns (81.941%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  A1_in (IN)
                         net (fo=0)                   0.000     0.000    A1_in
    V10                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  A1_in_IBUF_inst/O
                         net (fo=1, routed)           1.189     1.451    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_buffer_1_reg[0]_0[0]
    SLICE_X6Y70          FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_buffer_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.849     2.007    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_buffer_1_reg[0]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.326ns (21.442%)  route 1.195ns (78.558%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          1.066     1.347    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         0.129     1.521    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X41Y62         FDSE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.825     1.983    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y62         FDSE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.326ns (21.442%)  route 1.195ns (78.558%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          1.066     1.347    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         0.129     1.521    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X41Y62         FDSE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.825     1.983    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y62         FDSE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.521ns  (logic 0.326ns (21.442%)  route 1.195ns (78.558%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          1.066     1.347    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         0.129     1.521    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X41Y62         FDSE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.825     1.983    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X41Y62         FDSE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.326ns (21.380%)  route 1.199ns (78.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          1.066     1.347    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         0.133     1.525    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X40Y62         FDSE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.825     1.983    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X40Y62         FDSE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.326ns (21.380%)  route 1.199ns (78.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          1.066     1.347    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         0.133     1.525    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X40Y62         FDRE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.825     1.983    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X40Y62         FDRE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.326ns (21.380%)  route 1.199ns (78.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          1.066     1.347    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         0.133     1.525    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X40Y62         FDRE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.825     1.983    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X40Y62         FDRE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C

Slack:                    inf
  Source:                 reset_high
                            (input port)
  Destination:            UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.525ns  (logic 0.326ns (21.380%)  route 1.199ns (78.620%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 f  reset_high (IN)
                         net (fo=0)                   0.000     0.000    reset_high
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 f  reset_high_IBUF_inst/O
                         net (fo=32, routed)          1.066     1.347    UART_DISPLAY/UART_MODULE/uart_tx_unit/reset_high_IBUF
    SLICE_X41Y62         LUT1 (Prop_lut1_I0_O)        0.045     1.392 r  UART_DISPLAY/UART_MODULE/uart_tx_unit/out_reg[3]_i_3/O
                         net (fo=763, routed)         0.133     1.525    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/srst
    SLICE_X40Y62         FDRE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.825     1.983    UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X40Y62         FDRE                                         r  UART_DISPLAY/FIFO_TIME/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C

Slack:                    inf
  Source:                 A0_in
                            (input port)
  Destination:            WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_buffer_0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.573ns  (logic 0.274ns (17.412%)  route 1.299ns (82.588%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.983ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V12                                               0.000     0.000 r  A0_in (IN)
                         net (fo=0)                   0.000     0.000    A0_in
    V12                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  A0_in_IBUF_inst/O
                         net (fo=1, routed)           1.299     1.573    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/D[0]
    SLICE_X11Y66         FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_buffer_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=1035, routed)        0.825     1.983    WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/clk_IBUF_BUFG
    SLICE_X11Y66         FDRE                                         r  WRAPPING_CIRCUIT_PMOD_AD1/spi_master_dual_miso_0/rx_buffer_0_reg[0]/C





