<stg><name>mergeSort_Pipeline_VITIS_LOOP_42_7</name>


<trans_list>

<trans id="32" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:1 %n_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %n

]]></Node>
<StgValue><ssdm name="n_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i31 0, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc66

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
for.inc66:0 %i_1 = load i31 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="31">
<![CDATA[
for.inc66:1 %i_4_cast = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="i_4_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc66:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66:3 %icmp_ln42 = icmp_slt  i32 %i_4_cast, i32 %n_read

]]></Node>
<StgValue><ssdm name="icmp_ln42"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.inc66:4 %add_ln42 = add i31 %i_1, i31 1

]]></Node>
<StgValue><ssdm name="add_ln42"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc66:5 %br_ln42 = br i1 %icmp_ln42, void %for.inc69.loopexit.exitStub, void %for.inc66.split

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="31">
<![CDATA[
for.inc66.split:0 %i_4_cast3 = zext i31 %i_1

]]></Node>
<StgValue><ssdm name="i_4_cast3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc66.split:2 %temp_addr = getelementptr i32 %temp, i64 0, i64 %i_4_cast3

]]></Node>
<StgValue><ssdm name="temp_addr"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
for.inc66.split:3 %temp_load = load i5 %temp_addr

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc66.split:5 %store_ln42 = store i31 %add_ln42, i31 %i

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln42" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.inc69.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc66.split:1 %specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln5"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="5">
<![CDATA[
for.inc66.split:3 %temp_load = load i5 %temp_addr

]]></Node>
<StgValue><ssdm name="temp_load"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc66.split:4 %store_ln42 = store i32 %temp_load, i32 %arr_1_out

]]></Node>
<StgValue><ssdm name="store_ln42"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc66.split:6 %br_ln42 = br void %for.inc66

]]></Node>
<StgValue><ssdm name="br_ln42"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
