{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 12 00:37:46 2019 " "Info: Processing started: Sat Oct 12 00:37:46 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "MuxD:MuxD\|toALU\[2\] " "Warning: Node \"MuxD:MuxD\|toALU\[2\]\" is a latch" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "MuxD:MuxD\|Mux32~0 " "Info: Detected gated clock \"MuxD:MuxD\|Mux32~0\" as buffer" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "MuxD:MuxD\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[2\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[2\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|PCSource\[0\] " "Info: Detected ripple clock \"Controle:controle\|PCSource\[0\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|PCSource\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Controle:controle\|AluSrcB\[1\] " "Info: Detected ripple clock \"Controle:controle\|AluSrcB\[1\]\" as buffer" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } } { "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/igors/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "Controle:controle\|AluSrcB\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register MuxD:MuxD\|toALU\[2\] register Registrador:PC\|Saida\[30\] 79.99 MHz 12.502 ns Internal " "Info: Clock \"clock\" has Internal fmax of 79.99 MHz between source register \"MuxD:MuxD\|toALU\[2\]\" and destination register \"Registrador:PC\|Saida\[30\]\" (period= 12.502 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.161 ns + Longest register register " "Info: + Longest register to register delay is 5.161 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MuxD:MuxD\|toALU\[2\] 1 REG LCCOMB_X2_Y8_N18 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X2_Y8_N18; Fanout = 3; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.383 ns) + CELL(0.053 ns) 0.436 ns Ula32:Alu\|carry_temp\[3\]~0 2 COMB LCCOMB_X2_Y8_N0 3 " "Info: 2: + IC(0.383 ns) + CELL(0.053 ns) = 0.436 ns; Loc. = LCCOMB_X2_Y8_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.436 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 0.708 ns Ula32:Alu\|carry_temp\[5\]~1 3 COMB LCCOMB_X2_Y8_N22 3 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 0.708 ns; Loc. = LCCOMB_X2_Y8_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~1'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 1.074 ns Ula32:Alu\|carry_temp\[7\]~2 4 COMB LCCOMB_X2_Y8_N24 3 " "Info: 4: + IC(0.313 ns) + CELL(0.053 ns) = 1.074 ns; Loc. = LCCOMB_X2_Y8_N24; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~2'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 1.433 ns Ula32:Alu\|carry_temp\[9\]~3 5 COMB LCCOMB_X2_Y8_N14 3 " "Info: 5: + IC(0.306 ns) + CELL(0.053 ns) = 1.433 ns; Loc. = LCCOMB_X2_Y8_N14; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~3'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 1.699 ns Ula32:Alu\|carry_temp\[11\]~4 6 COMB LCCOMB_X2_Y8_N12 3 " "Info: 6: + IC(0.213 ns) + CELL(0.053 ns) = 1.699 ns; Loc. = LCCOMB_X2_Y8_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~4'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.053 ns) 2.151 ns Ula32:Alu\|carry_temp\[13\]~5 7 COMB LCCOMB_X2_Y8_N16 3 " "Info: 7: + IC(0.399 ns) + CELL(0.053 ns) = 2.151 ns; Loc. = LCCOMB_X2_Y8_N16; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 2.426 ns Ula32:Alu\|carry_temp\[15\]~6 8 COMB LCCOMB_X2_Y8_N4 3 " "Info: 8: + IC(0.222 ns) + CELL(0.053 ns) = 2.426 ns; Loc. = LCCOMB_X2_Y8_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 2.690 ns Ula32:Alu\|carry_temp\[17\]~7 9 COMB LCCOMB_X2_Y8_N6 3 " "Info: 9: + IC(0.211 ns) + CELL(0.053 ns) = 2.690 ns; Loc. = LCCOMB_X2_Y8_N6; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 3.050 ns Ula32:Alu\|carry_temp\[19\]~8 10 COMB LCCOMB_X2_Y8_N10 3 " "Info: 10: + IC(0.307 ns) + CELL(0.053 ns) = 3.050 ns; Loc. = LCCOMB_X2_Y8_N10; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 3.316 ns Ula32:Alu\|carry_temp\[21\]~9 11 COMB LCCOMB_X2_Y8_N8 3 " "Info: 11: + IC(0.213 ns) + CELL(0.053 ns) = 3.316 ns; Loc. = LCCOMB_X2_Y8_N8; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 3.669 ns Ula32:Alu\|carry_temp\[23\]~10 12 COMB LCCOMB_X2_Y8_N28 3 " "Info: 12: + IC(0.300 ns) + CELL(0.053 ns) = 3.669 ns; Loc. = LCCOMB_X2_Y8_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.053 ns) 4.089 ns Ula32:Alu\|carry_temp\[25\]~11 13 COMB LCCOMB_X2_Y8_N30 3 " "Info: 13: + IC(0.367 ns) + CELL(0.053 ns) = 4.089 ns; Loc. = LCCOMB_X2_Y8_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.351 ns Ula32:Alu\|carry_temp\[27\]~12 14 COMB LCCOMB_X2_Y8_N26 3 " "Info: 14: + IC(0.209 ns) + CELL(0.053 ns) = 4.351 ns; Loc. = LCCOMB_X2_Y8_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 4.613 ns Ula32:Alu\|carry_temp\[29\]~13 15 COMB LCCOMB_X2_Y8_N20 2 " "Info: 15: + IC(0.209 ns) + CELL(0.053 ns) = 4.613 ns; Loc. = LCCOMB_X2_Y8_N20; Fanout = 2; COMB Node = 'Ula32:Alu\|carry_temp\[29\]~13'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.053 ns) 5.006 ns Ula32:Alu\|Mux1~0 16 COMB LCCOMB_X1_Y8_N0 2 " "Info: 16: + IC(0.340 ns) + CELL(0.053 ns) = 5.006 ns; Loc. = LCCOMB_X1_Y8_N0; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux1~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux1~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.161 ns Registrador:PC\|Saida\[30\] 17 REG LCFF_X1_Y8_N1 3 " "Info: 17: + IC(0.000 ns) + CELL(0.155 ns) = 5.161 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Ula32:Alu|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.950 ns ( 18.41 % ) " "Info: Total cell delay = 0.950 ns ( 18.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.211 ns ( 81.59 % ) " "Info: Total interconnect delay = 4.211 ns ( 81.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "5.161 ns" { MuxD:MuxD|toALU[2] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.383ns 0.219ns 0.313ns 0.306ns 0.213ns 0.399ns 0.222ns 0.211ns 0.307ns 0.213ns 0.300ns 0.367ns 0.209ns 0.209ns 0.340ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.000 ns - Smallest " "Info: - Smallest clock skew is -1.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.464 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.649 ns) + CELL(0.618 ns) 2.464 ns Registrador:PC\|Saida\[30\] 3 REG LCFF_X1_Y8_N1 3 " "Info: 3: + IC(0.649 ns) + CELL(0.618 ns) = 2.464 ns; Loc. = LCFF_X1_Y8_N1; Fanout = 3; REG Node = 'Registrador:PC\|Saida\[30\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.74 % ) " "Info: Total cell delay = 1.472 ns ( 59.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 40.26 % ) " "Info: Total interconnect delay = 0.992 ns ( 40.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 3.464 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 3.464 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.712 ns) 2.148 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X1_Y10_N29 46 " "Info: 2: + IC(0.582 ns) + CELL(0.712 ns) = 2.148 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 46; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.476 ns) + CELL(0.225 ns) 2.849 ns MuxD:MuxD\|Mux32~0 3 COMB LCCOMB_X2_Y10_N10 1 " "Info: 3: + IC(0.476 ns) + CELL(0.225 ns) = 2.849 ns; Loc. = LCCOMB_X2_Y10_N10; Fanout = 1; COMB Node = 'MuxD:MuxD\|Mux32~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.701 ns" { Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.562 ns) + CELL(0.053 ns) 3.464 ns MuxD:MuxD\|toALU\[2\] 4 REG LCCOMB_X2_Y8_N18 3 " "Info: 4: + IC(0.562 ns) + CELL(0.053 ns) = 3.464 ns; Loc. = LCCOMB_X2_Y8_N18; Fanout = 3; REG Node = 'MuxD:MuxD\|toALU\[2\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.615 ns" { MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "Multiplexadores/MuxD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.844 ns ( 53.23 % ) " "Info: Total cell delay = 1.844 ns ( 53.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.620 ns ( 46.77 % ) " "Info: Total interconnect delay = 1.620 ns ( 46.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "3.464 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "3.464 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.582ns 0.476ns 0.562ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "3.464 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "3.464 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.582ns 0.476ns 0.562ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "Multiplexadores/MuxD.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Multiplexadores/MuxD.v" 12 -1 0 } } { "GivenComps/Registrador.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/Registrador.vhd" 71 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.161 ns" { MuxD:MuxD|toALU[2] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|carry_temp[29]~13 Ula32:Alu|Mux1~0 Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "5.161 ns" { MuxD:MuxD|toALU[2] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|carry_temp[29]~13 {} Ula32:Alu|Mux1~0 {} Registrador:PC|Saida[30] {} } { 0.000ns 0.383ns 0.219ns 0.313ns 0.306ns 0.213ns 0.399ns 0.222ns 0.211ns 0.307ns 0.213ns 0.300ns 0.367ns 0.209ns 0.209ns 0.340ns 0.000ns } { 0.000ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.155ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.464 ns" { clock clock~clkctrl Registrador:PC|Saida[30] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.464 ns" { clock {} clock~combout {} clock~clkctrl {} Registrador:PC|Saida[30] {} } { 0.000ns 0.000ns 0.343ns 0.649ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "3.464 ns" { clock Controle:controle|AluSrcB[1] MuxD:MuxD|Mux32~0 MuxD:MuxD|toALU[2] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "3.464 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} MuxD:MuxD|Mux32~0 {} MuxD:MuxD|toALU[2] {} } { 0.000ns 0.000ns 0.582ns 0.476ns 0.562ns } { 0.000ns 0.854ns 0.712ns 0.225ns 0.053ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Controle:controle\|AluSrcB\[1\] reset clock 4.504 ns register " "Info: tsu for register \"Controle:controle\|AluSrcB\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is 4.504 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.468 ns + Longest pin register " "Info: + Longest pin to register delay is 6.468 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 14 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 14; PIN Node = 'reset'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.281 ns) + CELL(0.228 ns) 5.373 ns Controle:controle\|IRWrite~3 2 COMB LCCOMB_X1_Y10_N20 5 " "Info: 2: + IC(4.281 ns) + CELL(0.228 ns) = 5.373 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 5; COMB Node = 'Controle:controle\|IRWrite~3'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.509 ns" { reset Controle:controle|IRWrite~3 } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.349 ns) + CELL(0.746 ns) 6.468 ns Controle:controle\|AluSrcB\[1\] 3 REG LCFF_X1_Y10_N29 46 " "Info: 3: + IC(0.349 ns) + CELL(0.746 ns) = 6.468 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 46; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.095 ns" { Controle:controle|IRWrite~3 Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.838 ns ( 28.42 % ) " "Info: Total cell delay = 1.838 ns ( 28.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.630 ns ( 71.58 % ) " "Info: Total interconnect delay = 4.630 ns ( 71.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { reset Controle:controle|IRWrite~3 Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.468 ns" { reset {} reset~combout {} Controle:controle|IRWrite~3 {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 4.281ns 0.349ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.054 ns - Shortest register " "Info: - Shortest clock path from clock \"clock\" to destination register is 2.054 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.582 ns) + CELL(0.618 ns) 2.054 ns Controle:controle\|AluSrcB\[1\] 2 REG LCFF_X1_Y10_N29 46 " "Info: 2: + IC(0.582 ns) + CELL(0.618 ns) = 2.054 ns; Loc. = LCFF_X1_Y10_N29; Fanout = 46; REG Node = 'Controle:controle\|AluSrcB\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.67 % ) " "Info: Total cell delay = 1.472 ns ( 71.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.582 ns ( 28.33 % ) " "Info: Total interconnect delay = 0.582 ns ( 28.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 0.582ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.468 ns" { reset Controle:controle|IRWrite~3 Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "6.468 ns" { reset {} reset~combout {} Controle:controle|IRWrite~3 {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 4.281ns 0.349ns } { 0.000ns 0.864ns 0.228ns 0.746ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.054 ns" { clock Controle:controle|AluSrcB[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.054 ns" { clock {} clock~combout {} Controle:controle|AluSrcB[1] {} } { 0.000ns 0.000ns 0.582ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock AluResult\[28\] Controle:controle\|AluOp\[1\] 12.471 ns register " "Info: tco from clock \"clock\" to destination pin \"AluResult\[28\]\" through register \"Controle:controle\|AluOp\[1\]\" is 12.471 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to source register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns Controle:controle\|AluOp\[1\] 3 REG LCFF_X1_Y10_N25 33 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 33; REG Node = 'Controle:controle\|AluOp\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|AluOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.906 ns + Longest register pin " "Info: + Longest register to pin delay is 9.906 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Controle:controle\|AluOp\[1\] 1 REG LCFF_X1_Y10_N25 33 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 33; REG Node = 'Controle:controle\|AluOp\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { Controle:controle|AluOp[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.172 ns) + CELL(0.272 ns) 1.444 ns Ula32:Alu\|carry_temp\[3\]~0 2 COMB LCCOMB_X2_Y8_N0 3 " "Info: 2: + IC(1.172 ns) + CELL(0.272 ns) = 1.444 ns; Loc. = LCCOMB_X2_Y8_N0; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[3\]~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.444 ns" { Controle:controle|AluOp[1] Ula32:Alu|carry_temp[3]~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.219 ns) + CELL(0.053 ns) 1.716 ns Ula32:Alu\|carry_temp\[5\]~1 3 COMB LCCOMB_X2_Y8_N22 3 " "Info: 3: + IC(0.219 ns) + CELL(0.053 ns) = 1.716 ns; Loc. = LCCOMB_X2_Y8_N22; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[5\]~1'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.272 ns" { Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.313 ns) + CELL(0.053 ns) 2.082 ns Ula32:Alu\|carry_temp\[7\]~2 4 COMB LCCOMB_X2_Y8_N24 3 " "Info: 4: + IC(0.313 ns) + CELL(0.053 ns) = 2.082 ns; Loc. = LCCOMB_X2_Y8_N24; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[7\]~2'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.366 ns" { Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.053 ns) 2.441 ns Ula32:Alu\|carry_temp\[9\]~3 5 COMB LCCOMB_X2_Y8_N14 3 " "Info: 5: + IC(0.306 ns) + CELL(0.053 ns) = 2.441 ns; Loc. = LCCOMB_X2_Y8_N14; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[9\]~3'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.359 ns" { Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 2.707 ns Ula32:Alu\|carry_temp\[11\]~4 6 COMB LCCOMB_X2_Y8_N12 3 " "Info: 6: + IC(0.213 ns) + CELL(0.053 ns) = 2.707 ns; Loc. = LCCOMB_X2_Y8_N12; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[11\]~4'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.053 ns) 3.159 ns Ula32:Alu\|carry_temp\[13\]~5 7 COMB LCCOMB_X2_Y8_N16 3 " "Info: 7: + IC(0.399 ns) + CELL(0.053 ns) = 3.159 ns; Loc. = LCCOMB_X2_Y8_N16; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[13\]~5'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.452 ns" { Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.222 ns) + CELL(0.053 ns) 3.434 ns Ula32:Alu\|carry_temp\[15\]~6 8 COMB LCCOMB_X2_Y8_N4 3 " "Info: 8: + IC(0.222 ns) + CELL(0.053 ns) = 3.434 ns; Loc. = LCCOMB_X2_Y8_N4; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[15\]~6'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.275 ns" { Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.053 ns) 3.698 ns Ula32:Alu\|carry_temp\[17\]~7 9 COMB LCCOMB_X2_Y8_N6 3 " "Info: 9: + IC(0.211 ns) + CELL(0.053 ns) = 3.698 ns; Loc. = LCCOMB_X2_Y8_N6; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[17\]~7'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.264 ns" { Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.307 ns) + CELL(0.053 ns) 4.058 ns Ula32:Alu\|carry_temp\[19\]~8 10 COMB LCCOMB_X2_Y8_N10 3 " "Info: 10: + IC(0.307 ns) + CELL(0.053 ns) = 4.058 ns; Loc. = LCCOMB_X2_Y8_N10; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[19\]~8'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.360 ns" { Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.053 ns) 4.324 ns Ula32:Alu\|carry_temp\[21\]~9 11 COMB LCCOMB_X2_Y8_N8 3 " "Info: 11: + IC(0.213 ns) + CELL(0.053 ns) = 4.324 ns; Loc. = LCCOMB_X2_Y8_N8; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[21\]~9'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.266 ns" { Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.053 ns) 4.677 ns Ula32:Alu\|carry_temp\[23\]~10 12 COMB LCCOMB_X2_Y8_N28 3 " "Info: 12: + IC(0.300 ns) + CELL(0.053 ns) = 4.677 ns; Loc. = LCCOMB_X2_Y8_N28; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[23\]~10'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.353 ns" { Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.053 ns) 5.097 ns Ula32:Alu\|carry_temp\[25\]~11 13 COMB LCCOMB_X2_Y8_N30 3 " "Info: 13: + IC(0.367 ns) + CELL(0.053 ns) = 5.097 ns; Loc. = LCCOMB_X2_Y8_N30; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[25\]~11'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.420 ns" { Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.209 ns) + CELL(0.053 ns) 5.359 ns Ula32:Alu\|carry_temp\[27\]~12 14 COMB LCCOMB_X2_Y8_N26 3 " "Info: 14: + IC(0.209 ns) + CELL(0.053 ns) = 5.359 ns; Loc. = LCCOMB_X2_Y8_N26; Fanout = 3; COMB Node = 'Ula32:Alu\|carry_temp\[27\]~12'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.262 ns" { Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 74 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.302 ns) + CELL(0.053 ns) 5.714 ns Ula32:Alu\|Mux3~0 15 COMB LCCOMB_X3_Y8_N18 2 " "Info: 15: + IC(0.302 ns) + CELL(0.053 ns) = 5.714 ns; Loc. = LCCOMB_X3_Y8_N18; Fanout = 2; COMB Node = 'Ula32:Alu\|Mux3~0'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.355 ns" { Ula32:Alu|carry_temp[27]~12 Ula32:Alu|Mux3~0 } "NODE_NAME" } } { "GivenComps/ula32.vhd" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/GivenComps/ula32.vhd" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.230 ns) + CELL(1.962 ns) 9.906 ns AluResult\[28\] 16 PIN PIN_C14 0 " "Info: 16: + IC(2.230 ns) + CELL(1.962 ns) = 9.906 ns; Loc. = PIN_C14; Fanout = 0; PIN Node = 'AluResult\[28\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.192 ns" { Ula32:Alu|Mux3~0 AluResult[28] } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.923 ns ( 29.51 % ) " "Info: Total cell delay = 2.923 ns ( 29.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.983 ns ( 70.49 % ) " "Info: Total interconnect delay = 6.983 ns ( 70.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "9.906 ns" { Controle:controle|AluOp[1] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|Mux3~0 AluResult[28] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "9.906 ns" { Controle:controle|AluOp[1] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|Mux3~0 {} AluResult[28] {} } { 0.000ns 1.172ns 0.219ns 0.313ns 0.306ns 0.213ns 0.399ns 0.222ns 0.211ns 0.307ns 0.213ns 0.300ns 0.367ns 0.209ns 0.302ns 2.230ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|AluOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "9.906 ns" { Controle:controle|AluOp[1] Ula32:Alu|carry_temp[3]~0 Ula32:Alu|carry_temp[5]~1 Ula32:Alu|carry_temp[7]~2 Ula32:Alu|carry_temp[9]~3 Ula32:Alu|carry_temp[11]~4 Ula32:Alu|carry_temp[13]~5 Ula32:Alu|carry_temp[15]~6 Ula32:Alu|carry_temp[17]~7 Ula32:Alu|carry_temp[19]~8 Ula32:Alu|carry_temp[21]~9 Ula32:Alu|carry_temp[23]~10 Ula32:Alu|carry_temp[25]~11 Ula32:Alu|carry_temp[27]~12 Ula32:Alu|Mux3~0 AluResult[28] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "9.906 ns" { Controle:controle|AluOp[1] {} Ula32:Alu|carry_temp[3]~0 {} Ula32:Alu|carry_temp[5]~1 {} Ula32:Alu|carry_temp[7]~2 {} Ula32:Alu|carry_temp[9]~3 {} Ula32:Alu|carry_temp[11]~4 {} Ula32:Alu|carry_temp[13]~5 {} Ula32:Alu|carry_temp[15]~6 {} Ula32:Alu|carry_temp[17]~7 {} Ula32:Alu|carry_temp[19]~8 {} Ula32:Alu|carry_temp[21]~9 {} Ula32:Alu|carry_temp[23]~10 {} Ula32:Alu|carry_temp[25]~11 {} Ula32:Alu|carry_temp[27]~12 {} Ula32:Alu|Mux3~0 {} AluResult[28] {} } { 0.000ns 1.172ns 0.219ns 0.313ns 0.306ns 0.213ns 0.399ns 0.222ns 0.211ns 0.307ns 0.213ns 0.300ns 0.367ns 0.209ns 0.302ns 2.230ns } { 0.000ns 0.272ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 0.053ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Controle:controle\|AluOp\[1\] reset clock -2.657 ns register " "Info: th for register \"Controle:controle\|AluOp\[1\]\" (data pin = \"reset\", clock pin = \"clock\") is -2.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.471 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.471 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock 1 CLK PIN_N20 4 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 4; CLK Node = 'clock'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock~clkctrl 2 COMB CLKCTRL_G3 147 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 147; COMB Node = 'clock~clkctrl'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock clock~clkctrl } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.656 ns) + CELL(0.618 ns) 2.471 ns Controle:controle\|AluOp\[1\] 3 REG LCFF_X1_Y10_N25 33 " "Info: 3: + IC(0.656 ns) + CELL(0.618 ns) = 2.471 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 33; REG Node = 'Controle:controle\|AluOp\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.274 ns" { clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.57 % ) " "Info: Total cell delay = 1.472 ns ( 59.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.999 ns ( 40.43 % ) " "Info: Total interconnect delay = 0.999 ns ( 40.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|AluOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.277 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.277 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns reset 1 PIN PIN_M21 14 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M21; Fanout = 14; PIN Node = 'reset'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "CPU.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/CPU.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.016 ns) + CELL(0.397 ns) 5.277 ns Controle:controle\|AluOp\[1\] 2 REG LCFF_X1_Y10_N25 33 " "Info: 2: + IC(4.016 ns) + CELL(0.397 ns) = 5.277 ns; Loc. = LCFF_X1_Y10_N25; Fanout = 33; REG Node = 'Controle:controle\|AluOp\[1\]'" {  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.413 ns" { reset Controle:controle|AluOp[1] } "NODE_NAME" } } { "Controle.v" "" { Text "C:/Users/igors/Desktop/zProjetoHW/projetoHW/Quartus II/Controle.v" 88 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.261 ns ( 23.90 % ) " "Info: Total cell delay = 1.261 ns ( 23.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.016 ns ( 76.10 % ) " "Info: Total interconnect delay = 4.016 ns ( 76.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { reset Controle:controle|AluOp[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { reset {} reset~combout {} Controle:controle|AluOp[1] {} } { 0.000ns 0.000ns 4.016ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.471 ns" { clock clock~clkctrl Controle:controle|AluOp[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "2.471 ns" { clock {} clock~combout {} clock~clkctrl {} Controle:controle|AluOp[1] {} } { 0.000ns 0.000ns 0.343ns 0.656ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/igors/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "5.277 ns" { reset Controle:controle|AluOp[1] } "NODE_NAME" } } { "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/igors/desktop/quartus/bin/Technology_Viewer.qrui" "5.277 ns" { reset {} reset~combout {} Controle:controle|AluOp[1] {} } { 0.000ns 0.000ns 4.016ns } { 0.000ns 0.864ns 0.397ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 12 00:37:47 2019 " "Info: Processing ended: Sat Oct 12 00:37:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
