// Seed: 1091867339
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  specify
    (id_5 => id_6) = (id_1 == 1  : 1  : 1'h0 <= 1 >> id_1, id_4  : 1'd0 : 1 ^ id_4);
    (id_7 => id_8) = 0;
    (id_9 *> id_10) = (1, 1  : 1'b0 : 1'h0 != 1);
  endspecify
endmodule
module module_0 (
    output wand id_0,
    output wor id_1,
    output wor id_2,
    input supply1 id_3,
    output tri0 id_4,
    output wor id_5
    , id_19, id_20,
    input supply1 id_6,
    output wor id_7,
    input uwire id_8,
    input supply1 id_9
    , id_21,
    output tri1 id_10,
    output wor id_11,
    output tri0 id_12,
    input uwire module_1,
    input tri id_14,
    output wor id_15,
    output tri0 id_16,
    input wire id_17
);
  wire id_22;
  wire id_23;
  wire id_24;
  wire id_25, id_26, id_27;
  id_28(
      id_10 == id_25, 1
  ); module_0(
      id_22, id_19, id_27, id_24
  );
endmodule
