Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Mon Aug 17 13:37:41 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.715        0.000                      0                 4134        0.037        0.000                      0                 4134        2.927        0.000                       0                  1304  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.715        0.000                      0                 4134        0.037        0.000                      0                 4134        2.927        0.000                       0                  1304  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.715ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.267ns  (logic 0.956ns (29.262%)  route 2.311ns (70.738%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.097 r  pe_20/mul_reg/out_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.125    pe_20/mul_reg/out_reg[23]_i_1__1_n_0
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.271 r  pe_20/mul_reg/out_reg[31]_i_2__1/O[7]
                         net (fo=1, routed)           0.031     3.302    pe_20/acc/out_reg[31]_0[31]
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.025     7.025    pe_20/acc/clk
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[31]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y78         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    pe_20/acc/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.302    
  -------------------------------------------------------------------
                         slack                                  3.715    

Slack (MET) :             3.716ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.955ns (29.241%)  route 2.311ns (70.759%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.097 r  pe_20/mul_reg/out_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.125    pe_20/mul_reg/out_reg[23]_i_1__1_n_0
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.270 r  pe_20/mul_reg/out_reg[31]_i_2__1/O[5]
                         net (fo=1, routed)           0.031     3.301    pe_20/acc/out_reg[31]_0[29]
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.025     7.025    pe_20/acc/clk
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[29]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y78         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    pe_20/acc/out_reg[29]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.301    
  -------------------------------------------------------------------
                         slack                                  3.716    

Slack (MET) :             3.731ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 0.939ns (28.883%)  route 2.312ns (71.117%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.097 r  pe_20/mul_reg/out_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.125    pe_20/mul_reg/out_reg[23]_i_1__1_n_0
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.254 r  pe_20/mul_reg/out_reg[31]_i_2__1/O[6]
                         net (fo=1, routed)           0.032     3.286    pe_20/acc/out_reg[31]_0[30]
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.025     7.025    pe_20/acc/clk
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y78         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    pe_20/acc/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.286    
  -------------------------------------------------------------------
                         slack                                  3.731    

Slack (MET) :             3.753ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 0.919ns (28.461%)  route 2.310ns (71.539%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.097 r  pe_20/mul_reg/out_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.125    pe_20/mul_reg/out_reg[23]_i_1__1_n_0
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.234 r  pe_20/mul_reg/out_reg[31]_i_2__1/O[4]
                         net (fo=1, routed)           0.030     3.264    pe_20/acc/out_reg[31]_0[28]
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.025     7.025    pe_20/acc/clk
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[28]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y78         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.027     7.017    pe_20/acc/out_reg[28]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  3.753    

Slack (MET) :             3.755ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.226ns  (logic 0.914ns (28.332%)  route 2.312ns (71.668%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.097 r  pe_20/mul_reg/out_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.125    pe_20/mul_reg/out_reg[23]_i_1__1_n_0
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.229 r  pe_20/mul_reg/out_reg[31]_i_2__1/O[3]
                         net (fo=1, routed)           0.032     3.261    pe_20/acc/out_reg[31]_0[27]
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.024     7.024    pe_20/acc/clk
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[27]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y78         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    pe_20/acc/out_reg[27]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.261    
  -------------------------------------------------------------------
                         slack                                  3.755    

Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.218ns  (logic 0.907ns (28.185%)  route 2.311ns (71.815%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.097 r  pe_20/mul_reg/out_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.125    pe_20/mul_reg/out_reg[23]_i_1__1_n_0
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     3.222 r  pe_20/mul_reg/out_reg[31]_i_2__1/O[1]
                         net (fo=1, routed)           0.031     3.253    pe_20/acc/out_reg[31]_0[25]
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.024     7.024    pe_20/acc/clk
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y78         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.027     7.016    pe_20/acc/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.253    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.766ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.933ns (29.011%)  route 2.283ns (70.989%))
  Logic Levels:           7  (CARRY8=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.220 r  pe_20/mul_reg/out_reg[23]_i_1__1/O[7]
                         net (fo=1, routed)           0.031     3.251    pe_20/acc/out_reg[31]_0[23]
    SLICE_X23Y77         FDRE                                         r  pe_20/acc/out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.025     7.025    pe_20/acc/clk
    SLICE_X23Y77         FDRE                                         r  pe_20/acc/out_reg[23]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y77         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    pe_20/acc/out_reg[23]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.251    
  -------------------------------------------------------------------
                         slack                                  3.766    

Slack (MET) :             3.767ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.215ns  (logic 0.932ns (28.989%)  route 2.283ns (71.011%))
  Logic Levels:           7  (CARRY8=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.219 r  pe_20/mul_reg/out_reg[23]_i_1__1/O[5]
                         net (fo=1, routed)           0.031     3.250    pe_20/acc/out_reg[31]_0[21]
    SLICE_X23Y77         FDRE                                         r  pe_20/acc/out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.025     7.025    pe_20/acc/clk
    SLICE_X23Y77         FDRE                                         r  pe_20/acc/out_reg[21]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y77         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.027     7.017    pe_20/acc/out_reg[21]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.250    
  -------------------------------------------------------------------
                         slack                                  3.767    

Slack (MET) :             3.773ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.208ns  (logic 0.896ns (27.930%)  route 2.312ns (72.070%))
  Logic Levels:           8  (CARRY8=4 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.097 r  pe_20/mul_reg/out_reg[23]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.125    pe_20/mul_reg/out_reg[23]_i_1__1_n_0
    SLICE_X23Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.211 r  pe_20/mul_reg/out_reg[31]_i_2__1/O[2]
                         net (fo=1, routed)           0.032     3.243    pe_20/acc/out_reg[31]_0[26]
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.024     7.024    pe_20/acc/clk
    SLICE_X23Y78         FDRE                                         r  pe_20/acc/out_reg[26]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X23Y78         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    pe_20/acc/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.243    
  -------------------------------------------------------------------
                         slack                                  3.773    

Slack (MET) :             3.782ns  (required time - arrival time)
  Source:                 fsm0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_20/acc/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.200ns  (logic 0.916ns (28.625%)  route 2.284ns (71.375%))
  Logic Levels:           7  (CARRY8=3 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.035     0.035    fsm0/clk
    SLICE_X23Y84         FDRE                                         r  fsm0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.096     0.131 r  fsm0/out_reg[0]/Q
                         net (fo=60, routed)          0.731     0.862    fsm0/fsm0_out[0]
    SLICE_X23Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.115     0.977 f  fsm0/out[31]_i_20__0/O
                         net (fo=6, routed)           0.362     1.339    fsm0/out[31]_i_20__0_n_0
    SLICE_X24Y81         LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     1.437 r  fsm0/out[31]_i_4__4/O
                         net (fo=1, routed)           0.103     1.540    pe_20/fsm0/out_reg[31]_3
    SLICE_X24Y81         LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.039     1.579 r  pe_20/fsm0/out[31]_i_1__3/O
                         net (fo=96, routed)          0.989     2.568    pe_20/mul_reg/acc_write_en
    SLICE_X23Y75         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.178     2.746 r  pe_20/mul_reg/out[7]_i_17__1/O
                         net (fo=1, routed)           0.011     2.757    pe_20/mul_reg/out[7]_i_17__1_n_0
    SLICE_X23Y75         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.238     2.995 r  pe_20/mul_reg/out_reg[7]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.023    pe_20/mul_reg/out_reg[7]_i_1__1_n_0
    SLICE_X23Y76         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.046 r  pe_20/mul_reg/out_reg[15]_i_1__1/CO[7]
                         net (fo=1, routed)           0.028     3.074    pe_20/mul_reg/out_reg[15]_i_1__1_n_0
    SLICE_X23Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.203 r  pe_20/mul_reg/out_reg[23]_i_1__1/O[6]
                         net (fo=1, routed)           0.032     3.235    pe_20/acc/out_reg[31]_0[22]
    SLICE_X23Y77         FDRE                                         r  pe_20/acc/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1447, unset)         0.025     7.025    pe_20/acc/clk
    SLICE_X23Y77         FDRE                                         r  pe_20/acc/out_reg[22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X23Y77         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.027     7.017    pe_20/acc/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                  3.782    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 l0_idx/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            l0_idx/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.013     0.013    l0_idx/clk
    SLICE_X25Y88         FDRE                                         r  l0_idx/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y88         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  l0_idx/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.077    fsm0/out_reg[1]_2[0]
    SLICE_X25Y88         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.097 r  fsm0/out[1]_i_2__11/O
                         net (fo=1, routed)           0.006     0.103    l0_idx/D[1]
    SLICE_X25Y88         FDRE                                         r  l0_idx/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.019     0.019    l0_idx/clk
    SLICE_X25Y88         FDRE                                         r  l0_idx/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X25Y88         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    l0_idx/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 t1_idx/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            t1_idx/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.090ns  (logic 0.059ns (65.556%)  route 0.031ns (34.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.013     0.013    t1_idx/clk
    SLICE_X23Y87         FDRE                                         r  t1_idx/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y87         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  t1_idx/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.077    fsm0/out_reg[1]_4[0]
    SLICE_X23Y87         LUT5 (Prop_H5LUT_SLICEL_I2_O)
                                                      0.020     0.097 r  fsm0/out[1]_i_2__13/O
                         net (fo=1, routed)           0.006     0.103    t1_idx/D[1]
    SLICE_X23Y87         FDRE                                         r  t1_idx/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.019     0.019    t1_idx/clk
    SLICE_X23Y87         FDRE                                         r  t1_idx/out_reg[1]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y87         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    t1_idx/out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.103    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg16/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg16/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.012     0.012    par_done_reg16/clk
    SLICE_X22Y87         FDRE                                         r  par_done_reg16/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y87         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg16/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset4/par_done_reg16_out
    SLICE_X22Y87         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.090 r  par_reset4/out[0]_i_1__34/O
                         net (fo=1, routed)           0.016     0.106    par_done_reg16/out_reg[0]_1
    SLICE_X22Y87         FDRE                                         r  par_done_reg16/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.018     0.018    par_done_reg16/clk
    SLICE_X22Y87         FDRE                                         r  par_done_reg16/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y87         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg16/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg54/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg54/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.012     0.012    par_done_reg54/clk
    SLICE_X22Y84         FDRE                                         r  par_done_reg54/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y84         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg54/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset8/par_done_reg54_out
    SLICE_X22Y84         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset8/out[0]_i_1__72/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg54/out_reg[0]_0
    SLICE_X22Y84         FDRE                                         r  par_done_reg54/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.018     0.018    par_done_reg54/clk
    SLICE_X22Y84         FDRE                                         r  par_done_reg54/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y84         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg54/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 pe_12/mul/out_tmp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_12/mul/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.013     0.013    pe_12/mul/clk
    SLICE_X29Y67         FDRE                                         r  pe_12/mul/out_tmp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y67         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     0.052 r  pe_12/mul/out_tmp_reg[6]/Q
                         net (fo=1, routed)           0.057     0.109    pe_12/mul/p_1_in[6]
    SLICE_X30Y67         FDRE                                         r  pe_12/mul/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.019     0.019    pe_12/mul/clk
    SLICE_X30Y67         FDRE                                         r  pe_12/mul/out_reg[6]/C
                         clock pessimism              0.000     0.019    
    SLICE_X30Y67         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    pe_12/mul/out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 pe_21/mul/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            pe_21/mul_reg/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.040ns (41.667%)  route 0.056ns (58.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.013     0.013    pe_21/mul/clk
    SLICE_X27Y61         FDRE                                         r  pe_21/mul/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y61         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.040     0.053 r  pe_21/mul/out_reg[2]/Q
                         net (fo=1, routed)           0.056     0.109    pe_21/mul_reg/out_reg[31]_0[2]
    SLICE_X26Y61         FDRE                                         r  pe_21/mul_reg/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.018     0.018    pe_21/mul_reg/clk
    SLICE_X26Y61         FDRE                                         r  pe_21/mul_reg/out_reg[2]/C
                         clock pessimism              0.000     0.018    
    SLICE_X26Y61         FDRE (Hold_AFF2_SLICEL_C_D)
                                                      0.047     0.065    pe_21/mul_reg/out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg102/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg102/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.012     0.012    par_done_reg102/clk
    SLICE_X23Y83         FDRE                                         r  par_done_reg102/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y83         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg102/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    fsm0/par_done_reg102_out
    SLICE_X23Y83         LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.015     0.093 r  fsm0/out[0]_i_1__120/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg102/out_reg[0]_0
    SLICE_X23Y83         FDRE                                         r  par_done_reg102/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.018     0.018    par_done_reg102/clk
    SLICE_X23Y83         FDRE                                         r  par_done_reg102/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y83         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg102/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg12/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg12/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.012     0.012    par_done_reg12/clk
    SLICE_X25Y85         FDRE                                         r  par_done_reg12/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y85         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg12/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset3/par_done_reg12_out
    SLICE_X25Y85         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  par_reset3/out[0]_i_1__30/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg12/out_reg[0]_0
    SLICE_X25Y85         FDRE                                         r  par_done_reg12/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.018     0.018    par_done_reg12/clk
    SLICE_X25Y85         FDRE                                         r  par_done_reg12/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y85         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg12/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg18/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.012     0.012    par_done_reg18/clk
    SLICE_X23Y86         FDRE                                         r  par_done_reg18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y86         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg18/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset4/par_done_reg18_out
    SLICE_X23Y86         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  par_reset4/out[0]_i_1__36/O
                         net (fo=1, routed)           0.016     0.108    par_done_reg18/out_reg[0]_0
    SLICE_X23Y86         FDRE                                         r  par_done_reg18/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.018     0.018    par_done_reg18/clk
    SLICE_X23Y86         FDRE                                         r  par_done_reg18/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y86         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg18/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg19/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg19/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.012     0.012    par_done_reg19/clk
    SLICE_X22Y86         FDRE                                         r  par_done_reg19/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg19/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_reset4/par_done_reg19_out
    SLICE_X22Y86         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  par_reset4/out[0]_i_1__37/O
                         net (fo=1, routed)           0.017     0.108    par_done_reg19/out_reg[0]_0
    SLICE_X22Y86         FDRE                                         r  par_done_reg19/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1447, unset)         0.018     0.018    par_done_reg19/clk
    SLICE_X22Y86         FDRE                                         r  par_done_reg19/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y86         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg19/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X28Y88   l0/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X20Y88   l1/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X20Y86   l2/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X24Y88   t0/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X24Y87   t1/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     RAMS32/CLK      n/a            1.146         7.000       5.854      SLICE_X20Y85   t2/mem_reg_0_3_31_31/SP/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y29  pe_00/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y31  pe_01/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y29  pe_02/mul/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y27  pe_10/mul/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y88   l0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y88   l1/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y86   l2/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y88   t0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y87   t1/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y85   t2/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y88   l0/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y88   l1/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y86   l2/mem_reg_0_3_31_31/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y88   t0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y88   l0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X28Y88   l0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y88   l1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y88   l1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y86   l2/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X20Y86   l2/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y88   t0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y88   t0/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Slow    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y87   t1/mem_reg_0_3_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK      n/a            0.573         3.500       2.927      SLICE_X24Y87   t1/mem_reg_0_3_31_31/SP/CLK



