##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for ClockServoControl
		4.2::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. ClockServoControl:R)
		5.2::Critical Path Report for (ClockServoControl:R vs. ClockServoControl:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 11
Clock: ClockServoControl                  | Frequency: 62.68 MHz  | Target: 1.00 MHz    | 
Clock: CyBUS_CLK                          | Frequency: 66.56 MHz  | Target: 24.00 MHz   | 
Clock: CyILO                              | N/A                   | Target: 0.00 MHz    | 
Clock: CyIMO                              | N/A                   | Target: 3.00 MHz    | 
Clock: CyMASTER_CLK                       | N/A                   | Target: 24.00 MHz   | 
Clock: CyPLL_OUT                          | N/A                   | Target: 24.00 MHz   | 
Clock: Touch_ADC_Ext_CP_Clk               | N/A                   | Target: 24.00 MHz   | 
Clock: Touch_ADC_Ext_CP_Clk(routed)       | N/A                   | Target: 24.00 MHz   | 
Clock: Touch_ADC_theACLK                  | N/A                   | Target: 2.18 MHz    | 
Clock: Touch_ADC_theACLK(fixed-function)  | N/A                   | Target: 2.18 MHz    | 
Clock: \Touch:ADC:DSM\/dec_clock          | N/A                   | Target: 100.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
ClockServoControl  ClockServoControl  1e+006           984047      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          ClockServoControl  41666.7          26644       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name         Clock to Out  Clock Name:Phase     
----------------  ------------  -------------------  
PinServoX(0)_PAD  24721         ClockServoControl:R  
PinServoY(0)_PAD  25619         ClockServoControl:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for ClockServoControl
***********************************************
Clock: ClockServoControl
Frequency: 62.68 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -4230
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3093   6593  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11723  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11723  984047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 66.56 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0     controlcell3    2050   2050  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell1   3613   5663  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  10793  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  10793  26644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. ClockServoControl:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0     controlcell3    2050   2050  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell1   3613   5663  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  10793  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  10793  26644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1


5.2::Critical Path Report for (ClockServoControl:R vs. ClockServoControl:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 984047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -4230
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11723
-------------------------------------   ----- 
End-of-path arrival time (ps)           11723
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3093   6593  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  11723  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  11723  984047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 26644p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10793
-------------------------------------   ----- 
End-of-path arrival time (ps)           10793
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0     controlcell3    2050   2050  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell1   3613   5663  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell1   5130  10793  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell2      0  10793  26644  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_1
Path End       : \PWM_Y:PWMUDB:sP16:pwmdp:u1\/ci
Capture Clock  : \PWM_Y:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 27176p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Setup time                                                -4230
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10261
-------------------------------------   ----- 
End-of-path arrival time (ps)           10261
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_1     controlcell3    2050   2050  27176  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell3   3081   5131  27176  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/co_msb     datapathcell3   5130  10261  27176  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/ci         datapathcell4      0  10261  27176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 29518p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6089
-------------------------------------   ---- 
End-of-path arrival time (ps)           6089
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0     controlcell3    2050   2050  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell2   4039   6089  29518  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 29944p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5663
-------------------------------------   ---- 
End-of-path arrival time (ps)           5663
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0     controlcell3    2050   2050  26644  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell1   3613   5663  29944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_1
Path End       : \PWM_Y:PWMUDB:sP16:pwmdp:u1\/cs_addr_0
Capture Clock  : \PWM_Y:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 30472p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_1     controlcell3    2050   2050  27176  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cs_addr_0  datapathcell4   3084   5134  30472  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_1
Path End       : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/cs_addr_0
Capture Clock  : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 30476p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Setup time                                                -6060
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5131
-------------------------------------   ---- 
End-of-path arrival time (ps)           5131
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_1     controlcell3    2050   2050  27176  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/cs_addr_0  datapathcell3   3081   5131  30476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_X:PWMUDB:genblk8:stsreg\/clock
Path slack     : 35021p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  26644  RISE       1
\PWM_X:PWMUDB:genblk8:stsreg\/reset  statusicell1   4596   6646  35021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_X:PWMUDB:runmode_enable\/clock_0
Path slack     : 35021p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  26644  RISE       1
\PWM_X:PWMUDB:runmode_enable\/ar_0   macrocell4     4596   6646  35021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:runmode_enable\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_X:PWMUDB:status_0\/clock_0
Path slack     : 35021p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  26644  RISE       1
\PWM_X:PWMUDB:status_0\/ar_0         macrocell7     4596   6646  35021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:status_0\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_0
Path End       : \PWM_X:PWMUDB:status_1\/ar_0
Capture Clock  : \PWM_X:PWMUDB:status_1\/clock_0
Path slack     : 35021p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6646
-------------------------------------   ---- 
End-of-path arrival time (ps)           6646
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_0  controlcell3   2050   2050  26644  RISE       1
\PWM_X:PWMUDB:status_1\/ar_0         macrocell8     4596   6646  35021  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:status_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_1
Path End       : \PWM_Y:PWMUDB:genblk8:stsreg\/reset
Capture Clock  : \PWM_Y:PWMUDB:genblk8:stsreg\/clock
Path slack     : 36673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27176  RISE       1
\PWM_Y:PWMUDB:genblk8:stsreg\/reset  statusicell2   2943   4993  36673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_1
Path End       : \PWM_Y:PWMUDB:runmode_enable\/ar_0
Capture Clock  : \PWM_Y:PWMUDB:runmode_enable\/clock_0
Path slack     : 36673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27176  RISE       1
\PWM_Y:PWMUDB:runmode_enable\/ar_0   macrocell11    2943   4993  36673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_1
Path End       : \PWM_Y:PWMUDB:status_0\/ar_0
Capture Clock  : \PWM_Y:PWMUDB:status_0\/clock_0
Path slack     : 36673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27176  RISE       1
\PWM_Y:PWMUDB:status_0\/ar_0         macrocell14    2943   4993  36673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:status_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_reset:Sync:ctrl_reg\/control_1
Path End       : \PWM_Y:PWMUDB:status_1\/ar_0
Capture Clock  : \PWM_Y:PWMUDB:status_1\/clock_0
Path slack     : 36673p

Capture Clock Arrival Time                                      0
+ Clock path delay                                              0
+ Cycle adjust (CyBUS_CLK:R#24 vs. ClockServoControl:R#2)   41667
- Recovery time                                                 0
---------------------------------------------------------   ----- 
End-of-path required time (ps)                              41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4993
-------------------------------------   ---- 
End-of-path arrival time (ps)           4993
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\PWM_reset:Sync:ctrl_reg\/busclk                            controlcell3        0      0  RISE       1

Data path
pin name                             model name    delay     AT  slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -----  ----  ------
\PWM_reset:Sync:ctrl_reg\/control_1  controlcell3   2050   2050  27176  RISE       1
\PWM_Y:PWMUDB:status_1\/ar_0         macrocell15    2943   4993  36673  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:status_1\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_X:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_X:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987249p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12251
-------------------------------------   ----- 
End-of-path arrival time (ps)           12251
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984047  RISE       1
\PWM_X:PWMUDB:status_2\/main_1          macrocell1      3098   6598  987249  RISE       1
\PWM_X:PWMUDB:status_2\/q               macrocell1      3350   9948  987249  RISE       1
\PWM_X:PWMUDB:genblk8:stsreg\/status_2  statusicell1    2303  12251  987249  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987347p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -6060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6593
-------------------------------------   ---- 
End-of-path arrival time (ps)           6593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell1   3093   6593  987347  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Y:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Y:PWMUDB:genblk8:stsreg\/clock
Path slack     : 987417p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12083
-------------------------------------   ----- 
End-of-path arrival time (ps)           12083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984243  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984243  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984243  RISE       1
\PWM_Y:PWMUDB:status_2\/main_1          macrocell2      2912   6412  987417  RISE       1
\PWM_Y:PWMUDB:status_2\/q               macrocell2      3350   9762  987417  RISE       1
\PWM_Y:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2320  12083  987417  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987480p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -6060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6460
-------------------------------------   ---- 
End-of-path arrival time (ps)           6460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell1    760    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell2      0    760  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell2   2740   3500  984047  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell2   2960   6460  987480  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 987543p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -6060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984243  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984243  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984243  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/cs_addr_2  datapathcell3   2897   6397  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/z0
Path End       : \PWM_Y:PWMUDB:sP16:pwmdp:u1\/cs_addr_2
Capture Clock  : \PWM_Y:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 987543p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -6060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6397
-------------------------------------   ---- 
End-of-path arrival time (ps)           6397
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/z0         datapathcell3    760    760  984243  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/z0i        datapathcell4      0    760  984243  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/z0_comb    datapathcell4   2740   3500  984243  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cs_addr_2  datapathcell4   2897   6397  987543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:runmode_enable\/q
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989442p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -6060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4498
-------------------------------------   ---- 
End-of-path arrival time (ps)           4498
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:runmode_enable\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  986146  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell2   3248   4498  989442  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell2       0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:runmode_enable\/q
Path End       : \PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_X:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989446p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -6060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4494
-------------------------------------   ---- 
End-of-path arrival time (ps)           4494
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:runmode_enable\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:runmode_enable\/q         macrocell4      1250   1250  986146  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell1   3244   4494  989446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:runmode_enable\/q
Path End       : \PWM_Y:PWMUDB:sP16:pwmdp:u1\/cs_addr_1
Capture Clock  : \PWM_Y:PWMUDB:sP16:pwmdp:u1\/clock
Path slack     : 989594p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -6060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4346
-------------------------------------   ---- 
End-of-path arrival time (ps)           4346
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  986414  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cs_addr_1  datapathcell4   3096   4346  989594  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/clock                         datapathcell4       0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:runmode_enable\/q
Path End       : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock
Path slack     : 989714p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -6060
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4226
-------------------------------------   ---- 
End-of-path arrival time (ps)           4226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:runmode_enable\/q         macrocell11     1250   1250  986414  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/cs_addr_1  datapathcell3   2976   4226  989714  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_133/main_1
Capture Clock  : Net_133/clock_0
Path slack     : 990140p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6350
-------------------------------------   ---- 
End-of-path arrival time (ps)           6350
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990140  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990140  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990140  RISE       1
Net_133/main_1                         macrocell16     2600   6350  990140  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_133/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Y:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Y:PWMUDB:prevCompare1\/clock_0
Path slack     : 990149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990140  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990140  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990140  RISE       1
\PWM_Y:PWMUDB:prevCompare1\/main_0     macrocell12     2591   6341  990149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:prevCompare1\/clock_0                        macrocell12         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_Y:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Y:PWMUDB:status_0\/clock_0
Path slack     : 990149p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6341
-------------------------------------   ---- 
End-of-path arrival time (ps)           6341
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell3   1520   1520  990140  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell4      0   1520  990140  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell4   2230   3750  990140  RISE       1
\PWM_Y:PWMUDB:status_0\/main_1         macrocell14     2591   6341  990149  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:status_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : Net_511/main_1
Capture Clock  : Net_511/clock_0
Path slack     : 990248p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell1   1370   1370  990248  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell2      0   1370  990248  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell2   2260   3630  990248  RISE       1
Net_511/main_1                         macrocell10     2612   6242  990248  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_511/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : Net_520/main_1
Capture Clock  : Net_520/clock_0
Path slack     : 990259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell3   1370   1370  990259  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell4      0   1370  990259  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell4   2260   3630  990259  RISE       1
Net_520/main_1                         macrocell17     2601   6231  990259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_520/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_X:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_X:PWMUDB:prevCompare2\/clock_0
Path slack     : 990259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell1   1370   1370  990248  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell2      0   1370  990248  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell2   2260   3630  990248  RISE       1
\PWM_X:PWMUDB:prevCompare2\/main_0     macrocell6      2601   6231  990259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:prevCompare2\/clock_0                        macrocell6          0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_X:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_X:PWMUDB:status_1\/clock_0
Path slack     : 990259p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6231
-------------------------------------   ---- 
End-of-path arrival time (ps)           6231
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell1   1370   1370  990248  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell2      0   1370  990248  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell2   2260   3630  990248  RISE       1
\PWM_X:PWMUDB:status_1\/main_1         macrocell8      2601   6231  990259  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:status_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_Y:PWMUDB:prevCompare2\/main_0
Capture Clock  : \PWM_Y:PWMUDB:prevCompare2\/clock_0
Path slack     : 990268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell3   1370   1370  990259  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell4      0   1370  990259  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell4   2260   3630  990259  RISE       1
\PWM_Y:PWMUDB:prevCompare2\/main_0     macrocell13     2592   6222  990268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:prevCompare2\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:sP16:pwmdp:u0\/ce1
Path End       : \PWM_Y:PWMUDB:status_1\/main_1
Capture Clock  : \PWM_Y:PWMUDB:status_1\/clock_0
Path slack     : 990268p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6222
-------------------------------------   ---- 
End-of-path arrival time (ps)           6222
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell3       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:sP16:pwmdp:u0\/ce1       datapathcell3   1370   1370  990259  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/ce1i      datapathcell4      0   1370  990259  RISE       1
\PWM_Y:PWMUDB:sP16:pwmdp:u1\/ce1_comb  datapathcell4   2260   3630  990259  RISE       1
\PWM_Y:PWMUDB:status_1\/main_1         macrocell15     2592   6222  990268  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:status_1\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_X:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_X:PWMUDB:prevCompare1\/clock_0
Path slack     : 990430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990430  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990430  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990430  RISE       1
\PWM_X:PWMUDB:prevCompare1\/main_0     macrocell5      2310   6060  990430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:prevCompare1\/clock_0                        macrocell5          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : \PWM_X:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_X:PWMUDB:status_0\/clock_0
Path slack     : 990430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990430  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990430  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990430  RISE       1
\PWM_X:PWMUDB:status_0\/main_1         macrocell7      2310   6060  990430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:status_0\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:sP16:pwmdp:u0\/cl0
Path End       : Net_139/main_1
Capture Clock  : Net_139/clock_0
Path slack     : 990430p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6060
-------------------------------------   ---- 
End-of-path arrival time (ps)           6060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:sP16:pwmdp:u0\/cl0       datapathcell1   1520   1520  990430  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cl0i      datapathcell2      0   1520  990430  RISE       1
\PWM_X:PWMUDB:sP16:pwmdp:u1\/cl0_comb  datapathcell2   2230   3750  990430  RISE       1
Net_139/main_1                         macrocell9      2310   6060  990430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_139/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:runmode_enable\/q
Path End       : Net_139/main_0
Capture Clock  : Net_139/clock_0
Path slack     : 991999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:runmode_enable\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:runmode_enable\/q  macrocell4    1250   1250  986146  RISE       1
Net_139/main_0                   macrocell9    3241   4491  991999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_139/clock_0                                            macrocell9          0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:runmode_enable\/q
Path End       : Net_511/main_0
Capture Clock  : Net_511/clock_0
Path slack     : 991999p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4491
-------------------------------------   ---- 
End-of-path arrival time (ps)           4491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:runmode_enable\/clock_0                      macrocell4          0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:runmode_enable\/q  macrocell4    1250   1250  986146  RISE       1
Net_511/main_0                   macrocell10   3241   4491  991999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_511/clock_0                                            macrocell10         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:runmode_enable\/q
Path End       : Net_133/main_0
Capture Clock  : Net_133/clock_0
Path slack     : 992153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  986414  RISE       1
Net_133/main_0                   macrocell16   3087   4337  992153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_133/clock_0                                            macrocell16         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:runmode_enable\/q
Path End       : Net_520/main_0
Capture Clock  : Net_520/clock_0
Path slack     : 992153p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4337
-------------------------------------   ---- 
End-of-path arrival time (ps)           4337
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:runmode_enable\/q  macrocell11   1250   1250  986414  RISE       1
Net_520/main_0                   macrocell17   3087   4337  992153  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_520/clock_0                                            macrocell17         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Y:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Y:PWMUDB:runmode_enable\/clock_0
Path slack     : 992940p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  992940  RISE       1
\PWM_Y:PWMUDB:runmode_enable\/main_0      macrocell11    2340   3550  992940  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:runmode_enable\/clock_0                      macrocell11         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_X:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_X:PWMUDB:runmode_enable\/clock_0
Path slack     : 992944p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3546
-------------------------------------   ---- 
End-of-path arrival time (ps)           3546
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT   slack  edge  Fanout
----------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  992944  RISE       1
\PWM_X:PWMUDB:runmode_enable\/main_0      macrocell4     2336   3546  992944  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:runmode_enable\/clock_0                      macrocell4          0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:prevCompare1\/q
Path End       : \PWM_X:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_X:PWMUDB:status_0\/clock_0
Path slack     : 992945p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3545
-------------------------------------   ---- 
End-of-path arrival time (ps)           3545
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:prevCompare1\/clock_0                        macrocell5          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:prevCompare1\/q   macrocell5    1250   1250  992945  RISE       1
\PWM_X:PWMUDB:status_0\/main_0  macrocell7    2295   3545  992945  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:status_0\/clock_0                            macrocell7          0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:prevCompare2\/q
Path End       : \PWM_Y:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_Y:PWMUDB:status_1\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:prevCompare2\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:prevCompare2\/q   macrocell13   1250   1250  992949  RISE       1
\PWM_Y:PWMUDB:status_1\/main_0  macrocell15   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:status_1\/clock_0                            macrocell15         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:prevCompare1\/q
Path End       : \PWM_Y:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Y:PWMUDB:status_0\/clock_0
Path slack     : 992949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:prevCompare1\/clock_0                        macrocell12         0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:prevCompare1\/q   macrocell12   1250   1250  992949  RISE       1
\PWM_Y:PWMUDB:status_0\/main_0  macrocell14   2291   3541  992949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:status_0\/clock_0                            macrocell14         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:prevCompare2\/q
Path End       : \PWM_X:PWMUDB:status_1\/main_0
Capture Clock  : \PWM_X:PWMUDB:status_1\/clock_0
Path slack     : 992956p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3534
-------------------------------------   ---- 
End-of-path arrival time (ps)           3534
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:prevCompare2\/clock_0                        macrocell6          0      0  RISE       1

Data path
pin name                        model name   delay     AT   slack  edge  Fanout
------------------------------  -----------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:prevCompare2\/q   macrocell6    1250   1250  992956  RISE       1
\PWM_X:PWMUDB:status_1\/main_0  macrocell8    2284   3534  992956  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:status_1\/clock_0                            macrocell8          0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:status_0\/q
Path End       : \PWM_Y:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Y:PWMUDB:genblk8:stsreg\/clock
Path slack     : 994077p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:status_0\/clock_0                            macrocell14         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:status_0\/q               macrocell14    1250   1250  994077  RISE       1
\PWM_Y:PWMUDB:genblk8:stsreg\/status_0  statusicell2   4173   5423  994077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Y:PWMUDB:status_1\/q
Path End       : \PWM_Y:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_Y:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995929p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3571
-------------------------------------   ---- 
End-of-path arrival time (ps)           3571
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:status_1\/clock_0                            macrocell15         0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_Y:PWMUDB:status_1\/q               macrocell15    1250   1250  995929  RISE       1
\PWM_Y:PWMUDB:genblk8:stsreg\/status_1  statusicell2   2321   3571  995929  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_Y:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:status_0\/q
Path End       : \PWM_X:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_X:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995938p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:status_0\/clock_0                            macrocell7          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:status_0\/q               macrocell7     1250   1250  995938  RISE       1
\PWM_X:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2312   3562  995938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_X:PWMUDB:status_1\/q
Path End       : \PWM_X:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_X:PWMUDB:genblk8:stsreg\/clock
Path slack     : 995951p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (ClockServoControl:R#1 vs. ClockServoControl:R#2)   1000000
- Setup time                                                          -500
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                      999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:status_1\/clock_0                            macrocell8          0      0  RISE       1

Data path
pin name                                model name    delay     AT   slack  edge  Fanout
--------------------------------------  ------------  -----  -----  ------  ----  ------
\PWM_X:PWMUDB:status_1\/q               macrocell8     1250   1250  995951  RISE       1
\PWM_X:PWMUDB:genblk8:stsreg\/status_1  statusicell1   2299   3549  995951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM_X:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

