$date
	Tue Nov 19 15:58:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module D4ff_tb $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$scope module D4ff_inst $end
$var wire 4 $ D [3:0] $end
$var wire 1 " clk $end
$var wire 4 % Q [3:0] $end
$scope module dff0 $end
$var wire 1 & D $end
$var wire 1 " clk $end
$var wire 1 ' clk_n $end
$var wire 1 ( Q $end
$var wire 1 ) D1 $end
$scope module Master $end
$var wire 1 & D $end
$var wire 1 * Dn $end
$var wire 1 ) Q $end
$var wire 1 + Qn $end
$var wire 1 , R $end
$var wire 1 - S $end
$var wire 1 ' clk $end
$upscope $end
$scope module Slave $end
$var wire 1 ) D $end
$var wire 1 . Dn $end
$var wire 1 ( Q $end
$var wire 1 / Qn $end
$var wire 1 0 R $end
$var wire 1 1 S $end
$var wire 1 " clk $end
$upscope $end
$upscope $end
$scope module dff1 $end
$var wire 1 2 D $end
$var wire 1 " clk $end
$var wire 1 3 clk_n $end
$var wire 1 4 Q $end
$var wire 1 5 D1 $end
$scope module Master $end
$var wire 1 2 D $end
$var wire 1 6 Dn $end
$var wire 1 5 Q $end
$var wire 1 7 Qn $end
$var wire 1 8 R $end
$var wire 1 9 S $end
$var wire 1 3 clk $end
$upscope $end
$scope module Slave $end
$var wire 1 5 D $end
$var wire 1 : Dn $end
$var wire 1 4 Q $end
$var wire 1 ; Qn $end
$var wire 1 < R $end
$var wire 1 = S $end
$var wire 1 " clk $end
$upscope $end
$upscope $end
$scope module dff2 $end
$var wire 1 > D $end
$var wire 1 " clk $end
$var wire 1 ? clk_n $end
$var wire 1 @ Q $end
$var wire 1 A D1 $end
$scope module Master $end
$var wire 1 > D $end
$var wire 1 B Dn $end
$var wire 1 A Q $end
$var wire 1 C Qn $end
$var wire 1 D R $end
$var wire 1 E S $end
$var wire 1 ? clk $end
$upscope $end
$scope module Slave $end
$var wire 1 A D $end
$var wire 1 F Dn $end
$var wire 1 @ Q $end
$var wire 1 G Qn $end
$var wire 1 H R $end
$var wire 1 I S $end
$var wire 1 " clk $end
$upscope $end
$upscope $end
$scope module dff3 $end
$var wire 1 J D $end
$var wire 1 " clk $end
$var wire 1 K clk_n $end
$var wire 1 L Q $end
$var wire 1 M D1 $end
$scope module Master $end
$var wire 1 J D $end
$var wire 1 N Dn $end
$var wire 1 M Q $end
$var wire 1 O Qn $end
$var wire 1 P R $end
$var wire 1 Q S $end
$var wire 1 K clk $end
$upscope $end
$scope module Slave $end
$var wire 1 M D $end
$var wire 1 R Dn $end
$var wire 1 L Q $end
$var wire 1 S Qn $end
$var wire 1 T R $end
$var wire 1 U S $end
$var wire 1 " clk $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0U
0T
xS
1R
0Q
1P
1O
1N
0M
xL
1K
0J
0I
0H
xG
1F
0E
1D
1C
1B
0A
x@
1?
0>
0=
0<
x;
1:
09
18
17
16
05
x4
13
02
01
00
x/
1.
0-
1,
1+
1*
0)
x(
1'
0&
bx %
b0 $
b0 #
0"
bx !
$end
#2
0.
1)
0,
0+
0*
1-
1&
b1 #
b1 $
#4
0:
15
08
07
06
19
12
b11 #
b11 $
#5
1(
14
1G
1S
0-
0/
09
0;
0D
0@
0P
b11 !
b11 %
0L
0'
11
03
1=
0?
1H
0K
1T
1"
#6
0B
1>
b111 #
b111 $
#8
0N
1J
b1111 #
b1111 $
#10
1+
1.
0F
0R
0)
1A
1M
1,
0C
0O
1*
19
1E
1Q
0&
1'
01
13
0=
1?
0H
1K
0T
b1110 #
b1110 $
0"
#12
17
1:
05
18
16
09
02
b1100 #
b1100 $
#14
1C
1F
0A
1D
1B
0E
0>
b1000 #
b1000 $
#15
1/
1;
1L
0,
0(
08
b1000 !
b1000 %
04
0D
0Q
0S
0'
10
03
1<
0?
1H
0K
1U
1"
#16
1N
0J
b0 #
b0 $
#18
0*
1&
b1 #
b1 $
#20
0.
0:
1)
15
1O
1R
0+
07
0M
06
1-
19
08
1D
1P
12
1'
00
13
0<
1?
0H
1K
0U
b11 #
b11 $
0"
#22
0F
1A
0D
0C
0B
1E
1>
b111 #
b111 $
#24
0R
1M
0P
0O
0N
1Q
1J
b1111 #
b1111 $
#25
1(
14
b1111 !
b1111 %
1@
0-
0/
09
0;
0E
0G
0Q
0'
11
03
1=
0?
1I
0K
1U
1"
#26
1*
0&
b1110 #
b1110 $
#28
16
02
b1100 #
b1100 $
#30
1C
1F
0A
1+
1.
17
1:
1D
0)
05
1B
1,
18
1Q
0>
1'
01
13
0=
1?
0I
1K
0U
b1000 #
b1000 $
0"
#32
1O
1R
0M
1P
1N
0Q
0J
b0 #
b0 $
#34
0.
1)
0,
0+
0*
1-
1&
b1 #
b1 $
#35
1;
1G
1S
0-
08
04
0D
0@
0P
b1 !
b1 %
0L
0'
11
03
1<
0?
1H
0K
1T
1"
#36
06
12
b11 #
b11 $
#38
0B
1>
b111 #
b111 $
#40
0:
0F
0R
15
1A
1M
07
0C
0O
0N
1-
19
1E
1Q
0P
1J
1'
01
13
0<
1?
0H
1K
0T
b1111 #
b1111 $
0"
