# Silicon-Engineering
AI-driven tool to predict combinational logic depth in RTL designs without full synthesis. Uses ML and deep learning to estimate timing violations early, reducing design time for hardware engineers. Includes dataset creation, feature engineering, model training, and evaluation.
