Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 23:07:30 2019
| Host         : DESKTOP-L28RN3T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file image_dvi_top_timing_summary_routed.rpt -pb image_dvi_top_timing_summary_routed.pb -rpx image_dvi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_dvi_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 251 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.808      -24.161                     71                 1011       -0.456       -4.223                     10                 1011        2.000        0.000                       0                   259  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                      ------------         ----------      --------------
clk                                        {0.000 4.000}        8.000           125.000         
  clk_200_out_clk_40_200MHz_clk_wiz_0_1    {0.000 2.500}        5.000           200.000         
  clk_40_out_clk_40_200MHz_clk_wiz_0_1     {0.000 12.500}       25.000          40.000          
  clkfbout_clk_40_200MHz_clk_wiz_0_1       {0.000 4.000}        8.000           125.000         
sys_clk_pin                                {0.000 4.000}        8.000           125.000         
  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {0.000 2.500}        5.000           200.000         
  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1   {0.000 12.500}       25.000          40.000          
  clkfbout_clk_40_200MHz_clk_wiz_0_1_1     {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_200_out_clk_40_200MHz_clk_wiz_0_1         -0.132       -0.183                      2                  120        0.200        0.000                      0                  120        2.000        0.000                       0                    60  
  clk_40_out_clk_40_200MHz_clk_wiz_0_1          21.041        0.000                      0                  117        0.163        0.000                      0                  117       12.000        0.000                       0                   195  
  clkfbout_clk_40_200MHz_clk_wiz_0_1                                                                                                                                                         5.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1       -0.131       -0.182                      2                  120        0.200        0.000                      0                  120        2.000        0.000                       0                    60  
  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1        21.043        0.000                      0                  117        0.163        0.000                      0                  117       12.000        0.000                       0                   195  
  clkfbout_clk_40_200MHz_clk_wiz_0_1_1                                                                                                                                                       5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                               To Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                               --------                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_40_out_clk_40_200MHz_clk_wiz_0_1     clk_200_out_clk_40_200MHz_clk_wiz_0_1         -1.808      -23.931                     69                  101       -0.456       -4.223                     10                  101  
clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  clk_200_out_clk_40_200MHz_clk_wiz_0_1         -0.132       -0.183                      2                  120        0.134        0.000                      0                  120  
clk_40_out_clk_40_200MHz_clk_wiz_0_1_1   clk_200_out_clk_40_200MHz_clk_wiz_0_1         -1.806      -23.823                     69                  101       -0.454       -4.207                     10                  101  
clk_200_out_clk_40_200MHz_clk_wiz_0_1    clk_40_out_clk_40_200MHz_clk_wiz_0_1          -0.155       -0.230                      2                  758        0.114        0.000                      0                  758  
clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  clk_40_out_clk_40_200MHz_clk_wiz_0_1          -0.155       -0.230                      2                  758        0.114        0.000                      0                  758  
clk_40_out_clk_40_200MHz_clk_wiz_0_1_1   clk_40_out_clk_40_200MHz_clk_wiz_0_1          21.041        0.000                      0                  117        0.080        0.000                      0                  117  
clk_200_out_clk_40_200MHz_clk_wiz_0_1    clk_200_out_clk_40_200MHz_clk_wiz_0_1_1       -0.132       -0.183                      2                  120        0.134        0.000                      0                  120  
clk_40_out_clk_40_200MHz_clk_wiz_0_1     clk_200_out_clk_40_200MHz_clk_wiz_0_1_1       -1.808      -23.931                     69                  101       -0.456       -4.223                     10                  101  
clk_40_out_clk_40_200MHz_clk_wiz_0_1_1   clk_200_out_clk_40_200MHz_clk_wiz_0_1_1       -1.806      -23.823                     69                  101       -0.454       -4.207                     10                  101  
clk_200_out_clk_40_200MHz_clk_wiz_0_1    clk_40_out_clk_40_200MHz_clk_wiz_0_1_1        -0.153       -0.226                      2                  758        0.116        0.000                      0                  758  
clk_40_out_clk_40_200MHz_clk_wiz_0_1     clk_40_out_clk_40_200MHz_clk_wiz_0_1_1        21.041        0.000                      0                  117        0.080        0.000                      0                  117  
clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1        -0.153       -0.226                      2                  758        0.116        0.000                      0                  758  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.132ns,  Total Violation       -0.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.828ns (18.844%)  route 3.566ns (81.156%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.185     3.696    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.473     4.153    
                         clock uncertainty           -0.065     4.088    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.524     3.564    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          3.564    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.807%)  route 3.575ns (81.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.193     3.704    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     3.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.473     4.147    
                         clock uncertainty           -0.065     4.082    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429     3.653    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          3.653    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.828ns (19.015%)  route 3.526ns (80.985%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.145     3.656    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429     3.656    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          3.656    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.457%)  route 3.428ns (80.543%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.047     3.557    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524     3.561    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          3.561    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[4]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[6]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           0.940     3.451    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524     3.561    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          3.561    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.097%)  route 3.508ns (80.903%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.055     3.638    color_8_24_0/VS_reg
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.486     3.654    color_8_24_0/clk_200_out
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[16]/C
                         clock pessimism              0.623     4.277    
                         clock uncertainty           -0.065     4.212    
    SLICE_X31Y54         FDRE (Setup_fdre_C_R)       -0.429     3.783    color_8_24_0/addr_sig_reg[16]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  0.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.770%)  route 0.148ns (44.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.213    vga_ctrl_0/hcount_sig[1]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_0/counter_h[3]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121    -0.367    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.931%)  route 0.141ns (43.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_ctrl_0/counter_v_reg[5]/Q
                         net (fo=10, routed)          0.141    -0.219    vga_ctrl_0/vcount_sig[5]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  vga_ctrl_0/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_ctrl_0/counter_v[5]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.091    -0.409    vga_ctrl_0/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.345%)  route 0.179ns (48.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[0]
    SLICE_X29Y55         LUT3 (Prop_lut3_I1_O)        0.048    -0.133 r  vga_ctrl_0/counter_h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    vga_ctrl_0/counter_h[2]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[2]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.107    -0.378    vga_ctrl_0/counter_h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.215ns (55.189%)  route 0.175ns (44.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X32Y52         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.162    vga_ctrl_0/vcount_sig[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.051    -0.111 r  vga_ctrl_0/counter_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    vga_ctrl_0/counter_v[2]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[2]/C
                         clock pessimism              0.268    -0.464    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.107    -0.357    vga_ctrl_0/counter_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[6]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.042    -0.139 r  vga_ctrl_0/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga_ctrl_0/counter_h[7]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.107    -0.394    vga_ctrl_0/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.488%)  route 0.175ns (45.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X32Y52         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.162    vga_ctrl_0/vcount_sig[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  vga_ctrl_0/counter_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    vga_ctrl_0/counter_v[1]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/C
                         clock pessimism              0.268    -0.464    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.092    -0.372    vga_ctrl_0/counter_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.945%)  route 0.179ns (49.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[0]
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.136 r  vga_ctrl_0/counter_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vga_ctrl_0/counter_h[1]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.091    -0.394    vga_ctrl_0/counter_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.724%)  route 0.212ns (53.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X31Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[9]/Q
                         net (fo=7, routed)           0.212    -0.148    vga_ctrl_0/hcount_sig[9]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  vga_ctrl_0/counter_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_ctrl_0/counter_h[10]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121    -0.364    vga_ctrl_0/counter_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/vid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/vid_reg/Q
                         net (fo=3, routed)           0.168    -0.192    vga_ctrl_0/vid_sig
    SLICE_X27Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  vga_ctrl_0/vid_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_ctrl_0/vid_i_1_n_0
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
                         clock pessimism              0.233    -0.501    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.091    -0.410    vga_ctrl_0/vid_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_ctrl_0/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_ctrl_0/VS_reg/Q
                         net (fo=3, routed)           0.168    -0.191    vga_ctrl_0/VS_sig
    SLICE_X33Y52         LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  vga_ctrl_0/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_ctrl_0/VS_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.829    -0.734    vga_ctrl_0/clk_200_out
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.091    -0.409    vga_ctrl_0/VS_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_out_clk_40_200MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y74     rgb2dvi_0/ClockSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y73     rgb2dvi_0/ClockSerializer/SerializerSlave/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y92     rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y91     rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y98     rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y97     rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y96     rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y95     rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y49     color_8_24_0/color_24_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y50     color_8_24_0/color_24_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y51     color_8_24_0/color_24_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y44     color_8_24_0/color_24_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y52     color_8_24_0/color_24_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y50     color_8_24_0/addr_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y52     color_8_24_0/addr_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y52     color_8_24_0/addr_sig_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y53     color_8_24_0/addr_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y53     color_8_24_0/addr_sig_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y53     color_8_24_0/addr_sig_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y53     color_8_24_0/addr_sig_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y54     color_8_24_0/addr_sig_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y54     color_8_24_0/addr_sig_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y50     color_8_24_0/addr_sig_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.041ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.419ns (15.025%)  route 2.370ns (84.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 23.711 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.370     2.151    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.543    23.711    rgb2dvi_0/DataEncoders[1].DataSerializer/clk_40_out
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.299    
                         clock uncertainty           -0.083    24.216    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.192    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.192    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 21.041    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.419ns (15.809%)  route 2.231ns (84.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 23.711 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.231     2.012    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.543    23.711    rgb2dvi_0/DataEncoders[1].DataSerializer/clk_40_out
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.299    
                         clock uncertainty           -0.083    24.216    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.192    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.192    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.327ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.419ns (16.751%)  route 2.082ns (83.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 23.709 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.082     1.863    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.541    23.709    rgb2dvi_0/DataEncoders[0].DataSerializer/clk_40_out
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.297    
                         clock uncertainty           -0.083    24.214    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.190    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.190    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 21.327    

Slack (MET) :             21.327ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.419ns (16.746%)  route 2.083ns (83.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 23.710 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.083     1.864    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.542    23.710    rgb2dvi_0/DataEncoders[2].DataSerializer/clk_40_out
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.298    
                         clock uncertainty           -0.083    24.215    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.191    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.191    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 21.327    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.419ns (17.801%)  route 1.935ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 23.710 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.935     1.716    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.542    23.710    rgb2dvi_0/DataEncoders[2].DataSerializer/clk_40_out
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.298    
                         clock uncertainty           -0.083    24.215    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.191    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.191    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.606ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.419ns (18.858%)  route 1.803ns (81.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 23.709 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.803     1.584    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.541    23.709    rgb2dvi_0/DataEncoders[0].DataSerializer/clk_40_out
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.297    
                         clock uncertainty           -0.083    24.214    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.190    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.190    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 21.606    

Slack (MET) :             21.669ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.419ns (19.517%)  route 1.728ns (80.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 23.697 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.728     1.509    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.529    23.697    rgb2dvi_0/ClockSerializer/clk_40_out
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.285    
                         clock uncertainty           -0.083    24.202    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.178    rgb2dvi_0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.178    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 21.669    

Slack (MET) :             21.810ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.419ns (20.887%)  route 1.587ns (79.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 23.697 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.587     1.368    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.529    23.697    rgb2dvi_0/ClockSerializer/clk_40_out
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.285    
                         clock uncertainty           -0.083    24.202    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.178    rgb2dvi_0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.178    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                 21.810    

Slack (MET) :             22.167ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.076ns (39.073%)  route 1.678ns (60.927%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 23.730 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.739    -0.619    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=8, routed)           0.995     0.795    rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.325     1.120 r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5__0/O
                         net (fo=1, routed)           0.682     1.803    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5__0_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.332     2.135 r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.135    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X40Y92         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.562    23.730    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y92         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    24.356    
                         clock uncertainty           -0.083    24.273    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.029    24.302    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         24.302    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 22.167    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 1.066ns (38.746%)  route 1.685ns (61.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 23.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.740    -0.618    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=7, routed)           1.024     0.825    rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.319     1.144 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_2__1/O
                         net (fo=1, routed)           0.661     1.805    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_2__1_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.328     2.133 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.133    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.563    23.731    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    24.357    
                         clock uncertainty           -0.083    24.274    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.032    24.306    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         24.306    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 22.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_40_out
    SLICE_X43Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.221    rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.176 r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X42Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_40_out
    SLICE_X42Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.339    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X42Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.226    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.048    -0.178 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107    -0.352    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT2 (Prop_lut2_I0_O)        0.048    -0.164 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.352    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.211    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.049    -0.162 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.162    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.352    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.104    -0.240    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y95         LUT2 (Prop_lut2_I1_O)        0.099    -0.141 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.141    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X42Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X42Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y95         FDSE (Hold_fdse_C_D)         0.120    -0.336    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.950%)  route 0.119ns (39.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.167 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.167    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092    -0.364    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.211    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.166 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.092    -0.367    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.091    -0.368    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.225%)  route 0.167ns (46.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.585    -0.475    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X39Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.167    -0.167    rgb2dvi_0/DataEncoders[0].DataEncoder/p_0_in8_in
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.049    -0.118 r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    rgb2dvi_0/DataEncoders[0].DataEncoder/p_0_in5_in
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.857    -0.706    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.107    -0.330    rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=10, routed)          0.160    -0.171    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X43Y95         FDSE (Hold_fdse_C_D)         0.066    -0.390    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_out_clk_40_200MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y20     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y20     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y1      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y1      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y3      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y3      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y15     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y15     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y6      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y6      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y55     rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y55     rgb2dvi_0/DataEncoders[0].DataEncoder/pC1_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y59     rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y75     rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y75     rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y75     rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y75     rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y51     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y51     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y52     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y91     rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y91     rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y89     rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y59     rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clkfbout_clk_40_200MHz_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_40_200MHz_clk_wiz_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   clk_40MHz_200MHz_0/clk_40_200/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.131ns,  Total Violation       -0.182ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.200ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.131ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.828ns (18.844%)  route 3.566ns (81.156%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.185     3.696    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.473     4.153    
                         clock uncertainty           -0.065     4.089    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.524     3.565    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          3.565    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 -0.131    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.807%)  route 3.575ns (81.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.193     3.704    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     3.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.473     4.147    
                         clock uncertainty           -0.065     4.083    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429     3.654    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          3.654    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.001ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.828ns (19.015%)  route 3.526ns (80.985%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.145     3.656    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.086    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429     3.657    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          3.657    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.001    

Slack (MET) :             0.005ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.457%)  route 3.428ns (80.543%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.047     3.557    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.086    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524     3.562    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          3.562    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[4]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[6]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           0.940     3.451    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.086    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524     3.562    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          3.562    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.146ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.097%)  route 3.508ns (80.903%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.055     3.638    color_8_24_0/VS_reg
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.486     3.654    color_8_24_0/clk_200_out
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[16]/C
                         clock pessimism              0.623     4.277    
                         clock uncertainty           -0.065     4.212    
    SLICE_X31Y54         FDRE (Setup_fdre_C_R)       -0.429     3.783    color_8_24_0/addr_sig_reg[16]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  0.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.770%)  route 0.148ns (44.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.213    vga_ctrl_0/hcount_sig[1]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_0/counter_h[3]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism              0.246    -0.488    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121    -0.367    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.931%)  route 0.141ns (43.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_ctrl_0/counter_v_reg[5]/Q
                         net (fo=10, routed)          0.141    -0.219    vga_ctrl_0/vcount_sig[5]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  vga_ctrl_0/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_ctrl_0/counter_v[5]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/C
                         clock pessimism              0.232    -0.500    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.091    -0.409    vga_ctrl_0/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.345%)  route 0.179ns (48.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[0]
    SLICE_X29Y55         LUT3 (Prop_lut3_I1_O)        0.048    -0.133 r  vga_ctrl_0/counter_h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    vga_ctrl_0/counter_h[2]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[2]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.107    -0.378    vga_ctrl_0/counter_h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.215ns (55.189%)  route 0.175ns (44.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X32Y52         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.162    vga_ctrl_0/vcount_sig[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.051    -0.111 r  vga_ctrl_0/counter_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    vga_ctrl_0/counter_v[2]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[2]/C
                         clock pessimism              0.268    -0.464    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.107    -0.357    vga_ctrl_0/counter_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[6]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.042    -0.139 r  vga_ctrl_0/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga_ctrl_0/counter_h[7]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/C
                         clock pessimism              0.233    -0.501    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.107    -0.394    vga_ctrl_0/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.488%)  route 0.175ns (45.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X32Y52         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.162    vga_ctrl_0/vcount_sig[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  vga_ctrl_0/counter_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    vga_ctrl_0/counter_v[1]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/C
                         clock pessimism              0.268    -0.464    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.092    -0.372    vga_ctrl_0/counter_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.945%)  route 0.179ns (49.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[0]
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.136 r  vga_ctrl_0/counter_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vga_ctrl_0/counter_h[1]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.091    -0.394    vga_ctrl_0/counter_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.724%)  route 0.212ns (53.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X31Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[9]/Q
                         net (fo=7, routed)           0.212    -0.148    vga_ctrl_0/hcount_sig[9]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  vga_ctrl_0/counter_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_ctrl_0/counter_h[10]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/C
                         clock pessimism              0.249    -0.485    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121    -0.364    vga_ctrl_0/counter_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/vid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/vid_reg/Q
                         net (fo=3, routed)           0.168    -0.192    vga_ctrl_0/vid_sig
    SLICE_X27Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  vga_ctrl_0/vid_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_ctrl_0/vid_i_1_n_0
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
                         clock pessimism              0.233    -0.501    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.091    -0.410    vga_ctrl_0/vid_reg
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga_ctrl_0/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_ctrl_0/VS_reg/Q
                         net (fo=3, routed)           0.168    -0.191    vga_ctrl_0/VS_sig
    SLICE_X33Y52         LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  vga_ctrl_0/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_ctrl_0/VS_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.829    -0.734    vga_ctrl_0/clk_200_out
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/C
                         clock pessimism              0.233    -0.500    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.091    -0.409    vga_ctrl_0/VS_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y17   clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/I
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y74     rgb2dvi_0/ClockSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y73     rgb2dvi_0/ClockSerializer/SerializerSlave/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y92     rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y91     rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y98     rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y97     rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y96     rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period        n/a     OSERDESE2/CLK       n/a            1.667         5.000       3.333      OLOGIC_X0Y95     rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X14Y49     color_8_24_0/color_24_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X13Y50     color_8_24_0/color_24_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y51     color_8_24_0/color_24_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X11Y44     color_8_24_0/color_24_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X12Y52     color_8_24_0/color_24_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X35Y51     vga_ctrl_0/counter_v_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y50     color_8_24_0/addr_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y52     color_8_24_0/addr_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y52     color_8_24_0/addr_sig_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y53     color_8_24_0/addr_sig_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y53     color_8_24_0/addr_sig_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y53     color_8_24_0/addr_sig_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y53     color_8_24_0/addr_sig_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y54     color_8_24_0/addr_sig_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y54     color_8_24_0/addr_sig_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X31Y50     color_8_24_0/addr_sig_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       21.043ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.043ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.419ns (15.025%)  route 2.370ns (84.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 23.711 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.370     2.151    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.543    23.711    rgb2dvi_0/DataEncoders[1].DataSerializer/clk_40_out
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.299    
                         clock uncertainty           -0.082    24.218    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.194    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.194    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 21.043    

Slack (MET) :             21.181ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.419ns (15.809%)  route 2.231ns (84.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 23.711 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.231     2.012    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.543    23.711    rgb2dvi_0/DataEncoders[1].DataSerializer/clk_40_out
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.299    
                         clock uncertainty           -0.082    24.218    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.194    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.194    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                 21.181    

Slack (MET) :             21.328ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.419ns (16.751%)  route 2.082ns (83.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 23.709 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.082     1.863    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.541    23.709    rgb2dvi_0/DataEncoders[0].DataSerializer/clk_40_out
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.297    
                         clock uncertainty           -0.082    24.216    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.192    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.192    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 21.328    

Slack (MET) :             21.329ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.419ns (16.746%)  route 2.083ns (83.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 23.710 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.083     1.864    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.542    23.710    rgb2dvi_0/DataEncoders[2].DataSerializer/clk_40_out
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.298    
                         clock uncertainty           -0.082    24.217    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.193    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.193    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 21.329    

Slack (MET) :             21.477ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.419ns (17.801%)  route 1.935ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 23.710 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.935     1.716    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.542    23.710    rgb2dvi_0/DataEncoders[2].DataSerializer/clk_40_out
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.298    
                         clock uncertainty           -0.082    24.217    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.193    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.193    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 21.477    

Slack (MET) :             21.608ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.419ns (18.858%)  route 1.803ns (81.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 23.709 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.803     1.584    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.541    23.709    rgb2dvi_0/DataEncoders[0].DataSerializer/clk_40_out
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.297    
                         clock uncertainty           -0.082    24.216    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.192    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.192    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 21.608    

Slack (MET) :             21.671ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.419ns (19.517%)  route 1.728ns (80.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 23.697 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.728     1.509    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.529    23.697    rgb2dvi_0/ClockSerializer/clk_40_out
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.285    
                         clock uncertainty           -0.082    24.204    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.180    rgb2dvi_0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 21.671    

Slack (MET) :             21.812ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.419ns (20.887%)  route 1.587ns (79.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 23.697 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.587     1.368    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.529    23.697    rgb2dvi_0/ClockSerializer/clk_40_out
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.285    
                         clock uncertainty           -0.082    24.204    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.180    rgb2dvi_0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.180    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                 21.812    

Slack (MET) :             22.169ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.076ns (39.073%)  route 1.678ns (60.927%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 23.730 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.739    -0.619    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=8, routed)           0.995     0.795    rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.325     1.120 r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5__0/O
                         net (fo=1, routed)           0.682     1.803    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5__0_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.332     2.135 r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.135    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X40Y92         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.562    23.730    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y92         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    24.356    
                         clock uncertainty           -0.082    24.274    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.029    24.303    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         24.303    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 22.169    

Slack (MET) :             22.174ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 1.066ns (38.746%)  route 1.685ns (61.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 23.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.740    -0.618    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=7, routed)           1.024     0.825    rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.319     1.144 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_2__1/O
                         net (fo=1, routed)           0.661     1.805    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_2__1_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.328     2.133 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.133    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.563    23.731    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    24.357    
                         clock uncertainty           -0.082    24.275    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.032    24.307    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         24.307    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 22.174    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_40_out
    SLICE_X43Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.221    rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.176 r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X42Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_40_out
    SLICE_X42Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.339    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X42Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.226    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.048    -0.178 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107    -0.352    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT2 (Prop_lut2_I0_O)        0.048    -0.164 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.352    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.211    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.049    -0.162 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.162    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.352    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.104    -0.240    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y95         LUT2 (Prop_lut2_I1_O)        0.099    -0.141 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.141    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X42Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X42Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X42Y95         FDSE (Hold_fdse_C_D)         0.120    -0.336    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.950%)  route 0.119ns (39.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.167 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.167    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092    -0.364    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.211    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.166 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.092    -0.367    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.245    -0.459    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.091    -0.368    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.368    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.225%)  route 0.167ns (46.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.585    -0.475    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X39Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.167    -0.167    rgb2dvi_0/DataEncoders[0].DataEncoder/p_0_in8_in
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.049    -0.118 r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    rgb2dvi_0/DataEncoders[0].DataEncoder/p_0_in5_in
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.857    -0.706    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.437    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.107    -0.330    rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=10, routed)          0.160    -0.171    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
    SLICE_X43Y95         FDSE (Hold_fdse_C_D)         0.066    -0.390    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y20     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB18_X2Y20     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y1      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y1      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y3      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X1Y3      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y15     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X2Y15     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y6      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         25.000      22.424     RAMB36_X0Y6      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X30Y55     rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y55     rgb2dvi_0/DataEncoders[0].DataEncoder/pC1_1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y59     rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y75     rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y75     rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y75     rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         12.500      12.000     SLICE_X43Y75     rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y51     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y51     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X10Y52     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y91     rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y91     rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y89     rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X32Y59     rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X39Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X40Y92     rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clkfbout_clk_40_200MHz_clk_wiz_0_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_40_200MHz_clk_wiz_0_1_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   clk_40MHz_200MHz_0/clk_40_200/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1

Setup :           69  Failing Endpoints,  Worst Slack       -1.808ns,  Total Violation      -23.931ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.456ns,  Total Violation       -4.223ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 3.359ns (53.396%)  route 2.932ns (46.604%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.047     3.862    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[5]
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.986 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.986    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16_n_0
    SLICE_X21Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     4.231 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.884     5.115    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.413 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.413    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X11Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.651 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.651    color_8_24_0/rom_dout[5]
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.203     3.779    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.064     3.843    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          3.843    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.779ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 3.339ns (53.194%)  route 2.938ns (46.806%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.702    -0.656    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.798 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.216     4.014    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.138 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     4.138    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_n_0
    SLICE_X13Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     4.355 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.722     5.077    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.299     5.376 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.376    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     5.621 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.621    color_8_24_0/rom_dout[6]
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.510     3.679    color_8_24_0/clk_200_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.303     3.981    
                         clock uncertainty           -0.203     3.778    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.064     3.842    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          3.842    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 -1.779    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 3.311ns (53.382%)  route 2.892ns (46.618%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.038     3.852    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18[2]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.976    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_24_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.193 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.854     5.047    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.299     5.346 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.346    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     5.563 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.563    color_8_24_0/rom_dout[2]
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.203     3.762    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.064     3.826    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 3.330ns (53.530%)  route 2.891ns (46.470%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.931     3.745    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[4]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.869 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.869    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     4.114 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.960     5.074    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.298     5.372 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.372    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X12Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     5.581 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.581    color_8_24_0/rom_dout[4]
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.203     3.779    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)        0.113     3.892    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          3.892    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 3.306ns (53.864%)  route 2.832ns (46.136%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.713    -0.645    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.809 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.111     3.920    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.044 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     4.044    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     4.256 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.721     4.977    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.299     5.276 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.276    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X13Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     5.493 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     5.493    color_8_24_0/rom_dout[0]
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.203     3.779    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.064     3.843    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          3.843    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.332ns (55.018%)  route 2.724ns (44.982%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.725    -0.633    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.821 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.744     3.565    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34[1]
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.689 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     3.689    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14_n_0
    SLICE_X14Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     3.906 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.980     4.886    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I1_O)        0.299     5.185 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.185    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X14Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     5.423 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.423    color_8_24_0/rom_dout[1]
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     3.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.303     3.976    
                         clock uncertainty           -0.203     3.773    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.064     3.837    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          3.837    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 3.308ns (54.307%)  route 2.783ns (45.693%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.726    -0.632    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.822 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.130     3.952    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15[7]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     4.076    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24_n_0
    SLICE_X13Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     4.293 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.654     4.947    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.299     5.246 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.246    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     5.460 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.460    color_8_24_0/rom_dout[7]
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.203     3.762    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.113     3.875    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                 -1.584    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 3.330ns (55.685%)  route 2.650ns (44.315%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     3.632    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[3]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.756 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.756    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     4.001 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.832     4.833    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.131 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.131    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X12Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     5.340 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.340    color_8_24_0/rom_dout[3]
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.203     3.762    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)        0.113     3.875    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@15.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        5.516ns  (logic 0.225ns (4.079%)  route 5.291ns (95.921%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 13.680 - 15.000 ) 
    Source Clock Delay      (SCD):    -4.219ns = ( 8.281 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    K17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    13.992 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    15.277    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     8.281 f  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.041    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.142 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         2.346    12.488    color_8_24_0/clk_40_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.612 f  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.185    13.796    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y47         FDRE                                         f  color_8_24_0/color_24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    16.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    10.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511    13.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.303    13.982    
                         clock uncertainty           -0.203    13.779    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.524    13.255    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@15.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        5.524ns  (logic 0.225ns (4.073%)  route 5.299ns (95.927%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 13.674 - 15.000 ) 
    Source Clock Delay      (SCD):    -4.219ns = ( 8.281 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    K17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    13.992 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    15.277    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     8.281 f  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.041    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.142 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         2.346    12.488    color_8_24_0/clk_40_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.612 f  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.193    13.805    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X14Y49         FDRE                                         f  color_8_24_0/color_24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    16.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    10.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505    13.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.303    13.976    
                         clock uncertainty           -0.203    13.773    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429    13.344    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                 -0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.456ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.071ns (5.665%)  route 1.182ns (94.335%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.700    -0.360    vga_ctrl_0/clk_40_out
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vga_ctrl_0/counter_h[3]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.203     0.020    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.141    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 -0.456    

Slack (VIOLATED) :        -0.447ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.203     0.024    
    SLICE_X12Y51         FDRE (Hold_fdre_C_CE)       -0.016     0.008    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.447ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.203     0.024    
    SLICE_X12Y52         FDRE (Hold_fdre_C_CE)       -0.016     0.008    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.446ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.203     0.029    
    SLICE_X12Y47         FDRE (Hold_fdre_C_CE)       -0.016     0.013    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.424ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.203     0.024    
    SLICE_X13Y50         FDRE (Hold_fdre_C_CE)       -0.039    -0.015    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.203     0.029    
    SLICE_X11Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.010    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.026ns (2.293%)  route 1.108ns (97.707%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.626    -0.434    color_8_24_0/clk_40_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.836    -0.727    color_8_24_0/clk_200_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.552    -0.175    
                         clock uncertainty            0.203     0.028    
    SLICE_X11Y44         FDRE (Hold_fdre_C_CE)       -0.039    -0.011    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.203     0.029    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.010    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.026ns (2.297%)  route 1.106ns (97.703%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.624    -0.436    color_8_24_0/clk_40_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.834    -0.729    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.552    -0.177    
                         clock uncertainty            0.203     0.026    
    SLICE_X14Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.013    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.310ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.071ns (5.073%)  route 1.329ns (94.927%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.847    -0.213    vga_ctrl_0/clk_40_out
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  vga_ctrl_0/counter_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_0/counter_h[10]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.203     0.020    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.141    vga_ctrl_0/counter_h_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.310    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.132ns,  Total Violation       -0.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.828ns (18.844%)  route 3.566ns (81.156%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.185     3.696    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.473     4.153    
                         clock uncertainty           -0.065     4.088    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.524     3.564    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          3.564    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.807%)  route 3.575ns (81.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.193     3.704    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     3.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.473     4.147    
                         clock uncertainty           -0.065     4.082    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429     3.653    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          3.653    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.828ns (19.015%)  route 3.526ns (80.985%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.145     3.656    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429     3.656    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          3.656    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.457%)  route 3.428ns (80.543%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.047     3.557    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524     3.561    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          3.561    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[4]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[6]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           0.940     3.451    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524     3.561    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          3.561    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.097%)  route 3.508ns (80.903%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.055     3.638    color_8_24_0/VS_reg
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.486     3.654    color_8_24_0/clk_200_out
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[16]/C
                         clock pessimism              0.623     4.277    
                         clock uncertainty           -0.065     4.212    
    SLICE_X31Y54         FDRE (Setup_fdre_C_R)       -0.429     3.783    color_8_24_0/addr_sig_reg[16]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  0.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.770%)  route 0.148ns (44.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.213    vga_ctrl_0/hcount_sig[1]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_0/counter_h[3]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.065    -0.423    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121    -0.302    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.931%)  route 0.141ns (43.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_ctrl_0/counter_v_reg[5]/Q
                         net (fo=10, routed)          0.141    -0.219    vga_ctrl_0/vcount_sig[5]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  vga_ctrl_0/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_ctrl_0/counter_v[5]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/C
                         clock pessimism              0.232    -0.500    
                         clock uncertainty            0.065    -0.435    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.091    -0.344    vga_ctrl_0/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.345%)  route 0.179ns (48.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[0]
    SLICE_X29Y55         LUT3 (Prop_lut3_I1_O)        0.048    -0.133 r  vga_ctrl_0/counter_h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    vga_ctrl_0/counter_h[2]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[2]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.065    -0.420    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.107    -0.313    vga_ctrl_0/counter_h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.215ns (55.189%)  route 0.175ns (44.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X32Y52         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.162    vga_ctrl_0/vcount_sig[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.051    -0.111 r  vga_ctrl_0/counter_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    vga_ctrl_0/counter_v[2]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[2]/C
                         clock pessimism              0.268    -0.464    
                         clock uncertainty            0.065    -0.399    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.107    -0.292    vga_ctrl_0/counter_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[6]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.042    -0.139 r  vga_ctrl_0/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga_ctrl_0/counter_h[7]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.065    -0.436    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.107    -0.329    vga_ctrl_0/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.488%)  route 0.175ns (45.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X32Y52         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.162    vga_ctrl_0/vcount_sig[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  vga_ctrl_0/counter_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    vga_ctrl_0/counter_v[1]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/C
                         clock pessimism              0.268    -0.464    
                         clock uncertainty            0.065    -0.399    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.092    -0.307    vga_ctrl_0/counter_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.945%)  route 0.179ns (49.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[0]
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.136 r  vga_ctrl_0/counter_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vga_ctrl_0/counter_h[1]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.065    -0.420    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.091    -0.329    vga_ctrl_0/counter_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.724%)  route 0.212ns (53.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X31Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[9]/Q
                         net (fo=7, routed)           0.212    -0.148    vga_ctrl_0/hcount_sig[9]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  vga_ctrl_0/counter_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_ctrl_0/counter_h[10]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.065    -0.420    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121    -0.299    vga_ctrl_0/counter_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/vid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/vid_reg/Q
                         net (fo=3, routed)           0.168    -0.192    vga_ctrl_0/vid_sig
    SLICE_X27Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  vga_ctrl_0/vid_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_ctrl_0/vid_i_1_n_0
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.065    -0.436    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.091    -0.345    vga_ctrl_0/vid_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_ctrl_0/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_ctrl_0/VS_reg/Q
                         net (fo=3, routed)           0.168    -0.191    vga_ctrl_0/VS_sig
    SLICE_X33Y52         LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  vga_ctrl_0/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_ctrl_0/VS_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.829    -0.734    vga_ctrl_0/clk_200_out
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/C
                         clock pessimism              0.233    -0.500    
                         clock uncertainty            0.065    -0.435    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.091    -0.344    vga_ctrl_0/VS_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1

Setup :           69  Failing Endpoints,  Worst Slack       -1.806ns,  Total Violation      -23.823ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.454ns,  Total Violation       -4.207ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.806ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 3.359ns (53.396%)  route 2.932ns (46.604%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.047     3.862    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[5]
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.986 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.986    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16_n_0
    SLICE_X21Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     4.231 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.884     5.115    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.413 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.413    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X11Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.651 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.651    color_8_24_0/rom_dout[5]
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.202     3.781    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.064     3.845    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          3.845    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                 -1.806    

Slack (VIOLATED) :        -1.778ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 3.339ns (53.194%)  route 2.938ns (46.806%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.702    -0.656    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.798 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.216     4.014    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.138 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     4.138    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_n_0
    SLICE_X13Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     4.355 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.722     5.077    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.299     5.376 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.376    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     5.621 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.621    color_8_24_0/rom_dout[6]
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.510     3.679    color_8_24_0/clk_200_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.303     3.981    
                         clock uncertainty           -0.202     3.780    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.064     3.844    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 -1.778    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 3.311ns (53.382%)  route 2.892ns (46.618%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.038     3.852    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18[2]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.976    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_24_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.193 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.854     5.047    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.299     5.346 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.346    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     5.563 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.563    color_8_24_0/rom_dout[2]
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.202     3.764    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.064     3.828    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          3.828    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.687ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 3.330ns (53.530%)  route 2.891ns (46.470%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.931     3.745    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[4]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.869 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.869    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     4.114 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.960     5.074    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.298     5.372 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.372    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X12Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     5.581 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.581    color_8_24_0/rom_dout[4]
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.202     3.781    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)        0.113     3.894    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          3.894    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                 -1.687    

Slack (VIOLATED) :        -1.648ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 3.306ns (53.864%)  route 2.832ns (46.136%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.713    -0.645    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.809 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.111     3.920    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.044 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     4.044    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     4.256 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.721     4.977    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.299     5.276 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.276    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X13Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     5.493 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     5.493    color_8_24_0/rom_dout[0]
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.202     3.781    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.064     3.845    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          3.845    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 -1.648    

Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.332ns (55.018%)  route 2.724ns (44.982%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.725    -0.633    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.821 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.744     3.565    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34[1]
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.689 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     3.689    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14_n_0
    SLICE_X14Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     3.906 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.980     4.886    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I1_O)        0.299     5.185 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.185    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X14Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     5.423 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.423    color_8_24_0/rom_dout[1]
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     3.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.303     3.976    
                         clock uncertainty           -0.202     3.775    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.064     3.839    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (VIOLATED) :        -1.583ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 3.308ns (54.307%)  route 2.783ns (45.693%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.726    -0.632    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.822 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.130     3.952    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15[7]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     4.076    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24_n_0
    SLICE_X13Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     4.293 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.654     4.947    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.299     5.246 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.246    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     5.460 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.460    color_8_24_0/rom_dout[7]
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.202     3.764    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.113     3.877    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          3.877    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                 -1.583    

Slack (VIOLATED) :        -1.463ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 3.330ns (55.685%)  route 2.650ns (44.315%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     3.632    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[3]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.756 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.756    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     4.001 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.832     4.833    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.131 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.131    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X12Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     5.340 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.340    color_8_24_0/rom_dout[3]
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.202     3.764    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)        0.113     3.877    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          3.877    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 -1.463    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@15.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 fall@12.500ns)
  Data Path Delay:        5.516ns  (logic 0.225ns (4.079%)  route 5.291ns (95.921%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 13.680 - 15.000 ) 
    Source Clock Delay      (SCD):    -4.219ns = ( 8.281 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 fall edge)
                                                     12.500    12.500 f  
    K17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    13.992 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    15.277    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     8.281 f  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.041    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.142 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         2.346    12.488    color_8_24_0/clk_40_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.612 f  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.185    13.796    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y47         FDRE                                         f  color_8_24_0/color_24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    16.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    10.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511    13.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.303    13.982    
                         clock uncertainty           -0.202    13.781    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.524    13.257    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@15.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 fall@12.500ns)
  Data Path Delay:        5.524ns  (logic 0.225ns (4.073%)  route 5.299ns (95.927%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 13.674 - 15.000 ) 
    Source Clock Delay      (SCD):    -4.219ns = ( 8.281 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 fall edge)
                                                     12.500    12.500 f  
    K17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    13.992 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    15.277    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     8.281 f  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.041    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.142 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         2.346    12.488    color_8_24_0/clk_40_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.612 f  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.193    13.805    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X14Y49         FDRE                                         f  color_8_24_0/color_24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    16.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    10.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505    13.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.303    13.976    
                         clock uncertainty           -0.202    13.775    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429    13.346    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                 -0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.454ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.071ns (5.665%)  route 1.182ns (94.335%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.700    -0.360    vga_ctrl_0/clk_40_out
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vga_ctrl_0/counter_h[3]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.202     0.019    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.140    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.446ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.202     0.023    
    SLICE_X12Y51         FDRE (Hold_fdre_C_CE)       -0.016     0.007    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.446ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.202     0.023    
    SLICE_X12Y52         FDRE (Hold_fdre_C_CE)       -0.016     0.007    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.445ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.202     0.028    
    SLICE_X12Y47         FDRE (Hold_fdre_C_CE)       -0.016     0.012    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.202     0.023    
    SLICE_X13Y50         FDRE (Hold_fdre_C_CE)       -0.039    -0.016    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.422ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.202     0.028    
    SLICE_X11Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.011    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.026ns (2.293%)  route 1.108ns (97.707%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.626    -0.434    color_8_24_0/clk_40_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.836    -0.727    color_8_24_0/clk_200_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.552    -0.175    
                         clock uncertainty            0.202     0.027    
    SLICE_X11Y44         FDRE (Hold_fdre_C_CE)       -0.039    -0.012    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.202     0.028    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.011    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.026ns (2.297%)  route 1.106ns (97.703%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.624    -0.436    color_8_24_0/clk_40_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.834    -0.729    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.552    -0.177    
                         clock uncertainty            0.202     0.025    
    SLICE_X14Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.014    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.308ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.071ns (5.073%)  route 1.329ns (94.927%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.847    -0.213    vga_ctrl_0/clk_40_out
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  vga_ctrl_0/counter_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_0/counter_h[10]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.202     0.019    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.140    vga_ctrl_0/counter_h_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation       -0.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.079ns  (logic 0.456ns (11.180%)  route 3.623ns (88.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.623    23.381    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.525    23.693    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.996    
                         clock uncertainty           -0.203    23.793    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.227    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.227    
                         arrival time                         -23.381    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.997ns  (logic 0.456ns (11.409%)  route 3.541ns (88.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 23.691 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.541    23.300    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.523    23.691    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.994    
                         clock uncertainty           -0.203    23.791    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.225    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.225    
                         arrival time                         -23.300    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.904ns  (logic 0.456ns (11.679%)  route 3.448ns (88.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 23.700 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.448    23.207    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.532    23.700    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.003    
                         clock uncertainty           -0.203    23.800    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.234    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.234    
                         arrival time                         -23.207    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.749ns  (logic 0.456ns (12.164%)  route 3.293ns (87.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.692 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[8]/Q
                         net (fo=58, routed)          3.293    23.051    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.524    23.692    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.995    
                         clock uncertainty           -0.203    23.792    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.226    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.741ns  (logic 0.456ns (12.190%)  route 3.285ns (87.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 23.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.285    23.043    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.530    23.698    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.001    
                         clock uncertainty           -0.203    23.798    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.232    
                         arrival time                         -23.043    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.246    23.005    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.518    23.686    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.989    
                         clock uncertainty           -0.203    23.786    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.220    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.220    
                         arrival time                         -23.005    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.714ns  (logic 0.456ns (12.277%)  route 3.258ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          3.258    23.017    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.547    23.715    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.018    
                         clock uncertainty           -0.203    23.815    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.249    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.249    
                         arrival time                         -23.017    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.463%)  route 3.203ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 23.688 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.203    22.962    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.520    23.688    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.991    
                         clock uncertainty           -0.203    23.788    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.222    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.222    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 23.720 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 19.302 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    19.302    color_8_24_0/clk_200_out
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456    19.758 r  color_8_24_0/addr_sig_reg[17]/Q
                         net (fo=59, routed)          2.879    22.637    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[17]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124    22.761 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.341    23.102    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.552    23.720    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.023    
                         clock uncertainty           -0.203    23.820    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.377    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.377    
                         arrival time                         -23.102    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.463%)  route 3.203ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 23.703 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.203    22.961    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.535    23.703    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.006    
                         clock uncertainty           -0.203    23.803    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.237    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.237    
                         arrival time                         -22.961    
  -------------------------------------------------------------------
                         slack                                  0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.625%)  route 0.707ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.707     0.348    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.704    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.203     0.051    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.234    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.477%)  route 0.770ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[0]/Q
                         net (fo=58, routed)          0.770     0.411    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.869    -0.693    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.141    
                         clock uncertainty            0.203     0.062    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.245    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.800%)  route 0.812ns (85.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.812     0.452    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.875    -0.687    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.135    
                         clock uncertainty            0.203     0.068    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.251    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.676%)  route 0.820ns (85.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.820     0.460    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.876    -0.686    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.134    
                         clock uncertainty            0.203     0.069    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.252    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.778%)  route 0.813ns (85.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.813     0.454    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.863    -0.699    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.147    
                         clock uncertainty            0.203     0.056    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.239    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.659%)  route 0.821ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.821     0.462    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y5          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.864    -0.698    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.146    
                         clock uncertainty            0.203     0.057    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.240    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.406%)  route 0.838ns (85.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[6]/Q
                         net (fo=58, routed)          0.838     0.478    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.866    -0.696    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.144    
                         clock uncertainty            0.203     0.059    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.242    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.192%)  route 0.679ns (82.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/vid_reg/Q
                         net (fo=3, routed)           0.679     0.319    rgb2dvi_0/DataEncoders[0].DataEncoder/vid_sig
    SLICE_X32Y59         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.827    -0.736    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X32Y59         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.552    -0.184    
                         clock uncertainty            0.203     0.019    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.059     0.078    rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_ctrl_0/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.128%)  route 0.682ns (82.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/HS_reg/Q
                         net (fo=2, routed)           0.682     0.322    rgb2dvi_0/DataEncoders[0].DataEncoder/HS
    SLICE_X30Y55         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.828    -0.735    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X30Y55         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.203     0.020    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.059     0.079    rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.278%)  route 0.847ns (85.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          0.847     0.487    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.868    -0.694    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.142    
                         clock uncertainty            0.203     0.061    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.244    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation       -0.230ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        4.079ns  (logic 0.456ns (11.180%)  route 3.623ns (88.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.623    23.381    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.525    23.693    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.996    
                         clock uncertainty           -0.203    23.793    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.227    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.227    
                         arrival time                         -23.381    
  -------------------------------------------------------------------
                         slack                                 -0.155    

Slack (VIOLATED) :        -0.075ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.997ns  (logic 0.456ns (11.409%)  route 3.541ns (88.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 23.691 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.541    23.300    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.523    23.691    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.994    
                         clock uncertainty           -0.203    23.791    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.225    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.225    
                         arrival time                         -23.300    
  -------------------------------------------------------------------
                         slack                                 -0.075    

Slack (MET) :             0.027ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.904ns  (logic 0.456ns (11.679%)  route 3.448ns (88.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 23.700 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.448    23.207    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.532    23.700    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.003    
                         clock uncertainty           -0.203    23.800    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.234    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.234    
                         arrival time                         -23.207    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.174ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.749ns  (logic 0.456ns (12.164%)  route 3.293ns (87.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.692 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[8]/Q
                         net (fo=58, routed)          3.293    23.051    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.524    23.692    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.995    
                         clock uncertainty           -0.203    23.792    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.226    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.188ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.741ns  (logic 0.456ns (12.190%)  route 3.285ns (87.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 23.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.285    23.043    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.530    23.698    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.001    
                         clock uncertainty           -0.203    23.798    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.232    
                         arrival time                         -23.043    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.215ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.246    23.005    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.518    23.686    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.989    
                         clock uncertainty           -0.203    23.786    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.220    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.220    
                         arrival time                         -23.005    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.714ns  (logic 0.456ns (12.277%)  route 3.258ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          3.258    23.017    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.547    23.715    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.018    
                         clock uncertainty           -0.203    23.815    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.249    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.249    
                         arrival time                         -23.017    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.260ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.463%)  route 3.203ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 23.688 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.203    22.962    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.520    23.688    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.991    
                         clock uncertainty           -0.203    23.788    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.222    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.222    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 23.720 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 19.302 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    19.302    color_8_24_0/clk_200_out
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456    19.758 r  color_8_24_0/addr_sig_reg[17]/Q
                         net (fo=59, routed)          2.879    22.637    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[17]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124    22.761 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.341    23.102    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.552    23.720    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.023    
                         clock uncertainty           -0.203    23.820    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.377    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.377    
                         arrival time                         -23.102    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.463%)  route 3.203ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 23.703 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.203    22.961    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.535    23.703    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.006    
                         clock uncertainty           -0.203    23.803    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.237    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.237    
                         arrival time                         -22.961    
  -------------------------------------------------------------------
                         slack                                  0.275    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.625%)  route 0.707ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.707     0.348    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.704    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.203     0.051    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.234    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.477%)  route 0.770ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[0]/Q
                         net (fo=58, routed)          0.770     0.411    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.869    -0.693    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.141    
                         clock uncertainty            0.203     0.062    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.245    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.245    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.800%)  route 0.812ns (85.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.812     0.452    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.875    -0.687    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.135    
                         clock uncertainty            0.203     0.068    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.251    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.251    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.676%)  route 0.820ns (85.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.820     0.460    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.876    -0.686    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.134    
                         clock uncertainty            0.203     0.069    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.252    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.778%)  route 0.813ns (85.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.813     0.454    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.863    -0.699    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.147    
                         clock uncertainty            0.203     0.056    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.239    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.239    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.659%)  route 0.821ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.821     0.462    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y5          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.864    -0.698    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.146    
                         clock uncertainty            0.203     0.057    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.240    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.406%)  route 0.838ns (85.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[6]/Q
                         net (fo=58, routed)          0.838     0.478    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.866    -0.696    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.144    
                         clock uncertainty            0.203     0.059    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.242    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.192%)  route 0.679ns (82.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/vid_reg/Q
                         net (fo=3, routed)           0.679     0.319    rgb2dvi_0/DataEncoders[0].DataEncoder/vid_sig
    SLICE_X32Y59         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.827    -0.736    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X32Y59         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.552    -0.184    
                         clock uncertainty            0.203     0.019    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.059     0.078    rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 vga_ctrl_0/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.128%)  route 0.682ns (82.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/HS_reg/Q
                         net (fo=2, routed)           0.682     0.322    rgb2dvi_0/DataEncoders[0].DataEncoder/HS
    SLICE_X30Y55         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.828    -0.735    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X30Y55         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.203     0.020    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.059     0.079    rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.278%)  route 0.847ns (85.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          0.847     0.487    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.868    -0.694    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.142    
                         clock uncertainty            0.203     0.061    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.244    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.244    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.243    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       21.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.041ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.419ns (15.025%)  route 2.370ns (84.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 23.711 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.370     2.151    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.543    23.711    rgb2dvi_0/DataEncoders[1].DataSerializer/clk_40_out
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.299    
                         clock uncertainty           -0.083    24.216    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.192    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.192    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 21.041    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.419ns (15.809%)  route 2.231ns (84.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 23.711 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.231     2.012    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.543    23.711    rgb2dvi_0/DataEncoders[1].DataSerializer/clk_40_out
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.299    
                         clock uncertainty           -0.083    24.216    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.192    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.192    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.327ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.419ns (16.751%)  route 2.082ns (83.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 23.709 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.082     1.863    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.541    23.709    rgb2dvi_0/DataEncoders[0].DataSerializer/clk_40_out
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.297    
                         clock uncertainty           -0.083    24.214    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.190    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.190    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 21.327    

Slack (MET) :             21.327ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.419ns (16.746%)  route 2.083ns (83.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 23.710 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.083     1.864    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.542    23.710    rgb2dvi_0/DataEncoders[2].DataSerializer/clk_40_out
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.298    
                         clock uncertainty           -0.083    24.215    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.191    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.191    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 21.327    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.419ns (17.801%)  route 1.935ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 23.710 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.935     1.716    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.542    23.710    rgb2dvi_0/DataEncoders[2].DataSerializer/clk_40_out
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.298    
                         clock uncertainty           -0.083    24.215    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.191    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.191    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.606ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.419ns (18.858%)  route 1.803ns (81.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 23.709 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.803     1.584    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.541    23.709    rgb2dvi_0/DataEncoders[0].DataSerializer/clk_40_out
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.297    
                         clock uncertainty           -0.083    24.214    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.190    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.190    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 21.606    

Slack (MET) :             21.669ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.419ns (19.517%)  route 1.728ns (80.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 23.697 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.728     1.509    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.529    23.697    rgb2dvi_0/ClockSerializer/clk_40_out
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.285    
                         clock uncertainty           -0.083    24.202    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.178    rgb2dvi_0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.178    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 21.669    

Slack (MET) :             21.810ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.419ns (20.887%)  route 1.587ns (79.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 23.697 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.587     1.368    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.529    23.697    rgb2dvi_0/ClockSerializer/clk_40_out
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.285    
                         clock uncertainty           -0.083    24.202    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.178    rgb2dvi_0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.178    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                 21.810    

Slack (MET) :             22.167ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.076ns (39.073%)  route 1.678ns (60.927%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 23.730 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.739    -0.619    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=8, routed)           0.995     0.795    rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.325     1.120 r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5__0/O
                         net (fo=1, routed)           0.682     1.803    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5__0_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.332     2.135 r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.135    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X40Y92         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.562    23.730    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y92         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    24.356    
                         clock uncertainty           -0.083    24.273    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.029    24.302    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         24.302    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 22.167    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 1.066ns (38.746%)  route 1.685ns (61.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 23.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.740    -0.618    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=7, routed)           1.024     0.825    rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.319     1.144 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_2__1/O
                         net (fo=1, routed)           0.661     1.805    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_2__1_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.328     2.133 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.133    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.563    23.731    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    24.357    
                         clock uncertainty           -0.083    24.274    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.032    24.306    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         24.306    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 22.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_40_out
    SLICE_X43Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.221    rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.176 r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X42Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_40_out
    SLICE_X42Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.256    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X42Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.226    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.048    -0.178 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107    -0.269    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT2 (Prop_lut2_I0_O)        0.048    -0.164 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.269    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.211    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.049    -0.162 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.162    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.269    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.104    -0.240    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y95         LUT2 (Prop_lut2_I1_O)        0.099    -0.141 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.141    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X42Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X42Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.083    -0.373    
    SLICE_X42Y95         FDSE (Hold_fdse_C_D)         0.120    -0.253    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.950%)  route 0.119ns (39.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.167 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.167    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.083    -0.373    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092    -0.281    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.211    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.166 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.092    -0.284    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.091    -0.285    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.225%)  route 0.167ns (46.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.585    -0.475    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X39Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.167    -0.167    rgb2dvi_0/DataEncoders[0].DataEncoder/p_0_in8_in
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.049    -0.118 r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    rgb2dvi_0/DataEncoders[0].DataEncoder/p_0_in5_in
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.857    -0.706    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.083    -0.354    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.107    -0.247    rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=10, routed)          0.160    -0.171    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.083    -0.373    
    SLICE_X43Y95         FDSE (Hold_fdse_C_D)         0.066    -0.307    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.132ns,  Total Violation       -0.183ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.132ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.394ns  (logic 0.828ns (18.844%)  route 3.566ns (81.156%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.185     3.696    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.473     4.153    
                         clock uncertainty           -0.065     4.088    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.524     3.564    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          3.564    
                         arrival time                          -3.696    
  -------------------------------------------------------------------
                         slack                                 -0.132    

Slack (VIOLATED) :        -0.051ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.403ns  (logic 0.828ns (18.807%)  route 3.575ns (81.193%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.193     3.704    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     3.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.473     4.147    
                         clock uncertainty           -0.065     4.082    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429     3.653    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          3.653    
                         arrival time                          -3.704    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (MET) :             0.000ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.828ns (19.015%)  route 3.526ns (80.985%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.145     3.656    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X13Y50         FDRE (Setup_fdre_C_R)       -0.429     3.656    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          3.656    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  0.000    

Slack (MET) :             0.004ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.256ns  (logic 0.828ns (19.457%)  route 3.428ns (80.543%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.047     3.557    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X12Y51         FDRE (Setup_fdre_C_R)       -0.524     3.561    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          3.561    
                         arrival time                          -3.557    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[4]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[4]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[5]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[6]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.378ns  (logic 0.828ns (18.914%)  route 3.550ns (81.086%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 3.655 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.097     3.679    color_8_24_0/VS_reg
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.487     3.655    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
                         clock pessimism              0.623     4.278    
                         clock uncertainty           -0.065     4.213    
    SLICE_X31Y51         FDRE (Setup_fdre_C_R)       -0.429     3.784    color_8_24_0/addr_sig_reg[7]
  -------------------------------------------------------------------
                         required time                          3.784    
                         arrival time                          -3.679    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.828ns (19.956%)  route 3.321ns (80.044%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.778     2.387    color_8_24_0/counter_v_reg[9]
    SLICE_X17Y49         LUT2 (Prop_lut2_I0_O)        0.124     2.511 r  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           0.940     3.451    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.487     4.150    
                         clock uncertainty           -0.065     4.085    
    SLICE_X12Y52         FDRE (Setup_fdre_C_R)       -0.524     3.561    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          3.561    
                         arrival time                          -3.451    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.145ns  (required time - arrival time)
  Source:                 vga_ctrl_0/counter_h_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            color_8_24_0/addr_sig_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.097%)  route 3.508ns (80.903%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.346ns = ( 3.654 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.623ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    -0.698    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.456    -0.242 r  vga_ctrl_0/counter_h_reg[8]/Q
                         net (fo=7, routed)           0.752     0.510    vga_ctrl_0/hcount_sig[8]
    SLICE_X33Y54         LUT4 (Prop_lut4_I3_O)        0.124     0.634 f  vga_ctrl_0/counter_h[10]_i_2/O
                         net (fo=2, routed)           0.851     1.485    vga_ctrl_0/counter_h[10]_i_2_n_0
    SLICE_X24Y54         LUT6 (Prop_lut6_I0_O)        0.124     1.609 r  vga_ctrl_0/color_24[23]_i_2/O
                         net (fo=3, routed)           0.849     2.459    vga_ctrl_0/addr_sig_reg[0]_0
    SLICE_X30Y51         LUT3 (Prop_lut3_I0_O)        0.124     2.583 r  vga_ctrl_0/addr_sig[0]_i_1/O
                         net (fo=18, routed)          1.055     3.638    color_8_24_0/VS_reg
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.486     3.654    color_8_24_0/clk_200_out
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[16]/C
                         clock pessimism              0.623     4.277    
                         clock uncertainty           -0.065     4.212    
    SLICE_X31Y54         FDRE (Setup_fdre_C_R)       -0.429     3.783    color_8_24_0/addr_sig_reg[16]
  -------------------------------------------------------------------
                         required time                          3.783    
                         arrival time                          -3.638    
  -------------------------------------------------------------------
                         slack                                  0.145    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.770%)  route 0.148ns (44.230%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[1]/Q
                         net (fo=9, routed)           0.148    -0.213    vga_ctrl_0/hcount_sig[1]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.168 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_0/counter_h[3]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism              0.246    -0.488    
                         clock uncertainty            0.065    -0.423    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121    -0.302    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.931%)  route 0.141ns (43.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.232ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_ctrl_0/counter_v_reg[5]/Q
                         net (fo=10, routed)          0.141    -0.219    vga_ctrl_0/vcount_sig[5]
    SLICE_X35Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.174 r  vga_ctrl_0/counter_v[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.174    vga_ctrl_0/counter_v[5]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[5]/C
                         clock pessimism              0.232    -0.500    
                         clock uncertainty            0.065    -0.435    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.091    -0.344    vga_ctrl_0/counter_v_reg[5]
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.189ns (51.345%)  route 0.179ns (48.655%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[0]
    SLICE_X29Y55         LUT3 (Prop_lut3_I1_O)        0.048    -0.133 r  vga_ctrl_0/counter_h[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.133    vga_ctrl_0/counter_h[2]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[2]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.065    -0.420    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.107    -0.313    vga_ctrl_0/counter_h_reg[2]
  -------------------------------------------------------------------
                         required time                          0.313    
                         arrival time                          -0.133    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.215ns (55.189%)  route 0.175ns (44.811%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X32Y52         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.162    vga_ctrl_0/vcount_sig[0]
    SLICE_X35Y51         LUT3 (Prop_lut3_I1_O)        0.051    -0.111 r  vga_ctrl_0/counter_v[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.111    vga_ctrl_0/counter_v[2]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[2]/C
                         clock pessimism              0.268    -0.464    
                         clock uncertainty            0.065    -0.399    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.107    -0.292    vga_ctrl_0/counter_v_reg[2]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[6]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[6]
    SLICE_X33Y54         LUT4 (Prop_lut4_I1_O)        0.042    -0.139 r  vga_ctrl_0/counter_h[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.139    vga_ctrl_0/counter_h[7]_i_1_n_0
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X33Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[7]/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.065    -0.436    
    SLICE_X33Y54         FDRE (Hold_fdre_C_D)         0.107    -0.329    vga_ctrl_0/counter_h_reg[7]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.488%)  route 0.175ns (45.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X32Y52         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y52         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=8, routed)           0.175    -0.162    vga_ctrl_0/vcount_sig[0]
    SLICE_X35Y51         LUT2 (Prop_lut2_I1_O)        0.045    -0.117 r  vga_ctrl_0/counter_v[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.117    vga_ctrl_0/counter_v[1]_i_1_n_0
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.830    -0.733    vga_ctrl_0/clk_200_out
    SLICE_X35Y51         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/C
                         clock pessimism              0.268    -0.464    
                         clock uncertainty            0.065    -0.399    
    SLICE_X35Y51         FDRE (Hold_fdre_C_D)         0.092    -0.307    vga_ctrl_0/counter_v_reg[1]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.945%)  route 0.179ns (49.055%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=10, routed)          0.179    -0.181    vga_ctrl_0/hcount_sig[0]
    SLICE_X29Y55         LUT2 (Prop_lut2_I1_O)        0.045    -0.136 r  vga_ctrl_0/counter_h[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.136    vga_ctrl_0/counter_h[1]_i_1_n_0
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X29Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.065    -0.420    
    SLICE_X29Y55         FDRE (Hold_fdre_C_D)         0.091    -0.329    vga_ctrl_0/counter_h_reg[1]
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.724%)  route 0.212ns (53.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X31Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/counter_h_reg[9]/Q
                         net (fo=7, routed)           0.212    -0.148    vga_ctrl_0/hcount_sig[9]
    SLICE_X28Y55         LUT6 (Prop_lut6_I2_O)        0.045    -0.103 r  vga_ctrl_0/counter_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    vga_ctrl_0/counter_h[10]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/C
                         clock pessimism              0.249    -0.485    
                         clock uncertainty            0.065    -0.420    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121    -0.299    vga_ctrl_0/counter_h_reg[10]
  -------------------------------------------------------------------
                         required time                          0.299    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/vid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/vid_reg/Q
                         net (fo=3, routed)           0.168    -0.192    vga_ctrl_0/vid_sig
    SLICE_X27Y55         LUT6 (Prop_lut6_I5_O)        0.045    -0.147 r  vga_ctrl_0/vid_i_1/O
                         net (fo=1, routed)           0.000    -0.147    vga_ctrl_0/vid_i_1_n_0
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
                         clock pessimism              0.233    -0.501    
                         clock uncertainty            0.065    -0.436    
    SLICE_X27Y55         FDRE (Hold_fdre_C_D)         0.091    -0.345    vga_ctrl_0/vid_reg
  -------------------------------------------------------------------
                         required time                          0.345    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga_ctrl_0/VS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            vga_ctrl_0/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.734ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.233ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.109ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    vga_ctrl_0/clk_200_out
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  vga_ctrl_0/VS_reg/Q
                         net (fo=3, routed)           0.168    -0.191    vga_ctrl_0/VS_sig
    SLICE_X33Y52         LUT4 (Prop_lut4_I0_O)        0.045    -0.146 r  vga_ctrl_0/VS_i_1/O
                         net (fo=1, routed)           0.000    -0.146    vga_ctrl_0/VS_i_1_n_0
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.829    -0.734    vga_ctrl_0/clk_200_out
    SLICE_X33Y52         FDRE                                         r  vga_ctrl_0/VS_reg/C
                         clock pessimism              0.233    -0.500    
                         clock uncertainty            0.065    -0.435    
    SLICE_X33Y52         FDRE (Hold_fdre_C_D)         0.091    -0.344    vga_ctrl_0/VS_reg
  -------------------------------------------------------------------
                         required time                          0.344    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.198    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1

Setup :           69  Failing Endpoints,  Worst Slack       -1.808ns,  Total Violation      -23.931ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.456ns,  Total Violation       -4.223ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.808ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 3.359ns (53.396%)  route 2.932ns (46.604%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.047     3.862    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[5]
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.986 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.986    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16_n_0
    SLICE_X21Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     4.231 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.884     5.115    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.413 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.413    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X11Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.651 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.651    color_8_24_0/rom_dout[5]
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.203     3.779    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.064     3.843    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          3.843    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                 -1.808    

Slack (VIOLATED) :        -1.779ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 3.339ns (53.194%)  route 2.938ns (46.806%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.702    -0.656    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.798 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.216     4.014    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.138 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     4.138    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_n_0
    SLICE_X13Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     4.355 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.722     5.077    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.299     5.376 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.376    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     5.621 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.621    color_8_24_0/rom_dout[6]
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.510     3.679    color_8_24_0/clk_200_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.303     3.981    
                         clock uncertainty           -0.203     3.778    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.064     3.842    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          3.842    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 -1.779    

Slack (VIOLATED) :        -1.736ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 3.311ns (53.382%)  route 2.892ns (46.618%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.038     3.852    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18[2]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.976    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_24_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.193 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.854     5.047    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.299     5.346 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.346    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     5.563 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.563    color_8_24_0/rom_dout[2]
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.203     3.762    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.064     3.826    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          3.826    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -1.736    

Slack (VIOLATED) :        -1.689ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 3.330ns (53.530%)  route 2.891ns (46.470%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.931     3.745    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[4]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.869 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.869    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     4.114 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.960     5.074    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.298     5.372 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.372    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X12Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     5.581 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.581    color_8_24_0/rom_dout[4]
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.203     3.779    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)        0.113     3.892    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          3.892    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                 -1.689    

Slack (VIOLATED) :        -1.650ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 3.306ns (53.864%)  route 2.832ns (46.136%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.713    -0.645    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.809 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.111     3.920    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.044 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     4.044    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     4.256 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.721     4.977    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.299     5.276 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.276    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X13Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     5.493 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     5.493    color_8_24_0/rom_dout[0]
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.203     3.779    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.064     3.843    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          3.843    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 -1.650    

Slack (VIOLATED) :        -1.586ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.332ns (55.018%)  route 2.724ns (44.982%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.725    -0.633    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.821 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.744     3.565    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34[1]
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.689 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     3.689    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14_n_0
    SLICE_X14Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     3.906 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.980     4.886    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I1_O)        0.299     5.185 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.185    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X14Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     5.423 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.423    color_8_24_0/rom_dout[1]
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     3.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.303     3.976    
                         clock uncertainty           -0.203     3.773    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.064     3.837    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          3.837    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                 -1.586    

Slack (VIOLATED) :        -1.584ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 3.308ns (54.307%)  route 2.783ns (45.693%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.726    -0.632    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.822 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.130     3.952    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15[7]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     4.076    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24_n_0
    SLICE_X13Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     4.293 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.654     4.947    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.299     5.246 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.246    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     5.460 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.460    color_8_24_0/rom_dout[7]
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.203     3.762    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.113     3.875    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                 -1.584    

Slack (VIOLATED) :        -1.465ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 3.330ns (55.685%)  route 2.650ns (44.315%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     3.632    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[3]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.756 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.756    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     4.001 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.832     4.833    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.131 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.131    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X12Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     5.340 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.340    color_8_24_0/rom_dout[3]
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.203     3.762    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)        0.113     3.875    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          3.875    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 -1.465    

Slack (VIOLATED) :        -0.541ns  (required time - arrival time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@15.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        5.516ns  (logic 0.225ns (4.079%)  route 5.291ns (95.921%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 13.680 - 15.000 ) 
    Source Clock Delay      (SCD):    -4.219ns = ( 8.281 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    K17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    13.992 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    15.277    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     8.281 f  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.041    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.142 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         2.346    12.488    color_8_24_0/clk_40_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.612 f  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.185    13.796    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y47         FDRE                                         f  color_8_24_0/color_24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    16.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    10.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511    13.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.303    13.982    
                         clock uncertainty           -0.203    13.779    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.524    13.255    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                         13.255    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                 -0.541    

Slack (VIOLATED) :        -0.461ns  (required time - arrival time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@15.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 fall@12.500ns)
  Data Path Delay:        5.524ns  (logic 0.225ns (4.073%)  route 5.299ns (95.927%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 13.674 - 15.000 ) 
    Source Clock Delay      (SCD):    -4.219ns = ( 8.281 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 fall edge)
                                                     12.500    12.500 f  
    K17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    13.992 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    15.277    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     8.281 f  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.041    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.142 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         2.346    12.488    color_8_24_0/clk_40_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.612 f  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.193    13.805    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X14Y49         FDRE                                         f  color_8_24_0/color_24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    16.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    10.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505    13.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.303    13.976    
                         clock uncertainty           -0.203    13.773    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429    13.344    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                         13.344    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                 -0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.456ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.071ns (5.665%)  route 1.182ns (94.335%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.700    -0.360    vga_ctrl_0/clk_40_out
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vga_ctrl_0/counter_h[3]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.203     0.020    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.141    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 -0.456    

Slack (VIOLATED) :        -0.447ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.203     0.024    
    SLICE_X12Y51         FDRE (Hold_fdre_C_CE)       -0.016     0.008    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.447ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.203     0.024    
    SLICE_X12Y52         FDRE (Hold_fdre_C_CE)       -0.016     0.008    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.008    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.447    

Slack (VIOLATED) :        -0.446ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.203     0.029    
    SLICE_X12Y47         FDRE (Hold_fdre_C_CE)       -0.016     0.013    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.013    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.424ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.203     0.024    
    SLICE_X13Y50         FDRE (Hold_fdre_C_CE)       -0.039    -0.015    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          0.015    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.424    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.203     0.029    
    SLICE_X11Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.010    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.026ns (2.293%)  route 1.108ns (97.707%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.626    -0.434    color_8_24_0/clk_40_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.836    -0.727    color_8_24_0/clk_200_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.552    -0.175    
                         clock uncertainty            0.203     0.028    
    SLICE_X11Y44         FDRE (Hold_fdre_C_CE)       -0.039    -0.011    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.203     0.029    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.010    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          0.010    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.026ns (2.297%)  route 1.106ns (97.703%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.624    -0.436    color_8_24_0/clk_40_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.834    -0.729    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.552    -0.177    
                         clock uncertainty            0.203     0.026    
    SLICE_X14Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.013    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          0.013    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.310ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.071ns (5.073%)  route 1.329ns (94.927%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.847    -0.213    vga_ctrl_0/clk_40_out
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  vga_ctrl_0/counter_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_0/counter_h[10]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.203     0.020    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.141    vga_ctrl_0/counter_h_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.141    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.310    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1

Setup :           69  Failing Endpoints,  Worst Slack       -1.806ns,  Total Violation      -23.823ns
Hold  :           10  Failing Endpoints,  Worst Slack       -0.454ns,  Total Violation       -4.207ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.806ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.291ns  (logic 3.359ns (53.396%)  route 2.932ns (46.604%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.047     3.862    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[5]
    SLICE_X21Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.986 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.986    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_16_n_0
    SLICE_X21Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     4.231 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5/O
                         net (fo=1, routed)           0.884     5.115    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_5_n_0
    SLICE_X11Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.413 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.413    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X11Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.651 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.651    color_8_24_0/rom_dout[5]
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.202     3.781    
    SLICE_X11Y48         FDRE (Setup_fdre_C_D)        0.064     3.845    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          3.845    
                         arrival time                          -5.651    
  -------------------------------------------------------------------
                         slack                                 -1.806    

Slack (VIOLATED) :        -1.778ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.277ns  (logic 3.339ns (53.194%)  route 2.938ns (46.806%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.321ns = ( 3.679 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.702    -0.656    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clka
    RAMB36_X1Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.798 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           2.216     4.014    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2[6]
    SLICE_X13Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.138 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     4.138    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_20_n_0
    SLICE_X13Y46         MUXF7 (Prop_muxf7_I1_O)      0.217     4.355 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8/O
                         net (fo=1, routed)           0.722     5.077    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_8_n_0
    SLICE_X11Y44         LUT6 (Prop_lut6_I1_O)        0.299     5.376 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.376    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X11Y44         MUXF7 (Prop_muxf7_I1_O)      0.245     5.621 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.621    color_8_24_0/rom_dout[6]
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.510     3.679    color_8_24_0/clk_200_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.303     3.981    
                         clock uncertainty           -0.202     3.780    
    SLICE_X11Y44         FDRE (Setup_fdre_C_D)        0.064     3.844    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          3.844    
                         arrival time                          -5.621    
  -------------------------------------------------------------------
                         slack                                 -1.778    

Slack (VIOLATED) :        -1.735ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.203ns  (logic 3.311ns (53.382%)  route 2.892ns (46.618%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clka
    RAMB36_X1Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.038     3.852    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_18[2]
    SLICE_X13Y37         LUT6 (Prop_lut6_I5_O)        0.124     3.976 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     3.976    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_24_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I1_O)      0.217     4.193 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10/O
                         net (fo=1, routed)           0.854     5.047    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_10_n_0
    SLICE_X13Y50         LUT6 (Prop_lut6_I5_O)        0.299     5.346 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.346    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_2_n_0
    SLICE_X13Y50         MUXF7 (Prop_muxf7_I1_O)      0.217     5.563 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.563    color_8_24_0/rom_dout[2]
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.202     3.764    
    SLICE_X13Y50         FDRE (Setup_fdre_C_D)        0.064     3.828    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          3.828    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                 -1.735    

Slack (VIOLATED) :        -1.687ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 3.330ns (53.530%)  route 2.891ns (46.470%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.378ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           1.931     3.745    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[4]
    SLICE_X14Y35         LUT6 (Prop_lut6_I5_O)        0.124     3.869 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.869    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X14Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     4.114 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.960     5.074    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X12Y47         LUT6 (Prop_lut6_I3_O)        0.298     5.372 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.372    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X12Y47         MUXF7 (Prop_muxf7_I0_O)      0.209     5.581 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.581    color_8_24_0/rom_dout[4]
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.202     3.781    
    SLICE_X12Y47         FDRE (Setup_fdre_C_D)        0.113     3.894    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          3.894    
                         arrival time                          -5.581    
  -------------------------------------------------------------------
                         slack                                 -1.687    

Slack (VIOLATED) :        -1.648ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.138ns  (logic 3.306ns (53.864%)  route 2.832ns (46.136%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.373ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 3.680 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.645ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.713    -0.645    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.809 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.111     3.920    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_6[0]
    SLICE_X11Y49         LUT6 (Prop_lut6_I5_O)        0.124     4.044 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     4.044    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_19_n_0
    SLICE_X11Y49         MUXF7 (Prop_muxf7_I0_O)      0.212     4.256 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8/O
                         net (fo=1, routed)           0.721     4.977    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_8_n_0
    SLICE_X13Y49         LUT6 (Prop_lut6_I1_O)        0.299     5.276 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.276    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2_n_0
    SLICE_X13Y49         MUXF7 (Prop_muxf7_I1_O)      0.217     5.493 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     5.493    color_8_24_0/rom_dout[0]
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511     3.680    color_8_24_0/clk_200_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.303     3.982    
                         clock uncertainty           -0.202     3.781    
    SLICE_X13Y49         FDRE (Setup_fdre_C_D)        0.064     3.845    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          3.845    
                         arrival time                          -5.493    
  -------------------------------------------------------------------
                         slack                                 -1.648    

Slack (VIOLATED) :        -1.585ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.056ns  (logic 3.332ns (55.018%)  route 2.724ns (44.982%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.391ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 3.674 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.633ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.725    -0.633    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X0Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.821 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           1.744     3.565    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_34[1]
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124     3.689 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     3.689    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_14_n_0
    SLICE_X14Y36         MUXF7 (Prop_muxf7_I1_O)      0.217     3.906 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.980     4.886    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_4_n_0
    SLICE_X14Y49         LUT6 (Prop_lut6_I1_O)        0.299     5.185 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.185    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X14Y49         MUXF7 (Prop_muxf7_I0_O)      0.238     5.423 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.423    color_8_24_0/rom_dout[1]
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505     3.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.303     3.976    
                         clock uncertainty           -0.202     3.775    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)        0.064     3.839    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -5.423    
  -------------------------------------------------------------------
                         slack                                 -1.585    

Slack (VIOLATED) :        -1.583ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        6.091ns  (logic 3.308ns (54.307%)  route 2.783ns (45.693%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.403ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.632ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.726    -0.632    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.822 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.130     3.952    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_15[7]
    SLICE_X13Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.076 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24/O
                         net (fo=1, routed)           0.000     4.076    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_24_n_0
    SLICE_X13Y44         MUXF7 (Prop_muxf7_I1_O)      0.217     4.293 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10/O
                         net (fo=1, routed)           0.654     4.947    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_10_n_0
    SLICE_X12Y52         LUT6 (Prop_lut6_I5_O)        0.299     5.246 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.246    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X12Y52         MUXF7 (Prop_muxf7_I1_O)      0.214     5.460 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.460    color_8_24_0/rom_dout[7]
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.202     3.764    
    SLICE_X12Y52         FDRE (Setup_fdre_C_D)        0.113     3.877    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          3.877    
                         arrival time                          -5.460    
  -------------------------------------------------------------------
                         slack                                 -1.583    

Slack (VIOLATED) :        -1.463ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@5.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        5.980ns  (logic 3.330ns (55.685%)  route 2.650ns (44.315%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 3.663 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.718    -0.640    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.814 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           1.818     3.632    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[3]
    SLICE_X22Y46         LUT6 (Prop_lut6_I5_O)        0.124     3.756 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.756    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_16_n_0
    SLICE_X22Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     4.001 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5/O
                         net (fo=1, routed)           0.832     4.833    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_5_n_0
    SLICE_X12Y51         LUT6 (Prop_lut6_I3_O)        0.298     5.131 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.131    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X12Y51         MUXF7 (Prop_muxf7_I0_O)      0.209     5.340 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.340    color_8_24_0/rom_dout[3]
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      5.000     5.000 r  
    K17                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     6.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     0.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     2.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     2.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.495     3.663    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.303     3.966    
                         clock uncertainty           -0.202     3.764    
    SLICE_X12Y51         FDRE (Setup_fdre_C_D)        0.113     3.877    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          3.877    
                         arrival time                          -5.340    
  -------------------------------------------------------------------
                         slack                                 -1.463    

Slack (VIOLATED) :        -0.540ns  (required time - arrival time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@15.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 fall@12.500ns)
  Data Path Delay:        5.516ns  (logic 0.225ns (4.079%)  route 5.291ns (95.921%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.320ns = ( 13.680 - 15.000 ) 
    Source Clock Delay      (SCD):    -4.219ns = ( 8.281 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 fall edge)
                                                     12.500    12.500 f  
    K17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    13.992 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    15.277    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     8.281 f  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.041    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.142 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         2.346    12.488    color_8_24_0/clk_40_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.612 f  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.185    13.796    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X12Y47         FDRE                                         f  color_8_24_0/color_24_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    16.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    10.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.511    13.680    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.303    13.982    
                         clock uncertainty           -0.202    13.781    
    SLICE_X12Y47         FDRE (Setup_fdre_C_R)       -0.524    13.257    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                         13.257    
                         arrival time                         -13.796    
  -------------------------------------------------------------------
                         slack                                 -0.540    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@15.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 fall@12.500ns)
  Data Path Delay:        5.524ns  (logic 0.225ns (4.073%)  route 5.299ns (95.927%))
  Logic Levels:           2  (BUFG=1 LUT2=1)
  Clock Path Skew:        3.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.326ns = ( 13.674 - 15.000 ) 
    Source Clock Delay      (SCD):    -4.219ns = ( 8.281 - 12.500 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 fall edge)
                                                     12.500    12.500 f  
    K17                                               0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    13.992 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    15.277    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996     8.281 f  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    10.041    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    10.142 f  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         2.346    12.488    color_8_24_0/clk_40_out
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.124    12.612 f  color_8_24_0/color_24[23]_i_1/O
                         net (fo=8, routed)           1.193    13.805    color_8_24_0/color_24[23]_i_1_n_0
    SLICE_X14Y49         FDRE                                         f  color_8_24_0/color_24_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     15.000    15.000 r  
    K17                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    16.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    10.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    12.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    12.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.505    13.674    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.303    13.976    
                         clock uncertainty           -0.202    13.775    
    SLICE_X14Y49         FDRE (Setup_fdre_C_R)       -0.429    13.346    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                         13.346    
                         arrival time                         -13.805    
  -------------------------------------------------------------------
                         slack                                 -0.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.454ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.253ns  (logic 0.071ns (5.665%)  route 1.182ns (94.335%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.700    -0.360    vga_ctrl_0/clk_40_out
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.315 r  vga_ctrl_0/counter_h[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    vga_ctrl_0/counter_h[3]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[3]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.202     0.019    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.140    vga_ctrl_0/counter_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                 -0.454    

Slack (VIOLATED) :        -0.446ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X12Y51         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.202     0.023    
    SLICE_X12Y51         FDRE (Hold_fdre_C_CE)       -0.016     0.007    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.446ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X12Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.202     0.023    
    SLICE_X12Y52         FDRE (Hold_fdre_C_CE)       -0.016     0.007    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.446    

Slack (VIOLATED) :        -0.445ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X12Y47         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.202     0.028    
    SLICE_X12Y47         FDRE (Hold_fdre_C_CE)       -0.016     0.012    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.445    

Slack (VIOLATED) :        -0.423ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.129ns  (logic 0.026ns (2.303%)  route 1.103ns (97.697%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.389ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.731ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.621    -0.439    color_8_24_0/clk_40_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.832    -0.731    color_8_24_0/clk_200_out
    SLICE_X13Y50         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.552    -0.179    
                         clock uncertainty            0.202     0.023    
    SLICE_X13Y50         FDRE (Hold_fdre_C_CE)       -0.039    -0.016    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          0.016    
                         arrival time                          -0.439    
  -------------------------------------------------------------------
                         slack                                 -0.423    

Slack (VIOLATED) :        -0.422ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X11Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.202     0.028    
    SLICE_X11Y48         FDRE (Hold_fdre_C_CE)       -0.039    -0.011    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 0.026ns (2.293%)  route 1.108ns (97.707%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.393ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.626    -0.434    color_8_24_0/clk_40_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.836    -0.727    color_8_24_0/clk_200_out
    SLICE_X11Y44         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.552    -0.175    
                         clock uncertainty            0.202     0.027    
    SLICE_X11Y44         FDRE (Hold_fdre_C_CE)       -0.039    -0.012    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          0.012    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.026ns (2.291%)  route 1.109ns (97.709%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.627    -0.433    color_8_24_0/clk_40_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.837    -0.726    color_8_24_0/clk_200_out
    SLICE_X13Y49         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.552    -0.174    
                         clock uncertainty            0.202     0.028    
    SLICE_X13Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.011    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          0.011    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.422ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            color_8_24_0/color_24_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.132ns  (logic 0.026ns (2.297%)  route 1.106ns (97.703%))
  Logic Levels:           1  (BUFG=1)
  Clock Path Skew:        1.391ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.624    -0.436    color_8_24_0/clk_40_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.834    -0.729    color_8_24_0/clk_200_out
    SLICE_X14Y49         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.552    -0.177    
                         clock uncertainty            0.202     0.025    
    SLICE_X14Y49         FDRE (Hold_fdre_C_CE)       -0.039    -0.014    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                          -0.436    
  -------------------------------------------------------------------
                         slack                                 -0.422    

Slack (VIOLATED) :        -0.308ns  (arrival time - required time)
  Source:                 clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                            (clock source 'clk_40_out_clk_40_200MHz_clk_wiz_0_1_1'  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        1.400ns  (logic 0.071ns (5.073%)  route 1.329ns (94.927%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        1.385ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -1.568ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.847    -0.213    vga_ctrl_0/clk_40_out
    SLICE_X28Y55         LUT6 (Prop_lut6_I3_O)        0.045    -0.168 r  vga_ctrl_0/counter_h[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.168    vga_ctrl_0/counter_h[10]_i_1_n_0
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.828    -0.735    vga_ctrl_0/clk_200_out
    SLICE_X28Y55         FDRE                                         r  vga_ctrl_0/counter_h_reg[10]/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.202     0.019    
    SLICE_X28Y55         FDRE (Hold_fdre_C_D)         0.121     0.140    vga_ctrl_0/counter_h_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.140    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                 -0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.153ns,  Total Violation       -0.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.079ns  (logic 0.456ns (11.180%)  route 3.623ns (88.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.623    23.381    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.525    23.693    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.996    
                         clock uncertainty           -0.202    23.794    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.228    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.228    
                         arrival time                         -23.381    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.997ns  (logic 0.456ns (11.409%)  route 3.541ns (88.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 23.691 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.541    23.300    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.523    23.691    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.994    
                         clock uncertainty           -0.202    23.792    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.226    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -23.300    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.904ns  (logic 0.456ns (11.679%)  route 3.448ns (88.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 23.700 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.448    23.207    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.532    23.700    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.003    
                         clock uncertainty           -0.202    23.801    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.235    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.235    
                         arrival time                         -23.207    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.749ns  (logic 0.456ns (12.164%)  route 3.293ns (87.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.692 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[8]/Q
                         net (fo=58, routed)          3.293    23.051    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.524    23.692    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.995    
                         clock uncertainty           -0.202    23.793    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.227    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.227    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.741ns  (logic 0.456ns (12.190%)  route 3.285ns (87.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 23.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.285    23.043    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.530    23.698    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.001    
                         clock uncertainty           -0.202    23.799    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.233    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.233    
                         arrival time                         -23.043    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.246    23.005    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.518    23.686    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.989    
                         clock uncertainty           -0.202    23.787    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.221    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.221    
                         arrival time                         -23.005    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.714ns  (logic 0.456ns (12.277%)  route 3.258ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          3.258    23.017    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.547    23.715    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.018    
                         clock uncertainty           -0.202    23.816    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.250    
                         arrival time                         -23.017    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.463%)  route 3.203ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 23.688 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.203    22.962    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.520    23.688    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.991    
                         clock uncertainty           -0.202    23.789    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.223    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.223    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 23.720 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 19.302 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    19.302    color_8_24_0/clk_200_out
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456    19.758 r  color_8_24_0/addr_sig_reg[17]/Q
                         net (fo=59, routed)          2.879    22.637    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[17]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124    22.761 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.341    23.102    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.552    23.720    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.023    
                         clock uncertainty           -0.202    23.821    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.378    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.378    
                         arrival time                         -23.102    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.463%)  route 3.203ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 23.703 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.203    22.961    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.535    23.703    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.006    
                         clock uncertainty           -0.202    23.804    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.238    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.238    
                         arrival time                         -22.961    
  -------------------------------------------------------------------
                         slack                                  0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.625%)  route 0.707ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.707     0.348    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.704    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.202     0.049    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.477%)  route 0.770ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[0]/Q
                         net (fo=58, routed)          0.770     0.411    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.869    -0.693    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.141    
                         clock uncertainty            0.202     0.060    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.243    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.800%)  route 0.812ns (85.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.812     0.452    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.875    -0.687    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.135    
                         clock uncertainty            0.202     0.066    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.249    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.676%)  route 0.820ns (85.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.820     0.460    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.876    -0.686    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.134    
                         clock uncertainty            0.202     0.067    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.778%)  route 0.813ns (85.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.813     0.454    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.863    -0.699    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.147    
                         clock uncertainty            0.202     0.054    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.237    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.659%)  route 0.821ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.821     0.462    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y5          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.864    -0.698    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.146    
                         clock uncertainty            0.202     0.055    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.238    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.406%)  route 0.838ns (85.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[6]/Q
                         net (fo=58, routed)          0.838     0.478    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.866    -0.696    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.144    
                         clock uncertainty            0.202     0.057    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.240    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.192%)  route 0.679ns (82.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/vid_reg/Q
                         net (fo=3, routed)           0.679     0.319    rgb2dvi_0/DataEncoders[0].DataEncoder/vid_sig
    SLICE_X32Y59         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.827    -0.736    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X32Y59         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.552    -0.184    
                         clock uncertainty            0.202     0.018    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.059     0.077    rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_ctrl_0/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.128%)  route 0.682ns (82.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/HS_reg/Q
                         net (fo=2, routed)           0.682     0.322    rgb2dvi_0/DataEncoders[0].DataEncoder/HS
    SLICE_X30Y55         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.828    -0.735    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X30Y55         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.202     0.019    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.059     0.078    rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.278%)  route 0.847ns (85.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          0.847     0.487    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.868    -0.694    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.142    
                         clock uncertainty            0.202     0.059    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.242    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.245    





---------------------------------------------------------------------------------------------------
From Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1
  To Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1

Setup :            0  Failing Endpoints,  Worst Slack       21.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.041ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.419ns (15.025%)  route 2.370ns (84.975%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 23.711 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.370     2.151    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.543    23.711    rgb2dvi_0/DataEncoders[1].DataSerializer/clk_40_out
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.299    
                         clock uncertainty           -0.083    24.216    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.192    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.192    
                         arrival time                          -2.151    
  -------------------------------------------------------------------
                         slack                                 21.041    

Slack (MET) :             21.180ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.419ns (15.809%)  route 2.231ns (84.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.289ns = ( 23.711 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.231     2.012    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.543    23.711    rgb2dvi_0/DataEncoders[1].DataSerializer/clk_40_out
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.299    
                         clock uncertainty           -0.083    24.216    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.192    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.192    
                         arrival time                          -2.012    
  -------------------------------------------------------------------
                         slack                                 21.180    

Slack (MET) :             21.327ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.501ns  (logic 0.419ns (16.751%)  route 2.082ns (83.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 23.709 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.082     1.863    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.541    23.709    rgb2dvi_0/DataEncoders[0].DataSerializer/clk_40_out
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.297    
                         clock uncertainty           -0.083    24.214    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.190    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.190    
                         arrival time                          -1.863    
  -------------------------------------------------------------------
                         slack                                 21.327    

Slack (MET) :             21.327ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 0.419ns (16.746%)  route 2.083ns (83.254%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 23.710 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.083     1.864    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.542    23.710    rgb2dvi_0/DataEncoders[2].DataSerializer/clk_40_out
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.298    
                         clock uncertainty           -0.083    24.215    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.191    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.191    
                         arrival time                          -1.864    
  -------------------------------------------------------------------
                         slack                                 21.327    

Slack (MET) :             21.475ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.419ns (17.801%)  route 1.935ns (82.199%))
  Logic Levels:           0  
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.290ns = ( 23.710 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.935     1.716    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.542    23.710    rgb2dvi_0/DataEncoders[2].DataSerializer/clk_40_out
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.298    
                         clock uncertainty           -0.083    24.215    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.191    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.191    
                         arrival time                          -1.716    
  -------------------------------------------------------------------
                         slack                                 21.475    

Slack (MET) :             21.606ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.222ns  (logic 0.419ns (18.858%)  route 1.803ns (81.142%))
  Logic Levels:           0  
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 23.709 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.803     1.584    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.541    23.709    rgb2dvi_0/DataEncoders[0].DataSerializer/clk_40_out
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.297    
                         clock uncertainty           -0.083    24.214    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.190    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.190    
                         arrival time                          -1.584    
  -------------------------------------------------------------------
                         slack                                 21.606    

Slack (MET) :             21.669ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.147ns  (logic 0.419ns (19.517%)  route 1.728ns (80.483%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 23.697 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.728     1.509    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.529    23.697    rgb2dvi_0/ClockSerializer/clk_40_out
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.588    24.285    
                         clock uncertainty           -0.083    24.202    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.178    rgb2dvi_0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         23.178    
                         arrival time                          -1.509    
  -------------------------------------------------------------------
                         slack                                 21.669    

Slack (MET) :             21.810ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.419ns (20.887%)  route 1.587ns (79.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.303ns = ( 23.697 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.720    -0.638    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_40_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           1.587     1.368    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.529    23.697    rgb2dvi_0/ClockSerializer/clk_40_out
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.588    24.285    
                         clock uncertainty           -0.083    24.202    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024    23.178    rgb2dvi_0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         23.178    
                         arrival time                          -1.368    
  -------------------------------------------------------------------
                         slack                                 21.810    

Slack (MET) :             22.167ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 1.076ns (39.073%)  route 1.678ns (60.927%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.270ns = ( 23.730 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.739    -0.619    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=8, routed)           0.995     0.795    rgb2dvi_0/DataEncoders[0].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X40Y92         LUT5 (Prop_lut5_I0_O)        0.325     1.120 r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5__0/O
                         net (fo=1, routed)           0.682     1.803    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_5__0_n_0
    SLICE_X40Y92         LUT6 (Prop_lut6_I4_O)        0.332     2.135 r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.135    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_2[4]
    SLICE_X40Y92         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.562    23.730    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y92         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    24.356    
                         clock uncertainty           -0.083    24.273    
    SLICE_X40Y92         FDRE (Setup_fdre_C_D)        0.029    24.302    rgb2dvi_0/DataEncoders[0].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         24.302    
                         arrival time                          -2.135    
  -------------------------------------------------------------------
                         slack                                 22.167    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.751ns  (logic 1.066ns (38.746%)  route 1.685ns (61.254%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.269ns = ( 23.731 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.740    -0.618    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.419    -0.199 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg[1]/Q
                         net (fo=7, routed)           1.024     0.825    rgb2dvi_0/DataEncoders[2].DataEncoder/n1q_m_2_reg_n_0_[1]
    SLICE_X42Y94         LUT5 (Prop_lut5_I0_O)        0.319     1.144 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_2__1/O
                         net (fo=1, routed)           0.661     1.805    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_2__1_n_0
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.328     2.133 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.133    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_2[4]
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.563    23.731    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                         clock pessimism              0.626    24.357    
                         clock uncertainty           -0.083    24.274    
    SLICE_X43Y94         FDRE (Setup_fdre_C_D)        0.032    24.306    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]
  -------------------------------------------------------------------
                         required time                         24.306    
                         arrival time                          -2.133    
  -------------------------------------------------------------------
                         slack                                 22.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_40_out
    SLICE_X43Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=7, routed)           0.110    -0.221    rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X42Y96         LUT5 (Prop_lut5_I1_O)        0.045    -0.176 r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.176    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X42Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_40_out
    SLICE_X42Y96         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X42Y96         FDRE (Hold_fdre_C_D)         0.120    -0.256    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.212ns (72.083%)  route 0.082ns (27.917%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X42Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y94         FDRE (Prop_fdre_C_Q)         0.164    -0.308 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[5]/Q
                         net (fo=1, routed)           0.082    -0.226    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[5]
    SLICE_X43Y94         LUT2 (Prop_lut2_I1_O)        0.048    -0.178 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.178    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[5]_i_1__0_n_0
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.107    -0.269    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[5]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT2 (Prop_lut2_I0_O)        0.048    -0.164 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.164    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[6]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.269    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.164    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.190ns (61.276%)  route 0.120ns (38.724%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.211    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT3 (Prop_lut3_I0_O)        0.049    -0.162 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.162    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1__1_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.107    -0.269    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.227ns (68.571%)  route 0.104ns (31.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.128    -0.344 r  rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg[6]/Q
                         net (fo=1, routed)           0.104    -0.240    rgb2dvi_0/DataEncoders[2].DataEncoder/q_m_2_reg_n_0_[6]
    SLICE_X42Y95         LUT2 (Prop_lut2_I1_O)        0.099    -0.141 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.141    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw[6]_i_1__1_n_0
    SLICE_X42Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X42Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.083    -0.373    
    SLICE_X42Y95         FDSE (Hold_fdse_C_D)         0.120    -0.253    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.141    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.950%)  route 0.119ns (39.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg_n_0_[2]
    SLICE_X43Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.167 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3[2]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.167    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_2[2]
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.083    -0.373    
    SLICE_X43Y94         FDRE (Hold_fdre_C_D)         0.092    -0.281    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.120    -0.211    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT3 (Prop_lut3_I2_O)        0.045    -0.166 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.166    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[2]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.092    -0.284    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.186ns (60.969%)  route 0.119ns (39.031%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X41Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.119    -0.212    rgb2dvi_0/DataEncoders[2].DataEncoder/p_0_in8_in
    SLICE_X40Y94         LUT2 (Prop_lut2_I1_O)        0.045    -0.167 r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.167    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2[1]_i_1__0_n_0
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X40Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]/C
                         clock pessimism              0.245    -0.459    
                         clock uncertainty            0.083    -0.376    
    SLICE_X40Y94         FDRE (Hold_fdre_C_D)         0.091    -0.285    rgb2dvi_0/DataEncoders[2].DataEncoder/n0q_m_2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.190ns (53.225%)  route 0.167ns (46.775%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.585    -0.475    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X39Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOut_1_reg[6]/Q
                         net (fo=6, routed)           0.167    -0.167    rgb2dvi_0/DataEncoders[0].DataEncoder/p_0_in8_in
    SLICE_X40Y91         LUT2 (Prop_lut2_I0_O)        0.049    -0.118 r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.118    rgb2dvi_0/DataEncoders[0].DataEncoder/p_0_in5_in
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.857    -0.706    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X40Y91         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]/C
                         clock pessimism              0.268    -0.437    
                         clock uncertainty            0.083    -0.354    
    SLICE_X40Y91         FDRE (Hold_fdre_C_D)         0.107    -0.247    rgb2dvi_0/DataEncoders[0].DataEncoder/q_m_2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.815%)  route 0.160ns (53.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y94         FDRE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg[4]/Q
                         net (fo=10, routed)          0.160    -0.171    rgb2dvi_0/DataEncoders[2].DataEncoder/cnt_t_3_reg_n_0_[4]
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.705    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_40_out
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                         clock pessimism              0.248    -0.456    
                         clock uncertainty            0.083    -0.373    
    SLICE_X43Y95         FDSE (Hold_fdse_C_D)         0.066    -0.307    rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.136    





---------------------------------------------------------------------------------------------------
From Clock:  clk_200_out_clk_40_200MHz_clk_wiz_0_1_1
  To Clock:  clk_40_out_clk_40_200MHz_clk_wiz_0_1_1

Setup :            2  Failing Endpoints,  Worst Slack       -0.153ns,  Total Violation       -0.226ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.153ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        4.079ns  (logic 0.456ns (11.180%)  route 3.623ns (88.820%))
  Logic Levels:           0  
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.307ns = ( 23.693 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.623    23.381    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.525    23.693    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.996    
                         clock uncertainty           -0.202    23.794    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.228    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.228    
                         arrival time                         -23.381    
  -------------------------------------------------------------------
                         slack                                 -0.153    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.997ns  (logic 0.456ns (11.409%)  route 3.541ns (88.591%))
  Logic Levels:           0  
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.309ns = ( 23.691 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.541    23.300    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.523    23.691    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.994    
                         clock uncertainty           -0.202    23.792    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.226    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[54].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.226    
                         arrival time                         -23.300    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (MET) :             0.028ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.904ns  (logic 0.456ns (11.679%)  route 3.448ns (88.321%))
  Logic Levels:           0  
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.300ns = ( 23.700 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.448    23.207    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.532    23.700    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.003    
                         clock uncertainty           -0.202    23.801    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.235    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[53].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.235    
                         arrival time                         -23.207    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.176ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.749ns  (logic 0.456ns (12.164%)  route 3.293ns (87.836%))
  Logic Levels:           0  
  Clock Path Skew:        -0.308ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.308ns = ( 23.692 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[8]/Q
                         net (fo=58, routed)          3.293    23.051    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[8]
    RAMB36_X2Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.524    23.692    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.995    
                         clock uncertainty           -0.202    23.793    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    23.227    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.227    
                         arrival time                         -23.051    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.741ns  (logic 0.456ns (12.190%)  route 3.285ns (87.810%))
  Logic Levels:           0  
  Clock Path Skew:        -0.302ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.302ns = ( 23.698 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.285    23.043    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.530    23.698    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.001    
                         clock uncertainty           -0.202    23.799    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.233    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.233    
                         arrival time                         -23.043    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.702ns  (logic 0.456ns (12.319%)  route 3.246ns (87.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.314ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.314ns = ( 23.686 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.246    23.005    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.518    23.686    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.989    
                         clock uncertainty           -0.202    23.787    
    RAMB36_X1Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.221    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.221    
                         arrival time                         -23.005    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.233ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.714ns  (logic 0.456ns (12.277%)  route 3.258ns (87.723%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.285ns = ( 23.715 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          3.258    23.017    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.547    23.715    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clka
    RAMB36_X0Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.018    
                         clock uncertainty           -0.202    23.816    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    23.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.250    
                         arrival time                         -23.017    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.262ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.463%)  route 3.203ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.312ns = ( 23.688 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.203    22.962    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y14         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.520    23.688    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/clka
    RAMB36_X0Y14         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    23.991    
                         clock uncertainty           -0.202    23.789    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.223    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[55].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.223    
                         arrival time                         -22.962    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.800ns  (logic 0.580ns (15.262%)  route 3.220ns (84.738%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 23.720 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.698ns = ( 19.302 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.660    19.302    color_8_24_0/clk_200_out
    SLICE_X31Y54         FDRE                                         r  color_8_24_0/addr_sig_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_fdre_C_Q)         0.456    19.758 r  color_8_24_0/addr_sig_reg[17]/Q
                         net (fo=59, routed)          2.879    22.637    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[17]
    SLICE_X7Y2           LUT6 (Prop_lut6_I0_O)        0.124    22.761 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8/O
                         net (fo=1, routed)           0.341    23.102    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__8_n_0
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.552    23.720    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.023    
                         clock uncertainty           -0.202    23.821    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    23.378    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.378    
                         arrival time                         -23.102    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@25.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@20.000ns)
  Data Path Delay:        3.659ns  (logic 0.456ns (12.463%)  route 3.203ns (87.537%))
  Logic Levels:           0  
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 23.703 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.697ns = ( 19.303 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492    21.492 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.777    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    15.781 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    17.541    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    17.642 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          1.661    19.303    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.456    19.759 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          3.203    22.961    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                     25.000    25.000 r  
    K17                                               0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    26.421 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    27.583    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    20.478 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    22.077    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    22.168 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         1.535    23.703    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.303    24.006    
                         clock uncertainty           -0.202    23.804    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    23.238    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         23.238    
                         arrival time                         -22.961    
  -------------------------------------------------------------------
                         slack                                  0.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.848ns  (logic 0.141ns (16.625%)  route 0.707ns (83.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.348ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.707     0.348    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.858    -0.704    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.152    
                         clock uncertainty            0.202     0.049    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.348    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.141ns (15.477%)  route 0.770ns (84.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.693ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[0]/Q
                         net (fo=58, routed)          0.770     0.411    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[0]
    RAMB36_X2Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.869    -0.693    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.141    
                         clock uncertainty            0.202     0.060    
    RAMB36_X2Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     0.243    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.243    
                         arrival time                           0.411    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.953ns  (logic 0.141ns (14.800%)  route 0.812ns (85.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.687ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.812     0.452    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.875    -0.687    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.135    
                         clock uncertainty            0.202     0.066    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.249    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.249    
                         arrival time                           0.452    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.961ns  (logic 0.141ns (14.676%)  route 0.820ns (85.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.686ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.820     0.460    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.876    -0.686    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.134    
                         clock uncertainty            0.202     0.067    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.250    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.954ns  (logic 0.141ns (14.778%)  route 0.813ns (85.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.699ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y50         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.813     0.454    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y16         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.863    -0.699    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/clka
    RAMB36_X1Y16         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.147    
                         clock uncertainty            0.202     0.054    
    RAMB36_X1Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.237    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[25].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.454    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.962ns  (logic 0.141ns (14.659%)  route 0.821ns (85.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.698ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y52         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.821     0.462    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y5          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.864    -0.698    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.146    
                         clock uncertainty            0.202     0.055    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     0.238    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.238    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.141ns (14.406%)  route 0.838ns (85.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.356ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.696ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[6]/Q
                         net (fo=58, routed)          0.838     0.478    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.866    -0.696    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.144    
                         clock uncertainty            0.202     0.057    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.240    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_ctrl_0/vid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.141ns (17.192%)  route 0.679ns (82.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X27Y55         FDRE                                         r  vga_ctrl_0/vid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/vid_reg/Q
                         net (fo=3, routed)           0.679     0.319    rgb2dvi_0/DataEncoders[0].DataEncoder/vid_sig
    SLICE_X32Y59         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.827    -0.736    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X32Y59         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg/C
                         clock pessimism              0.552    -0.184    
                         clock uncertainty            0.202     0.018    
    SLICE_X32Y59         FDRE (Hold_fdre_C_D)         0.059     0.077    rgb2dvi_0/DataEncoders[0].DataEncoder/pVde_1_reg
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.319    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga_ctrl_0/HS_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.141ns (17.128%)  route 0.682ns (82.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.501ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.559    -0.501    vga_ctrl_0/clk_200_out
    SLICE_X29Y54         FDRE                                         r  vga_ctrl_0/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y54         FDRE (Prop_fdre_C_Q)         0.141    -0.360 r  vga_ctrl_0/HS_reg/Q
                         net (fo=2, routed)           0.682     0.322    rgb2dvi_0/DataEncoders[0].DataEncoder/HS
    SLICE_X30Y55         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.828    -0.735    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_40_out
    SLICE_X30Y55         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg/C
                         clock pessimism              0.552    -0.183    
                         clock uncertainty            0.202     0.019    
    SLICE_X30Y55         FDRE (Hold_fdre_C_D)         0.059     0.078    rgb2dvi_0/DataEncoders[0].DataEncoder/pC0_1_reg
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_200_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_40_out_clk_40_200MHz_clk_wiz_0_1_1  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk_40_out_clk_40_200MHz_clk_wiz_0_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns - clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise@0.000ns)
  Data Path Delay:        0.988ns  (logic 0.141ns (14.278%)  route 0.847ns (85.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.358ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_200_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_40MHz_200MHz_0/clk_40_200/inst/clk_200_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout1_buf/O
                         net (fo=58, routed)          0.560    -0.500    color_8_24_0/clk_200_out
    SLICE_X31Y51         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.359 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          0.847     0.487    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_40_out_clk_40_200MHz_clk_wiz_0_1_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_40MHz_200MHz_0/clk_40_200/inst/clk_in1_clk_40_200MHz_clk_wiz_0_1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  clk_40MHz_200MHz_0/clk_40_200/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    clk_40MHz_200MHz_0/clk_40_200/inst/clk_40_out_clk_40_200MHz_clk_wiz_0_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_40MHz_200MHz_0/clk_40_200/inst/clkout2_buf/O
                         net (fo=211, routed)         0.868    -0.694    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/clka
    RAMB36_X1Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.552    -0.142    
                         clock uncertainty            0.202     0.059    
    RAMB36_X1Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.242    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.242    
                         arrival time                           0.487    
  -------------------------------------------------------------------
                         slack                                  0.245    





