Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date             : Tue Feb 27 22:13:29 2024
| Host             : 0K running 64-bit major release  (build 9200)
| Command          : report_power -file mt_hard_bd_wrapper_power_routed.rpt -pb mt_hard_bd_wrapper_power_summary_routed.pb -rpx mt_hard_bd_wrapper_power_routed.rpx
| Design           : mt_hard_bd_wrapper
| Device           : xc7z020clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.784  |
| Dynamic (W)              | 1.625  |
| Device Static (W)        | 0.159  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.4   |
| Junction Temperature (C) | 45.6   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.009 |        9 |       --- |             --- |
| Slice Logic             |     0.001 |     7962 |       --- |             --- |
|   LUT as Logic          |     0.001 |     2396 |     53200 |            4.50 |
|   Register              |    <0.001 |     4452 |    106400 |            4.18 |
|   CARRY4                |    <0.001 |       30 |     13300 |            0.23 |
|   F7/F8 Muxes           |    <0.001 |      452 |     53200 |            0.85 |
|   LUT as Shift Register |    <0.001 |       62 |     17400 |            0.36 |
|   Others                |     0.000 |      243 |       --- |             --- |
| Signals                 |     0.003 |     6063 |       --- |             --- |
| MMCM                    |     0.211 |        2 |         4 |           50.00 |
| I/O                     |    <0.001 |        1 |       125 |            0.80 |
| XADC                    |    <0.001 |        1 |       --- |             --- |
| PS7                     |     1.399 |        1 |       --- |             --- |
| Static Power            |     0.159 |          |           |                 |
| Total                   |     1.784 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.014 |      0.015 |
| Vccaux    |       1.800 |     0.138 |       0.117 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.001 |       0.000 |      0.001 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.717 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.350 |     0.413 |       0.411 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------+-------------------------------------------------------------------------------------+-----------------+
| Clock                             | Domain                                                                              | Constraint (ns) |
+-----------------------------------+-------------------------------------------------------------------------------------+-----------------+
| clk_fpga_0                        | mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK0                                    |            20.0 |
| clk_fpga_0                        | mt_hard_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]                       |            20.0 |
| clk_out1_mt_hard_bd_clk_wiz_0_0   | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_0 |            10.0 |
| clk_out1_mt_hard_bd_clk_wiz_0_1_1 | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_mt_hard_bd_clk_wiz_0_1 |            10.0 |
| clkfbout_mt_hard_bd_clk_wiz_0_0   | mt_hard_bd_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_mt_hard_bd_clk_wiz_0_0 |             8.0 |
| clkfbout_mt_hard_bd_clk_wiz_0_1_1 | mt_hard_bd_i/clk_wiz_1/inst/CLK_CORE_DRP_I/clk_inst/clkfbout_mt_hard_bd_clk_wiz_0_1 |            20.0 |
| sys_clock                         | sys_clock                                                                           |             8.0 |
+-----------------------------------+-------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------+-----------+
| Name                                              | Power (W) |
+---------------------------------------------------+-----------+
| mt_hard_bd_wrapper                                |     1.625 |
|   mt_hard_bd_i                                    |     1.625 |
|     Circuito_para_pruebas_v1_0_0                  |     0.002 |
|       U0                                          |     0.002 |
|         Circuito_para_pruebas_v1_0_S00_AXI_inst   |    <0.001 |
|         Logica_usuario                            |     0.001 |
|           Circuito_test_metaestabilidad           |    <0.001 |
|             Contador_de_eventos                   |    <0.001 |
|           Contador_tiempo                         |    <0.001 |
|           Detector_frente_positivo                |    <0.001 |
|           Detector_frente_positivo_circuito_test  |    <0.001 |
|           Sincronizador_reset_circuito_test       |    <0.001 |
|           Sincronizador_reset_generador_dato      |    <0.001 |
|           Sincronizador_reset_reloj_bus           |    <0.001 |
|           Sincronizador_senial_en_contador_tiempo |    <0.001 |
|     clk_wiz_0                                     |     0.110 |
|       inst                                        |     0.110 |
|         AXI_LITE_IPIF_I                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                      |    <0.001 |
|             I_DECODER                             |    <0.001 |
|         CLK_CORE_DRP_I                            |     0.110 |
|           clk_inst                                |     0.107 |
|           mmcm_drp_inst                           |     0.001 |
|         SOFT_RESET_I                              |    <0.001 |
|     clk_wiz_1                                     |     0.109 |
|       inst                                        |     0.109 |
|         AXI_LITE_IPIF_I                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                      |    <0.001 |
|             I_DECODER                             |    <0.001 |
|         CLK_CORE_DRP_I                            |     0.108 |
|           clk_inst                                |     0.106 |
|           mmcm_drp_inst                           |     0.001 |
|         SOFT_RESET_I                              |    <0.001 |
|     processing_system7_0                          |     1.400 |
|       inst                                        |     1.400 |
|     ps7_0_axi_periph                              |     0.002 |
|       s00_couplers                                |     0.002 |
|         auto_pc                                   |     0.002 |
|           inst                                    |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s  |     0.002 |
|               RD.ar_channel_0                     |    <0.001 |
|                 ar_cmd_fsm_0                      |    <0.001 |
|                 cmd_translator_0                  |    <0.001 |
|                   incr_cmd_0                      |    <0.001 |
|                   wrap_cmd_0                      |    <0.001 |
|               RD.r_channel_0                      |    <0.001 |
|                 rd_data_fifo_0                    |    <0.001 |
|                 transaction_fifo_0                |    <0.001 |
|               SI_REG                              |    <0.001 |
|                 ar_pipe                           |    <0.001 |
|                 aw_pipe                           |    <0.001 |
|                 b_pipe                            |    <0.001 |
|                 r_pipe                            |    <0.001 |
|               WR.aw_channel_0                     |    <0.001 |
|                 aw_cmd_fsm_0                      |    <0.001 |
|                 cmd_translator_0                  |    <0.001 |
|                   incr_cmd_0                      |    <0.001 |
|                   wrap_cmd_0                      |    <0.001 |
|               WR.b_channel_0                      |    <0.001 |
|                 bid_fifo_0                        |    <0.001 |
|                 bresp_fifo_0                      |    <0.001 |
|       xbar                                        |    <0.001 |
|         inst                                      |    <0.001 |
|           gen_sasd.crossbar_sasd_0                |    <0.001 |
|             addr_arbiter_inst                     |    <0.001 |
|             gen_decerr.decerr_slave_inst          |    <0.001 |
|             reg_slice_r                           |    <0.001 |
|             splitter_ar                           |    <0.001 |
|             splitter_aw                           |    <0.001 |
|     rst_ps7_0_50M                                 |    <0.001 |
|       U0                                          |    <0.001 |
|         EXT_LPF                                   |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT               |    <0.001 |
|         SEQ                                       |    <0.001 |
|           SEQ_COUNTER                             |    <0.001 |
|     xadc_wiz_0                                    |     0.002 |
|       U0                                          |     0.002 |
|         AXI_LITE_IPIF_I                           |    <0.001 |
|           I_SLAVE_ATTACHMENT                      |    <0.001 |
|             I_DECODER                             |    <0.001 |
|         AXI_XADC_CORE_I                           |     0.001 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I      |    <0.001 |
|         SOFT_RESET_I                              |    <0.001 |
|     xlconcat_0                                    |     0.000 |
+---------------------------------------------------+-----------+


