$date
	Sun Oct 23 05:21:58 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#310879
b1011 !
1"
#310882
b1011 &
b1011 %
1$
#310883
0"
#310886
b100010 &
b100010 %
#310890
b10001 &
b10001 %
#310894
b110100 &
b110100 %
#310898
b11010 &
b11010 %
#310902
b1101 &
b1101 %
#310906
b101000 &
b101000 %
#310910
b10100 &
b10100 %
#310914
b1010 &
b1010 %
#310918
b101 &
b101 %
#310922
b10000 &
b10000 %
#310926
b1000 &
b1000 %
#310930
b100 &
b100 %
#310934
b10 &
b10 %
#310938
b1 &
b1 %
1#
#310942
b0 &
0#
b0 %
0$
#1305342
b11010 &
b11010 %
1$
b11010 !
1"
#1305343
0"
#1305346
b1101 &
b1101 %
#1305350
b101000 &
b101000 %
#1305354
b10100 &
b10100 %
#1305358
b1010 &
b1010 %
#1305362
b101 &
b101 %
#1305366
b10000 &
b10000 %
#1305370
b1000 &
b1000 %
#1305374
b100 &
b100 %
#1305378
b10 &
b10 %
#1305382
b1 &
1#
b1 %
#1305386
b0 &
b0 %
0#
0$
#2361601
b11 !
1"
#2361602
b11 &
b11 %
1$
#2361603
0"
#2361606
b1010 &
b1010 %
#2361610
b101 &
b101 %
#2361614
b10000 &
b10000 %
#2361618
b1000 &
b1000 %
#2361622
b100 &
b100 %
#2361626
b10 &
b10 %
#2361630
b1 &
1#
b1 %
#2361634
b0 &
b0 %
0#
0$
#4500012
