// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "ZMux2to1,Vivado 2023.1" *)
module ZPhotonDetector_Block_ZMux2to1_0_0(iSig1, iSig2, oSig, iSel);
  input iSig1;
  input iSig2;
  output oSig;
  input iSel;
endmodule
