
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.104011                       # Number of seconds simulated
sim_ticks                                104010533163                       # Number of ticks simulated
final_tick                               633648250473                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 150682                       # Simulator instruction rate (inst/s)
host_op_rate                                   197925                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7451292                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903356                       # Number of bytes of host memory used
host_seconds                                 13958.72                       # Real time elapsed on the host
sim_insts                                  2103333303                       # Number of instructions simulated
sim_ops                                    2762782443                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2878592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1983872                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4865536                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       871296                       # Number of bytes written to this memory
system.physmem.bytes_written::total            871296                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        22489                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15499                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 38012                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6807                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6807                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     27675966                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        17229                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19073761                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                46779262                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12306                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        17229                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29535                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           8376998                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                8376998                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           8376998                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     27675966                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        17229                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19073761                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               55156260                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               249425740                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21408003                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17434303                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1916209                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8790299                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8135263                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2235541                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86977                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    193656593                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120495728                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21408003                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10370804                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25470999                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5734187                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8221320                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11847243                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1915532                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    231135655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.630374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.999290                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       205664656     88.98%     88.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2724968      1.18%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2142497      0.93%     91.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2313482      1.00%     92.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1953772      0.85%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1104469      0.48%     93.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          757320      0.33%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1925753      0.83%     94.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12548738      5.43%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    231135655                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.085829                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.483093                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       191320849                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     10596036                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25329647                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       108902                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3780217                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3647619                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6526                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145422033                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51663                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3780217                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       191576655                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        6947574                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2500595                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25183725                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1146877                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145207593                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1348                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        420405                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       568178                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        35757                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    203205110                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    676757454                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    676757454                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34754404                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33944                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17864                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3601721                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13979808                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7850562                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295508                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1705016                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144695296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33943                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137386572                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        83107                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20210011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41341047                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1783                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    231135655                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.594398                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299189                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    173114894     74.90%     74.90% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24479055     10.59%     85.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12390194      5.36%     90.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7982024      3.45%     94.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6568109      2.84%     97.14% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2584012      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3185246      1.38%     99.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       779883      0.34%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        52238      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    231135655                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         961849     75.34%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.34% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145862     11.43%     86.77% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168945     13.23%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113901809     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015558      1.47%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13648301      9.93%     94.32% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804824      5.68%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137386572                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.550812                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1276656                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009292                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    507268562                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164939944                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133573613                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138663228                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       153122                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1828208                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          696                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140996                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          553                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3780217                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        6212410                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       282401                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144729239                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         4027                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13979808                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7850562                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17863                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        219274                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12602                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          696                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1146554                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065844                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2212398                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134802125                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13517270                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2584447                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21321479                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19239570                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7804209                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.540450                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133576212                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133573613                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79373426                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213637986                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.535525                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371532                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22272242                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1940367                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    227355438                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.538656                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.391721                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177566641     78.10%     78.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23326034     10.26%     88.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10839120      4.77%     93.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4822206      2.12%     95.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3655846      1.61%     96.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1543165      0.68%     97.54% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533148      0.67%     98.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1096850      0.48%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2972428      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    227355438                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2972428                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           369121615                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          293257478                       # The number of ROB writes
system.switch_cpus0.timesIdled                2863665                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               18290085                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.494257                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.494257                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400921                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400921                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609507407                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      184057496                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      138135521                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               249425455                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18751424                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16645836                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1615008                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9817020                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9581385                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1194726                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        46820                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    201908083                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             106139531                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18751424                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10776111                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             21470484                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        4943799                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2085367                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12348467                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1609769                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    228784253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.522966                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.773507                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       207313769     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          976834      0.43%     91.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1814458      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1572794      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3175046      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3827394      1.67%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          921569      0.40%     95.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          503529      0.22%     96.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         8678860      3.79%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    228784253                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.075178                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.425536                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       200323692                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3684754                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         21437363                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22462                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3315981                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      1841513                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4338                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     119579862                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1323                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3315981                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       200570148                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1789795                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1132029                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         21205145                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       771147                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     119470422                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77511                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       489235                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    157828223                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    540291395                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    540291395                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    130487663                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        27340459                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        16498                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         8258                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2352587                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     20731814                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      3694816                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        65522                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       829352                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         119019931                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        16498                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        113042828                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        71911                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     17966329                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37654750                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    228784253                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.494102                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.177155                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    180393043     78.85%     78.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20309178      8.88%     87.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10398938      4.55%     92.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      5979102      2.61%     94.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6660513      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3334036      1.46%     99.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1339547      0.59%     99.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       310214      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        59682      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    228784253                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         209412     47.97%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     47.97% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        160312     36.72%     84.69% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        66858     15.31%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     88790479     78.55%     78.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       898422      0.79%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         8240      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     19669838     17.40%     96.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      3675849      3.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     113042828                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.453213                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             436582                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003862                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    455378402                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    137003030                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    110437642                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     113479410                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       199223                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3444278                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          200                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          272                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98813                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3315981                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1213212                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        60070                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    119036429                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         5276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     20731814                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      3694816                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         8258                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32934                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          484                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          272                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       728135                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       973852                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1701987                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    112043319                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19424419                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       999509                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23100228                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        17306947                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           3675809                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.449206                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             110467029                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            110437642                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         63171524                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        146038825                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.442768                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.432567                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     88822282                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    100128109                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18910826                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        16480                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1618934                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    225468272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.444090                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.294135                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    187927714     83.35%     83.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     14247470      6.32%     89.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11102162      4.92%     94.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2195843      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2779900      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       942946      0.42%     97.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4017292      1.78%     99.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       888856      0.39%     99.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1366089      0.61%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    225468272                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     88822282                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     100128109                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20883487                       # Number of memory references committed
system.switch_cpus1.commit.loads             17287504                       # Number of loads committed
system.switch_cpus1.commit.membars               8240                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15787904                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         87115357                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1269289                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1366089                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           343141118                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          241394003                       # The number of ROB writes
system.switch_cpus1.timesIdled                5329601                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               20641202                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           88822282                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            100128109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     88822282                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.808141                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.808141                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.356108                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.356108                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       518746562                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      144136708                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      126377406                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         16480                       # number of misc regfile writes
system.l2.replacements                          38014                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           488243                       # Total number of references to valid blocks.
system.l2.sampled_refs                          46206                       # Sample count of references to valid blocks.
system.l2.avg_refs                          10.566658                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            55.092814                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      1.746532                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3680.789955                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      2.544067                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2535.575282                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1188.553758                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            727.697591                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.006725                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.449315                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000311                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.309518                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.145087                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.088830                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        74279                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        29618                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  103897                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            22510                       # number of Writeback hits
system.l2.Writeback_hits::total                 22510                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        74279                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        29618                       # number of demand (read+write) hits
system.l2.demand_hits::total                   103897                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        74279                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        29618                       # number of overall hits
system.l2.overall_hits::total                  103897                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        22489                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        15499                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 38012                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        22489                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        15499                       # number of demand (read+write) misses
system.l2.demand_misses::total                  38012                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        22489                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        15499                       # number of overall misses
system.l2.overall_misses::total                 38012                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1512712                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   3722352131                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2074446                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2548667866                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6274607155                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1512712                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   3722352131                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2074446                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2548667866                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6274607155                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1512712                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   3722352131                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2074446                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2548667866                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6274607155                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        96768                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45117                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              141909                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        22510                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             22510                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        96768                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45117                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               141909                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        96768                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45117                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              141909                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.232401                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.343529                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.267862                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.232401                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.343529                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.267862                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.232401                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.343529                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.267862                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151271.200000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 165518.792788                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 148174.714286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 164440.793987                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 165069.113832                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151271.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 165518.792788                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 148174.714286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 164440.793987                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 165069.113832                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151271.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 165518.792788                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 148174.714286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 164440.793987                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 165069.113832                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6808                       # number of writebacks
system.l2.writebacks::total                      6808                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        22489                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        15499                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            38012                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        22489                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        15499                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             38012                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        22489                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        15499                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            38012                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       928970                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   2413016872                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1259357                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1645555566                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4060760765                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       928970                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   2413016872                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1259357                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1645555566                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4060760765                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       928970                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   2413016872                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1259357                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1645555566                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4060760765                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.232401                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.343529                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.267862                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.232401                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.343529                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.267862                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.232401                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.343529                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.267862                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        92897                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 107297.650940                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 89954.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106171.725015                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106828.390114                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst        92897                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 107297.650940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 89954.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 106171.725015                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106828.390114                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst        92897                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 107297.650940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 89954.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 106171.725015                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106828.390114                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.718965                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011854882                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849826.109689                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.718965                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015575                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876152                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11847232                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11847232                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11847232                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11847232                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11847232                       # number of overall hits
system.cpu0.icache.overall_hits::total       11847232                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1809068                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1809068                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1809068                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1809068                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1809068                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1809068                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11847243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11847243                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11847243                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11847243                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11847243                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11847243                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164460.727273                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164460.727273                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164460.727273                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164460.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164460.727273                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164460.727273                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1595712                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1595712                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1595712                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1595712                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1595712                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1595712                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159571.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159571.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159571.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159571.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159571.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159571.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96768                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190996831                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 97024                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1968.552430                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.587717                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.412283                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916358                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083642                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10411665                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10411665                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677234                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677234                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17359                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17359                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18088899                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18088899                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18088899                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18088899                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399984                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399984                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           78                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           78                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       400062                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        400062                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       400062                       # number of overall misses
system.cpu0.dcache.overall_misses::total       400062                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  39517589930                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  39517589930                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5844266                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5844266                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  39523434196                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  39523434196                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  39523434196                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  39523434196                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10811649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10811649                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17359                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18488961                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18488961                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18488961                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18488961                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036996                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036996                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000010                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021638                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021638                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021638                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021638                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 98797.926742                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 98797.926742                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 74926.487179                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 74926.487179                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 98793.272533                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 98793.272533                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 98793.272533                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 98793.272533                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15954                       # number of writebacks
system.cpu0.dcache.writebacks::total            15954                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       303216                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       303216                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           78                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       303294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       303294                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       303294                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       303294                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96768                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96768                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96768                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96768                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96768                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8837865397                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8837865397                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8837865397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8837865397                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8837865397                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8837865397                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008950                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005234                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005234                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005234                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005234                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 91330.454251                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 91330.454251                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 91330.454251                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 91330.454251                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 91330.454251                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 91330.454251                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.928177                       # Cycle average of tags in use
system.cpu1.icache.total_refs               926891584                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1713293.131238                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.928177                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022321                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866872                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12348450                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12348450                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12348450                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12348450                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12348450                       # number of overall hits
system.cpu1.icache.overall_hits::total       12348450                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2652755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2652755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2652755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2652755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2652755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2652755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12348467                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12348467                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12348467                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12348467                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12348467                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12348467                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 156044.411765                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 156044.411765                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 156044.411765                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 156044.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 156044.411765                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 156044.411765                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2191046                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2191046                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2191046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2191046                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2191046                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2191046                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 156503.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 156503.285714                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 156503.285714                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 156503.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 156503.285714                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 156503.285714                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45115                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227643377                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 45371                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5017.376232                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   209.282936                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    46.717064                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.817511                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.182489                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17718654                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17718654                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      3579454                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3579454                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         8261                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         8261                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         8240                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         8240                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21298108                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21298108                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21298108                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21298108                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171038                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171038                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       171038                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        171038                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       171038                       # number of overall misses
system.cpu1.dcache.overall_misses::total       171038                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19089616210                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19089616210                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19089616210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19089616210                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19089616210                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19089616210                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     17889692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     17889692                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      3579454                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3579454                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         8261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8261                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         8240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         8240                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     21469146                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21469146                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     21469146                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21469146                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009561                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009561                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007967                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007967                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007967                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007967                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 111610.380208                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 111610.380208                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 111610.380208                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 111610.380208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 111610.380208                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 111610.380208                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         6556                       # number of writebacks
system.cpu1.dcache.writebacks::total             6556                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       125921                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       125921                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       125921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       125921                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       125921                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       125921                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45117                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45117                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45117                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45117                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45117                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4615817776                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4615817776                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4615817776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4615817776                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4615817776                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4615817776                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002522                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002101                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002101                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002101                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002101                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102307.728262                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102307.728262                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102307.728262                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102307.728262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102307.728262                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102307.728262                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
