{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1627511082819 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1627511082829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 28 18:24:41 2021 " "Processing started: Wed Jul 28 18:24:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1627511082829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1627511082829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map comp_simples -c comp_simples --generate_functional_sim_netlist " "Command: quartus_map comp_simples -c comp_simples --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1627511082834 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1627511083703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_simples.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_simples.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_simples-Arq_comp " "Found design unit 1: comp_simples-Arq_comp" {  } { { "comp_simples.vhd" "" { Text "/home/thiago/VHDL/Comparador/comp_simples.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627511085967 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_simples " "Found entity 1: comp_simples" {  } { { "comp_simples.vhd" "" { Text "/home/thiago/VHDL/Comparador/comp_simples.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627511085967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627511085967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp_mult.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp_mult.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp_mult-Arq_compMult " "Found design unit 1: comp_mult-Arq_compMult" {  } { { "comp_mult.vhd" "" { Text "/home/thiago/VHDL/Comparador/comp_mult.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627511085976 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp_mult " "Found entity 1: comp_mult" {  } { { "comp_mult.vhd" "" { Text "/home/thiago/VHDL/Comparador/comp_mult.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1627511085976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1627511085976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "comp_mult " "Elaborating entity \"comp_mult\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1627511086233 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 1 " "Ignored assignment(s) for \"s\[1\]\" because \"s\" is not a bus or array" {  } { { "comp_mult.vhd" "s" { Text "/home/thiago/VHDL/Comparador/comp_mult.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1627511086549 ""}
{ "Warning" "WSGN_INVALID_MEMBER_ASSIGNMENT" "s 2 " "Ignored assignment(s) for \"s\[2\]\" because \"s\" is not a bus or array" {  } { { "comp_mult.vhd" "s" { Text "/home/thiago/VHDL/Comparador/comp_mult.vhd" 6 -1 0 } }  } 0 12069 "Ignored assignment(s) for \"%1!s!\[%2!d!\]\" because \"%1!s!\" is not a bus or array" 0 0 "Quartus II" 0 -1 1627511086550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1627511086844 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 28 18:24:46 2021 " "Processing ended: Wed Jul 28 18:24:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1627511086844 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1627511086844 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1627511086844 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1627511086844 ""}
