<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\impl\gwsynthesis\dk_video.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\dk_video.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>C:\Gowin\Gowin_V1.9.11.03_Education_x64\IDE\bin\Documents\HDMI\src\dk_video.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Jan  4 21:57:37 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>8010</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>7727</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>1</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>Base</td>
<td>37.040</td>
<td>26.998
<td>0.000</td>
<td>18.520</td>
<td></td>
<td></td>
<td>I_clk </td>
</tr>
<tr>
<td>2</td>
<td>cpuClk/div_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpuClk/div_clk_s2/Q </td>
</tr>
<tr>
<td>3</td>
<td>clk_out_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpuClk/out_s0/Q </td>
</tr>
<tr>
<td>4</td>
<td>cpu/bufferScreen</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen_s1/Q </td>
</tr>
<tr>
<td>5</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.220
<td>0.000</td>
<td>1.347</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>7</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>5.388</td>
<td>185.610
<td>0.000</td>
<td>2.694</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>8</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.740
<td>0.000</td>
<td>4.041</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>9</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.469</td>
<td>74.244
<td>0.000</td>
<td>6.735</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT</td>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>hdmi4/u_clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clk</td>
<td>26.998(MHz)</td>
<td>224.829(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_out_d</td>
<td>100.000(MHz)</td>
<td>100.113(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.244(MHz)</td>
<td>74.694(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of cpuClk/div_clk!</h4>
<h4>No timing paths to get frequency of cpu/bufferScreen!</h4>
<h4>No timing paths to get frequency of hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>I_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>I_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuClk/div_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpuClk/div_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_d</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk_out_d</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu/bufferScreen</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>cpu/bufferScreen</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_tmds_rpll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.011</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[26]_9_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.954</td>
</tr>
<tr>
<td>2</td>
<td>0.012</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[27]_2_s0/CE</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.953</td>
</tr>
<tr>
<td>3</td>
<td>0.015</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/ram[42]_6_s0/CE</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.950</td>
</tr>
<tr>
<td>4</td>
<td>0.019</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[25]_22_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.946</td>
</tr>
<tr>
<td>5</td>
<td>0.021</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[26]_21_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.944</td>
</tr>
<tr>
<td>6</td>
<td>0.022</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[27]_30_s0/CE</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.943</td>
</tr>
<tr>
<td>7</td>
<td>0.022</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[26]_9_s0/CE</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.943</td>
</tr>
<tr>
<td>8</td>
<td>0.024</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[23]_18_s0/CE</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.941</td>
</tr>
<tr>
<td>9</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[14]_26_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>10</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[13]_26_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>11</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[11]_23_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>12</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[11]_28_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>13</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[11]_29_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>14</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[10]_2_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>15</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[10]_12_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>16</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[10]_13_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>17</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[7]_5_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>18</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[7]_6_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>19</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[5]_7_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>20</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[5]_9_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>21</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[4]_4_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>22</td>
<td>0.032</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[1]_11_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.933</td>
</tr>
<tr>
<td>23</td>
<td>0.037</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/ram[73]_4_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.928</td>
</tr>
<tr>
<td>24</td>
<td>0.038</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[19]_28_s0/CE</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.927</td>
</tr>
<tr>
<td>25</td>
<td>0.040</td>
<td>cpu/pc_3_s3/Q</td>
<td>cpu/screenBuffer[29]_27_s0/D</td>
<td>clk_out_d:[R]</td>
<td>clk_out_d:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>9.925</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.020</td>
<td>cpuClk/n5_s2/I0</td>
<td>cpuClk/out_s0/D</td>
<td>clk_out_d:[R]</td>
<td>cpuClk/div_clk:[R]</td>
<td>0.000</td>
<td>-2.208</td>
<td>0.234</td>
</tr>
<tr>
<td>2</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/h_offset_1_s3/Q</td>
<td>hdmi4/testpattern_inst/h_offset_1_s3/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>3</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/De_hcnt_1_s3/Q</td>
<td>hdmi4/testpattern_inst/De_hcnt_1_s3/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>4</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1/Q</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>5</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/v_offset_11_s1/Q</td>
<td>hdmi4/testpattern_inst/v_offset_11_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>6</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1/Q</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>7</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/De_hcnt_7_s1/Q</td>
<td>hdmi4/testpattern_inst/De_hcnt_7_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>8</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/V_cnt_5_s1/Q</td>
<td>hdmi4/testpattern_inst/V_cnt_5_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/V_cnt_6_s1/Q</td>
<td>hdmi4/testpattern_inst/V_cnt_6_s1/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>hdmi4/testpattern_inst/H_cnt_8_s0/Q</td>
<td>hdmi4/testpattern_inst/H_cnt_8_s0/D</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>cpuClk/count_2_s0/Q</td>
<td>cpuClk/count_2_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>cpuClk/count_6_s0/Q</td>
<td>cpuClk/count_6_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>cpuClk/count_8_s0/Q</td>
<td>cpuClk/count_8_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>cpuClk/count_12_s0/Q</td>
<td>cpuClk/count_12_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>cpuClk/count_14_s0/Q</td>
<td>cpuClk/count_14_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>cpuClk/count_18_s0/Q</td>
<td>cpuClk/count_18_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>cpuClk/count_20_s0/Q</td>
<td>cpuClk/count_20_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>cpuClk/count_24_s0/Q</td>
<td>cpuClk/count_24_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>cpuClk/count_26_s0/Q</td>
<td>cpuClk/count_26_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>cpuClk/count_30_s0/Q</td>
<td>cpuClk/count_30_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>hdmi4/run_cnt_3_s0/Q</td>
<td>hdmi4/run_cnt_3_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>hdmi4/run_cnt_5_s0/Q</td>
<td>hdmi4/run_cnt_5_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>hdmi4/run_cnt_6_s0/Q</td>
<td>hdmi4/run_cnt_6_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>hdmi4/run_cnt_9_s0/Q</td>
<td>hdmi4/run_cnt_9_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>hdmi4/run_cnt_13_s0/Q</td>
<td>hdmi4/run_cnt_13_s0/D</td>
<td>I_clk:[R]</td>
<td>I_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[0]_31_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[0]_30_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[8]_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[16]_9_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[20]_9_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[22]_9_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[23]_9_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[24]_25_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[24]_17_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.631</td>
<td>3.631</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>cpu/bufferScreen</td>
<td>cpu/buffer[24]_13_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.228</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[26]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.228</td>
<td>3.230</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[0][B]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[26]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[0][B]</td>
<td>cpu/screenBuffer[26]_9_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C6[0][B]</td>
<td>cpu/screenBuffer[26]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.066%; route: 7.227, 72.603%; tC2Q: 0.232, 2.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.012</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[27]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.053</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>cpu/n8616_s39/I1</td>
</tr>
<tr>
<td>5.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">cpu/n8616_s39/F</td>
</tr>
<tr>
<td>6.667</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[1][B]</td>
<td>cpu/screenBuffer[0]_7_s5/I1</td>
</tr>
<tr>
<td>7.038</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C41[1][B]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[0]_7_s5/F</td>
</tr>
<tr>
<td>7.806</td>
<td>0.769</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C36[2][B]</td>
<td>cpu/screenBuffer[1]_2_s5/I1</td>
</tr>
<tr>
<td>8.361</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C36[2][B]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[1]_2_s5/F</td>
</tr>
<tr>
<td>12.544</td>
<td>4.183</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td>cpu/screenBuffer[27]_2_s4/I0</td>
</tr>
<tr>
<td>12.871</td>
<td>0.327</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C9[3][A]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[27]_2_s4/F</td>
</tr>
<tr>
<td>13.227</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][B]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[27]_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C6[0][B]</td>
<td>cpu/screenBuffer[27]_2_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C6[0][B]</td>
<td>cpu/screenBuffer[27]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.325, 23.361%; route: 7.396, 74.308%; tC2Q: 0.232, 2.331%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/ram[42]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.260</td>
<td>0.672</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C47[3][A]</td>
<td>cpu/n127_s33/I0</td>
</tr>
<tr>
<td>6.815</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>34</td>
<td>R18C47[3][A]</td>
<td style=" background: #97FFFF;">cpu/n127_s33/F</td>
</tr>
<tr>
<td>7.278</td>
<td>0.463</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C48[3][B]</td>
<td>cpu/n30118_s5/I0</td>
</tr>
<tr>
<td>7.833</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R17C48[3][B]</td>
<td style=" background: #97FFFF;">cpu/n30118_s5/F</td>
</tr>
<tr>
<td>11.050</td>
<td>3.217</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C10[0][B]</td>
<td>cpu/n29990_s5/I3</td>
</tr>
<tr>
<td>11.599</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C10[0][B]</td>
<td style=" background: #97FFFF;">cpu/n29990_s5/F</td>
</tr>
<tr>
<td>13.224</td>
<td>1.626</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td style=" font-weight:bold;">cpu/ram[42]_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>cpu/ram[42]_6_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C43[2][A]</td>
<td>cpu/ram[42]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.629, 26.423%; route: 7.089, 71.245%; tC2Q: 0.232, 2.332%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.220</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[25]_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.220</td>
<td>3.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[25]_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>cpu/screenBuffer[25]_22_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C5[0][A]</td>
<td>cpu/screenBuffer[25]_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.086%; route: 7.219, 72.581%; tC2Q: 0.232, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[26]_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.218</td>
<td>3.221</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C6[2][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[26]_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[2][A]</td>
<td>cpu/screenBuffer[26]_21_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C6[2][A]</td>
<td>cpu/screenBuffer[26]_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.091%; route: 7.217, 72.576%; tC2Q: 0.232, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[27]_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.053</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>cpu/n8616_s39/I1</td>
</tr>
<tr>
<td>5.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">cpu/n8616_s39/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[3][B]</td>
<td>cpu/n2157_s6/I1</td>
</tr>
<tr>
<td>7.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s6/F</td>
</tr>
<tr>
<td>7.779</td>
<td>0.435</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][B]</td>
<td>cpu/screenBuffer[1]_30_s6/I0</td>
</tr>
<tr>
<td>8.150</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R7C41[3][B]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[1]_30_s6/F</td>
</tr>
<tr>
<td>12.032</td>
<td>3.882</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td>cpu/screenBuffer[27]_30_s4/I0</td>
</tr>
<tr>
<td>12.494</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C19[1][B]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[27]_30_s4/F</td>
</tr>
<tr>
<td>13.218</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[27]_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu/screenBuffer[27]_30_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C19[2][A]</td>
<td>cpu/screenBuffer[27]_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.422, 24.358%; route: 7.289, 73.309%; tC2Q: 0.232, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.218</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[26]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.053</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>cpu/n8616_s39/I1</td>
</tr>
<tr>
<td>5.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">cpu/n8616_s39/F</td>
</tr>
<tr>
<td>6.667</td>
<td>1.059</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C41[3][A]</td>
<td>cpu/screenBuffer[0]_15_s5/I1</td>
</tr>
<tr>
<td>7.120</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R7C41[3][A]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[0]_15_s5/F</td>
</tr>
<tr>
<td>8.786</td>
<td>1.666</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C32[2][A]</td>
<td>cpu/screenBuffer[1]_9_s5/I1</td>
</tr>
<tr>
<td>9.157</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R5C32[2][A]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[1]_9_s5/F</td>
</tr>
<tr>
<td>12.399</td>
<td>3.242</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C7[3][A]</td>
<td>cpu/screenBuffer[26]_9_s4/I0</td>
</tr>
<tr>
<td>12.861</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R33C7[3][A]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[26]_9_s4/F</td>
</tr>
<tr>
<td>13.218</td>
<td>0.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[0][B]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[26]_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C6[0][B]</td>
<td>cpu/screenBuffer[26]_9_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R33C6[0][B]</td>
<td>cpu/screenBuffer[26]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 23.715%; route: 7.353, 73.952%; tC2Q: 0.232, 2.333%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[23]_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.053</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>cpu/n8616_s39/I1</td>
</tr>
<tr>
<td>5.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">cpu/n8616_s39/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[3][B]</td>
<td>cpu/n2157_s6/I1</td>
</tr>
<tr>
<td>7.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s6/F</td>
</tr>
<tr>
<td>8.022</td>
<td>0.678</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[3][A]</td>
<td>cpu/screenBuffer[1]_18_s6/I0</td>
</tr>
<tr>
<td>8.475</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R6C40[3][A]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[1]_18_s6/F</td>
</tr>
<tr>
<td>12.030</td>
<td>3.555</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td>cpu/screenBuffer[23]_18_s4/I0</td>
</tr>
<tr>
<td>12.492</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C25[2][B]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[23]_18_s4/F</td>
</tr>
<tr>
<td>13.216</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[23]_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>cpu/screenBuffer[23]_18_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C25[2][A]</td>
<td>cpu/screenBuffer[23]_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.504, 25.188%; route: 7.205, 72.479%; tC2Q: 0.232, 2.334%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[14]_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[14]_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>cpu/screenBuffer[14]_26_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[1][A]</td>
<td>cpu/screenBuffer[14]_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[13]_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[13]_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cpu/screenBuffer[13]_26_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C11[0][A]</td>
<td>cpu/screenBuffer[13]_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[11]_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[11]_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>cpu/screenBuffer[11]_23_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[0][A]</td>
<td>cpu/screenBuffer[11]_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[11]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[11]_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>cpu/screenBuffer[11]_28_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C9[1][A]</td>
<td>cpu/screenBuffer[11]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[11]_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[11]_29_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>cpu/screenBuffer[11]_29_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[1][A]</td>
<td>cpu/screenBuffer[11]_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[10]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[10]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cpu/screenBuffer[10]_2_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>cpu/screenBuffer[10]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[10]_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[10]_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>cpu/screenBuffer[10]_12_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>cpu/screenBuffer[10]_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[10]_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[10]_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>cpu/screenBuffer[10]_13_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C11[1][A]</td>
<td>cpu/screenBuffer[10]_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[7]_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[7]_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cpu/screenBuffer[7]_5_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[0][A]</td>
<td>cpu/screenBuffer[7]_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[7]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[7]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>cpu/screenBuffer[7]_6_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C12[1][A]</td>
<td>cpu/screenBuffer[7]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[5]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[5]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>cpu/screenBuffer[5]_7_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[0][A]</td>
<td>cpu/screenBuffer[5]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[5]_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[5]_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>cpu/screenBuffer[5]_9_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C10[1][A]</td>
<td>cpu/screenBuffer[5]_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[4]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[4]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>cpu/screenBuffer[4]_4_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C12[1][A]</td>
<td>cpu/screenBuffer[4]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.208</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[1]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.208</td>
<td>3.210</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[1]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>cpu/screenBuffer[1]_11_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R12C9[0][A]</td>
<td>cpu/screenBuffer[1]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.118%; route: 7.206, 72.546%; tC2Q: 0.232, 2.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.037</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/ram[73]_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.525</td>
<td>0.937</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C45[3][A]</td>
<td>cpu/n8613_s36/S0</td>
</tr>
<tr>
<td>6.776</td>
<td>0.251</td>
<td>tINS</td>
<td>FF</td>
<td>252</td>
<td>R16C45[3][A]</td>
<td style=" background: #97FFFF;">cpu/n8613_s36/O</td>
</tr>
<tr>
<td>13.202</td>
<td>6.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td style=" font-weight:bold;">cpu/ram[73]_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu/ram[73]_4_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C11[2][A]</td>
<td>cpu/ram[73]_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.221, 12.299%; route: 8.475, 85.364%; tC2Q: 0.232, 2.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.202</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[19]_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.053</td>
<td>0.610</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C49[3][B]</td>
<td>cpu/n8616_s39/I1</td>
</tr>
<tr>
<td>5.608</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C49[3][B]</td>
<td style=" background: #97FFFF;">cpu/n8616_s39/F</td>
</tr>
<tr>
<td>6.827</td>
<td>1.220</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C43[3][B]</td>
<td>cpu/n2157_s6/I1</td>
</tr>
<tr>
<td>7.344</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R7C43[3][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s6/F</td>
</tr>
<tr>
<td>8.237</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C37[1][A]</td>
<td>cpu/screenBuffer[1]_28_s6/I0</td>
</tr>
<tr>
<td>8.792</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>31</td>
<td>R6C37[1][A]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[1]_28_s6/F</td>
</tr>
<tr>
<td>11.929</td>
<td>3.138</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td>cpu/screenBuffer[19]_28_s4/I0</td>
</tr>
<tr>
<td>12.478</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C20[2][A]</td>
<td style=" background: #97FFFF;">cpu/screenBuffer[19]_28_s4/F</td>
</tr>
<tr>
<td>13.202</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[19]_28_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>cpu/screenBuffer[19]_28_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C20[0][B]</td>
<td>cpu/screenBuffer[19]_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.693, 27.127%; route: 7.002, 70.536%; tC2Q: 0.232, 2.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.040</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.200</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.240</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpu/pc_3_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpu/screenBuffer[29]_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>3.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C53[0][A]</td>
<td>cpu/pc_3_s3/CLK</td>
</tr>
<tr>
<td>3.507</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R20C53[0][A]</td>
<td style=" font-weight:bold;">cpu/pc_3_s3/Q</td>
</tr>
<tr>
<td>3.925</td>
<td>0.419</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C52[0][B]</td>
<td>cpu/n133_s34/I0</td>
</tr>
<tr>
<td>4.442</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>13</td>
<td>R18C52[0][B]</td>
<td style=" background: #97FFFF;">cpu/n133_s34/F</td>
</tr>
<tr>
<td>5.135</td>
<td>0.693</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C49[0][B]</td>
<td>cpu/n77_s1028/I1</td>
</tr>
<tr>
<td>5.588</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>R20C49[0][B]</td>
<td style=" background: #97FFFF;">cpu/n77_s1028/F</td>
</tr>
<tr>
<td>6.569</td>
<td>0.981</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C44[0][A]</td>
<td>cpu/n1206_s17/I3</td>
</tr>
<tr>
<td>7.022</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>254</td>
<td>R15C44[0][A]</td>
<td style=" background: #97FFFF;">cpu/n1206_s17/F</td>
</tr>
<tr>
<td>7.796</td>
<td>0.774</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C50[3][A]</td>
<td>cpu/n2157_s13/I3</td>
</tr>
<tr>
<td>8.351</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R17C50[3][A]</td>
<td style=" background: #97FFFF;">cpu/n2157_s13/F</td>
</tr>
<tr>
<td>9.481</td>
<td>1.130</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C43[1][B]</td>
<td>cpu/n2157_s5/I2</td>
</tr>
<tr>
<td>9.998</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1024</td>
<td>R6C43[1][B]</td>
<td style=" background: #97FFFF;">cpu/n2157_s5/F</td>
</tr>
<tr>
<td>13.200</td>
<td>3.202</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">cpu/screenBuffer[29]_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>13.275</td>
<td>3.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cpu/screenBuffer[29]_27_s0/CLK</td>
</tr>
<tr>
<td>13.240</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>cpu/screenBuffer[29]_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.495, 25.138%; route: 7.198, 72.524%; tC2Q: 0.232, 2.337%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.275, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.020</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.234</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.254</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/n5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/out_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk_out_d:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>cpuClk/div_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk_out_d</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3068</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/Q</td>
</tr>
<tr>
<td>0.002</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">cpuClk/n5_s2/I0</td>
</tr>
<tr>
<td>0.234</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n5_s2/F</td>
</tr>
<tr>
<td>0.234</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td style=" font-weight:bold;">cpuClk/out_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>cpuClk/div_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>2</td>
<td>R3C4[0][A]</td>
<td>cpuClk/div_clk_s2/Q</td>
</tr>
<tr>
<td>2.208</td>
<td>2.208</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0/CLK</td>
</tr>
<tr>
<td>2.243</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>cpuClk/out_s0</td>
</tr>
<tr>
<td>2.254</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C4[0][A]</td>
<td>cpuClk/out_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.208</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 98.957%; route: 0.000, 0.000%; tC2Q: 0.002, 1.043%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.208, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/h_offset_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/h_offset_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>hdmi4/testpattern_inst/h_offset_1_s3/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R20C14[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/h_offset_1_s3/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>hdmi4/testpattern_inst/n517_s4/I2</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n517_s4/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/h_offset_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>hdmi4/testpattern_inst/h_offset_1_s3/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C14[0][A]</td>
<td>hdmi4/testpattern_inst/h_offset_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/De_hcnt_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/De_hcnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>hdmi4/testpattern_inst/De_hcnt_1_s3/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R23C15[1][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_hcnt_1_s3/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>hdmi4/testpattern_inst/n356_s5/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n356_s5/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_hcnt_1_s3/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>hdmi4/testpattern_inst/De_hcnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C15[1][A]</td>
<td>hdmi4/testpattern_inst/De_hcnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R24C6[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/V_cnt_11_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>hdmi4/testpattern_inst/n63_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n63_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/V_cnt_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C6[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/v_offset_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/v_offset_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_11_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/v_offset_11_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>hdmi4/testpattern_inst/n599_s1/I2</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n599_s1/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/v_offset_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_11_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C6[0][A]</td>
<td>hdmi4/testpattern_inst/v_offset_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R24C9[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_vcnt_7_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9[0][A]</td>
<td>hdmi4/testpattern_inst/n404_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C9[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n404_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C9[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_vcnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C9[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C9[0][A]</td>
<td>hdmi4/testpattern_inst/De_vcnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/De_hcnt_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/De_hcnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>hdmi4/testpattern_inst/De_hcnt_7_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C15[1][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_hcnt_7_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>hdmi4/testpattern_inst/n350_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n350_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/De_hcnt_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>hdmi4/testpattern_inst/De_hcnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C15[1][A]</td>
<td>hdmi4/testpattern_inst/De_hcnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/V_cnt_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/V_cnt_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C6[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/V_cnt_5_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>hdmi4/testpattern_inst/n69_s4/I1</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n69_s4/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/V_cnt_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_5_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C6[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/V_cnt_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/V_cnt_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C8[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/V_cnt_6_s1/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>hdmi4/testpattern_inst/n68_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n68_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/V_cnt_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_6_s1/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C8[0][A]</td>
<td>hdmi4/testpattern_inst/V_cnt_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.277</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.852</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/testpattern_inst/H_cnt_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/testpattern_inst/H_cnt_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[0][A]</td>
<td>hdmi4/testpattern_inst/H_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>2.043</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R25C8[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/H_cnt_8_s0/Q</td>
</tr>
<tr>
<td>2.045</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[0][A]</td>
<td>hdmi4/testpattern_inst/n132_s2/I3</td>
</tr>
<tr>
<td>2.277</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C8[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/testpattern_inst/n132_s2/F</td>
</tr>
<tr>
<td>2.277</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C8[0][A]</td>
<td style=" font-weight:bold;">hdmi4/testpattern_inst/H_cnt_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>hdmi4/u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.329</td>
<td>0.329</td>
<td>tCL</td>
<td>RR</td>
<td>184</td>
<td>TOPSIDE[0]</td>
<td>hdmi4/u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.841</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C8[0][A]</td>
<td>hdmi4/testpattern_inst/H_cnt_8_s0/CLK</td>
</tr>
<tr>
<td>1.852</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C8[0][A]</td>
<td>hdmi4/testpattern_inst/H_cnt_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.511, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>cpuClk/count_2_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_2_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>cpuClk/n53_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n53_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>cpuClk/count_2_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>cpuClk/count_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>cpuClk/count_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>cpuClk/n49_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n49_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>cpuClk/count_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>cpuClk/count_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>cpuClk/count_8_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_8_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td>cpuClk/n47_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n47_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>cpuClk/count_8_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>cpuClk/count_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>cpuClk/count_12_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_12_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td>cpuClk/n43_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n43_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>cpuClk/count_12_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>cpuClk/count_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>cpuClk/count_14_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_14_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C7[1][A]</td>
<td>cpuClk/n41_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n41_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>cpuClk/count_14_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>cpuClk/count_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>cpuClk/count_18_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_18_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C8[0][A]</td>
<td>cpuClk/n37_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n37_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>cpuClk/count_18_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>cpuClk/count_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][A]</td>
<td>cpuClk/count_20_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C8[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_20_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C8[1][A]</td>
<td>cpuClk/n35_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C8[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n35_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[1][A]</td>
<td>cpuClk/count_20_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[1][A]</td>
<td>cpuClk/count_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>cpuClk/count_24_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_24_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C9[0][A]</td>
<td>cpuClk/n31_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n31_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>cpuClk/count_24_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[0][A]</td>
<td>cpuClk/count_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>cpuClk/count_26_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_26_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C9[1][A]</td>
<td>cpuClk/n29_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" background: #97FFFF;">cpuClk/n29_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td style=" font-weight:bold;">cpuClk/count_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>cpuClk/count_26_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[1][A]</td>
<td>cpuClk/count_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>cpuClk/count_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>cpuClk/count_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>cpuClk/count_30_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_30_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C10[0][A]</td>
<td>cpuClk/n25_s/I1</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" background: #97FFFF;">cpuClk/n25_s/SUM</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td style=" font-weight:bold;">cpuClk/count_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>cpuClk/count_30_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C10[0][A]</td>
<td>cpuClk/count_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>hdmi4/run_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_3_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>hdmi4/n69_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/n69_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>hdmi4/run_cnt_3_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[1][A]</td>
<td>hdmi4/run_cnt_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>hdmi4/run_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_5_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>hdmi4/n67_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/n67_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>hdmi4/run_cnt_5_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>hdmi4/run_cnt_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>hdmi4/run_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_6_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>hdmi4/n66_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/n66_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>hdmi4/run_cnt_6_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C17[1][A]</td>
<td>hdmi4/run_cnt_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>hdmi4/run_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_9_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>hdmi4/n63_s2/I2</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" background: #97FFFF;">hdmi4/n63_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>hdmi4/run_cnt_9_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C17[0][A]</td>
<td>hdmi4/run_cnt_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.340</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2.914</td>
</tr>
<tr>
<td class="label">From</td>
<td>hdmi4/run_cnt_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>hdmi4/run_cnt_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>I_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>hdmi4/run_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>3.105</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_13_s0/Q</td>
</tr>
<tr>
<td>3.108</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>hdmi4/n59_s2/I0</td>
</tr>
<tr>
<td>3.340</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" background: #97FFFF;">hdmi4/n59_s2/F</td>
</tr>
<tr>
<td>3.340</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td style=" font-weight:bold;">hdmi4/run_cnt_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>I_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>59</td>
<td>IOT27[A]</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>2.903</td>
<td>1.511</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>hdmi4/run_cnt_13_s0/CLK</td>
</tr>
<tr>
<td>2.914</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C17[1][A]</td>
<td>hdmi4/run_cnt_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 47.946%; route: 1.511, 52.054%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[0]_31_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[0]_31_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[0]_31_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[0]_30_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[0]_30_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[0]_30_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[8]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[8]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[8]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[16]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[16]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[16]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[20]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[20]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[20]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[22]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[22]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[22]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[23]_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[23]_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[23]_9_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[24]_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[24]_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[24]_25_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[24]_17_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[24]_17_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[24]_17_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.631</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.631</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td class="label">Objects:</td>
<td>cpu/buffer[24]_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>8.600</td>
<td>3.600</td>
<td>tNET</td>
<td>FF</td>
<td>cpu/buffer[24]_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>cpu/bufferScreen</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>cpu/bufferScreen_s1/Q</td>
</tr>
<tr>
<td>12.230</td>
<td>2.230</td>
<td>tNET</td>
<td>RR</td>
<td>cpu/buffer[24]_13_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3068</td>
<td>clk_out_d</td>
<td>0.011</td>
<td>3.664</td>
</tr>
<tr>
<td>1061</td>
<td>hdmi4/testpattern_inst/De_vcnt[1]</td>
<td>0.344</td>
<td>3.320</td>
</tr>
<tr>
<td>1024</td>
<td>cpu/n2157_8</td>
<td>0.011</td>
<td>3.230</td>
</tr>
<tr>
<td>1024</td>
<td>cpu/screenBuffer[0]_31_11</td>
<td>0.055</td>
<td>4.112</td>
</tr>
<tr>
<td>1024</td>
<td>cpu/screenBuffer[0]_31_12</td>
<td>0.238</td>
<td>2.767</td>
</tr>
<tr>
<td>516</td>
<td>hdmi4/testpattern_inst/buffer_v[0]</td>
<td>4.327</td>
<td>2.596</td>
</tr>
<tr>
<td>504</td>
<td>hdmi4/testpattern_inst/n773_7</td>
<td>0.344</td>
<td>3.419</td>
</tr>
<tr>
<td>259</td>
<td>hdmi4/testpattern_inst/buffer_v[1]</td>
<td>4.228</td>
<td>3.219</td>
</tr>
<tr>
<td>256</td>
<td>hdmi4/testpattern_inst/n772_11</td>
<td>0.471</td>
<td>4.498</td>
</tr>
<tr>
<td>255</td>
<td>cpu/n1208_23</td>
<td>0.092</td>
<td>3.594</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R2C2</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C4</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C12</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C17</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C18</td>
<td>100.00%</td>
</tr>
<tr>
<td>R2C19</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C23</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C31</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C35</td>
<td>100.00%</td>
</tr>
<tr>
<td>R39C37</td>
<td>100.00%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name I_clk -period 37.04  [get_ports {I_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
