<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>LLVM: llvm::SIRegisterInfo Struct Reference</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />



</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">mainline</span>
   </div>
   
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Class&#160;List</span></a></li>
      <li><a href="classes.html"><span>Class&#160;Index</span></a></li>
      <li><a href="inherits.html"><span>Class&#160;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&#160;Members</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="namespacellvm.html">llvm</a>      </li>
      <li class="navelem"><a class="el" href="structllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#pub-types">Public Types</a> &#124;
<a href="#pub-methods">Public Member Functions</a>  </div>
  <div class="headertitle">
<div class="title">llvm::SIRegisterInfo Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">
<!-- doxytag: class="llvm::SIRegisterInfo" --><!-- doxytag: inherits="llvm::AMDGPURegisterInfo" -->
<p><code>#include &lt;<a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>&gt;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1SIRegisterInfo__inherit__graph.png" border="0" usemap="#llvm_1_1SIRegisterInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="llvm_1_1SIRegisterInfo_inherit__map" id="llvm_1_1SIRegisterInfo_inherit__map">
<area shape="rect" id="node2" href="structllvm_1_1AMDGPURegisterInfo.html" title="llvm::AMDGPURegisterInfo" alt="" coords="5,83,192,112"/><area shape="rect" id="node4" href="classAMDGPUGenRegisterInfo.html" title="AMDGPUGenRegisterInfo" alt="" coords="9,5,188,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::SIRegisterInfo:</div>
<div class="dyncontent">
<div class="center"><img src="structllvm_1_1SIRegisterInfo__coll__graph.png" border="0" usemap="#llvm_1_1SIRegisterInfo_coll__map" alt="Collaboration graph"/></div>
<map name="llvm_1_1SIRegisterInfo_coll__map" id="llvm_1_1SIRegisterInfo_coll__map">
<area shape="rect" id="node2" href="structllvm_1_1AMDGPURegisterInfo.html" title="llvm::AMDGPURegisterInfo" alt="" coords="76,101,263,131"/><area shape="rect" id="node4" href="classAMDGPUGenRegisterInfo.html" title="AMDGPUGenRegisterInfo" alt="" coords="5,5,184,35"/></map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>

<p><a href="structllvm_1_1SIRegisterInfo-members.html">List of all members.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="pub-types"></a>
Public Types</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> { <br/>
&#160;&#160;<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730">TGID_X</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341">TGID_Y</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443">TGID_Z</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3">SCRATCH_WAVE_OFFSET</a>, 
<br/>
&#160;&#160;<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189">SCRATCH_PTR</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69">INPUT_PTR</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247">TIDIG_X</a>, 
<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a">TIDIG_Y</a>, 
<br/>
&#160;&#160;<a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0">TIDIG_Z</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#ac9550e8777c1c5f748fd01216a2ed901">SIRegisterInfo</a> ()</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">getReservedRegs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">getRegPressureSetLimit</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> Idx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">requiresRegisterScavenging</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;Fn) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">eliminateFrameIndex</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MI, <a class="el" href="classint.html">int</a> SPAdj, <a class="el" href="classunsigned.html">unsigned</a> FIOperandNum, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *RS) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">getCFGStructurizerRegClass</a> (<a class="el" href="classllvm_1_1MVT.html">MVT</a> VT) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">get the register class of the specified type to use in the CFGStructurizer  <a href="#a07f70d3003a988a239a6b578becbc95b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">getHWRegIndex</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">getPhysRegClass</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the 'base' register class for this register.  <a href="#a519c631a1eee03f772cedaecd57241f6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">isSGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#af7a707d464bae2daa90a4b8ddb441155">isSGPRClassID</a> (<a class="el" href="classunsigned.html">unsigned</a> RCID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">hasVGPRs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">getEquivalentVGPRClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SRC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">getSubRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classunsigned.html">unsigned</a> SubIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">getPhysRegSubReg</a> (<a class="el" href="classunsigned.html">unsigned</a> Reg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC, <a class="el" href="classunsigned.html">unsigned</a> Channel) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight"><code>Channel</code> This is the register channel (e.g.  <a href="#a54e4a4ce6cbdb33ffcc22f2679676a42"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">opCanUseLiteralConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a3bd2a893a1f0d4aaf7304dbaf635b72c">opCanUseInlineConstant</a> (<a class="el" href="classunsigned.html">unsigned</a> OpType) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">getPreloadedValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, enum <a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a> <a class="el" href="classllvm_1_1Value.html">Value</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the physical register that <code><a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a></code> is stored in.  <a href="#a82656e7bc60f0666651b1887d9d28c1f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">getNumVGPRsAllowed</a> (<a class="el" href="classunsigned.html">unsigned</a> WaveCount) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Give the maximum number of VGPRs that can be used by <code>WaveCount</code> concurrent waves.  <a href="#a0822c92792471bf10e15350f3a094876"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#adc962356a010d502f172901e85f02aab">getNumSGPRsAllowed</a> (<a class="el" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2">AMDGPUSubtarget::Generation</a> gen, <a class="el" href="classunsigned.html">unsigned</a> WaveCount) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Give the maximum number of SGPRs that can be used by <code>WaveCount</code> concurrent waves.  <a href="#adc962356a010d502f172901e85f02aab"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">findUnusedRegister</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;MRI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> </td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns a register that is not used at any point in the function.  <a href="#a373f26570ddfaa3f8d3dcd835704f345"></a><br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock">
<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00025">25</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>
</div><hr/><h2>Member Enumeration Documentation</h2>
<a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510"></a><!-- doxytag: member="llvm::SIRegisterInfo::PreloadedValue" ref="ad6294a17e5cfe9ac08a34d8664355510" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">llvm::SIRegisterInfo::PreloadedValue</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730"></a><!-- doxytag: member="TGID_X" ref="ad6294a17e5cfe9ac08a34d8664355510a815d14133aae86f527d0d48cd9dcd730" args="" -->TGID_X</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341"></a><!-- doxytag: member="TGID_Y" ref="ad6294a17e5cfe9ac08a34d8664355510a4f5d242794e8a5daef091b990a4c8341" args="" -->TGID_Y</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443"></a><!-- doxytag: member="TGID_Z" ref="ad6294a17e5cfe9ac08a34d8664355510a631f48072488b2e3892e1a1bfe4e5443" args="" -->TGID_Z</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3"></a><!-- doxytag: member="SCRATCH_WAVE_OFFSET" ref="ad6294a17e5cfe9ac08a34d8664355510a00e12871168b2234d3d0ed189d7c17e3" args="" -->SCRATCH_WAVE_OFFSET</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189"></a><!-- doxytag: member="SCRATCH_PTR" ref="ad6294a17e5cfe9ac08a34d8664355510a1b329095af888937e6757900e6d4f189" args="" -->SCRATCH_PTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69"></a><!-- doxytag: member="INPUT_PTR" ref="ad6294a17e5cfe9ac08a34d8664355510a181cb76151a098e32b64f7a266c49a69" args="" -->INPUT_PTR</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247"></a><!-- doxytag: member="TIDIG_X" ref="ad6294a17e5cfe9ac08a34d8664355510aecfb3fff8c143754139428ececc64247" args="" -->TIDIG_X</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a"></a><!-- doxytag: member="TIDIG_Y" ref="ad6294a17e5cfe9ac08a34d8664355510aa0c3e56275d97c29327556dd1040850a" args="" -->TIDIG_Y</em>&nbsp;</td><td>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0"></a><!-- doxytag: member="TIDIG_Z" ref="ad6294a17e5cfe9ac08a34d8664355510a41724cbd55414e919b2a21f00458e6d0" args="" -->TIDIG_Z</em>&nbsp;</td><td>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00094">94</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

</div>
</div>
<hr/><h2>Constructor &amp; Destructor Documentation</h2>
<a class="anchor" id="ac9550e8777c1c5f748fd01216a2ed901"></a><!-- doxytag: member="llvm::SIRegisterInfo::SIRegisterInfo" ref="ac9550e8777c1c5f748fd01216a2ed901" args="()" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structllvm_1_1SIRegisterInfo.html#ac9550e8777c1c5f748fd01216a2ed901">SIRegisterInfo::SIRegisterInfo</a> </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00027">27</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

</div>
</div>
<hr/><h2>Member Function Documentation</h2>
<a class="anchor" id="a45b8d8b2c16c95d360a6ee74d8227b5b"></a><!-- doxytag: member="llvm::SIRegisterInfo::eliminateFrameIndex" ref="a45b8d8b2c16c95d360a6ee74d8227b5b" args="(MachineBasicBlock::iterator MI, int SPAdj, unsigned FIOperandNum, RegScavenger *RS) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void <a class="el" href="structllvm_1_1SIRegisterInfo.html#a45b8d8b2c16c95d360a6ee74d8227b5b">SIRegisterInfo::eliminateFrameIndex</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classint.html">int</a>&#160;</td>
          <td class="paramname"><em>SPAdj</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>FIOperandNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> *&#160;</td>
          <td class="paramname"><em>RS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ab3cb674ac850aeac41ee8f5e2184f724">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00192">192</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineInstrBuilder_8h_source.html#l00087">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00068">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00236">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00126">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00169">llvm::MachineOperand::ChangeToRegister()</a>, <a class="el" href="LLVMContext_8cpp_source.html#l00236">llvm::LLVMContext::emitError()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00922">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="Function_8cpp_source.html#l00223">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00160">llvm::MachineFunction::getFunction()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="MachineOperand_8h_source.html#l00427">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="TargetSubtargetInfo_8h_source.html#l00068">llvm::TargetSubtargetInfo::getInstrInfo()</a>, <a class="el" href="AMDGPUInstrInfo_8h_source.html#l00146">llvm::AMDGPUInstrInfo::getMCOpcodeFromPseudo()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02708">llvm::SIInstrInfo::getNamedOperand()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00102">getNumSubRegsForSpillOp()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00137">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00405">getPhysRegSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00264">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00037">llvm::SIMachineFunctionInfo::getSpilledReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00040">llvm::RegState::ImplicitDefine</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00671">llvm::SIInstrInfo::insertNOPs()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01200">llvm::SIInstrInfo::isImmOperandLegal()</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00038">llvm::SIMachineFunctionInfo::SpilledReg::Lane</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00364">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00043">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00042">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a>, and <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00037">llvm::SIMachineFunctionInfo::SpilledReg::VGPR</a>.</p>

</div>
</div>
<a class="anchor" id="a373f26570ddfaa3f8d3dcd835704f345"></a><!-- doxytag: member="llvm::SIRegisterInfo::findUnusedRegister" ref="a373f26570ddfaa3f8d3dcd835704f345" args="(const MachineRegisterInfo &amp;MRI, const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a373f26570ddfaa3f8d3dcd835704f345">SIRegisterInfo::findUnusedRegister</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns a register that is not used at any point in the function. </p>
<p>If all registers are used, then this function will return </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00497">497</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="TargetRegisterInfo_8h_source.html#l00063">llvm::TargetRegisterClass::begin()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00064">llvm::TargetRegisterClass::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="MachineRegisterInfo_8h_source.html#l00661">llvm::MachineRegisterInfo::isPhysRegUsed()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00577">llvm::SIInstrInfo::calculateLDSSpillAddress()</a>, and <a class="el" href="SIMachineFunctionInfo_8cpp_source.html#l00037">llvm::SIMachineFunctionInfo::getSpilledReg()</a>.</p>

</div>
</div>
<a class="anchor" id="a07f70d3003a988a239a6b578becbc95b"></a><!-- doxytag: member="llvm::SIRegisterInfo::getCFGStructurizerRegClass" ref="a07f70d3003a988a239a6b578becbc95b" args="(MVT VT) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="structllvm_1_1SIRegisterInfo.html#a07f70d3003a988a239a6b578becbc95b">SIRegisterInfo::getCFGStructurizerRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MVT.html">MVT</a>&#160;</td>
          <td class="paramname"><em>VT</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>get the register class of the specified type to use in the CFGStructurizer </p>

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#a2f380d4d7324dc3bcf316f8e12e5f9ac">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00326">326</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineValueType_8h_source.html#l00042">llvm::MVT::i32</a>, and <a class="el" href="MachineValueType_8h_source.html#l00163">llvm::MVT::SimpleTy</a>.</p>

</div>
</div>
<a class="anchor" id="a0b6ef6ad6f8278143c1665ce34f79da2"></a><!-- doxytag: member="llvm::SIRegisterInfo::getEquivalentVGPRClass" ref="a0b6ef6ad6f8278143c1665ce34f79da2" args="(const TargetRegisterClass *SRC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="structllvm_1_1SIRegisterInfo.html#a0b6ef6ad6f8278143c1665ce34f79da2">SIRegisterInfo::getEquivalentVGPRClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SRC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>A VGPR reg class with the same width as <code>SRC</code> </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00371">371</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00362">hasVGPRs()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01482">llvm::SIInstrInfo::legalizeOpWithMove()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02121">llvm::SIInstrInfo::moveToVALU()</a>.</p>

</div>
</div>
<a class="anchor" id="a15c1a295ddbde837c8cca82c2dcfc47f"></a><!-- doxytag: member="llvm::SIRegisterInfo::getHWRegIndex" ref="a15c1a295ddbde837c8cca82c2dcfc47f" args="(unsigned Reg) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a15c1a295ddbde837c8cca82c2dcfc47f">SIRegisterInfo::getHWRegIndex</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const<code> [override, virtual]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ad968346460df5c2fc85e32ceafd42a58">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00334">334</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00405">getPhysRegSubReg()</a>.</p>

</div>
</div>
<a class="anchor" id="adc962356a010d502f172901e85f02aab"></a><!-- doxytag: member="llvm::SIRegisterInfo::getNumSGPRsAllowed" ref="adc962356a010d502f172901e85f02aab" args="(AMDGPUSubtarget::Generation gen, unsigned WaveCount) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#adc962356a010d502f172901e85f02aab">SIRegisterInfo::getNumSGPRsAllowed</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2">AMDGPUSubtarget::Generation</a>&#160;</td>
          <td class="paramname"><em>gen</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WaveCount</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Give the maximum number of SGPRs that can be used by <code>WaveCount</code> concurrent waves. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00523">523</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00044">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00067">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="a0822c92792471bf10e15350f3a094876"></a><!-- doxytag: member="llvm::SIRegisterInfo::getNumVGPRsAllowed" ref="a0822c92792471bf10e15350f3a094876" args="(unsigned WaveCount) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a0822c92792471bf10e15350f3a094876">SIRegisterInfo::getNumVGPRsAllowed</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>WaveCount</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Give the maximum number of VGPRs that can be used by <code>WaveCount</code> concurrent waves. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00508">508</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00067">getRegPressureSetLimit()</a>.</p>

</div>
</div>
<a class="anchor" id="a519c631a1eee03f772cedaecd57241f6"></a><!-- doxytag: member="llvm::SIRegisterInfo::getPhysRegClass" ref="a519c631a1eee03f772cedaecd57241f6" args="(unsigned Reg) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="structllvm_1_1SIRegisterInfo.html#a519c631a1eee03f772cedaecd57241f6">SIRegisterInfo::getPhysRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return the 'base' register class for this register. </p>
<p>e.g. SGPR0 =&gt; SReg_32, VGPR =&gt; VGPR_32 SGPR0_SGPR1 -&gt; SReg_32, etc. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00338">338</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="PDBTypes_8h_source.html#l00289">llvm::BaseClass</a>, and <a class="el" href="TargetRegisterInfo_8h_source.html#l00296">llvm::TargetRegisterInfo::isVirtualRegister()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01453">llvm::SIInstrInfo::getOpRegClass()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00405">getPhysRegSubReg()</a>, and <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00075">isVGPR()</a>.</p>

</div>
</div>
<a class="anchor" id="a54e4a4ce6cbdb33ffcc22f2679676a42"></a><!-- doxytag: member="llvm::SIRegisterInfo::getPhysRegSubReg" ref="a54e4a4ce6cbdb33ffcc22f2679676a42" args="(unsigned Reg, const TargetRegisterClass *SubRC, unsigned Channel) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a54e4a4ce6cbdb33ffcc22f2679676a42">SIRegisterInfo::getPhysRegSubReg</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>SubRC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Channel</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p><code>Channel</code> This is the register channel (e.g. </p>
<p>a value from 0-16), not the SubReg index. </p>
<dl class="return"><dt><b>Returns:</b></dt><dd>The sub-register of Reg that is in Channel. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00405">405</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00334">getHWRegIndex()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00338">getPhysRegClass()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00072">llvm::TargetRegisterClass::getRegister()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00089">llvm::TargetRegisterClass::getSize()</a>, and <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>.</p>

<p>Referenced by <a class="el" href="SIRegisterInfo_8cpp_source.html#l00192">eliminateFrameIndex()</a>, and <a class="el" href="SIISelLowering_8cpp_source.html#l00466">llvm::SITargetLowering::LowerFormalArguments()</a>.</p>

</div>
</div>
<a class="anchor" id="a82656e7bc60f0666651b1887d9d28c1f"></a><!-- doxytag: member="llvm::SIRegisterInfo::getPreloadedValue" ref="a82656e7bc60f0666651b1887d9d28c1f" args="(const MachineFunction &amp;MF, enum PreloadedValue Value) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a82656e7bc60f0666651b1887d9d28c1f">SIRegisterInfo::getPreloadedValue</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">enum <a class="el" href="structllvm_1_1SIRegisterInfo.html#ad6294a17e5cfe9ac08a34d8664355510">PreloadedValue</a>&#160;</td>
          <td class="paramname"><em>Value</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Returns the physical register that <code><a class="el" href="classllvm_1_1Value.html" title="LLVM Value Representation.">Value</a></code> is stored in. </p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00465">465</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPU_8h_source.html#l00097">ShaderType::COMPUTE</a>, <a class="el" href="MachineFunction_8h_source.html#l00256">llvm::MachineFunction::getInfo()</a>, <a class="el" href="AMDGPUMachineFunction_8h_source.html#l00036">llvm::AMDGPUMachineFunction::getShaderType()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00100">INPUT_PTR</a>, <a class="el" href="ErrorHandling_8h_source.html#l00098">llvm_unreachable</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00050">llvm::SIMachineFunctionInfo::NumUserSGPRs</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00099">SCRATCH_PTR</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00098">SCRATCH_WAVE_OFFSET</a>, <a class="el" href="SIMachineFunctionInfo_8h_source.html#l00053">llvm::SIMachineFunctionInfo::ScratchOffsetReg</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00095">TGID_X</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00096">TGID_Y</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00097">TGID_Z</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00101">TIDIG_X</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00102">TIDIG_Y</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00103">TIDIG_Z</a>.</p>

<p>Referenced by <a class="el" href="SIISelLowering_8cpp_source.html#l00466">llvm::SITargetLowering::LowerFormalArguments()</a>.</p>

</div>
</div>
<a class="anchor" id="aad176a9433aea8ba75bcf6413209240d"></a><!-- doxytag: member="llvm::SIRegisterInfo::getRegPressureSetLimit" ref="aad176a9433aea8ba75bcf6413209240d" args="(const MachineFunction &amp;MF, unsigned Idx) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#aad176a9433aea8ba75bcf6413209240d">SIRegisterInfo::getRegPressureSetLimit</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Idx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00067">67</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00123">llvm::AMDGPUSubtarget::getGeneration()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00267">llvm::AMDGPUSubtarget::getMaxWavesPerCU()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00523">getNumSGPRsAllowed()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00508">getNumVGPRsAllowed()</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00054">I</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00051">isSGPRClass()</a>.</p>

</div>
</div>
<a class="anchor" id="aae11cbd7196aeff4a4b2a12be9835f28"></a><!-- doxytag: member="llvm::SIRegisterInfo::getReservedRegs" ref="aae11cbd7196aeff4a4b2a12be9835f28" args="(const MachineFunction &amp;MF) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1BitVector.html">BitVector</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#aae11cbd7196aeff4a4b2a12be9835f28">SIRegisterInfo::getReservedRegs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Reimplemented from <a class="el" href="structllvm_1_1AMDGPURegisterInfo.html#ad895be3d6bf27d61e41f776c20864577">llvm::AMDGPURegisterInfo</a>.</p>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00029">29</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00048">llvm::AMDGPUSubtarget::FIXED_SGPR_COUNT_FOR_INIT_BUG</a>, <a class="el" href="MachineFunction_8h_source.html#l00176">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00229">llvm::AMDGPUSubtarget::hasSGPRInitBug()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00655">llvm::MCRegAliasIterator::isValid()</a>, <a class="el" href="PDBTypes_8h_source.html#l00228">llvm::Reserved</a>, and <a class="el" href="BitVector_8h_source.html#l00218">llvm::BitVector::set()</a>.</p>

</div>
</div>
<a class="anchor" id="af20f050ef31d80ad33c98bdbc05ce691"></a><!-- doxytag: member="llvm::SIRegisterInfo::getSubRegClass" ref="af20f050ef31d80ad33c98bdbc05ce691" args="(const TargetRegisterClass *RC, unsigned SubIdx) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * <a class="el" href="structllvm_1_1SIRegisterInfo.html#af20f050ef31d80ad33c98bdbc05ce691">SIRegisterInfo::getSubRegClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>The register class that is used for a sub-register of <code>RC</code> for the given <code>SubIdx</code>. If <code>SubIdx</code> equals NoSubRegister, <code>RC</code> will be returned. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00391">391</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8h_source.html#l00051">isSGPRClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a115ab05f8cddeb3059603ff085ecab7b"></a><!-- doxytag: member="llvm::SIRegisterInfo::hasVGPRs" ref="a115ab05f8cddeb3059603ff085ecab7b" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a115ab05f8cddeb3059603ff085ecab7b">SIRegisterInfo::hasVGPRs</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if this class contains VGPR registers. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00362">362</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01470">llvm::SIInstrInfo::canReadVGPR()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00371">getEquivalentVGPRClass()</a>, <a class="el" href="SIFixSGPRCopies_8cpp_source.html#l00118">hasVGPROperands()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00051">isSGPRClass()</a>, <a class="el" href="SIShrinkInstructions_8cpp_source.html#l00075">isVGPR()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00529">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l02121">llvm::SIInstrInfo::moveToVALU()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l00475">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a class="anchor" id="acb7e8ecd5e11ece2b366b52496e227aa"></a><!-- doxytag: member="llvm::SIRegisterInfo::isSGPRClass" ref="acb7e8ecd5e11ece2b366b52496e227aa" args="(const TargetRegisterClass *RC) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#acb7e8ecd5e11ece2b366b52496e227aa">llvm::SIRegisterInfo::isSGPRClass</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if this class contains only SGPR registers </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00051">51</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00362">hasVGPRs()</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00917">llvm::SIInstrInfo::FoldImmediate()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00463">llvm::SIInstrInfo::getMovOpcode()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00067">getRegPressureSetLimit()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00391">getSubRegClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00059">isSGPRClassID()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01650">llvm::SIInstrInfo::legalizeOperands()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l01482">llvm::SIInstrInfo::legalizeOpWithMove()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00529">llvm::SIInstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l00475">llvm::SIInstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l01241">llvm::SIInstrInfo::usesConstantBus()</a>.</p>

</div>
</div>
<a class="anchor" id="af7a707d464bae2daa90a4b8ddb441155"></a><!-- doxytag: member="llvm::SIRegisterInfo::isSGPRClassID" ref="af7a707d464bae2daa90a4b8ddb441155" args="(unsigned RCID) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#af7a707d464bae2daa90a4b8ddb441155">llvm::SIRegisterInfo::isSGPRClassID</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>RCID</em></td><td>)</td>
          <td> const<code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>true if this class ID contains only SGPR registers </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8h_source.html#l00059">59</a> of file <a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a>.</p>

<p>References <a class="el" href="AMDGPUAsmParser_8cpp_source.html#l00408">getRegClass()</a>, and <a class="el" href="SIRegisterInfo_8h_source.html#l00051">isSGPRClass()</a>.</p>

</div>
</div>
<a class="anchor" id="a3bd2a893a1f0d4aaf7304dbaf635b72c"></a><!-- doxytag: member="llvm::SIRegisterInfo::opCanUseInlineConstant" ref="a3bd2a893a1f0d4aaf7304dbaf635b72c" args="(unsigned OpType) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a3bd2a893a1f0d4aaf7304dbaf635b72c">SIRegisterInfo::opCanUseInlineConstant</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>True if operands defined with this operand type can accept an inline constant. i.e. An integer value in the range (-16, 64) or -4.0f, -2.0f, -1.0f, -0.5f, 0.0f, 0.5f, 1.0f, 2.0f, 4.0f. </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00458">458</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIRegisterInfo_8cpp_source.html#l00454">opCanUseLiteralConstant()</a>, and <a class="el" href="SIDefines_8h_source.html#l00050">llvm::AMDGPU::OPERAND_REG_INLINE_C</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01200">llvm::SIInstrInfo::isImmOperandLegal()</a>.</p>

</div>
</div>
<a class="anchor" id="a99c51b0dc1c950808c39343e36cdab6c"></a><!-- doxytag: member="llvm::SIRegisterInfo::opCanUseLiteralConstant" ref="a99c51b0dc1c950808c39343e36cdab6c" args="(unsigned OpType) const " -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a99c51b0dc1c950808c39343e36cdab6c">SIRegisterInfo::opCanUseLiteralConstant</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpType</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div>
<div class="memdoc">
<dl class="return"><dt><b>Returns:</b></dt><dd>True if operands defined with this operand type can accept a literal constant (i.e. any 32-bit immediate). </dd></dl>

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00454">454</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="SIDefines_8h_source.html#l00048">llvm::AMDGPU::OPERAND_REG_IMM32</a>.</p>

<p>Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01200">llvm::SIInstrInfo::isImmOperandLegal()</a>, and <a class="el" href="SIRegisterInfo_8cpp_source.html#l00458">opCanUseInlineConstant()</a>.</p>

</div>
</div>
<a class="anchor" id="a5eafea62423808eaf1bec18900ec929e"></a><!-- doxytag: member="llvm::SIRegisterInfo::requiresRegisterScavenging" ref="a5eafea62423808eaf1bec18900ec929e" args="(const MachineFunction &amp;Fn) const override" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> <a class="el" href="structllvm_1_1SIRegisterInfo.html#a5eafea62423808eaf1bec18900ec929e">SIRegisterInfo::requiresRegisterScavenging</a> </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>Fn</em></td><td>)</td>
          <td> const<code> [override]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Definition at line <a class="el" href="SIRegisterInfo_8cpp_source.html#l00098">98</a> of file <a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a>.</p>

<p>References <a class="el" href="MachineFunction_8h_source.html#l00195">llvm::MachineFunction::getFrameInfo()</a>, and <a class="el" href="MachineFrameInfo_8h_source.html#l00281">llvm::MachineFrameInfo::hasStackObjects()</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li><a class="el" href="SIRegisterInfo_8h_source.html">SIRegisterInfo.h</a></li>
<li><a class="el" href="SIRegisterInfo_8cpp_source.html">SIRegisterInfo.cpp</a></li>
</ul>
</div><!-- contents -->


<hr class="footer"/><address class="footer"><small>
Generated on Thu Jul 2 2015 04:41:09 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.7.6.1
</small></address>

</body>
</html>
