;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; DB
DB__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
DB__0__MASK EQU 0x01
DB__0__PC EQU CYREG_PRT3_PC0
DB__0__PORT EQU 3
DB__0__SHIFT EQU 0
DB__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
DB__1__MASK EQU 0x02
DB__1__PC EQU CYREG_PRT3_PC1
DB__1__PORT EQU 3
DB__1__SHIFT EQU 1
DB__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
DB__2__MASK EQU 0x04
DB__2__PC EQU CYREG_PRT3_PC2
DB__2__PORT EQU 3
DB__2__SHIFT EQU 2
DB__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
DB__3__MASK EQU 0x08
DB__3__PC EQU CYREG_PRT3_PC3
DB__3__PORT EQU 3
DB__3__SHIFT EQU 3
DB__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
DB__4__MASK EQU 0x10
DB__4__PC EQU CYREG_PRT3_PC4
DB__4__PORT EQU 3
DB__4__SHIFT EQU 4
DB__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
DB__5__MASK EQU 0x20
DB__5__PC EQU CYREG_PRT3_PC5
DB__5__PORT EQU 3
DB__5__SHIFT EQU 5
DB__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
DB__6__MASK EQU 0x40
DB__6__PC EQU CYREG_PRT3_PC6
DB__6__PORT EQU 3
DB__6__SHIFT EQU 6
DB__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
DB__7__MASK EQU 0x80
DB__7__PC EQU CYREG_PRT3_PC7
DB__7__PORT EQU 3
DB__7__SHIFT EQU 7
DB__AG EQU CYREG_PRT3_AG
DB__AMUX EQU CYREG_PRT3_AMUX
DB__BIE EQU CYREG_PRT3_BIE
DB__BIT_MASK EQU CYREG_PRT3_BIT_MASK
DB__BYP EQU CYREG_PRT3_BYP
DB__CTL EQU CYREG_PRT3_CTL
DB__DM0 EQU CYREG_PRT3_DM0
DB__DM1 EQU CYREG_PRT3_DM1
DB__DM2 EQU CYREG_PRT3_DM2
DB__DR EQU CYREG_PRT3_DR
DB__INP_DIS EQU CYREG_PRT3_INP_DIS
DB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
DB__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
DB__LCD_EN EQU CYREG_PRT3_LCD_EN
DB__MASK EQU 0xFF
DB__PORT EQU 3
DB__PRT EQU CYREG_PRT3_PRT
DB__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
DB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
DB__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
DB__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
DB__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
DB__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
DB__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
DB__PS EQU CYREG_PRT3_PS
DB__SHIFT EQU 0
DB__SLW EQU CYREG_PRT3_SLW

; PinEn
PinEn__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
PinEn__0__MASK EQU 0x20
PinEn__0__PC EQU CYREG_PRT2_PC5
PinEn__0__PORT EQU 2
PinEn__0__SHIFT EQU 5
PinEn__AG EQU CYREG_PRT2_AG
PinEn__AMUX EQU CYREG_PRT2_AMUX
PinEn__BIE EQU CYREG_PRT2_BIE
PinEn__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinEn__BYP EQU CYREG_PRT2_BYP
PinEn__CTL EQU CYREG_PRT2_CTL
PinEn__DM0 EQU CYREG_PRT2_DM0
PinEn__DM1 EQU CYREG_PRT2_DM1
PinEn__DM2 EQU CYREG_PRT2_DM2
PinEn__DR EQU CYREG_PRT2_DR
PinEn__INP_DIS EQU CYREG_PRT2_INP_DIS
PinEn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PinEn__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinEn__LCD_EN EQU CYREG_PRT2_LCD_EN
PinEn__MASK EQU 0x20
PinEn__PORT EQU 2
PinEn__PRT EQU CYREG_PRT2_PRT
PinEn__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinEn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinEn__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinEn__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinEn__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinEn__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinEn__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinEn__PS EQU CYREG_PRT2_PS
PinEn__SHIFT EQU 5
PinEn__SLW EQU CYREG_PRT2_SLW

; PinRS
PinRS__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
PinRS__0__MASK EQU 0x80
PinRS__0__PC EQU CYREG_PRT2_PC7
PinRS__0__PORT EQU 2
PinRS__0__SHIFT EQU 7
PinRS__AG EQU CYREG_PRT2_AG
PinRS__AMUX EQU CYREG_PRT2_AMUX
PinRS__BIE EQU CYREG_PRT2_BIE
PinRS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinRS__BYP EQU CYREG_PRT2_BYP
PinRS__CTL EQU CYREG_PRT2_CTL
PinRS__DM0 EQU CYREG_PRT2_DM0
PinRS__DM1 EQU CYREG_PRT2_DM1
PinRS__DM2 EQU CYREG_PRT2_DM2
PinRS__DR EQU CYREG_PRT2_DR
PinRS__INP_DIS EQU CYREG_PRT2_INP_DIS
PinRS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PinRS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinRS__LCD_EN EQU CYREG_PRT2_LCD_EN
PinRS__MASK EQU 0x80
PinRS__PORT EQU 2
PinRS__PRT EQU CYREG_PRT2_PRT
PinRS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinRS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinRS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinRS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinRS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinRS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinRS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinRS__PS EQU CYREG_PRT2_PS
PinRS__SHIFT EQU 7
PinRS__SLW EQU CYREG_PRT2_SLW

; PinRW
PinRW__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
PinRW__0__MASK EQU 0x40
PinRW__0__PC EQU CYREG_PRT2_PC6
PinRW__0__PORT EQU 2
PinRW__0__SHIFT EQU 6
PinRW__AG EQU CYREG_PRT2_AG
PinRW__AMUX EQU CYREG_PRT2_AMUX
PinRW__BIE EQU CYREG_PRT2_BIE
PinRW__BIT_MASK EQU CYREG_PRT2_BIT_MASK
PinRW__BYP EQU CYREG_PRT2_BYP
PinRW__CTL EQU CYREG_PRT2_CTL
PinRW__DM0 EQU CYREG_PRT2_DM0
PinRW__DM1 EQU CYREG_PRT2_DM1
PinRW__DM2 EQU CYREG_PRT2_DM2
PinRW__DR EQU CYREG_PRT2_DR
PinRW__INP_DIS EQU CYREG_PRT2_INP_DIS
PinRW__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
PinRW__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
PinRW__LCD_EN EQU CYREG_PRT2_LCD_EN
PinRW__MASK EQU 0x40
PinRW__PORT EQU 2
PinRW__PRT EQU CYREG_PRT2_PRT
PinRW__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
PinRW__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
PinRW__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
PinRW__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
PinRW__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
PinRW__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
PinRW__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
PinRW__PS EQU CYREG_PRT2_PS
PinRW__SHIFT EQU 6
PinRW__SLW EQU CYREG_PRT2_SLW

; LenRun
LenRun__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
LenRun__0__MASK EQU 0x02
LenRun__0__PC EQU CYREG_PRT2_PC1
LenRun__0__PORT EQU 2
LenRun__0__SHIFT EQU 1
LenRun__AG EQU CYREG_PRT2_AG
LenRun__AMUX EQU CYREG_PRT2_AMUX
LenRun__BIE EQU CYREG_PRT2_BIE
LenRun__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LenRun__BYP EQU CYREG_PRT2_BYP
LenRun__CTL EQU CYREG_PRT2_CTL
LenRun__DM0 EQU CYREG_PRT2_DM0
LenRun__DM1 EQU CYREG_PRT2_DM1
LenRun__DM2 EQU CYREG_PRT2_DM2
LenRun__DR EQU CYREG_PRT2_DR
LenRun__INP_DIS EQU CYREG_PRT2_INP_DIS
LenRun__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LenRun__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LenRun__LCD_EN EQU CYREG_PRT2_LCD_EN
LenRun__MASK EQU 0x02
LenRun__PORT EQU 2
LenRun__PRT EQU CYREG_PRT2_PRT
LenRun__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LenRun__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LenRun__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LenRun__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LenRun__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LenRun__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LenRun__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LenRun__PS EQU CYREG_PRT2_PS
LenRun__SHIFT EQU 1
LenRun__SLW EQU CYREG_PRT2_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
