{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.1 Build 201 11/27/2006 SJ Web Edition " "Info: Version 6.1 Build 201 11/27/2006 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 13 19:49:16 2008 " "Info: Processing started: Fri Jun 13 19:49:16 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RAM -c RAM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 14 -1 0 } } { "c:/altera/61/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/61/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "memory~256 addr\[3\] clk 6.890 ns register " "Info: tsu for register \"memory~256\" (data pin = \"addr\[3\]\", clock pin = \"clk\") is 6.890 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.871 ns + Longest pin register " "Info: + Longest pin to register delay is 9.871 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns addr\[3\] 1 PIN PIN_N15 46 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_N15; Fanout = 46; PIN Node = 'addr\[3\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[3] } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.983 ns) + CELL(0.280 ns) 6.350 ns memory~4285 2 COMB LC_X17_Y12_N7 1 " "Info: 2: + IC(4.983 ns) + CELL(0.280 ns) = 6.350 ns; Loc. = LC_X17_Y12_N7; Fanout = 1; COMB Node = 'memory~4285'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.263 ns" { addr[3] memory~4285 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.366 ns) 7.929 ns rtl~13 3 COMB LC_X19_Y14_N2 8 " "Info: 3: + IC(1.213 ns) + CELL(0.366 ns) = 7.929 ns; Loc. = LC_X19_Y14_N2; Fanout = 8; COMB Node = 'rtl~13'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.579 ns" { memory~4285 rtl~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.705 ns) 9.871 ns memory~256 4 REG LC_X17_Y11_N0 1 " "Info: 4: + IC(1.237 ns) + CELL(0.705 ns) = 9.871 ns; Loc. = LC_X17_Y11_N0; Fanout = 1; REG Node = 'memory~256'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { rtl~13 memory~256 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.438 ns ( 24.70 % ) " "Info: Total cell delay = 2.438 ns ( 24.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.433 ns ( 75.30 % ) " "Info: Total interconnect delay = 7.433 ns ( 75.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.871 ns" { addr[3] memory~4285 rtl~13 memory~256 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.871 ns" { addr[3] addr[3]~out0 memory~4285 rtl~13 memory~256 } { 0.000ns 0.000ns 4.983ns 1.213ns 1.237ns } { 0.000ns 1.087ns 0.280ns 0.366ns 0.705ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.010 ns + " "Info: + Micro setup delay of destination is 0.010 ns" {  } { { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.991 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.991 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 128 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 128; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.542 ns) 2.991 ns memory~256 2 REG LC_X17_Y11_N0 1 " "Info: 2: + IC(1.621 ns) + CELL(0.542 ns) = 2.991 ns; Loc. = LC_X17_Y11_N0; Fanout = 1; REG Node = 'memory~256'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.163 ns" { clk memory~256 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.80 % ) " "Info: Total cell delay = 1.370 ns ( 45.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.621 ns ( 54.20 % ) " "Info: Total interconnect delay = 1.621 ns ( 54.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk memory~256 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk clk~out0 memory~256 } { 0.000ns 0.000ns 1.621ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "9.871 ns" { addr[3] memory~4285 rtl~13 memory~256 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "9.871 ns" { addr[3] addr[3]~out0 memory~4285 rtl~13 memory~256 } { 0.000ns 0.000ns 4.983ns 1.213ns 1.237ns } { 0.000ns 1.087ns 0.280ns 0.366ns 0.705ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { clk memory~256 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.991 ns" { clk clk~out0 memory~256 } { 0.000ns 0.000ns 1.621ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[7\] memory~70 11.634 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[7\]\" through register \"memory~70\" is 11.634 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.025 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 128 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 128; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.655 ns) + CELL(0.542 ns) 3.025 ns memory~70 2 REG LC_X19_Y16_N7 1 " "Info: 2: + IC(1.655 ns) + CELL(0.542 ns) = 3.025 ns; Loc. = LC_X19_Y16_N7; Fanout = 1; REG Node = 'memory~70'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { clk memory~70 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.29 % ) " "Info: Total cell delay = 1.370 ns ( 45.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.655 ns ( 54.71 % ) " "Info: Total interconnect delay = 1.655 ns ( 54.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { clk memory~70 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { clk clk~out0 memory~70 } { 0.000ns 0.000ns 1.655ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.156 ns + " "Info: + Micro clock to output delay of source is 0.156 ns" {  } { { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.453 ns + Longest register pin " "Info: + Longest register to pin delay is 8.453 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns memory~70 1 REG LC_X19_Y16_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X19_Y16_N7; Fanout = 1; REG Node = 'memory~70'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { memory~70 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.075 ns) 1.107 ns memory~4264 2 COMB LC_X19_Y15_N5 1 " "Info: 2: + IC(1.032 ns) + CELL(0.075 ns) = 1.107 ns; Loc. = LC_X19_Y15_N5; Fanout = 1; COMB Node = 'memory~4264'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.107 ns" { memory~70 memory~4264 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.965 ns) + CELL(0.280 ns) 2.352 ns memory~4265 3 COMB LC_X19_Y16_N1 1 " "Info: 3: + IC(0.965 ns) + CELL(0.280 ns) = 2.352 ns; Loc. = LC_X19_Y16_N1; Fanout = 1; COMB Node = 'memory~4265'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.245 ns" { memory~4264 memory~4265 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.258 ns) + CELL(0.183 ns) 3.793 ns memory~4268 4 COMB LC_X17_Y15_N9 1 " "Info: 4: + IC(1.258 ns) + CELL(0.183 ns) = 3.793 ns; Loc. = LC_X17_Y15_N9; Fanout = 1; COMB Node = 'memory~4268'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.441 ns" { memory~4265 memory~4268 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.280 ns) 4.378 ns memory~4271 5 COMB LC_X17_Y15_N2 1 " "Info: 5: + IC(0.305 ns) + CELL(0.280 ns) = 4.378 ns; Loc. = LC_X17_Y15_N2; Fanout = 1; COMB Node = 'memory~4271'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.585 ns" { memory~4268 memory~4271 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(2.404 ns) 8.453 ns data\[7\] 6 PIN PIN_V14 0 " "Info: 6: + IC(1.671 ns) + CELL(2.404 ns) = 8.453 ns; Loc. = PIN_V14; Fanout = 0; PIN Node = 'data\[7\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.075 ns" { memory~4271 data[7] } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.222 ns ( 38.12 % ) " "Info: Total cell delay = 3.222 ns ( 38.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.231 ns ( 61.88 % ) " "Info: Total interconnect delay = 5.231 ns ( 61.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.453 ns" { memory~70 memory~4264 memory~4265 memory~4268 memory~4271 data[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.453 ns" { memory~70 memory~4264 memory~4265 memory~4268 memory~4271 data[7] } { 0.000ns 1.032ns 0.965ns 1.258ns 0.305ns 1.671ns } { 0.000ns 0.075ns 0.280ns 0.183ns 0.280ns 2.404ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.025 ns" { clk memory~70 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "3.025 ns" { clk clk~out0 memory~70 } { 0.000ns 0.000ns 1.655ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "8.453 ns" { memory~70 memory~4264 memory~4265 memory~4268 memory~4271 data[7] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "8.453 ns" { memory~70 memory~4264 memory~4265 memory~4268 memory~4271 data[7] } { 0.000ns 1.032ns 0.965ns 1.258ns 0.305ns 1.671ns } { 0.000ns 0.075ns 0.280ns 0.183ns 0.280ns 2.404ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "addr\[1\] data\[4\] 13.800 ns Longest " "Info: Longest tpd from source pin \"addr\[1\]\" to destination pin \"data\[4\]\" is 13.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns addr\[1\] 1 PIN PIN_U15 46 " "Info: 1: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = PIN_U15; Fanout = 46; PIN Node = 'addr\[1\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { addr[1] } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.135 ns) + CELL(0.280 ns) 6.502 ns memory~4234 2 COMB LC_X19_Y12_N8 1 " "Info: 2: + IC(5.135 ns) + CELL(0.280 ns) = 6.502 ns; Loc. = LC_X19_Y12_N8; Fanout = 1; COMB Node = 'memory~4234'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.415 ns" { addr[1] memory~4234 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.210 ns) + CELL(0.366 ns) 8.078 ns memory~4235 3 COMB LC_X17_Y13_N9 1 " "Info: 3: + IC(1.210 ns) + CELL(0.366 ns) = 8.078 ns; Loc. = LC_X17_Y13_N9; Fanout = 1; COMB Node = 'memory~4235'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { memory~4234 memory~4235 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.075 ns) 9.152 ns memory~4238 4 COMB LC_X17_Y11_N7 1 " "Info: 4: + IC(0.999 ns) + CELL(0.075 ns) = 9.152 ns; Loc. = LC_X17_Y11_N7; Fanout = 1; COMB Node = 'memory~4238'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { memory~4235 memory~4238 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.321 ns) + CELL(0.366 ns) 9.839 ns memory~4241 5 COMB LC_X17_Y11_N3 1 " "Info: 5: + IC(0.321 ns) + CELL(0.366 ns) = 9.839 ns; Loc. = LC_X17_Y11_N3; Fanout = 1; COMB Node = 'memory~4241'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "0.687 ns" { memory~4238 memory~4241 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(2.404 ns) 13.800 ns data\[4\] 6 PIN PIN_W14 0 " "Info: 6: + IC(1.557 ns) + CELL(2.404 ns) = 13.800 ns; Loc. = PIN_W14; Fanout = 0; PIN Node = 'data\[4\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "3.961 ns" { memory~4241 data[4] } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.578 ns ( 33.17 % ) " "Info: Total cell delay = 4.578 ns ( 33.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "9.222 ns ( 66.83 % ) " "Info: Total interconnect delay = 9.222 ns ( 66.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "13.800 ns" { addr[1] memory~4234 memory~4235 memory~4238 memory~4241 data[4] } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "13.800 ns" { addr[1] addr[1]~out0 memory~4234 memory~4235 memory~4238 memory~4241 data[4] } { 0.000ns 0.000ns 5.135ns 1.210ns 0.999ns 0.321ns 1.557ns } { 0.000ns 1.087ns 0.280ns 0.366ns 0.075ns 0.366ns 2.404ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "memory~180 data\[6\] clk -2.040 ns register " "Info: th for register \"memory~180\" (data pin = \"data\[6\]\", clock pin = \"clk\") is -2.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.981 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.981 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.828 ns) 0.828 ns clk 1 CLK PIN_M20 128 " "Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_M20; Fanout = 128; CLK Node = 'clk'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.611 ns) + CELL(0.542 ns) 2.981 ns memory~180 2 REG LC_X19_Y10_N2 1 " "Info: 2: + IC(1.611 ns) + CELL(0.542 ns) = 2.981 ns; Loc. = LC_X19_Y10_N2; Fanout = 1; REG Node = 'memory~180'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.153 ns" { clk memory~180 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.370 ns ( 45.96 % ) " "Info: Total cell delay = 1.370 ns ( 45.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.611 ns ( 54.04 % ) " "Info: Total interconnect delay = 1.611 ns ( 54.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { clk memory~180 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { clk clk~out0 memory~180 } { 0.000ns 0.000ns 1.611ns } { 0.000ns 0.828ns 0.542ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.100 ns + " "Info: + Micro hold delay of destination is 0.100 ns" {  } { { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.121 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[6\] 1 PIN PIN_P15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_P15; Fanout = 1; PIN Node = 'data\[6\]'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.087 ns) 1.087 ns data\[6\]~1 2 COMB IOC_X19_Y0_N1 16 " "Info: 2: + IC(0.000 ns) + CELL(1.087 ns) = 1.087 ns; Loc. = IOC_X19_Y0_N1; Fanout = 16; COMB Node = 'data\[6\]~1'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "1.087 ns" { data[6] data[6]~1 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.949 ns) + CELL(0.085 ns) 5.121 ns memory~180 3 REG LC_X19_Y10_N2 1 " "Info: 3: + IC(3.949 ns) + CELL(0.085 ns) = 5.121 ns; Loc. = LC_X19_Y10_N2; Fanout = 1; REG Node = 'memory~180'" {  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { data[6]~1 memory~180 } "NODE_NAME" } } { "RAM.vhd" "" { Text "C:/Documents and Settings/Matteo/Desktop/Esempi QUARTUS/RAM/RAM.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.172 ns ( 22.89 % ) " "Info: Total cell delay = 1.172 ns ( 22.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.949 ns ( 77.11 % ) " "Info: Total interconnect delay = 3.949 ns ( 77.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { data[6] data[6]~1 memory~180 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { data[6] data[6]~1 memory~180 } { 0.000ns 0.000ns 3.949ns } { 0.000ns 1.087ns 0.085ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "2.981 ns" { clk memory~180 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "2.981 ns" { clk clk~out0 memory~180 } { 0.000ns 0.000ns 1.611ns } { 0.000ns 0.828ns 0.542ns } "" } } { "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/61/quartus/bin/TimingClosureFloorplan.fld" "" "5.121 ns" { data[6] data[6]~1 memory~180 } "NODE_NAME" } } { "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/61/quartus/bin/Technology_Viewer.qrui" "5.121 ns" { data[6] data[6]~1 memory~180 } { 0.000ns 0.000ns 3.949ns } { 0.000ns 1.087ns 0.085ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "99 " "Info: Allocated 99 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 13 19:49:17 2008 " "Info: Processing ended: Fri Jun 13 19:49:17 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
