
*** Running vivado
    with args -log design_1_wrapper.rdi -applog -m32 -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2013.4
  **** SW Build 353583 on Mon Dec  9 17:38:55 MST 2013
  **** IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
Loading parts and site information from F:/beacon/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [F:/beacon/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [F:/beacon/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source design_1_wrapper.tcl -notrace
Command: open_checkpoint F:/beacon/vivado/lab1/lab1.runs/impl_1/design_1_wrapper.dcp
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.4
Loading clock regions from F:/beacon/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from F:/beacon/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from F:/beacon/Xilinx/Vivado/2013.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from F:/beacon/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from F:/beacon/Xilinx/Vivado/2013.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from F:/beacon/Xilinx/Vivado/2013.4/data\./parts/xilinx/zynq/IOStandards.xml
Parsing XDC File [F:/beacon/vivado/lab1/lab1.runs/impl_1/.Xil/Vivado-6332-/dcp/design_1_wrapper_board.xdc]
Finished Parsing XDC File [F:/beacon/vivado/lab1/lab1.runs/impl_1/.Xil/Vivado-6332-/dcp/design_1_wrapper_board.xdc]
Parsing XDC File [F:/beacon/vivado/lab1/lab1.runs/impl_1/.Xil/Vivado-6332-/dcp/design_1_wrapper_early.xdc]
Finished Parsing XDC File [F:/beacon/vivado/lab1/lab1.runs/impl_1/.Xil/Vivado-6332-/dcp/design_1_wrapper_early.xdc]
Parsing XDC File [F:/beacon/vivado/lab1/lab1.runs/impl_1/.Xil/Vivado-6332-/dcp/design_1_wrapper.xdc]
Finished Parsing XDC File [F:/beacon/vivado/lab1/lab1.runs/impl_1/.Xil/Vivado-6332-/dcp/design_1_wrapper.xdc]
Reading XDEF placement.
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 694.996 ; gain = 1.008
Restoring placement.
Restored 171 out of 171 XDEF sites from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 32 instances

INFO: [Project 1-484] Checkpoint was created with build 353583
open_checkpoint: Time (s): cpu = 00:00:41 ; elapsed = 00:00:48 . Memory (MB): peak = 694.996 ; gain = 394.492
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 697.027 ; gain = 2.031

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget

INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2102b2ebc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.547 . Memory (MB): peak = 702.750 ; gain = 5.723

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 32 inverter(s).
INFO: [Opt 31-10] Eliminated 40 cells.
Phase 2 Constant Propagation | Checksum: 26b038989

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 702.750 ; gain = 5.723

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 167 unconnected nets.
INFO: [Opt 31-11] Eliminated 199 unconnected cells.
Phase 3 Sweep | Checksum: 286cf5d1c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 702.750 ; gain = 5.723
Ending Logic Optimization Task | Checksum: 286cf5d1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 702.750 ; gain = 5.723
Implement Debug Cores | Checksum: 2102b2ebc
Logic Optimization | Checksum: 2102b2ebc

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 286cf5d1c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 702.750 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 704.051 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Core
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 705.578 ; gain = 0.000

Phase 1.1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 705.578 ; gain = 0.000
Phase 1.1.1 Mandatory Logic Optimization | Checksum: 172c54f7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.151 . Memory (MB): peak = 705.578 ; gain = 0.000

Phase 1.1.2 Build Super Logic Region (SLR) Database
Phase 1.1.2 Build Super Logic Region (SLR) Database | Checksum: 172c54f7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.163 . Memory (MB): peak = 705.578 ; gain = 0.000

Phase 1.1.3 Add Constraints
Phase 1.1.3 Add Constraints | Checksum: 172c54f7d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.165 . Memory (MB): peak = 705.578 ; gain = 0.000

Phase 1.1.4 Build Macros
Phase 1.1.4 Build Macros | Checksum: 1abaf1329

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.554 . Memory (MB): peak = 705.578 ; gain = 0.000

Phase 1.1.5 Implementation Feasibility check
Phase 1.1.5 Implementation Feasibility check | Checksum: 1abaf1329

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.775 . Memory (MB): peak = 705.578 ; gain = 0.000

Phase 1.1.6 Pre-Place Cells
Phase 1.1.6 Pre-Place Cells | Checksum: 1abaf1329

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.831 . Memory (MB): peak = 705.578 ; gain = 0.000

Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.1.7 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f184617d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 705.582 ; gain = 0.004

Phase 1.1.8 Build Placer Netlist Model

Phase 1.1.8.1 Place Init Design

Phase 1.1.8.1.1 Build Clock Data
Phase 1.1.8.1.1 Build Clock Data | Checksum: 15db5d869

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 706.938 ; gain = 1.359
Phase 1.1.8.1 Place Init Design | Checksum: 1add20e21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 706.938 ; gain = 1.359
Phase 1.1.8 Build Placer Netlist Model | Checksum: 1add20e21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 706.938 ; gain = 1.359

Phase 1.1.9 Constrain Clocks/Macros

Phase 1.1.9.1 Constrain Global/Regional Clocks
Phase 1.1.9.1 Constrain Global/Regional Clocks | Checksum: 1add20e21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 706.938 ; gain = 1.359
Phase 1.1.9 Constrain Clocks/Macros | Checksum: 1add20e21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 706.938 ; gain = 1.359
Phase 1.1 Placer Initialization Core | Checksum: 1add20e21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 706.938 ; gain = 1.359
Phase 1 Placer Initialization | Checksum: 1add20e21

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 706.938 ; gain = 1.359

Phase 2 Global Placement

Phase 2.1 Run Budgeter
Phase 2.1 Run Budgeter | Checksum: 102344402

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 710.059 ; gain = 4.480
Phase 2 Global Placement | Checksum: 135ec6bcc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 710.586 ; gain = 5.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 135ec6bcc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 710.586 ; gain = 5.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28e60a718

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 714.926 ; gain = 9.348

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 225869deb

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 714.926 ; gain = 9.348

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: 2252c39c2

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 715.734 ; gain = 10.156

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 1979eaaa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 715.734 ; gain = 10.156

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1979eaaa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 715.734 ; gain = 10.156
Phase 3 Detail Placement | Checksum: 1979eaaa3

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 715.734 ; gain = 10.156

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 PCOPT Shape updates
Phase 4.1 PCOPT Shape updates | Checksum: 2762d9741

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 715.734 ; gain = 10.156

Phase 4.2 Post Placement Optimization

Phase 4.2.1 Post Placement Timing Optimization
Phase 4.2.1 Post Placement Timing Optimization | Checksum: 1c8ca83ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 716.844 ; gain = 11.266
Phase 4.2 Post Placement Optimization | Checksum: 1c8ca83ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 716.844 ; gain = 11.266

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 1c8ca83ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 716.844 ; gain = 11.266

Phase 4.4 Placer Reporting

Phase 4.4.1 Congestion Reporting
Phase 4.4.1 Congestion Reporting | Checksum: 1c8ca83ad

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 716.844 ; gain = 11.266

Phase 4.4.2 updateTiming final
Phase 4.4.2 updateTiming final | Checksum: 1ee93c6b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 717.633 ; gain = 12.055

Phase 4.4.3 Dump Critical Paths 
Phase 4.4.3 Dump Critical Paths  | Checksum: 1ee93c6b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 717.633 ; gain = 12.055

Phase 4.4.4 Restore STA
Phase 4.4.4 Restore STA | Checksum: 1ee93c6b5

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 717.633 ; gain = 12.055

Phase 4.4.5 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=13.789 | TNS=0.000  |

Phase 4.4.5 Print Final WNS | Checksum: 1ee93c6b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 718.480 ; gain = 12.902
Phase 4.4 Placer Reporting | Checksum: 1ee93c6b5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 718.480 ; gain = 12.902

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 182688386

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 718.480 ; gain = 12.902
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 182688386

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 718.480 ; gain = 12.902
Ending Placer Task | Checksum: 1122d003b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 718.480 ; gain = 12.902
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 718.480 ; gain = 14.430
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0 secs 

report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 722.188 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.341 . Memory (MB): peak = 722.188 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph
Phase 1.1 Build Netlist & NodeGraph | Checksum: 1122d003b

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 824.332 ; gain = 100.844
Phase 1 Build RT Design | Checksum: 128b5fb72

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 824.332 ; gain = 100.844

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 128b5fb72

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 824.332 ; gain = 100.844

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 128b5fb72

Time (s): cpu = 00:00:31 ; elapsed = 00:00:14 . Memory (MB): peak = 824.332 ; gain = 100.844

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: d5ee7aec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 831.906 ; gain = 108.418

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: d5ee7aec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:14 . Memory (MB): peak = 831.906 ; gain = 108.418

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: d5ee7aec

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 832.313 ; gain = 108.824
Phase 2.5.1 Update timing with NCN CRPR | Checksum: d5ee7aec

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 832.313 ; gain = 108.824
Phase 2.5 Update Timing | Checksum: d5ee7aec

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 832.313 ; gain = 108.824
INFO: [Route 35-57] Estimated Timing Summary | WNS=14     | TNS=0      | WHS=-0.186 | THS=-24.3  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: d5ee7aec

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 832.313 ; gain = 108.824
Phase 2 Router Initialization | Checksum: d5ee7aec

Time (s): cpu = 00:00:33 ; elapsed = 00:00:15 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f75e2eb9

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 83
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: 1203b4cc6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: 1203b4cc6

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.2   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: bead2b0f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824
Phase 4.1 Global Iteration 0 | Checksum: bead2b0f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: dab8a60f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.2   | TNS=0      | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824
Phase 4.2 Global Iteration 1 | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824
Phase 4 Rip-up And Reroute | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:16 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 832.313 ; gain = 108.824
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.3   | TNS=0      | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 832.313 ; gain = 108.824
INFO: [Route 35-57] Estimated Timing Summary | WNS=13.3   | TNS=0      | WHS=0.026  | THS=0      |

Phase 6.1 Full Hold Analysis | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 832.313 ; gain = 108.824
Phase 6 Post Hold Fix | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 832.313 ; gain = 108.824

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.691864 %
  Global Horizontal Routing Utilization  = 1.19692 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: dab8a60f

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 1b268f08a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:17 . Memory (MB): peak = 832.313 ; gain = 108.824

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=13.304 | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 9 Post Router Timing | Checksum: 1b268f08a

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 832.313 ; gain = 108.824
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 1b268f08a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 832.313 ; gain = 108.824

Routing Is Done.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 832.313 ; gain = 108.824
INFO: [Common 17-83] Releasing license: Implementation
46 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:19 . Memory (MB): peak = 832.313 ; gain = 110.125
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/beacon/vivado/lab1/lab1.runs/impl_1/design_1_wrapper_drc_routed.rpt.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.388 . Memory (MB): peak = 832.313 ; gain = 0.000
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [Drc 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 131 Warnings, 1 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory for users of free Webpack licenses. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-185] WebTalk report has not been sent to Xilinx. Please check your network and proxy settings.
INFO: [Common 17-83] Releasing license: Implementation
write_bitstream: Time (s): cpu = 00:00:30 ; elapsed = 00:01:00 . Memory (MB): peak = 949.996 ; gain = 117.684
INFO: [Common 17-206] Exiting Vivado at Sat Jun 27 13:21:38 2015...
