<!-- This comment will put IE 6, 7 and 8 in quirks mode -->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>SAM9X25 Software Package: DDR_SDR SDRAM Controller</title>
<link href="common/style.css" rel="stylesheet" type="text/css"/>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
    <div id="body">
        <div id="title">ATSAM9X25 Software Package 1.0</div>
        <div id="banner"></div>

<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>DDR_SDR SDRAM Controller<br/>
<small>
[<a class="el" href="group___a_t91_s_a_m9_g15__api.html">Peripheral Software API</a>]</small>
</h1>  </div>
</div>
<div class="contents">

<p><div class="dynheader">
Collaboration diagram for DDR_SDR SDRAM Controller:</div>
<div class="dyncontent">
<center><table><tr><td><img src="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.gif" border="0" alt="" usemap="#group______a__t91__s__a__m9__g15______d__d__r__s__d__r__c"/>
<map name="group______a__t91__s__a__m9__g15______d__d__r__s__d__r__c" id="group______a__t91__s__a__m9__g15______d__d__r__s__d__r__c">
<area shape="rect" id="node1" href="group___s_a_m9_g25___d_d_r_s_d_r_c.html" title="DDR_SDR SDRAM Controller" alt="" coords="295,68,487,97"/><area shape="rect" id="node2" href="group___a_t91_s_a_m9_x25___d_d_r_s_d_r_c.html" title="DDR_SDR SDRAM Controller" alt="" coords="295,121,487,151"/><area shape="rect" id="node3" href="group___a_t91_s_a_m9_x25__api.html" title="Peripheral Software API" alt="" coords="312,175,469,204"/><area shape="rect" id="node4" href="group___a_t91_s_a_m9_x35___d_d_r_s_d_r_c.html" title="DDR_SDR SDRAM Controller" alt="" coords="295,228,487,257"/><area shape="rect" id="node5" href="group___a_t91_s_a_m9_g15__api.html" title="Peripheral Software API" alt="" coords="312,5,469,35"/><area shape="rect" id="node6" href="group___s_a_m9_g25__api.html" title="Peripheral Software API" alt="" coords="312,281,469,311"/><area shape="rect" id="node7" href="group___a_t91_s_a_m9_x35__api.html" title="Peripheral Software API" alt="" coords="312,335,469,364"/><area shape="rect" id="node9" href="group___a_t91_s_a_m9_g35___d_d_r_s_d_r_c.html" title="DDR_SDR SDRAM Controller" alt="" coords="295,388,487,417"/><area shape="rect" id="node10" href="group___a_t91_s_a_m9_g35__api.html" title="Peripheral Software API" alt="" coords="312,441,469,471"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">struct &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_ddrsdrc.html">Ddrsdrc</a></td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><a class="el" href="struct_ddrsdrc.html" title="Ddrsdrc hardware registers.">Ddrsdrc</a> hardware registers.  <a href="struct_ddrsdrc.html#_details">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga02ebefa005500440ac8caf9ec7d05a22"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_MR_MODE_Pos" ref="ga02ebefa005500440ac8caf9ec7d05a22" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_MR_MODE_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga11450b98ca3dbb387cae55693fd636f8"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_MR_MODE_Msk" ref="ga11450b98ca3dbb387cae55693fd636f8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga11450b98ca3dbb387cae55693fd636f8">DDRSDRC_MR_MODE_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; DDRSDRC_MR_MODE_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_MR) DDRSDRC Command Mode <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf40c850b2f542b7d34c0c8313fbc7524"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_MR_MODE" ref="gaf40c850b2f542b7d34c0c8313fbc7524" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_MR_MODE</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_MR_MODE_Msk &amp; ((value) &lt;&lt; DDRSDRC_MR_MODE_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4571fec16268d3be0c8365ebdeb13dad"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_RTR_COUNT_Pos" ref="ga4571fec16268d3be0c8365ebdeb13dad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_RTR_COUNT_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga048e4957316bd925bd0a62c74bac08d5"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_RTR_COUNT_Msk" ref="ga048e4957316bd925bd0a62c74bac08d5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga048e4957316bd925bd0a62c74bac08d5">DDRSDRC_RTR_COUNT_Msk</a>&nbsp;&nbsp;&nbsp;(0xfffu &lt;&lt; DDRSDRC_RTR_COUNT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_RTR) DDRSDRC Refresh Timer Count <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac06d4fbf9eea7c7401a408fb0a6e30fc"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_RTR_COUNT" ref="gac06d4fbf9eea7c7401a408fb0a6e30fc" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_RTR_COUNT</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_RTR_COUNT_Msk &amp; ((value) &lt;&lt; DDRSDRC_RTR_COUNT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf0c98ffcfb644398c92a1b59246c4efa"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_NC_Pos" ref="gaf0c98ffcfb644398c92a1b59246c4efa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_CR_NC_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga567c9009f26f6f996b378cac73a5783a"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_NC_Msk" ref="ga567c9009f26f6f996b378cac73a5783a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga567c9009f26f6f996b378cac73a5783a">DDRSDRC_CR_NC_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; DDRSDRC_CR_NC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Number of Column Bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaacc7d5f6166b795d83b32f971e3cec75"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_NC" ref="gaacc7d5f6166b795d83b32f971e3cec75" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_CR_NC</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_CR_NC_Msk &amp; ((value) &lt;&lt; DDRSDRC_CR_NC_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6ef2abecec2d6eaab24b5a02e68b388"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_NR_Pos" ref="gaf6ef2abecec2d6eaab24b5a02e68b388" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_CR_NR_Pos</b>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga56fcc6da6bddf190c71771698875ee89"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_NR_Msk" ref="ga56fcc6da6bddf190c71771698875ee89" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga56fcc6da6bddf190c71771698875ee89">DDRSDRC_CR_NR_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; DDRSDRC_CR_NR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Number of Row Bits <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac1ca6a246f38be5f7762d0141058b880"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_NR" ref="gac1ca6a246f38be5f7762d0141058b880" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_CR_NR</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_CR_NR_Msk &amp; ((value) &lt;&lt; DDRSDRC_CR_NR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga951b47af3a2f0b463a313acbde061a15"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_CAS_Pos" ref="ga951b47af3a2f0b463a313acbde061a15" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_CR_CAS_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad21b908b4ffa2f48f55d817422ed28df"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_CAS_Msk" ref="gad21b908b4ffa2f48f55d817422ed28df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad21b908b4ffa2f48f55d817422ed28df">DDRSDRC_CR_CAS_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; DDRSDRC_CR_CAS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) CAS Latency <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3d50b14a259b436a0a18b6f0f7d42ee"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_CAS" ref="gaa3d50b14a259b436a0a18b6f0f7d42ee" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_CR_CAS</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_CR_CAS_Msk &amp; ((value) &lt;&lt; DDRSDRC_CR_CAS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0e226269bdf25c8d87b9172cf618ae7e"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_DLL" ref="ga0e226269bdf25c8d87b9172cf618ae7e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga0e226269bdf25c8d87b9172cf618ae7e">DDRSDRC_CR_DLL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 7)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Reset DLL <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0fcc7e904d2c2a24112eb0f091adcb7f"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_DIC" ref="ga0fcc7e904d2c2a24112eb0f091adcb7f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga0fcc7e904d2c2a24112eb0f091adcb7f">DDRSDRC_CR_DIC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Output Driver Impedance Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7f3bd6e917b542838efa0d666b8899d"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_DS" ref="gac7f3bd6e917b542838efa0d666b8899d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gac7f3bd6e917b542838efa0d666b8899d">DDRSDRC_CR_DS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 8)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Output Driver Impedance Control <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae96538f1f9351c7aae9b2608f5b5d23d"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_DIS_DLL" ref="gae96538f1f9351c7aae9b2608f5b5d23d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gae96538f1f9351c7aae9b2608f5b5d23d">DDRSDRC_CR_DIS_DLL</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 9)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Disable DLL <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga65e6f8b38043774a76ed47a9b84f7e4d"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_OCD_Pos" ref="ga65e6f8b38043774a76ed47a9b84f7e4d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_CR_OCD_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ec845208a319779936e8984c67564de"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_OCD_Msk" ref="ga4ec845208a319779936e8984c67564de" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga4ec845208a319779936e8984c67564de">DDRSDRC_CR_OCD_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; DDRSDRC_CR_OCD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Off-chip Driver <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad398aaf6c1742f04c770232569152c23"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_OCD" ref="gad398aaf6c1742f04c770232569152c23" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_CR_OCD</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_CR_OCD_Msk &amp; ((value) &lt;&lt; DDRSDRC_CR_OCD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa0a63778f60ccbcd2ab3b9df00a4dec9"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_DQMS" ref="gaa0a63778f60ccbcd2ab3b9df00a4dec9" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaa0a63778f60ccbcd2ab3b9df00a4dec9">DDRSDRC_CR_DQMS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Mask Data is Shared <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf76725f74346d5a2b65f4e1dbc0ab67d"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_ACTBST" ref="gaf76725f74346d5a2b65f4e1dbc0ab67d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaf76725f74346d5a2b65f4e1dbc0ab67d">DDRSDRC_CR_ACTBST</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 18)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) ACTIVE Bank X to Burst Stop Read Access Bank Y <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace18a9f4b4a2074a88639aeabcba4f9b"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_NB" ref="gace18a9f4b4a2074a88639aeabcba4f9b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gace18a9f4b4a2074a88639aeabcba4f9b">DDRSDRC_CR_NB</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 20)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Number of Banks <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca8a4247fbb26fd5b15c2296b2ca9606"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_CR_DECOD" ref="gaca8a4247fbb26fd5b15c2296b2ca9606" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaca8a4247fbb26fd5b15c2296b2ca9606">DDRSDRC_CR_DECOD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 22)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_CR) Type of Decoding <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga32340fe1b9367990ec57a8d34c2ab87d"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRAS_Pos" ref="ga32340fe1b9367990ec57a8d34c2ab87d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRAS_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga756336c00b99acf5ab77835c4ad98bab"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRAS_Msk" ref="ga756336c00b99acf5ab77835c4ad98bab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga756336c00b99acf5ab77835c4ad98bab">DDRSDRC_TPR0_TRAS_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR0_TRAS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) Active to Precharge Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37ada11063f466ea8b2d5d1c6b6ca62b"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRAS" ref="ga37ada11063f466ea8b2d5d1c6b6ca62b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRAS</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR0_TRAS_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRAS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37771c5dfb298eef3b8d06191e7696ff"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRCD_Pos" ref="ga37771c5dfb298eef3b8d06191e7696ff" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRCD_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab5b6874124692259a4f0f914cf467da1"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRCD_Msk" ref="gab5b6874124692259a4f0f914cf467da1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gab5b6874124692259a4f0f914cf467da1">DDRSDRC_TPR0_TRCD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR0_TRCD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) Row to Column Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47df5fa3cf0a6eacb6f1b1cf140e6fc4"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRCD" ref="ga47df5fa3cf0a6eacb6f1b1cf140e6fc4" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRCD</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR0_TRCD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRCD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab6dbf59afdbc140ba662d0198a575255"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TWR_Pos" ref="gab6dbf59afdbc140ba662d0198a575255" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TWR_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaadc8d96425f2c8fc1f20217a7d430643"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TWR_Msk" ref="gaadc8d96425f2c8fc1f20217a7d430643" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaadc8d96425f2c8fc1f20217a7d430643">DDRSDRC_TPR0_TWR_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR0_TWR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) Write Recovery Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga284199aacf1e62c9b13eaeb678a9376f"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TWR" ref="ga284199aacf1e62c9b13eaeb678a9376f" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TWR</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR0_TWR_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TWR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga03ab278975e099a539cdde20e76a9e32"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRC_Pos" ref="ga03ab278975e099a539cdde20e76a9e32" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRC_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c0dc3fa2a0fd54ae4879ddeba7f85e4"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRC_Msk" ref="ga6c0dc3fa2a0fd54ae4879ddeba7f85e4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga6c0dc3fa2a0fd54ae4879ddeba7f85e4">DDRSDRC_TPR0_TRC_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR0_TRC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) Row Cycle Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga95303810517dd1cd77e19c78b67815eb"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRC" ref="ga95303810517dd1cd77e19c78b67815eb" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRC</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR0_TRC_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRC_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac3a1a813001a2d96584a726e3a70bcca"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRP_Pos" ref="gac3a1a813001a2d96584a726e3a70bcca" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRP_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga96d803eca70c9cb0f2ec2165697edf21"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRP_Msk" ref="ga96d803eca70c9cb0f2ec2165697edf21" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga96d803eca70c9cb0f2ec2165697edf21">DDRSDRC_TPR0_TRP_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR0_TRP_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) Row Precharge Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8332737dddb086e5a2632c2f53fdfae8"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRP" ref="ga8332737dddb086e5a2632c2f53fdfae8" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRP</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR0_TRP_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRP_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa3aa48f3baaa582e1b017553777857cf"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRRD_Pos" ref="gaa3aa48f3baaa582e1b017553777857cf" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRRD_Pos</b>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0379106142d838ebc569383b92dbfdaa"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRRD_Msk" ref="ga0379106142d838ebc569383b92dbfdaa" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga0379106142d838ebc569383b92dbfdaa">DDRSDRC_TPR0_TRRD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR0_TRRD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaefb325bd1fad7ad4d46d8d3b55421fde"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TRRD" ref="gaefb325bd1fad7ad4d46d8d3b55421fde" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TRRD</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR0_TRRD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TRRD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad188fd5af7f88ecfcf395953b0b90485"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TWTR_Pos" ref="gad188fd5af7f88ecfcf395953b0b90485" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TWTR_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga7c3c8c8743b92c2956fd75d96868d979"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TWTR_Msk" ref="ga7c3c8c8743b92c2956fd75d96868d979" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga7c3c8c8743b92c2956fd75d96868d979">DDRSDRC_TPR0_TWTR_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; DDRSDRC_TPR0_TWTR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) Internal Write to Read Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8faafb522a31d20c17fbdeabca14c026"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TWTR" ref="ga8faafb522a31d20c17fbdeabca14c026" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TWTR</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR0_TWTR_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TWTR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga5b1409952bfed2ca4695226a5130903e"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_REDUCE_WRRD" ref="ga5b1409952bfed2ca4695226a5130903e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga5b1409952bfed2ca4695226a5130903e">DDRSDRC_TPR0_REDUCE_WRRD</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 27)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9116e8bdb1e4de47323c1a3cd40b3c7a"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TMRD_Pos" ref="ga9116e8bdb1e4de47323c1a3cd40b3c7a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TMRD_Pos</b>&nbsp;&nbsp;&nbsp;28</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaed2ada236e6e25b8677e52543f7aa42e"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TMRD_Msk" ref="gaed2ada236e6e25b8677e52543f7aa42e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaed2ada236e6e25b8677e52543f7aa42e">DDRSDRC_TPR0_TMRD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR0_TMRD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR0) Load Mode Register Command to Active or Refresh Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6ba2295dcfaa779546dfc389980c553c"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR0_TMRD" ref="ga6ba2295dcfaa779546dfc389980c553c" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR0_TMRD</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR0_TMRD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR0_TMRD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga29c85fc814510baba0cff13e19619c6d"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TRFC_Pos" ref="ga29c85fc814510baba0cff13e19619c6d" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR1_TRFC_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae7f39f92a1b36c741327f19801ea2b7e"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TRFC_Msk" ref="gae7f39f92a1b36c741327f19801ea2b7e" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gae7f39f92a1b36c741327f19801ea2b7e">DDRSDRC_TPR1_TRFC_Msk</a>&nbsp;&nbsp;&nbsp;(0x1fu &lt;&lt; DDRSDRC_TPR1_TRFC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR1) Row Cycle Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6b6a862a09a5c55f1ae13c73c956c2e6"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TRFC" ref="ga6b6a862a09a5c55f1ae13c73c956c2e6" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR1_TRFC</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR1_TRFC_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR1_TRFC_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae5c8aad0ab3df764d0f45425865b316f"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXSNR_Pos" ref="gae5c8aad0ab3df764d0f45425865b316f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR1_TXSNR_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga06a98547eb61ff78f9f5be22acf5e5da"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXSNR_Msk" ref="ga06a98547eb61ff78f9f5be22acf5e5da" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga06a98547eb61ff78f9f5be22acf5e5da">DDRSDRC_TPR1_TXSNR_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; DDRSDRC_TPR1_TXSNR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR1) Exit Self Refresh Delay to Non-read Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4ba95c3487ea825860d7823bb384b7a1"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXSNR" ref="ga4ba95c3487ea825860d7823bb384b7a1" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR1_TXSNR</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR1_TXSNR_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR1_TXSNR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86478e24963a121697eaf1eb4b229251"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXSRD_Pos" ref="ga86478e24963a121697eaf1eb4b229251" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR1_TXSRD_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6e65f545de376d23922c98d634aef3be"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXSRD_Msk" ref="ga6e65f545de376d23922c98d634aef3be" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga6e65f545de376d23922c98d634aef3be">DDRSDRC_TPR1_TXSRD_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; DDRSDRC_TPR1_TXSRD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR1) ExiT Self Refresh Delay to Read Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaac7f44427592a1f97fc91f6b754017a6"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXSRD" ref="gaac7f44427592a1f97fc91f6b754017a6" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR1_TXSRD</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR1_TXSRD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR1_TXSRD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08ec961689ff550ffb2f85ef5e9c67c4"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXP_Pos" ref="ga08ec961689ff550ffb2f85ef5e9c67c4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR1_TXP_Pos</b>&nbsp;&nbsp;&nbsp;24</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga696c7297243649df6c27e9be622944ea"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXP_Msk" ref="ga696c7297243649df6c27e9be622944ea" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga696c7297243649df6c27e9be622944ea">DDRSDRC_TPR1_TXP_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR1_TXP_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR1) Exit Power-down Delay to First Command <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3713b1f610d5a27651ec8be4cf1242d5"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR1_TXP" ref="ga3713b1f610d5a27651ec8be4cf1242d5" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR1_TXP</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR1_TXP_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR1_TXP_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad680466627eaf4bca58e9bcbd17e41d0"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TXARD_Pos" ref="gad680466627eaf4bca58e9bcbd17e41d0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TXARD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37624d40e19c1e020085e4316a742d01"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TXARD_Msk" ref="ga37624d40e19c1e020085e4316a742d01" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga37624d40e19c1e020085e4316a742d01">DDRSDRC_TPR2_TXARD_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR2_TXARD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR2) Exit Active Power Down Delay to Read Command in Mode "Fast Exit". <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga81f19de8e1650f43783c4c9064f0c6ae"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TXARD" ref="ga81f19de8e1650f43783c4c9064f0c6ae" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TXARD</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR2_TXARD_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TXARD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaffd1274104a741b4d32fc17351d4739a"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TXARDS_Pos" ref="gaffd1274104a741b4d32fc17351d4739a" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TXARDS_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacff1e8a964883f26dbdb91d111058eb0"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TXARDS_Msk" ref="gacff1e8a964883f26dbdb91d111058eb0" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gacff1e8a964883f26dbdb91d111058eb0">DDRSDRC_TPR2_TXARDS_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR2_TXARDS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR2) Exit Active Power Down Delay to Read Command in Mode "Slow Exit". <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga868f2392a19abdbf36264bfb611e79e4"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TXARDS" ref="ga868f2392a19abdbf36264bfb611e79e4" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TXARDS</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR2_TXARDS_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TXARDS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0657a3bada320ac7b672c2454f5a907c"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TRPA_Pos" ref="ga0657a3bada320ac7b672c2454f5a907c" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TRPA_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga037ff3722b1e1185f88d17899d3f2fc7"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TRPA_Msk" ref="ga037ff3722b1e1185f88d17899d3f2fc7" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga037ff3722b1e1185f88d17899d3f2fc7">DDRSDRC_TPR2_TRPA_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR2_TRPA_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR2) Row Precharge All Delay <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9792585671c92ce6eb8c034158a88294"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TRPA" ref="ga9792585671c92ce6eb8c034158a88294" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TRPA</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR2_TRPA_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TRPA_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf6c605fe5cc359cc61397b86c63783ac"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TRTP_Pos" ref="gaf6c605fe5cc359cc61397b86c63783ac" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TRTP_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaa2e0fd15ab58cc6b217ad748311b97ba"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TRTP_Msk" ref="gaa2e0fd15ab58cc6b217ad748311b97ba" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gaa2e0fd15ab58cc6b217ad748311b97ba">DDRSDRC_TPR2_TRTP_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; DDRSDRC_TPR2_TRTP_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR2) Read to Precharge <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga08feb84640b2942d2c59ca19b097f761"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TRTP" ref="ga08feb84640b2942d2c59ca19b097f761" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TRTP</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR2_TRTP_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TRTP_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf424af756dc871a5065efe590c490bdb"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TFAW_Pos" ref="gaf424af756dc871a5065efe590c490bdb" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TFAW_Pos</b>&nbsp;&nbsp;&nbsp;16</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad4117792ea9665ead08921b2083941d3"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TFAW_Msk" ref="gad4117792ea9665ead08921b2083941d3" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad4117792ea9665ead08921b2083941d3">DDRSDRC_TPR2_TFAW_Msk</a>&nbsp;&nbsp;&nbsp;(0xfu &lt;&lt; DDRSDRC_TPR2_TFAW_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_TPR2) Four Active window <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1c1338aa3fd420ac3d3f9bfb5c671bfd"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_TPR2_TFAW" ref="ga1c1338aa3fd420ac3d3f9bfb5c671bfd" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_TPR2_TFAW</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_TPR2_TFAW_Msk &amp; ((value) &lt;&lt; DDRSDRC_TPR2_TFAW_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga657e32a884ca371f7e5f8d34792ea884"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_LPCB_Pos" ref="ga657e32a884ca371f7e5f8d34792ea884" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_LPCB_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0b262da640734e854688c54df04a9420"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_LPCB_Msk" ref="ga0b262da640734e854688c54df04a9420" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga0b262da640734e854688c54df04a9420">DDRSDRC_LPR_LPCB_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; DDRSDRC_LPR_LPCB_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_LPR) Low-power Command Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace10f738b3e3ab2086066dbd5fcaf371"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_LPCB" ref="gace10f738b3e3ab2086066dbd5fcaf371" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_LPCB</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_LPR_LPCB_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_LPCB_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad3cb7474d51e8a194a24c2221d6901df"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_CLK_FR" ref="gad3cb7474d51e8a194a24c2221d6901df" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad3cb7474d51e8a194a24c2221d6901df">DDRSDRC_LPR_CLK_FR</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_LPR) Clock Frozen Command Bit <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga50723fb4a000c8994442cadd1b4231b5"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_PASR_Pos" ref="ga50723fb4a000c8994442cadd1b4231b5" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_PASR_Pos</b>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59cede846bdd8d4f98f906028b5a76c2"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_PASR_Msk" ref="ga59cede846bdd8d4f98f906028b5a76c2" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga59cede846bdd8d4f98f906028b5a76c2">DDRSDRC_LPR_PASR_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; DDRSDRC_LPR_PASR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_LPR) Partial Array Self Refresh <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac8c2f0998430fd3368eaaddf955b484b"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_PASR" ref="gac8c2f0998430fd3368eaaddf955b484b" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_PASR</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_LPR_PASR_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_PASR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga46a3b6726516ac2297c06a7933b04bf1"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_DS_Pos" ref="ga46a3b6726516ac2297c06a7933b04bf1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_DS_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga86bd30b906be3fe896e919d251eb9a47"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_DS_Msk" ref="ga86bd30b906be3fe896e919d251eb9a47" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga86bd30b906be3fe896e919d251eb9a47">DDRSDRC_LPR_DS_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; DDRSDRC_LPR_DS_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_LPR) Drive Strength <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga47b7da8ed18dec604dcdc3fd244edf66"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_DS" ref="ga47b7da8ed18dec604dcdc3fd244edf66" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_DS</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_LPR_DS_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_DS_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga8ccc6b38f0e15a097faadfd1c64238cd"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_TIMEOUT_Pos" ref="ga8ccc6b38f0e15a097faadfd1c64238cd" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_TIMEOUT_Pos</b>&nbsp;&nbsp;&nbsp;12</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga583f3c92dd91b9b9c5d2690391b490d8"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_TIMEOUT_Msk" ref="ga583f3c92dd91b9b9c5d2690391b490d8" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga583f3c92dd91b9b9c5d2690391b490d8">DDRSDRC_LPR_TIMEOUT_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; DDRSDRC_LPR_TIMEOUT_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_LPR) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2ad0e86c99445cd21ac2e5225e1e7841"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_TIMEOUT" ref="ga2ad0e86c99445cd21ac2e5225e1e7841" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_TIMEOUT</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_LPR_TIMEOUT_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_TIMEOUT_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99f034bdf948e38b3aca9c1f850637d4"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_APDE" ref="ga99f034bdf948e38b3aca9c1f850637d4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga99f034bdf948e38b3aca9c1f850637d4">DDRSDRC_LPR_APDE</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 16)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_LPR) Active Power Down Exit Time <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaccbaa0b347a0e04c93ad980e9cb95360"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_UPD_MR_Pos" ref="gaccbaa0b347a0e04c93ad980e9cb95360" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_UPD_MR_Pos</b>&nbsp;&nbsp;&nbsp;20</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2f5f7d47b685bb3b35d52c185073d949"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_UPD_MR_Msk" ref="ga2f5f7d47b685bb3b35d52c185073d949" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga2f5f7d47b685bb3b35d52c185073d949">DDRSDRC_LPR_UPD_MR_Msk</a>&nbsp;&nbsp;&nbsp;(0x3u &lt;&lt; DDRSDRC_LPR_UPD_MR_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_LPR) Update Load Mode Register and Extended Mode Register <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4446c209b4db0c0c9a35bf55e6be6ac5"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_LPR_UPD_MR" ref="ga4446c209b4db0c0c9a35bf55e6be6ac5" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_LPR_UPD_MR</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_LPR_UPD_MR_Msk &amp; ((value) &lt;&lt; DDRSDRC_LPR_UPD_MR_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga366de58fc2d7d2d105cf69d90111241b"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_MD_MD_Pos" ref="ga366de58fc2d7d2d105cf69d90111241b" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_MD_MD_Pos</b>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae8a3844928d81c2b759af72511d70131"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_MD_MD_Msk" ref="gae8a3844928d81c2b759af72511d70131" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gae8a3844928d81c2b759af72511d70131">DDRSDRC_MD_MD_Msk</a>&nbsp;&nbsp;&nbsp;(0x7u &lt;&lt; DDRSDRC_MD_MD_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_MD) Memory Device <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf59a159c3efa4ed3c6f9f21040926799"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_MD_MD" ref="gaf59a159c3efa4ed3c6f9f21040926799" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_MD_MD</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_MD_MD_Msk &amp; ((value) &lt;&lt; DDRSDRC_MD_MD_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga325fd3249e1327e14d7fb4da7410f40f"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_MD_DBW" ref="ga325fd3249e1327e14d7fb4da7410f40f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga325fd3249e1327e14d7fb4da7410f40f">DDRSDRC_MD_DBW</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 4)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_MD) Data Bus Width <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6c280d168d35c3a6382dd16a51348583"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_DLL_MDINC" ref="ga6c280d168d35c3a6382dd16a51348583" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga6c280d168d35c3a6382dd16a51348583">DDRSDRC_DLL_MDINC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_DLL) DLL Master Delay Increment <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabba93e76545f66c4659525fcfe99bf79"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_DLL_MDDEC" ref="gabba93e76545f66c4659525fcfe99bf79" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gabba93e76545f66c4659525fcfe99bf79">DDRSDRC_DLL_MDDEC</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 1)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_DLL) DLL Master Delay Decrement <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga25fb0cf2879c77f718aed045cb6876b4"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_DLL_MDOVF" ref="ga25fb0cf2879c77f718aed045cb6876b4" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga25fb0cf2879c77f718aed045cb6876b4">DDRSDRC_DLL_MDOVF</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_DLL) DLL Master Delay Overflow Flag <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga801254b0b3dc89f0fa27aefa1cfee70f"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_DLL_MDVAL_Pos" ref="ga801254b0b3dc89f0fa27aefa1cfee70f" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_DLL_MDVAL_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89f9470f9cb7357359fda2a0fbfb85ab"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_DLL_MDVAL_Msk" ref="ga89f9470f9cb7357359fda2a0fbfb85ab" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga89f9470f9cb7357359fda2a0fbfb85ab">DDRSDRC_DLL_MDVAL_Msk</a>&nbsp;&nbsp;&nbsp;(0xffu &lt;&lt; DDRSDRC_DLL_MDVAL_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_DLL) DLL Master Delay Value <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9e66940d53300b48c710e3397eea2c34"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_HS_DIS_ANTICIP_READ" ref="ga9e66940d53300b48c710e3397eea2c34" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga9e66940d53300b48c710e3397eea2c34">DDRSDRC_HS_DIS_ANTICIP_READ</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 2)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_HS) <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad1c6d57a72356fc9cd6721207c899881"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_WPMR_WPEN" ref="gad1c6d57a72356fc9cd6721207c899881" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad1c6d57a72356fc9cd6721207c899881">DDRSDRC_WPMR_WPEN</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_WPMR) Write Protect Enable <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3ff937240c1df0ad32fca5f0fdf845ad"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_WPMR_WPKEY_Pos" ref="ga3ff937240c1df0ad32fca5f0fdf845ad" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_WPMR_WPKEY_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad9c7b57f1f4e5a5a6a4feeb79f14d729"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_WPMR_WPKEY_Msk" ref="gad9c7b57f1f4e5a5a6a4feeb79f14d729" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gad9c7b57f1f4e5a5a6a4feeb79f14d729">DDRSDRC_WPMR_WPKEY_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffffu &lt;&lt; DDRSDRC_WPMR_WPKEY_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_WPMR) Write Protect KEY <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaba60f3ddf54c6c1b86bef0cb8e947b6e"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_WPMR_WPKEY" ref="gaba60f3ddf54c6c1b86bef0cb8e947b6e" args="(value)" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_WPMR_WPKEY</b>(value)&nbsp;&nbsp;&nbsp;((DDRSDRC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; DDRSDRC_WPMR_WPKEY_Pos)))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga89fc6035052ec60c3e3cf8419367fa03"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_WPSR_WPVS" ref="ga89fc6035052ec60c3e3cf8419367fa03" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#ga89fc6035052ec60c3e3cf8419367fa03">DDRSDRC_WPSR_WPVS</a>&nbsp;&nbsp;&nbsp;(0x1u &lt;&lt; 0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_WPSR) Write Protect Violation Status <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga19ad154f1fe8617f070766842b38afb1"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_WPSR_WPVSRC_Pos" ref="ga19ad154f1fe8617f070766842b38afb1" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><b>DDRSDRC_WPSR_WPVSRC_Pos</b>&nbsp;&nbsp;&nbsp;8</td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabb7ebb1b2694fcad40b4b5fa6b91aba6"></a><!-- doxytag: member="AT91SAM9G15_DDRSDRC::DDRSDRC_WPSR_WPVSRC_Msk" ref="gabb7ebb1b2694fcad40b4b5fa6b91aba6" args="" -->
#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_t91_s_a_m9_g15___d_d_r_s_d_r_c.html#gabb7ebb1b2694fcad40b4b5fa6b91aba6">DDRSDRC_WPSR_WPVSRC_Msk</a>&nbsp;&nbsp;&nbsp;(0xffffu &lt;&lt; DDRSDRC_WPSR_WPVSRC_Pos)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">(DDRSDRC_WPSR) Write Protect Violation Source <br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>SOFTWARE API DEFINITION FOR DDR_SDR SDRAM Controller </p>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
