The error occurs because the FSM module does not correctly handle invalid inputs (values outside 0-9). There are two main issues:

1. **Valid Signal Always Asserted**  
   The `valid` signal is unconditionally set to 1 in the sequential block, even for invalid inputs.  
   **Fix**: Only assert `valid` when `num_in` is between 0-9.

2. **Output Data Retention for Invalid States**  
   The combinational block lacks a `default` case, causing `output_data` to retain its previous value for invalid states.  
   **Fix**: Add `default` cases to reset `output_data` to 0 for undefined states.

**Corrected Code Snippets**:

1. Update the sequential logic block:
```verilog
always @(posedge clk or posedge reset) begin
    if (reset) begin
        state <= S0;
        output_data <= 8'd0;
        valid <= 0;
    end else begin
        state <= num_in;
        valid <= (num_in <= 4'd9) ? 1'b1 : 1'b0; // Check validity here
    end
end
```

2. Add `default` cases in the combinational block:
```verilog
always @(state) begin
    if(enableAscii) begin
        case (state)
            S0: output_data <= 8'd48;
            // ... other cases ...
            S9: output_data <= 8'd57;
            default: output_data <= 8'd0; // Handle invalid states
        endcase
    end else begin
        case(state)
            S0: output_data <= 8'd0;
            // ... other cases ...
            S9: output_data <= 8'd9;
            default: output_data <= 8'd0; // Handle invalid states
        endcase
    end
end
```

**Explanation**:
- The `valid` signal now correctly reflects whether `num_in` is valid (0-9).
- The `default` case ensures `output_data` resets to 0 for any undefined state (e.g., when `num_in` is 10-15).
- These changes ensure the testbench's checks for invalid inputs pass, resolving the error.

ðŸ” Related Documents:

- source_documents\verilog_fsm.pdf: 6
7 always@( * ) begin
8
Status = 3â€™b000;
9
case (CurrentState)
10
STATE_2: begin
11
Status = 3â€™b010;
12
end
13
STATE_3: begin
14
Status = 3â€™b011;
15
end
16
endcase
17 end
Alternatively, the output assignment for Status can be combined into the always@( * ) block that
chooses what the next state should be (see Program 21). It is seperated here for clarity.
4.5
A Complete FSM
In this tutorial we hasve discussed why the Moore machine FSM is useful in digital design and how...

- source_documents\verilog_fsm.pdf: Program 23 The complete FSM (part 1) from Figure 1
1 module
BasicFsm(
2
//
------------------------------------------------------------
3
// Inputs
4
//
------------------------------------------------------------
5
input
wire
Clock ,
6
input
wire
Reset ,
7
input
wire
A,
8
input
wire
B,
9
//
------------------------------------------------------------
10
11
//
------------------------------------------------------------
12
// Outputs
13
//...

- source_documents\Quick Start Guide to Verilog.pdf: 116
8.1.5 Changing the State Encoding Approach ....................................................
118
8.2 FSM DESIGN EXAMPLES ........................................................................................
119
8.2.1 Serial Bit Sequence Detector in Verilog ......................................................
119
8.2.2 Vending Machine Controller in Verilog ........................................................
121...

- source_documents\verilog_fsm.pdf: 2
STATE_1 = 3â€™b001 ,
3
STATE_2 = 3â€™b010 ,
4
STATE_3 = 3â€™b011 ,
5
STATE_4 = 3â€™b100;
As 3 bits can specify a total of 8 states (0-7), our encoding speciï¬es 3 potential states not speciï¬ed
as being actual states. There are several ways of dealing with this problem:
1. Ignore it, and always press Reset as a way of initializing the FSM.
2. Specify these states, and make non-conditional transitions from them to the STATE_Initial....

- source_documents\verilog_fsm.pdf: case with simulation tools (like ModelSim), however. ModelSim will not correct your sensitivity
list bugs, and your simulations will be plagued with odd errors. Furthermore, the synthesis tools
catching your errors is not guarenteed. An easy way to avoid these potential problems is to use
always@( * ) as opposed to always@(Input1 or Input 2 or ...).
4. Lastly, a very subtle point which perhaps has the potential to cause the most frustration is latch...

- source_documents\Quick Start Guide to Verilog.pdf: appear in a truth table (i.e., â€œ0000,â€ â€œ0001,â€
â€œ0010,â€ . . .). Your test bench should read in a
new input pattern every 10 ns. Your test bench
should
write
the
input
pattern
and
the
corresponding output of the DUT to an external
ï¬le called â€œoutput.txt.â€
6.4.2
Design a Verilog test bench to verify the func-
tional operation of the system in Fig. 6.2. Your
test bench read in the input patterns from an
external ï¬le called â€œinput.txt.â€ This ï¬le should...
