// Seed: 1564426363
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    output wand id_4,
    output tri id_5
);
endmodule
module module_1 (
    input  wire id_0,
    input  wand id_1,
    output tri1 id_2
);
  always @(posedge 1'b0 or posedge id_0) id_2 = id_1;
  module_0(
      id_2, id_1, id_1, id_2, id_2, id_2
  );
endmodule
module module_2 (
    output wor id_0,
    input wire id_1,
    input tri1 id_2,
    input wand id_3,
    input uwire id_4,
    input tri0 id_5,
    input supply0 id_6,
    output tri0 id_7,
    input tri1 id_8,
    output supply1 id_9
);
  wire id_11;
  module_0(
      id_0, id_3, id_1, id_9, id_7, id_9
  );
endmodule
