,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/smunaut/ice40-playground.git,2019-01-29 17:46:22+00:00,Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker),44,smunaut/ice40-playground,168199734,Verilog,ice40-playground,6402,233,2024-04-05 05:12:28+00:00,[],
1,https://github.com/damdoy/ice40_ultraplus_examples.git,2019-01-23 22:27:56+00:00,"Examples for iCE40 UltraPlus FPGA: BRAM, SPRAM, SPI, flash, DSP and a working RISC-V implementation",43,damdoy/ice40_ultraplus_examples,167263918,Verilog,ice40_ultraplus_examples,73,222,2024-04-09 04:43:44+00:00,"['fpga', 'ice40', 'risc-v', 'verilog']",https://api.github.com/licenses/mpl-2.0
2,https://github.com/hamsternz/DisplayPort_Verilog.git,2019-02-23 10:33:24+00:00,A Verilog implementation of DisplayPort protocol for FPGAs,38,hamsternz/DisplayPort_Verilog,172201645,Verilog,DisplayPort_Verilog,137,210,2024-04-07 19:11:10+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/viktor-prutyanov/drec-fpga-intro.git,2019-01-30 18:43:44+00:00,"Materials for ""Introduction to FPGA and Verilog"" at MIPT DREC",27,viktor-prutyanov/drec-fpga-intro,168395472,Verilog,drec-fpga-intro,15762,86,2024-04-10 16:17:48+00:00,"['verilog', 'fpga', 'risc-v', 'education']",https://api.github.com/licenses/gpl-2.0
4,https://github.com/Jed-Z/computer-organization-lab.git,2019-01-26 08:17:21+00:00,中山大学计算机组成原理实验 (2018 秋)：用 Verilog 设计并实现的简易单周期和多周期 CPU,27,Jed-Z/computer-organization-lab,167665918,Verilog,computer-organization-lab,14470,71,2024-04-09 05:43:01+00:00,"['mips-cpu', 'cpu-designs', 'sysu', 'cpu', 'verilog-hdl']",None
5,https://github.com/intel/aib-phy-hardware.git,2019-01-31 23:52:38+00:00,,17,intel/aib-phy-hardware,168614956,Verilog,aib-phy-hardware,16760,64,2024-04-02 03:02:21+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/cwfletcher/buffets.git,2019-01-24 15:56:28+00:00,"Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.",19,cwfletcher/buffets,167394500,Verilog,buffets,25,58,2024-03-04 06:52:39+00:00,[],None
7,https://github.com/chriz2600/time-sleuth.git,2019-02-04 21:53:25+00:00,Time Sleuth - Open Source Lag Tester,2,chriz2600/time-sleuth,169155753,Verilog,time-sleuth,4461,37,2024-04-03 17:25:46+00:00,"['fpga', 'verilog', 'lag', 'tester']",https://api.github.com/licenses/mit
8,https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO.git,2019-02-26 01:55:45+00:00,FPGA 同步FIFO与异步FIFO,9,DeamonYang/FPGA_SYNC_ASYNC_FIFO,172617905,Verilog,FPGA_SYNC_ASYNC_FIFO,620,27,2024-03-16 12:34:04+00:00,[],None
9,https://github.com/fredrequin/fpga_1943.git,2019-01-24 21:47:11+00:00,Verilog re-implementation of the famous CAPCOM arcade game,1,fredrequin/fpga_1943,167442955,Verilog,fpga_1943,467,26,2023-10-21 04:35:11+00:00,[],None
10,https://github.com/PulseRain/Reindeer_Step.git,2019-02-22 06:57:15+00:00,Reindeer Soft CPU for Step CYC10 FPGA board,13,PulseRain/Reindeer_Step,172011068,Verilog,Reindeer_Step,4629,25,2024-03-29 15:49:34+00:00,[],
11,https://github.com/momalab/CoPHEE.git,2019-02-05 10:50:24+00:00,CoPHEE is a Co-processor for Partially Homomorphic Encrypted Encryption.,4,momalab/CoPHEE,169225814,Verilog,CoPHEE,9098,22,2024-02-21 09:50:01+00:00,"['homomorphic-encryption', 'coprocessor', 'encrypted-computation', 'encrypted-data', 'rtl', 'verilog', 'microprocessor']",https://api.github.com/licenses/gpl-3.0
12,https://github.com/gsomlo/yoloRISC.git,2019-02-07 17:49:00+00:00,A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga,6,gsomlo/yoloRISC,169615268,Verilog,yoloRISC,27,22,2024-04-11 01:51:05+00:00,[],https://api.github.com/licenses/isc
13,https://github.com/visky2096/AHB-to-I2C.git,2019-02-21 17:17:27+00:00,"Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C master and I2c slave. The RTL and all the test benches are written in [VERILOG]",3,visky2096/AHB-to-I2C,171913655,Verilog,AHB-to-I2C,6,19,2023-12-26 15:58:30+00:00,[],None
14,https://github.com/Chockichoc/FPGAGameBoy.git,2019-01-29 14:22:50+00:00,an implementation of the GameBoy in Verilog,1,Chockichoc/FPGAGameBoy,168167383,Verilog,FPGAGameBoy,66,18,2024-04-02 17:41:05+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/ranzbak/fpga-workshop.git,2019-02-26 22:42:21+00:00,Workshop that is going to be given together with the UPduino dev board,10,ranzbak/fpga-workshop,172802240,Verilog,fpga-workshop,8532,17,2024-03-24 20:55:09+00:00,[],None
16,https://github.com/hitohira/yokyo.git,2019-02-02 06:12:26+00:00,,2,hitohira/yokyo,168801004,Verilog,yokyo,235,16,2023-12-27 22:51:46+00:00,[],None
17,https://github.com/Kitrinx/Atari7800_MiSTer.git,2019-02-22 01:02:39+00:00,Atari 7800 for MiSTer,18,Kitrinx/Atari7800_MiSTer,171969950,Verilog,Atari7800_MiSTer,10284,16,2024-04-05 23:39:22+00:00,[],
18,https://github.com/mcjtag/bitonic_sorter.git,2019-02-18 12:23:34+00:00,Bitonic sorter (Batcher's sorting network) written in Verilog.,5,mcjtag/bitonic_sorter,171279647,Verilog,bitonic_sorter,351,16,2024-01-09 10:25:57+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/DeamonYang/FPGA_SDR.git,2019-02-18 07:07:58+00:00,软件无线电，使用FPGA进行正交解调。,3,DeamonYang/FPGA_SDR,171232693,Verilog,FPGA_SDR,2419,15,2024-02-23 04:00:51+00:00,[],None
20,https://github.com/ishe/plus4.git,2019-02-05 15:47:19+00:00,FPGATED based plus4 implementation using Papilio Pro platform,1,ishe/plus4,169266176,Verilog,plus4,313,15,2024-01-01 07:20:09+00:00,[],https://api.github.com/licenses/gpl-3.0
21,https://github.com/dpiegdon/verilog-buildingblocks.git,2019-02-20 22:07:27+00:00,Library of generic verilog buildingblocks,6,dpiegdon/verilog-buildingblocks,171756809,Verilog,verilog-buildingblocks,91,15,2023-05-15 20:14:09+00:00,[],https://api.github.com/licenses/lgpl-3.0
22,https://github.com/NukaCola-Quantum/MBIST-verilog.git,2019-01-25 09:11:42+00:00,"A Flyweight MBIST Block - FPGA synthesizable, Multi-algorithm integrated ",8,NukaCola-Quantum/MBIST-verilog,167518838,Verilog,MBIST-verilog,23,15,2024-02-09 04:18:38+00:00,"['verilog', 'verification', 'fpga', 'fpga-soc', 'mbist']",https://api.github.com/licenses/apache-2.0
23,https://github.com/liolok/HDU_CO_Guide.git,2019-02-02 15:31:34+00:00,HDU Computer Organization Course Design Beginner Guide - 杭电计组课设新手指南,1,liolok/HDU_CO_Guide,168846058,Verilog,HDU_CO_Guide,33279,15,2024-01-08 07:51:17+00:00,"['vivado', 'artix-7', 'computer-organization', 'course-design', 'verilog']",https://api.github.com/licenses/mit
24,https://github.com/Mionger/mp3-player.git,2019-01-23 03:54:40+00:00,MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR),7,Mionger/mp3-player,167113772,Verilog,mp3-player,499,14,2023-12-22 14:34:53+00:00,[],None
25,https://github.com/lulinchen/jpeg2000_open.git,2019-01-29 12:30:47+00:00,A simple JPEG2000 hardware encoder,4,lulinchen/jpeg2000_open,168151398,Verilog,jpeg2000_open,57,13,2024-04-11 20:01:21+00:00,"['fpga', 'jpeg2000', 'verilog', 'rtl', 'encoder']",None
26,https://github.com/alchitry/Au-Base-Project.git,2019-02-12 19:57:13+00:00,,5,alchitry/Au-Base-Project,170382028,Verilog,Au-Base-Project,5,13,2024-03-29 00:48:21+00:00,[],https://api.github.com/licenses/mit
27,https://github.com/gym487/FMCW_Radar.git,2019-02-10 13:36:21+00:00,A simple FMCW radar works on 5.8GHz,9,gym487/FMCW_Radar,169981825,Verilog,FMCW_Radar,1818,12,2023-11-15 03:46:50+00:00,[],None
28,https://github.com/daveshah1/hilotof.git,2019-02-08 17:16:05+00:00,HiLoTOF -- Hardware-in-the-Loop Test framework for Open FPGAs,3,daveshah1/hilotof,169771062,Verilog,hilotof,20,12,2023-06-13 01:41:51+00:00,[],
29,https://github.com/davewoo999/Virtual-Console.git,2019-01-25 16:48:39+00:00,work in progress of a xterm-256color terminal,0,davewoo999/Virtual-Console,167580717,Verilog,Virtual-Console,4621,12,2022-12-31 21:20:54+00:00,[],https://api.github.com/licenses/gpl-3.0
30,https://github.com/uXeBoy/GBA.git,2019-02-10 10:33:47+00:00,Experimental FPGA implementation of a GBA cart!,2,uXeBoy/GBA,169966644,Verilog,GBA,3746,12,2024-01-31 06:08:57+00:00,[],https://api.github.com/licenses/gpl-3.0
31,https://github.com/SokolovRV/ModbusRTU.git,2019-02-11 06:55:18+00:00,Modbus block on FPGA,4,SokolovRV/ModbusRTU,170082041,Verilog,ModbusRTU,11765,11,2023-12-13 11:24:13+00:00,[],None
32,https://github.com/Lyncien/MIPS-V.git,2019-02-05 10:08:21+00:00,组成原理课程实验：MIPS 流水线CPU，实现36条指令，转发，冒险检测,3,Lyncien/MIPS-V,169220768,Verilog,MIPS-V,9734,11,2023-12-05 09:00:01+00:00,"['cpu', 'pipeline', 'cod', 'risc-v']",https://api.github.com/licenses/gpl-3.0
33,https://github.com/DeamonYang/FPGA_100M_ETH.git,2019-02-22 07:05:39+00:00,FPGA 百兆以太网,5,DeamonYang/FPGA_100M_ETH,172012380,Verilog,FPGA_100M_ETH,41245,11,2024-03-15 03:57:05+00:00,[],None
34,https://github.com/langyo/AZ-Processor.git,2019-02-07 15:50:24+00:00,A simple CPU for study.,3,langyo/AZ-Processor,169597129,Verilog,AZ-Processor,78,10,2024-04-07 03:12:12+00:00,[],https://api.github.com/licenses/apache-2.0
35,https://github.com/bespoke-silicon-group/bsg_pipeclean_suite.git,2019-01-24 19:30:22+00:00,,2,bespoke-silicon-group/bsg_pipeclean_suite,167424617,Verilog,bsg_pipeclean_suite,1324,10,2024-03-17 04:00:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
36,https://github.com/DeamonYang/FPGA_FFT.git,2019-02-18 08:58:51+00:00,基于FPGA的FFT,1,DeamonYang/FPGA_FFT,171248900,Verilog,FPGA_FFT,2657,10,2024-01-11 08:33:00+00:00,[],None
37,https://github.com/C-H-Chien/FPGA_SIFT-LES.git,2019-02-20 02:24:19+00:00,Integration of SIFT and LES Algorithms,4,C-H-Chien/FPGA_SIFT-LES,171585728,Verilog,FPGA_SIFT-LES,53,9,2023-12-10 15:23:44+00:00,[],None
38,https://github.com/roo16kie/MAC_Verilog.git,2019-02-17 15:56:58+00:00,Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .,4,roo16kie/MAC_Verilog,171141065,Verilog,MAC_Verilog,461,9,2023-12-20 14:42:39+00:00,[],https://api.github.com/licenses/mit
39,https://github.com/leedowthwaite/HelloIce.git,2019-02-09 13:36:44+00:00,HelloIce is a set of small Verilog programs to check your Lattice IceStick FPGA  hardware and toolchain are configured correctly.,2,leedowthwaite/HelloIce,169870504,Verilog,HelloIce,5,9,2022-03-03 21:31:24+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/aekanshd/booths-multiplier-using-verilog.git,2019-02-11 06:23:18+00:00,,6,aekanshd/booths-multiplier-using-verilog,170078559,Verilog,booths-multiplier-using-verilog,2159,9,2023-12-06 04:00:48+00:00,"['verilog', 'verilog-project', 'booths-algorithm']",None
41,https://github.com/raleighlittles/Applied_Digital_Logic_Exercises_Using_FPGAs.git,2019-02-25 05:48:32+00:00,"Selected projects from ""Applied Digital Logic Exercises using FPGAs"", by Kurt Wick. ",1,raleighlittles/Applied_Digital_Logic_Exercises_Using_FPGAs,172442274,Verilog,Applied_Digital_Logic_Exercises_Using_FPGAs,13830,8,2023-02-26 20:47:46+00:00,"['fpga', 'microblaze-mcs', 'basys3', 'artix-7', 'applied-digital-logic-exercises', 'vivado', 'verilog', 'hdl']",None
42,https://github.com/bandvig/or1k_marocchino.git,2019-02-26 18:25:59+00:00,OpenRISC processor IP core based on Tomasulo algorithm,12,bandvig/or1k_marocchino,172766276,Verilog,or1k_marocchino,358,8,2023-07-14 19:35:30+00:00,"['verilog', 'openrisc']",
43,https://github.com/FarisHijazi/LZ4-Decompressor-Verilog.git,2019-02-03 19:37:07+00:00,Designing and implementing LZ4 decompression algorithm in hardware (FPGA) using Verilog hardware description language,3,FarisHijazi/LZ4-Decompressor-Verilog,168985078,Verilog,LZ4-Decompressor-Verilog,3035,8,2023-09-08 11:00:48+00:00,[],None
44,https://github.com/miya4649/mini16_manycore.git,2019-01-24 10:38:23+00:00,FPGA Many-core Processor Implementation,1,miya4649/mini16_manycore,167350368,Verilog,mini16_manycore,133,8,2023-10-12 05:50:40+00:00,"['fpga', 'cpu', 'many-core', 'multi-core', 'processor', 'verilog']",None
45,https://github.com/Elrori/cmos2gram2vga.git,2019-01-27 13:06:57+00:00,ov7670->sdram->vga,3,Elrori/cmos2gram2vga,167809809,Verilog,cmos2gram2vga,52,7,2023-12-15 16:13:09+00:00,[],None
46,https://github.com/Yongxiang-Guo/Verilog_uart_dac902.git,2019-02-19 12:44:18+00:00,适用于FPGA——利用串口通信接收幅度频率信息数据帧，控制DA输出相应正弦信号,1,Yongxiang-Guo/Verilog_uart_dac902,171472006,Verilog,Verilog_uart_dac902,1217,7,2024-01-02 09:28:28+00:00,"['fpga', 'verilog', 'dac902', 'uart']",None
47,https://github.com/Wren6991/HyperRam.git,2019-02-09 14:45:50+00:00,simple hyperram controller,5,Wren6991/HyperRam,169876678,Verilog,HyperRam,1264,7,2023-04-04 12:36:26+00:00,[],None
48,https://github.com/zhongyuchen/mips-32bit.git,2019-02-05 14:59:29+00:00,"Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board",5,zhongyuchen/mips-32bit,169258653,Verilog,mips-32bit,167896,7,2024-02-25 12:09:40+00:00,"['verilog', 'vivado', 'fpga', 'nexys4ddr', 'mips']",https://api.github.com/licenses/apache-2.0
49,https://github.com/hjain28/TAGE_BranchPredictor.git,2019-01-30 21:58:09+00:00,,1,hjain28/TAGE_BranchPredictor,168421918,Verilog,TAGE_BranchPredictor,11192,6,2024-03-31 06:49:11+00:00,[],None
50,https://github.com/eupn/siphash-verilog.git,2019-01-22 11:18:04+00:00,Verilog implementation of pipelined 64-bit SipHash2-4 hash function,5,eupn/siphash-verilog,166981199,Verilog,siphash-verilog,819,6,2022-11-29 15:56:05+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/physical-computation/Sail-RV32I-common.git,2019-02-26 12:18:41+00:00,Common files for the Sail RISC-V processor.,13,physical-computation/Sail-RV32I-common,172705897,Verilog,Sail-RV32I-common,169,5,2022-06-17 21:46:25+00:00,[],https://api.github.com/licenses/mit
52,https://github.com/PiMaker/MCPC-Hardware.git,2019-02-05 18:56:40+00:00,Hardware design of the MCPC Open Source CPU Architecture.,1,PiMaker/MCPC-Hardware,169294490,Verilog,MCPC-Hardware,91054,5,2023-12-11 12:01:22+00:00,[],https://api.github.com/licenses/gpl-3.0
53,https://github.com/akshaykrishna1998/Vending-Machine.git,2019-02-04 23:38:11+00:00,Programmed FPGA development board using Verilog HDL for implementing functions of Vending Machine,0,akshaykrishna1998/Vending-Machine,169166692,Verilog,Vending-Machine,4,5,2023-10-23 14:44:23+00:00,[],None
54,https://github.com/anujsaxena28/RTL-Level-Power-Reduction-.git,2019-02-11 19:15:13+00:00,Implementation of Clock Gating at the RTL Level,0,anujsaxena28/RTL-Level-Power-Reduction-,170186425,Verilog,RTL-Level-Power-Reduction-,174,5,2023-10-30 13:16:27+00:00,[],None
55,https://github.com/wandwramp/WRAMPsys.git,2019-02-24 22:09:14+00:00,Vivado project files for WRAMP implementation on Basys3,2,wandwramp/WRAMPsys,172396252,Verilog,WRAMPsys,288,5,2023-04-24 05:41:51+00:00,[],https://api.github.com/licenses/gpl-3.0
56,https://github.com/sxpert/hp-saturn.git,2019-02-04 08:57:57+00:00,,0,sxpert/hp-saturn,169051296,Verilog,hp-saturn,2072,5,2022-08-06 19:32:53+00:00,[],None
57,https://github.com/avahidi/arm-foss.git,2019-02-25 16:06:21+00:00,Experiment in creating an ARM Cortex-M0 SoC using only open source tools. This was just moved here from https://bitbucket.org/vahidi/arm-foss/,5,avahidi/arm-foss,172538466,Verilog,arm-foss,117,5,2023-12-26 08:31:41+00:00,"['arm', 'fpga', 'yosys']",https://api.github.com/licenses/gpl-3.0
58,https://github.com/stephenkung/broad_band_equalizer.git,2019-02-17 22:47:44+00:00,a broad band equalizer implementing GAL-NLMS algorithm and running on Zynq-7020 SOC,0,stephenkung/broad_band_equalizer,171181362,Verilog,broad_band_equalizer,1866,5,2023-07-03 14:04:45+00:00,[],None
59,https://github.com/darwinbeing/qspiflash.git,2019-02-08 09:53:41+00:00,,1,darwinbeing/qspiflash,169714222,Verilog,qspiflash,1496,4,2023-09-11 17:49:01+00:00,[],None
60,https://github.com/MerelyLogical/arithmetic-testbench.git,2019-02-11 01:07:56+00:00,FYP,0,MerelyLogical/arithmetic-testbench,170046889,Verilog,arithmetic-testbench,90993,4,2020-05-29 20:37:13+00:00,[],None
61,https://github.com/alchitry/Cu-Base-Project.git,2019-02-12 20:47:28+00:00,,2,alchitry/Cu-Base-Project,170388893,Verilog,Cu-Base-Project,3,4,2024-03-29 00:49:41+00:00,[],https://api.github.com/licenses/mit
62,https://github.com/bastibl/ice40.git,2019-02-26 15:44:46+00:00,,0,bastibl/ice40,172740936,Verilog,ice40,9,4,2022-01-20 22:02:34+00:00,[],None
63,https://github.com/wvangansbeke/Smart-Card-RSA.git,2019-01-27 16:19:02+00:00,RSA alogrithm with hardware/software co-design,1,wvangansbeke/Smart-Card-RSA,167829513,Verilog,Smart-Card-RSA,18,4,2022-03-08 12:58:33+00:00,"['rsa-cryptography', 'verilog']",None
64,https://github.com/scarv/xcrypto-ref.git,2019-02-06 09:41:56+00:00,XCrypto: a cryptographic ISE for RISC-V,1,scarv/xcrypto-ref,169382915,Verilog,xcrypto-ref,1609,4,2023-01-28 15:48:04+00:00,"['risc-v', 'riscv', 'verilog', 'formal-verification', 'yosys', 'hardware', 'cryptography', 'ise']",https://api.github.com/licenses/mit
65,https://github.com/Grabulosaure/C2650_MiSTer.git,2019-01-26 01:30:04+00:00,MiSTer FPGA. Game consoles based on Signetics 2650 CPU,0,Grabulosaure/C2650_MiSTer,167636576,Verilog,C2650_MiSTer,945,4,2023-08-06 10:06:36+00:00,[],None
66,https://github.com/shuaitq/MIPS-CPU.git,2019-01-22 07:12:06+00:00,A MIPS32 CPU written in Verilog,1,shuaitq/MIPS-CPU,166945863,Verilog,MIPS-CPU,33,4,2019-12-11 09:58:38+00:00,[],None
67,https://github.com/zhehaoli1999/LC3-FPGA.git,2019-02-10 07:36:35+00:00,"Using Verilog and Xlinx Nexys 4 DDR to implement the ISA of LC3 in book ""Introducion to Computer Systems""",0,zhehaoli1999/LC3-FPGA,169954114,Verilog,LC3-FPGA,3083,4,2022-11-25 09:12:19+00:00,[],None
68,https://github.com/codieboomboom/ce2003-Digital-Systems-Design.git,2019-02-18 04:14:40+00:00,A repo showcasing lab projects done in CE2003 modules in NTU,0,codieboomboom/ce2003-Digital-Systems-Design,171213211,Verilog,ce2003-Digital-Systems-Design,279,4,2024-01-23 16:08:26+00:00,[],None
69,https://github.com/glaba/hardware-rasterizer.git,2019-01-30 04:16:26+00:00,An FPGA rasterizer implemented purely in SystemVerilog that outputs a 640x480 VGA signal,1,glaba/hardware-rasterizer,168278132,Verilog,hardware-rasterizer,511,4,2024-02-17 08:07:18+00:00,[],None
70,https://github.com/barrettotte/Subarashii-CPU.git,2019-02-10 18:53:41+00:00,A 16-bit RISC CPU inspired by MIPS. I designed this to learn more about computer architecture/organization.,0,barrettotte/Subarashii-CPU,170013753,Verilog,Subarashii-CPU,11022,4,2024-02-18 20:09:28+00:00,"['homebrew', 'cpu', 'risc-processor', 'verilog', 'verilog-cpu']",https://api.github.com/licenses/mit
71,https://github.com/junganghu/rgmii_ethernet.git,2019-02-21 02:26:37+00:00,,2,junganghu/rgmii_ethernet,171785341,Verilog,rgmii_ethernet,98,4,2024-01-21 14:25:57+00:00,[],None
72,https://github.com/YosysHQ/nextpnr-tests.git,2019-02-07 20:44:47+00:00,,4,YosysHQ/nextpnr-tests,169639758,Verilog,nextpnr-tests,1917,4,2022-04-08 15:35:31+00:00,[],https://api.github.com/licenses/isc
73,https://github.com/ver217/MIPS-CPU-TOY.git,2019-02-18 07:17:10+00:00,HUST course design,0,ver217/MIPS-CPU-TOY,171234039,Verilog,MIPS-CPU-TOY,11257,4,2021-01-19 18:28:07+00:00,[],None
74,https://github.com/ShubhankarKapoor/Snake-Game-DE2-115-Altera-Board.git,2019-01-24 03:44:31+00:00,Snake game implemented on the altera board De2-115 using verilog,1,ShubhankarKapoor/Snake-Game-DE2-115-Altera-Board,167298454,Verilog,Snake-Game-DE2-115-Altera-Board,295,4,2023-12-21 21:31:51+00:00,[],None
75,https://github.com/zxc479773533/MIPS-CPU.git,2019-02-20 17:41:35+00:00,Implement a MIPS CPU from both software and hardware perspectives. [Get 100/100],0,zxc479773533/MIPS-CPU,171720620,Verilog,MIPS-CPU,3007,4,2023-03-06 16:07:31+00:00,[],https://api.github.com/licenses/mit
76,https://github.com/Ananya2/-Approximate-Computing-Techniques-for-Deep-Neural-Networks-.git,2019-01-28 21:41:42+00:00,Approximate computing technique is very much useful for improving efficiency (approx double) and reducing energy consumption.  We will be using different adders and multipliers for this purpose and comparing their energy consumption and accuracy. And we have implemented it on Field Programmable Gate Array (FPGA) and ZEDBoard.,4,Ananya2/-Approximate-Computing-Techniques-for-Deep-Neural-Networks-,168042247,Verilog,-Approximate-Computing-Techniques-for-Deep-Neural-Networks-,9,4,2023-03-21 10:33:09+00:00,[],None
77,https://github.com/alaasal/MIT6.004BetaArchitectureInVerilog.git,2019-02-08 14:15:22+00:00,MIT6.004 Beta Architecture InVerilog,1,alaasal/MIT6.004BetaArchitectureInVerilog,169745151,Verilog,MIT6.004BetaArchitectureInVerilog,11,3,2023-05-09 16:02:27+00:00,[],None
78,https://github.com/world-of-open-source/MyHDL-Collections.git,2019-02-07 06:01:07+00:00,Your one-stop shop for all fpga programs- in your favourite language-->Python,0,world-of-open-source/MyHDL-Collections,169526487,Verilog,MyHDL-Collections,14,3,2022-01-19 05:09:58+00:00,"['myhdl', 'fpga', 'verilog-hdl', 'converter', 'python3']",https://api.github.com/licenses/bsd-3-clause
79,https://github.com/roo16kie/CIC2015_Verilog.git,2019-01-24 06:16:09+00:00,CIC競賽 cell-based design組 2015年考古題 simulation tool : NCVerilog synthesis tool : Design Compiler,1,roo16kie/CIC2015_Verilog,167313940,Verilog,CIC2015_Verilog,1577,3,2022-08-02 07:45:50+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/danlomeli/axi-stream-arbiter.git,2019-02-19 04:38:30+00:00,,1,danlomeli/axi-stream-arbiter,171405980,Verilog,axi-stream-arbiter,20,3,2023-05-06 16:13:06+00:00,[],None
81,https://github.com/gorbak25/FPGA-raytracing.git,2019-02-13 12:40:06+00:00,Real time raytracing on virtex5 FPGA,0,gorbak25/FPGA-raytracing,170505908,Verilog,FPGA-raytracing,132463,3,2022-04-27 14:40:57+00:00,"['raytracing', 'fpga', 'real-time', 'realtime', 'virtex5', 'ml510', 'ray-tracing']",None
82,https://github.com/secworks/r5.git,2019-02-23 08:12:56+00:00,A simple Verilog implementation of RISC-V.,2,secworks/r5,172189165,Verilog,r5,32,3,2023-09-20 17:12:26+00:00,[],https://api.github.com/licenses/bsd-2-clause
83,https://github.com/reostat/usb_displ.git,2019-02-09 05:13:51+00:00,Toy project for SSD1331 PMOD display connected to Lattice ICEstick board,0,reostat/usb_displ,169834421,Verilog,usb_displ,17,3,2020-08-01 16:04:20+00:00,[],None
84,https://github.com/MiSTer-devel/Arcade-1942_MiSTer.git,2019-02-14 16:53:30+00:00,Arcade 1942 for MiSTer,8,MiSTer-devel/Arcade-1942_MiSTer,170725795,Verilog,Arcade-1942_MiSTer,3269,3,2021-03-23 13:27:05+00:00,[],None
85,https://github.com/AlexYzhov/GTKWaveGen.git,2019-02-06 09:20:44+00:00,字符波形生成器，生成特定字符的字模，以供在Verilog端口产生对应字符样式的时序激励。,1,AlexYzhov/GTKWaveGen,169380436,Verilog,GTKWaveGen,89,3,2022-04-29 23:44:35+00:00,[],https://api.github.com/licenses/mit
86,https://github.com/OscarSR27/Controlador-de-servomotor-en-una-FPGA.git,2019-02-08 04:22:31+00:00,"Implementación de un sistema de control digital para un servomotor de corriente directa CI-23004. La implementación se hizo utilizando el lenguaje de descripción de hardware Verilog, la FPGA Spartan 6 XC6SLX16-CSG324C y el programa ISE Design Suite14.7 de Xilinx. El propósito del sistema es controlar con precisión la posición angular del servomotor.",0,OscarSR27/Controlador-de-servomotor-en-una-FPGA,169684014,Verilog,Controlador-de-servomotor-en-una-FPGA,34,3,2022-05-06 13:48:19+00:00,[],None
87,https://github.com/zephray/s3e_mig_lpddr.git,2019-02-08 03:58:43+00:00,Modified version of Spartan 3E MIG to work with LPDDR memory,0,zephray/s3e_mig_lpddr,169682138,Verilog,s3e_mig_lpddr,101,3,2022-05-26 02:31:29+00:00,[],None
88,https://github.com/Mionger/OLED.git,2019-02-12 14:36:57+00:00,Waveshare 65K 0.96inch OLED drived by SSD1331,0,Mionger/OLED,170333393,Verilog,OLED,44,3,2021-12-18 08:28:16+00:00,[],None
89,https://github.com/abbati-simone/Midi-Altera.git,2019-02-03 12:17:15+00:00,Quartus project to play MIDI files on Altera FPGA (EP4CE6E22C8N on Zr-Tech WXEDA board),0,abbati-simone/Midi-Altera,168941872,Verilog,Midi-Altera,23185,3,2023-05-16 18:06:35+00:00,[],https://api.github.com/licenses/mit
90,https://github.com/AmulyaPandey/AES-Crypto-core.git,2019-02-14 18:33:33+00:00,"AES 128 verilog implementation of SISO, MIMO and N-slowed verrsions",0,AmulyaPandey/AES-Crypto-core,170739250,Verilog,AES-Crypto-core,4971,3,2022-05-02 07:19:14+00:00,[],None
91,https://github.com/lambdaconcept/minerva-verilog.git,2019-01-28 18:21:51+00:00,,0,lambdaconcept/minerva-verilog,168012596,Verilog,minerva-verilog,52,3,2022-08-18 02:39:41+00:00,[],https://api.github.com/licenses/bsd-2-clause
92,https://github.com/jasonlin316/GoodTestbench.git,2019-02-20 15:20:51+00:00,"Make Verilog great again, hopefully.",3,jasonlin316/GoodTestbench,171696973,Verilog,GoodTestbench,935,3,2022-12-04 16:31:52+00:00,[],None
93,https://github.com/upscale-project/ridecore-si-checking.git,2019-02-21 00:03:02+00:00,Single instruction checking for RIDECORE,1,upscale-project/ridecore-si-checking,171768476,Verilog,ridecore-si-checking,173,3,2023-08-31 01:04:35+00:00,[],None
94,https://github.com/raleighlittles/Basys3CountdownClock.git,2019-02-18 05:41:40+00:00,Extremely basic countdown clock project for the Basys 3 FPGA development board.,1,raleighlittles/Basys3CountdownClock,171221731,Verilog,Basys3CountdownClock,6,3,2023-04-29 06:40:00+00:00,"['verilog', 'hdl', 'xilinx', 'vivado', 'xdc', 'seven-segment-display', 'fpga', 'basys-3', 'basys3']",None
95,https://github.com/RodSernaPerez/RecursiveLeastSquares-Verilog.git,2019-02-01 19:38:19+00:00,Verilog implementation of Recursive Least Squares (RLS),1,RodSernaPerez/RecursiveLeastSquares-Verilog,168750777,Verilog,RecursiveLeastSquares-Verilog,28,3,2024-01-25 14:43:20+00:00,[],None
96,https://github.com/SeyedAlirezaFatemi/TheSafe.git,2019-02-07 08:03:55+00:00,A Digital Safe Written in Verilog.,0,SeyedAlirezaFatemi/TheSafe,169537897,Verilog,TheSafe,4,3,2023-05-31 17:13:04+00:00,"['verilog', 'fpga', 'hdl']",None
97,https://github.com/TwTravel/DigitalDesign.git,2019-02-02 17:55:45+00:00,,1,TwTravel/DigitalDesign,168860439,Verilog,DigitalDesign,3639746,3,2024-01-07 15:15:43+00:00,[],None
98,https://github.com/WonderfulUnknown/MyCPU.git,2019-02-25 13:51:40+00:00,use verilog to write a CPU on vivado,0,WonderfulUnknown/MyCPU,172514940,Verilog,MyCPU,372,2,2022-10-31 09:33:08+00:00,[],None
99,https://github.com/abhijithneilabraham/FPGA-hardware.git,2019-02-01 21:50:32+00:00,FPGA (Field programmable gate arrays) and its programs in VHDL or verilog. ,0,abhijithneilabraham/FPGA-hardware,168764762,Verilog,FPGA-hardware,164,2,2019-07-04 18:15:24+00:00,[],None
100,https://github.com/SolitaryThinker/needleman-wunsch.git,2019-02-19 07:41:08+00:00,needleman-wunsch fpga accelerator,1,SolitaryThinker/needleman-wunsch,171428383,Verilog,needleman-wunsch,63,2,2019-11-18 17:41:49+00:00,[],None
101,https://github.com/leepoly/l2cache_testbench.git,2019-01-26 09:11:10+00:00,An independent emulation environment for testing l2cache with TileLink interface,2,leepoly/l2cache_testbench,167670222,Verilog,l2cache_testbench,478,2,2023-06-20 16:11:47+00:00,[],None
102,https://github.com/MACVTi/riscvsoc.git,2019-01-27 20:45:18+00:00,A RV32EC based SoC.,1,MACVTi/riscvsoc,167856740,Verilog,riscvsoc,155850,2,2022-08-02 10:15:57+00:00,[],https://api.github.com/licenses/gpl-2.0
103,https://github.com/maharshi66/Computer-System-Design.git,2019-01-25 01:56:19+00:00,"Finite State Machine on Anvyl Spartan-6 FPGA: The purpose of this project is to learn and practice synthesizable FSM construction to be tested on a FPGA board in Verilog. Design an FSM for use as a controller for a vending machine. The system has five (5) inputs: quarter, nickel, dime, soda, and diet. Further details in the project description.",0,maharshi66/Computer-System-Design,167467922,Verilog,Computer-System-Design,108,2,2023-11-07 21:45:14+00:00,[],None
104,https://github.com/MossbauerLab/RomChipReader.git,2019-02-06 08:08:29+00:00,A tool for manual read memory written in IP3604 (К556РТ5) and IP3601 (К556РТ4) using RZ EazyFPGA board,0,MossbauerLab/RomChipReader,169373084,Verilog,RomChipReader,3651,2,2021-06-24 07:54:48+00:00,"['ip3604', 'ip3601', '556pt5', '556pt4', 'rom', 'rom-reader', 'eazyfpga', 'rom-programmer', 'masked-prom', 'prom', 'rz-easyfpga']",https://api.github.com/licenses/gpl-3.0
105,https://github.com/nickschiffer/CMPE-140.git,2019-01-29 21:46:50+00:00,,1,nickschiffer/CMPE-140,168234415,Verilog,CMPE-140,15934,2,2021-11-15 21:39:31+00:00,[],https://api.github.com/licenses/mit
106,https://github.com/umolac/mos_gpu.git,2019-02-01 11:51:11+00:00,Modern Open Source Graphical Processing Unit,0,umolac/mos_gpu,168690253,Verilog,mos_gpu,3,2,2022-05-11 10:03:31+00:00,[],None
107,https://github.com/SkyeSweeney/VerilogModules.git,2019-02-20 22:41:27+00:00,Various Verilog modules for a Xilinx Mojo V3.0 FPGA,0,SkyeSweeney/VerilogModules,171760617,Verilog,VerilogModules,13,2,2023-10-23 14:06:59+00:00,[],None
108,https://github.com/zbelateche/ee272_cgra.git,2019-01-26 22:35:03+00:00,ee272 cgra vectorized PE project,1,zbelateche/ee272_cgra,167746421,Verilog,ee272_cgra,1347,2,2023-02-04 04:54:15+00:00,[],https://api.github.com/licenses/bsd-3-clause
109,https://github.com/patrick-corley/max10_packet_gen.git,2019-01-31 13:28:02+00:00,Gigabit network packet generator implemented on an Intel MAX 10 FPGA ,0,patrick-corley/max10_packet_gen,168529579,Verilog,max10_packet_gen,152186,2,2021-06-24 19:12:03+00:00,[],None
110,https://github.com/adityasangawar2007/5-stage-pipelined-IEEE-single-precision-SP-floating-point-FP-adder-.git,2019-01-27 06:30:06+00:00,"5-stage pipelined IEEE single-precision (SP) floating-point (FP) adder,  The design has two parts: Part A Designed an un-pipelined SP FP adder, with results in the form of value and waveforms for certain test cases.  Part B Modified the design to the 5-stage pipelined FP adder. This design takes 12 cycles to output all 8 cases. Stage 1: Compares the exponents and determine the amount of shifts required to align the mantissa to make the exponents equal (alignment-1). Stage 2: Right-shift the mantissa of the smaller exponent by the required amount (alignment-2). Stage 3: Compares the two aligned mantissas and determine which is the smaller of the two. This is followed by takeing 2’s complement of the smaller mantissa if the signs of the two numbers are different (addition). Stage 4: Add the two mantissas. Then, determine the amount of shifts required and the corresponding direction to normalize the result (normalization-1). Stage 5: Shift the mantissa to the required direction by the required amount. Adjust the exponent accordingly and check for any exceptional condition (normalization-2).",1,adityasangawar2007/5-stage-pipelined-IEEE-single-precision-SP-floating-point-FP-adder-,167778416,Verilog,5-stage-pipelined-IEEE-single-precision-SP-floating-point-FP-adder-,556,2,2022-02-28 20:44:41+00:00,[],None
111,https://github.com/cs-ece-552/assigns-eschirtz.git,2019-02-17 21:03:44+00:00,assigns-eschirtz created by GitHub Classroom,0,cs-ece-552/assigns-eschirtz,171172248,Verilog,assigns-eschirtz,7790,2,2019-03-05 19:35:00+00:00,[],None
112,https://github.com/SamanwaySadhu/VLSI_Lab_EC39004_IITKGP.git,2019-02-11 18:10:03+00:00,,0,SamanwaySadhu/VLSI_Lab_EC39004_IITKGP,170177027,Verilog,VLSI_Lab_EC39004_IITKGP,39,2,2021-02-15 10:19:48+00:00,[],None
113,https://github.com/Detegr/ulx3s-projects.git,2019-02-21 19:14:46+00:00,My projects for ULX3S FPGA,0,Detegr/ulx3s-projects,171930001,Verilog,ulx3s-projects,38,2,2019-11-13 08:08:18+00:00,[],https://api.github.com/licenses/cc-by-4.0
114,https://github.com/nikhilbalwani/MIPS-Processor-8bit.git,2019-02-10 16:24:56+00:00,8-bit processor in Verilog Hardware Definition Language. The architecture is MIPS (Microprocessor without Interlocked Pipeline Stages). ,1,nikhilbalwani/MIPS-Processor-8bit,169998579,Verilog,MIPS-Processor-8bit,21,2,2023-02-24 03:45:40+00:00,[],None
115,https://github.com/TwTravel/Altera-DE2-DigitalPiano.git,2019-02-01 20:50:48+00:00,A digital piano based on the DE2-115 FPGA,2,TwTravel/Altera-DE2-DigitalPiano,168758571,Verilog,Altera-DE2-DigitalPiano,4694,2,2023-10-31 20:52:49+00:00,[],https://api.github.com/licenses/mit
116,https://github.com/cornell-ece5745/ece5745-S01-front-end.git,2019-01-25 13:57:43+00:00,Section 01: ASIC Flow Front-End,2,cornell-ece5745/ece5745-S01-front-end,167555831,Verilog,ece5745-S01-front-end,8051,2,2023-07-15 19:14:52+00:00,[],None
117,https://github.com/developfpga/teng_phy_xilinx.git,2019-01-23 13:32:10+00:00,extreme low latency mac+phy for xilinx gth,0,developfpga/teng_phy_xilinx,167188543,Verilog,teng_phy_xilinx,27464,2,2023-07-05 02:15:34+00:00,[],None
118,https://github.com/scarv/xdivinsa.git,2019-02-22 11:23:59+00:00,XDIVINSA: eXtended DIVersifying INStruction Agent to mitigate power side-channel leakage,2,scarv/xdivinsa,172054326,Verilog,xdivinsa,3675,2,2022-01-29 03:44:06+00:00,"['instruction-set-extension', 'risc-v', 'side-channel', 'side-channel-attacks', 'countermeasures', 'hardware-diversification']",https://api.github.com/licenses/mit
119,https://github.com/PhillipIwanow/4Bit-verilog-Adder.git,2019-01-25 00:25:01+00:00,A four bit adder that displays in Binary Coded Decimal ,0,PhillipIwanow/4Bit-verilog-Adder,167458554,Verilog,4Bit-verilog-Adder,6,2,2019-02-11 19:00:40+00:00,[],None
120,https://github.com/RogerQi/FPGA_Pong.git,2019-01-31 03:29:25+00:00,Verilog Implementation of simplified Arcade Pong game.,1,RogerQi/FPGA_Pong,168456532,Verilog,FPGA_Pong,29,2,2019-03-15 22:41:04+00:00,[],https://api.github.com/licenses/gpl-3.0
121,https://github.com/mertKelkit/Digital-Logic-Design-Project.git,2019-02-18 11:28:09+00:00,"University of Marmara, CSE3015 2018 Fall Project",1,mertKelkit/Digital-Logic-Design-Project,171271756,Verilog,Digital-Logic-Design-Project,1086,2,2021-12-25 12:59:07+00:00,[],None
122,https://github.com/AkshaY2039/Computer-Architecture.git,2019-02-08 03:38:35+00:00,Computer Architecture [COM307P] Sem 06,0,AkshaY2039/Computer-Architecture,169680585,Verilog,Computer-Architecture,4626,2,2019-04-03 05:48:19+00:00,[],None
123,https://github.com/EterniaLogic/EterniaVerilogLib.git,2019-02-12 22:40:35+00:00,Small library of Verilog code (GNU GPL-3),1,EterniaLogic/EterniaVerilogLib,170402453,Verilog,EterniaVerilogLib,84,2,2020-09-04 23:17:49+00:00,[],https://api.github.com/licenses/gpl-3.0
124,https://github.com/alihmedatDV/AXIAMBA.git,2019-01-23 07:33:21+00:00,AXI protocol deign and testbench,0,alihmedatDV/AXIAMBA,167138499,Verilog,AXIAMBA,8,2,2022-07-24 13:44:42+00:00,[],None
125,https://github.com/zzemu-cn/LASER310_FPGA_BASE.git,2019-01-31 03:06:41+00:00,LASER310 FPGA VZ300 VZ200 DE0 DE1 DE2 MC6847,0,zzemu-cn/LASER310_FPGA_BASE,168453867,Verilog,LASER310_FPGA_BASE,378,2,2023-08-06 10:06:38+00:00,[],https://api.github.com/licenses/gpl-3.0
126,https://github.com/davidhalladay/IC-design.git,2019-02-09 06:34:32+00:00,NTUEE IC design project,0,davidhalladay/IC-design,169839280,Verilog,IC-design,5073,2,2023-06-02 15:35:53+00:00,['ic-design-project'],None
127,https://github.com/ththanhbui/P4-NetFPGA.git,2019-02-19 20:17:50+00:00,A sandbox of https://github.com/NetFPGA/P4-NetFPGA-live/ for Part II Individual Project.,3,ththanhbui/P4-NetFPGA,171543003,Verilog,P4-NetFPGA,11162,2,2023-09-18 01:25:34+00:00,[],
128,https://github.com/cornell-brg/bsg_manycore.git,2019-02-19 03:46:16+00:00,Our clone of https://bitbucket.org/taylor-bsg/bsg_manycore,1,cornell-brg/bsg_manycore,171400664,Verilog,bsg_manycore,12069,2,2023-05-09 06:21:35+00:00,[],
129,https://github.com/aabuyazid/Fitbit-EE460M-Lab3.git,2019-02-25 20:12:54+00:00,An FPGA implementation of a subset of Fitbit features,1,aabuyazid/Fitbit-EE460M-Lab3,172577168,Verilog,Fitbit-EE460M-Lab3,38,2,2024-01-13 21:21:15+00:00,[],None
130,https://github.com/dhruvpatelgeek/RISC-Procressor.git,2019-01-31 17:52:04+00:00,Simple RISC Procressor,0,dhruvpatelgeek/RISC-Procressor,168569848,Verilog,RISC-Procressor,180,1,2020-03-22 05:00:26+00:00,[],None
131,https://github.com/secworks/robber_language.git,2019-02-02 13:41:28+00:00,Hardware implementation of a decoder/encoder for the Robber language,1,secworks/robber_language,168835668,Verilog,robber_language,22,1,2022-01-29 23:26:33+00:00,[],https://api.github.com/licenses/bsd-2-clause
132,https://github.com/YUHANMA2019/Design-of-a-Multiprocessor.git,2019-02-07 00:02:08+00:00,Design of a Multiprocessor using a synthesizable RTL style of Verilog,0,YUHANMA2019/Design-of-a-Multiprocessor,169495889,Verilog,Design-of-a-Multiprocessor,16,1,2021-07-20 05:41:34+00:00,[],None
133,https://github.com/sfox14/template_sv.git,2019-02-06 09:26:07+00:00,Template for new verilog projects,0,sfox14/template_sv,169381061,Verilog,template_sv,2,1,2019-11-28 05:01:32+00:00,[],None
134,https://github.com/bernardgonzales/MIPS-Single-Cycle-Processor.git,2019-01-23 03:37:58+00:00,Single Cycle Processor designed in Verilog HDL programming language  ,0,bernardgonzales/MIPS-Single-Cycle-Processor,167111778,Verilog,MIPS-Single-Cycle-Processor,42,1,2019-02-26 02:31:10+00:00,[],None
135,https://github.com/umich-cadre/sv2v.git,2019-02-19 00:57:55+00:00,System Verilog to Verilog,1,umich-cadre/sv2v,171379792,Verilog,sv2v,83,1,2024-02-08 07:08:12+00:00,[],None
136,https://github.com/mysoreanoop/chisel_axi.git,2019-02-01 06:53:21+00:00,AXI Full Master and Slave interfaces with BRAM,0,mysoreanoop/chisel_axi,168655477,Verilog,chisel_axi,1688,1,2024-03-23 04:06:27+00:00,[],None
137,https://github.com/Nurymka/CS-M152A.git,2019-01-24 02:43:02+00:00,These are our solutions for CS M152A (Introductory Digital Design Laboratory) taken in Spring 2019 at UCLA. Feel free to look into the source code for inspiration!,0,Nurymka/CS-M152A,167290699,Verilog,CS-M152A,4157,1,2020-08-15 04:22:55+00:00,[],None
138,https://github.com/Elrori/sdram_core.git,2019-01-22 05:51:54+00:00,A simple SDRAM controller in page burst mode,2,Elrori/sdram_core,166935263,Verilog,sdram_core,187,1,2022-04-05 01:39:45+00:00,[],None
139,https://github.com/diwu1990/approximate_computing.git,2019-02-25 09:30:52+00:00,approximate design for both units and systems,3,diwu1990/approximate_computing,172475599,Verilog,approximate_computing,16260,1,2020-09-03 20:24:56+00:00,[],None
140,https://github.com/dancek/fpga-learning.git,2019-01-25 16:18:59+00:00,random experiments with an UPduino v2 FPGA dev board,0,dancek/fpga-learning,167576678,Verilog,fpga-learning,7,1,2019-08-14 15:40:28+00:00,[],None
141,https://github.com/RajParikh16/-FIFO-Memory-Design-using-Verilog.git,2019-01-26 06:59:57+00:00,"Four deep FIFO Design with 8 bit data width is divided into different sub modules.A FIFO module is divided into memory array, read module, write module and signal status.Technologies used: Verilog(for Design module and Testbench), Synopsys VCS, EDA playground",0,RajParikh16/-FIFO-Memory-Design-using-Verilog,167660041,Verilog,-FIFO-Memory-Design-using-Verilog,197,1,2022-02-09 16:30:39+00:00,[],None
142,https://github.com/redfast00/RCPU_FPGA.git,2019-01-28 21:53:02+00:00,An actual hardware CPU: Verilog implementation of RCPU on a Lattice iCE40 FPGA using only opensource tools,1,redfast00/RCPU_FPGA,168043721,Verilog,RCPU_FPGA,129,1,2022-07-29 13:34:02+00:00,[],None
143,https://github.com/Anirudh-Iruvanti/RISC-V-Processor.git,2019-02-08 19:03:19+00:00,5 Staged Pipelined RISC V Processor,0,Anirudh-Iruvanti/RISC-V-Processor,169784652,Verilog,RISC-V-Processor,2659,1,2022-10-03 16:37:29+00:00,[],
144,https://github.com/igrpgroup92019/FPGA-Servo-Control.git,2019-01-28 19:42:39+00:00,,1,igrpgroup92019/FPGA-Servo-Control,168024898,Verilog,FPGA-Servo-Control,2446,1,2021-02-26 13:45:18+00:00,[],None
145,https://github.com/hoseok-lee/verilog-battleship.git,2019-02-11 00:29:20+00:00,A verilog implementation of the classic board game Battleship.,0,hoseok-lee/verilog-battleship,170044063,Verilog,verilog-battleship,42,1,2021-12-16 09:15:40+00:00,[],None
146,https://github.com/bou4/fpga-dsp.git,2019-01-29 16:39:35+00:00,,1,bou4/fpga-dsp,168189509,Verilog,fpga-dsp,4320,1,2022-09-08 13:24:25+00:00,[],https://api.github.com/licenses/mit
147,https://github.com/SokolovRV/fpga_serial.git,2019-02-11 07:33:06+00:00,fpga serial interface,0,SokolovRV/fpga_serial,170086548,Verilog,fpga_serial,20775,1,2023-05-27 00:37:33+00:00,[],None
148,https://github.com/momohtj/nvdla-hw.git,2019-02-25 00:53:19+00:00,,0,momohtj/nvdla-hw,172409710,Verilog,nvdla-hw,18921,1,2020-11-12 06:16:17+00:00,[],
149,https://github.com/roo16kie/CIC2017_Verilog.git,2019-01-24 06:08:37+00:00,CIC競賽 cell-based design組 2017年考古題,0,roo16kie/CIC2017_Verilog,167313086,Verilog,CIC2017_Verilog,2634,1,2019-04-07 05:41:42+00:00,[],https://api.github.com/licenses/mit
150,https://github.com/mjafri118/cs141.git,2019-02-04 15:00:11+00:00,,0,mjafri118/cs141,169095273,Verilog,cs141,64567,1,2021-02-16 03:18:00+00:00,[],None
151,https://github.com/alarrazolo/Seven_Segment_Verilog.git,2019-02-05 00:20:17+00:00,Creating stop watch using FPGA that will either count up or count down. Count will be done in both decimal and binary using the Mojo development board along with the IO shield running on a Spartan-6 FPGA.,1,alarrazolo/Seven_Segment_Verilog,169170291,Verilog,Seven_Segment_Verilog,51,1,2021-01-05 08:52:55+00:00,[],None
152,https://github.com/clbx/FPGA.git,2019-02-10 00:57:17+00:00,Programs for Basys3 FPGA,0,clbx/FPGA,169930446,Verilog,FPGA,27153,1,2021-01-05 15:41:04+00:00,[],https://api.github.com/licenses/unlicense
153,https://github.com/roachadam/Sequence-Detector.git,2019-02-09 19:18:50+00:00,Verilog sequence detector implemented using a finite state machine.,0,roachadam/Sequence-Detector,169903930,Verilog,Sequence-Detector,3,1,2021-10-13 05:12:21+00:00,[],None
154,https://github.com/HectorMontillo/Procesador-ARMv8-Segmentado.git,2019-02-02 02:50:01+00:00,Proyecto final Arquitectura de Computadores,0,HectorMontillo/Procesador-ARMv8-Segmentado,168787290,Verilog,Procesador-ARMv8-Segmentado,28,1,2021-04-13 03:17:08+00:00,[],None
155,https://github.com/Verdvana/Sort_Paralell.git,2019-02-02 14:44:25+00:00,基于FPGA的并行排序算法,0,Verdvana/Sort_Paralell,168841465,Verilog,Sort_Paralell,2,1,2023-05-06 07:43:48+00:00,[],None
156,https://github.com/gtu-homeworks-and-projects/CSE-331-Computer-Organizations-2018-Fall.git,2019-02-05 16:29:38+00:00,,1,gtu-homeworks-and-projects/CSE-331-Computer-Organizations-2018-Fall,169273023,Verilog,CSE-331-Computer-Organizations-2018-Fall,7665,1,2021-01-12 16:30:19+00:00,[],None
157,https://github.com/remusbompa/Multi-Port-Memory.git,2019-02-14 21:38:33+00:00,Implemented a multi-port memory in Verilog.,0,remusbompa/Multi-Port-Memory,170761578,Verilog,Multi-Port-Memory,88,1,2022-05-18 07:47:48+00:00,[],None
158,https://github.com/deepak1824/FPGA_Traffic_Light_Controller.git,2019-02-17 19:46:57+00:00,,1,deepak1824/FPGA_Traffic_Light_Controller,171164594,Verilog,FPGA_Traffic_Light_Controller,1229,1,2020-10-10 13:44:41+00:00,[],None
159,https://github.com/khobatha/miaes.git,2019-01-23 18:28:27+00:00,,1,khobatha/miaes,167232876,Verilog,miaes,19382,1,2021-03-24 22:37:15+00:00,[],None
160,https://github.com/rishikrish02/8-Bit-microcontroller-using-Verilog.git,2019-02-06 22:32:42+00:00,Designed a 8 bit Microprocessor -verilog HDL  in Modesim                                                                                                                                                                        ,1,rishikrish02/8-Bit-microcontroller-using-Verilog,169487115,Verilog,8-Bit-microcontroller-using-Verilog,4,1,2022-01-09 22:37:13+00:00,[],None
161,https://github.com/akshayd2998/DINO-GAME.git,2019-02-26 14:38:20+00:00,,0,akshayd2998/DINO-GAME,172729227,Verilog,DINO-GAME,28,1,2019-05-29 13:31:05+00:00,[],None
162,https://github.com/bendl/vmicro16.git,2019-02-14 17:38:04+00:00,Multi-core RISC System-on-chip - Verified with 96 cores,0,bendl/vmicro16,170731945,Verilog,vmicro16,39054,1,2023-01-28 17:22:10+00:00,[],None
163,https://github.com/JakeMullett/turbo_encoder.git,2019-02-19 16:17:55+00:00,,0,JakeMullett/turbo_encoder,171507262,Verilog,turbo_encoder,74768,1,2020-05-15 01:49:59+00:00,[],None
164,https://github.com/smdsbz/yarimasune-mipscpu.git,2019-02-18 07:45:47+00:00,YA RI MA SU NE !,0,smdsbz/yarimasune-mipscpu,171237832,Verilog,yarimasune-mipscpu,204,1,2020-01-03 04:48:14+00:00,"['cpu', 'mips']",None
165,https://github.com/yasirfaizahmed/Verilog-repository.git,2019-02-10 11:58:23+00:00,my verilog codes for 8_bit computer,0,yasirfaizahmed/Verilog-repository,169973225,Verilog,Verilog-repository,8,1,2020-12-08 11:08:59+00:00,[],None
166,https://github.com/karginbilgehan/MIPS32_Single_Cycle_Processor.git,2019-02-16 11:30:45+00:00,MIPS-32 single cycle processor with R type instruction. Programmed via Verilog. ,0,karginbilgehan/MIPS32_Single_Cycle_Processor,170996347,Verilog,MIPS32_Single_Cycle_Processor,21,1,2023-06-17 19:34:44+00:00,[],None
167,https://github.com/hjain28/Cache_System.git,2019-01-28 23:08:33+00:00,,0,hjain28/Cache_System,168052989,Verilog,Cache_System,437,1,2019-01-29 21:31:07+00:00,[],None
168,https://github.com/trash4299/Carry-Look-ahead-Adder.git,2019-02-04 15:52:46+00:00,Verilog code for a four bit CLA adder,0,trash4299/Carry-Look-ahead-Adder,169103494,Verilog,Carry-Look-ahead-Adder,1,1,2019-07-18 13:12:57+00:00,[],None
169,https://github.com/scvott/FPGA_elevator.git,2019-01-30 14:25:55+00:00,simple_elevator_verilog,0,scvott/FPGA_elevator,168355971,Verilog,FPGA_elevator,17,1,2022-12-07 17:10:46+00:00,[],None
170,https://github.com/ilbersh/bilinear.git,2019-02-04 15:16:16+00:00,Bilinear interpolation,0,ilbersh/bilinear,169097801,Verilog,bilinear,243,1,2021-09-28 03:31:55+00:00,[],None
171,https://github.com/prajnag/Verilog-Prefix-Adder.git,2019-02-12 17:23:12+00:00,Prefix Adder and Subtractor using Verilog,0,prajnag/Verilog-Prefix-Adder,170359985,Verilog,Verilog-Prefix-Adder,3,1,2022-01-20 13:51:45+00:00,[],None
172,https://github.com/zxgao2/mips_cpu.git,2019-01-30 08:21:58+00:00,multiple cycles pipeline,0,zxgao2/mips_cpu,168305905,Verilog,mips_cpu,44,1,2019-09-04 09:27:17+00:00,[],None
173,https://github.com/Atlas213/Component-Code.git,2019-02-07 22:15:41+00:00,64 bit Arm processor written in verilog,0,Atlas213/Component-Code,169651259,Verilog,Component-Code,48,1,2020-01-31 04:03:45+00:00,[],None
174,https://github.com/Cyllow/CPU.git,2019-02-22 04:29:21+00:00,大三上学期计算机组成原理实验课设计的单周期CPU,0,Cyllow/CPU,171994514,Verilog,CPU,2871,1,2022-03-22 01:02:53+00:00,[],None
175,https://github.com/marcellodash/NeoGeoFPGA-Xilinx.git,2019-02-08 13:23:28+00:00,,1,marcellodash/NeoGeoFPGA-Xilinx,169738435,Verilog,NeoGeoFPGA-Xilinx,224,1,2019-08-07 12:39:53+00:00,[],https://api.github.com/licenses/gpl-3.0
176,https://github.com/RajParikh16/FSM-based-Traffic-Light-controller.git,2019-01-26 07:21:36+00:00,"Project Description: Includes design module with four state FSM that runs on three different time delays to control the flow of traffic. The design is implemented on Basys 2 development board.                        Technologies: Verilog(Design module), Xilinx ISE (for Structural modelling, Place & Route), EDA wave(Simulation)",0,RajParikh16/FSM-based-Traffic-Light-controller,167661644,Verilog,FSM-based-Traffic-Light-controller,11,1,2021-01-19 23:38:48+00:00,[],None
177,https://github.com/anujsaxena28/32bit-Pipelined-CPU-.git,2019-01-31 02:32:07+00:00,32-bit Pipelined CPU design with New ALU Architecture,1,anujsaxena28/32bit-Pipelined-CPU-,168449831,Verilog,32bit-Pipelined-CPU-,120,1,2019-06-10 17:51:35+00:00,[],None
178,https://github.com/trash4299/Multiplier.git,2019-02-04 16:12:01+00:00,Verilog code to multiply an 8 bit number by a 4 bit number with pre and post processing steps,0,trash4299/Multiplier,169106585,Verilog,Multiplier,3,1,2019-07-18 13:12:50+00:00,[],None
179,https://github.com/vkolhekar/optical-communication-framework.git,2019-02-04 10:33:30+00:00,"Under the guidance of scientists at Tata Institute of Technology, we created an Optical communication framework for FPGAs ",1,vkolhekar/optical-communication-framework,169062364,Verilog,optical-communication-framework,3,1,2023-10-24 16:45:16+00:00,[],None
180,https://github.com/vsilchuk/Binary_angle_modulation.git,2019-02-03 19:05:00+00:00,BAM (Binary angle modulation) module for a single-cycle MIPS processor in Verilog HDL.,0,vsilchuk/Binary_angle_modulation,168981958,Verilog,Binary_angle_modulation,8,1,2022-04-06 01:02:07+00:00,[],None
181,https://github.com/anthonyneedles/FPGA-Sprite-Graphics-VGA-Video-Game.git,2019-01-24 17:41:16+00:00,"This is an implementation of a video game via sprite graphics meant to run on an LCD with control by keyboard. The game is essentially the popular game ""Frogger"". Created for Xilinx Artix-7 on Digilent Nexys 4.",0,anthonyneedles/FPGA-Sprite-Graphics-VGA-Video-Game,167409654,Verilog,FPGA-Sprite-Graphics-VGA-Video-Game,13,1,2022-04-29 20:03:19+00:00,[],None
182,https://github.com/Bhanditz/Spread-Spectrum-Correlator.git,2019-01-29 01:50:28+00:00,"It consists of thirty two (32) correlators, each with a 32 bit DDS sin frequency generator. The design block will correlate these samples to a pseudo random number (PRN) generator. The generator provides a phase reversal of a sin wave as modulation.",1,Bhanditz/Spread-Spectrum-Correlator,168069956,Verilog,Spread-Spectrum-Correlator,32,1,2021-01-13 00:35:56+00:00,[],None
183,https://github.com/vachanukb04/16-Bit_CPU_Design.git,2019-02-08 21:31:08+00:00,"Designed, Simulated and Synthesized a 16-Bit CPU in Verilog HDL. The design involved RTL coding for counter, ALU, CPU controller, Instruction register and data memory.",0,vachanukb04/16-Bit_CPU_Design,169801665,Verilog,16-Bit_CPU_Design,1437,1,2022-02-09 16:52:05+00:00,[],None
184,https://github.com/RajParikh16/-Design-of-Vending-Machine-using-Verilog-HDL-.git,2019-01-27 05:01:54+00:00,"It accepts coins of 3 denominations-nickel, dime & quarter and returns the change back to the user. The design module includes 6 states and registers to show their status and is design is passed through the testbench.                        Technologies: Verilog, Xilinx ISE",0,RajParikh16/-Design-of-Vending-Machine-using-Verilog-HDL-,167771318,Verilog,-Design-of-Vending-Machine-using-Verilog-HDL-,3,1,2021-07-28 06:39:18+00:00,[],None
185,https://github.com/nikhilbalwani/Arithmetic-Logic-Unit.git,2019-02-10 15:32:24+00:00,Implementation of a 4-bit ALU in Verilog.,0,nikhilbalwani/Arithmetic-Logic-Unit,169993165,Verilog,Arithmetic-Logic-Unit,693,1,2022-04-19 22:20:46+00:00,[],None
186,https://github.com/lowkin18/spectrum_oscilloscope_fpga.git,2019-02-12 03:53:18+00:00,Creating an oscilloscope and spectrum analyzer and hopefully a logic analyzer with an FPGA board with a dual core ARM 9 processor.,0,lowkin18/spectrum_oscilloscope_fpga,170248153,Verilog,spectrum_oscilloscope_fpga,33804,1,2019-05-25 14:53:53+00:00,[],None
187,https://github.com/asheagren/Comp-Arch-Org-Project.git,2019-02-19 03:12:36+00:00,Computer Architecture and Organization Verilog Project.,0,asheagren/Comp-Arch-Org-Project,171396413,Verilog,Comp-Arch-Org-Project,22743,1,2020-04-26 20:13:17+00:00,[],None
188,https://github.com/elf2flash/space_wire.git,2019-01-25 10:24:01+00:00,Verilog SpaceWire with testbech,1,elf2flash/space_wire,167529298,Verilog,space_wire,57,1,2021-05-11 20:03:19+00:00,[],https://api.github.com/licenses/mit
189,https://github.com/RajParikh16/Uart-protocol.git,2019-01-26 07:45:30+00:00,": Designed and developed in Verilog using FSM of idle, start, data, stop and clear bits.                        Technologies: EDA playground & Aldec Riviera Pro for design module and test bench, debugging and simulation.",0,RajParikh16/Uart-protocol,167663462,Verilog,Uart-protocol,305,1,2023-04-27 01:04:24+00:00,[],None
190,https://github.com/adityasangawar2007/256-Point-FFT.git,2019-01-27 05:54:37+00:00,"The inputs are 20 bits of real, and 20 bits imaginary data. The binary point is 18 bits from the right. The inputs are ranged between -1 and +1. The interface has a start signal, with the first input data point. This is followed by 255 samples of complex data. An FFT and IFFT require a scaling factor. This is traditionally placed on the IFFT. This project places the scaling (/256) on the FFT output. This implies that the range of the output will also be between -1 and +  The design calculation completes in 256 clocks to complete one FFT. The FFT has 8 layers of 128 butterfly operations. This is 1024 butterfly operations. To complete in time, there are 4 butterfly operations happening concurrently. Each butterfly operation requires a complex multiply. The complex multiply requires 4 actual multiplies.  Design Limit - 4 butterfly operations of 4 multipliers each. The total design (outer level, and all included hierarchies) does not have more than 16 multiplies. The design synthesizes and runs at the gate level at 300 MHz. (3.3ns cycle time)",0,adityasangawar2007/256-Point-FFT,167775715,Verilog,256-Point-FFT,8649,1,2019-09-30 05:10:34+00:00,[],None
191,https://github.com/trash4299/Ripple-Carry-Adder.git,2019-02-04 15:39:15+00:00,Verilog code for a four bit ripple carry adder,0,trash4299/Ripple-Carry-Adder,169101512,Verilog,Ripple-Carry-Adder,1,1,2019-07-18 13:13:14+00:00,[],None
192,https://github.com/s311354/Verilog_Mode.git,2019-02-25 01:20:19+00:00,practice Emacs verilog mode,0,s311354/Verilog_Mode,172412435,Verilog,Verilog_Mode,2,1,2021-10-18 03:55:37+00:00,[],None
193,https://github.com/Akatsukis/HUST-Computer-Architecture-Design.git,2019-02-26 16:18:57+00:00,,0,Akatsukis/HUST-Computer-Architecture-Design,172746602,Verilog,HUST-Computer-Architecture-Design,270,1,2019-06-05 11:38:54+00:00,[],None
194,https://github.com/caverar/SoC.git,2019-02-13 02:41:49+00:00,,0,caverar/SoC,170427782,Verilog,SoC,234804,1,2019-03-18 07:44:54+00:00,[],None
195,https://github.com/vj-sananda/fpga.git,2019-01-24 20:25:48+00:00,,0,vj-sananda/fpga,167432294,Verilog,fpga,35374,1,2019-08-07 08:56:35+00:00,[],None
196,https://github.com/mustafapasli/MipsSingleCycle.git,2019-02-03 18:32:13+00:00,,0,mustafapasli/MipsSingleCycle,168978669,Verilog,MipsSingleCycle,28,1,2019-02-05 18:48:12+00:00,[],None
197,https://github.com/deepak1824/FPGA_VendingMAchine.git,2019-02-17 19:44:32+00:00,Digital Design for a commercial vending machine using verilog on altera Cyclone II.,0,deepak1824/FPGA_VendingMAchine,171164338,Verilog,FPGA_VendingMAchine,758,1,2022-04-17 02:44:14+00:00,[],None
198,https://github.com/simmubhangu/vlsi_design.git,2019-02-13 07:25:38+00:00,VLSI design course assignments in IITB,0,simmubhangu/vlsi_design,170461080,Verilog,vlsi_design,1695,1,2019-07-10 08:49:43+00:00,[],None
199,https://github.com/deepak1824/Automated_Parking_Ticket_Generator_IoT.git,2019-02-17 19:49:09+00:00,Automated Parking Ticket Generator using altera cyclone II FPGA,0,deepak1824/Automated_Parking_Ticket_Generator_IoT,171164795,Verilog,Automated_Parking_Ticket_Generator_IoT,1070,1,2024-02-02 15:16:49+00:00,[],None
200,https://github.com/RodSernaPerez/verilog-utils.git,2019-02-01 15:13:37+00:00,Some verilog modules that could be useful for different projects,0,RodSernaPerez/verilog-utils,168715858,Verilog,verilog-utils,131,1,2024-04-10 09:28:10+00:00,[],None
201,https://github.com/cetola/ECE581-Final.git,2019-02-19 23:59:57+00:00,,2,cetola/ECE581-Final,171569608,Verilog,ECE581-Final,1677,1,2021-03-29 02:26:52+00:00,[],None
202,https://github.com/travisaubrey76/FPGA-VGA-Image-Filter.git,2019-02-14 23:04:53+00:00,FPGA VGA Image Filter,0,travisaubrey76/FPGA-VGA-Image-Filter,170770311,Verilog,FPGA-VGA-Image-Filter,205,1,2023-09-15 01:11:02+00:00,['verilog'],None
203,https://github.com/omar907/UART-Project.git,2019-02-11 12:12:05+00:00,UART Communication protocol implementation using verillog (pipe-line logic),0,omar907/UART-Project,170122951,Verilog,UART-Project,1558,1,2019-07-14 09:59:44+00:00,[],None
204,https://github.com/zzemu-cn/Z80_TB.git,2019-02-09 08:57:57+00:00,Z80 testbench TV80 NEXTZ80,0,zzemu-cn/Z80_TB,169848838,Verilog,Z80_TB,75,1,2019-12-02 07:17:13+00:00,[],https://api.github.com/licenses/gpl-3.0
205,https://github.com/kkasra12/mano_cpu.git,2019-01-28 03:25:54+00:00,a simulation of Mano CPU in verilog,0,kkasra12/mano_cpu,167892748,Verilog,mano_cpu,38,1,2020-12-26 11:26:23+00:00,[],None
206,https://github.com/weikleda/cs456lab2.git,2019-02-14 19:53:39+00:00,Berkeley lab2 adder,3,weikleda/cs456lab2,170749391,Verilog,cs456lab2,3490,1,2024-03-13 05:34:06+00:00,[],None
207,https://github.com/saurabhlabde29/Hardware-Accelerator-ASIC-for-Simplified-Convolutional-Neural-Network.git,2019-02-02 07:16:11+00:00,,2,saurabhlabde29/Hardware-Accelerator-ASIC-for-Simplified-Convolutional-Neural-Network,168805812,Verilog,Hardware-Accelerator-ASIC-for-Simplified-Convolutional-Neural-Network,4276,1,2023-07-16 07:08:34+00:00,[],None
208,https://github.com/trash4299/Arithmetic-Logic-Unit.git,2019-02-04 15:59:21+00:00,Verilog code for an ALU,0,trash4299/Arithmetic-Logic-Unit,169104596,Verilog,Arithmetic-Logic-Unit,1,1,2019-07-18 13:13:12+00:00,[],None
209,https://github.com/donegaci/Digital_Systems_Design.git,2019-02-12 15:14:51+00:00,3rd year college course on FPGA prototyping using Verilog HDL,1,donegaci/Digital_Systems_Design,170339562,Verilog,Digital_Systems_Design,49,1,2021-11-10 20:36:20+00:00,['basys3-fpga'],None
210,https://github.com/daybyter/zpura.git,2019-02-14 01:28:40+00:00,Verilog implementation of the Zylin cpu,0,daybyter/zpura,170606366,Verilog,zpura,2957,1,2019-02-19 20:47:56+00:00,[],None
211,https://github.com/emersonsl/microarchitecture3.git,2019-02-10 10:48:41+00:00,,0,emersonsl/microarchitecture3,169967783,Verilog,microarchitecture3,32786,1,2019-08-06 20:34:15+00:00,[],None
212,https://github.com/lzambella/Verilog_CPU.git,2019-01-27 17:49:40+00:00,Basic 5-stage CPU utilizing the ARM instruction set,0,lzambella/Verilog_CPU,167839182,Verilog,Verilog_CPU,96,1,2020-05-11 09:24:39+00:00,[],None
213,https://github.com/trash4299/Pipelined-Multiplier.git,2019-02-04 16:19:24+00:00,Verilog code for a pipelined multiplier that produces a result every clock cycle,0,trash4299/Pipelined-Multiplier,169107782,Verilog,Pipelined-Multiplier,3,1,2019-07-18 13:12:49+00:00,[],None
214,https://github.com/vijaykumarshankar/VerilogProject.git,2019-02-06 06:03:31+00:00,,0,vijaykumarshankar/VerilogProject,169362341,Verilog,VerilogProject,4,1,2019-11-24 21:54:04+00:00,[],None
215,https://github.com/drmeerkat/BUAA-Computer-Organization-Experiments.git,2019-02-08 09:39:59+00:00,Including all the Verilog codes for experiments. (5-stage pipline processor support up to 50 different mips instructions with high scalability),0,drmeerkat/BUAA-Computer-Organization-Experiments,169712590,Verilog,BUAA-Computer-Organization-Experiments,8659,1,2019-09-27 02:22:26+00:00,[],None
216,https://github.com/mitshine/Switch-Arbiter-Project-Verification.git,2019-02-11 07:07:29+00:00,Developing a verification environment for Switch Arbiter using UVM Methodology,1,mitshine/Switch-Arbiter-Project-Verification,170083387,Verilog,Switch-Arbiter-Project-Verification,10,1,2023-09-09 09:12:57+00:00,[],None
217,https://github.com/mmicko/ulx3s-examples.git,2019-02-21 16:47:41+00:00,,1,mmicko/ulx3s-examples,171909263,Verilog,ulx3s-examples,0,1,2022-03-17 23:34:54+00:00,[],None
218,https://github.com/ElliottSeer/multi-channel-ADC-with-ACM9226.git,2019-02-14 13:12:01+00:00,"This small project implementation uses FPGA (Development Board Model: AC606) and high-speed ADC module to achieve multi-channel ADC data sampling and output data using parallel port. I will then upload a project that receives data and processes it on the Raspberry Pi 3B+. This is my first FPGA project for individuals to collect data during the experiment, and there are still many imperfections in the code.",1,ElliottSeer/multi-channel-ADC-with-ACM9226,170693225,Verilog,multi-channel-ADC-with-ACM9226,264,1,2020-01-15 09:57:53+00:00,[],https://api.github.com/licenses/gpl-3.0
219,https://github.com/roo16kie/CIC2014_Verilog.git,2019-02-17 16:00:19+00:00,CIC競賽 2014年 Cell-Based Design組題目,0,roo16kie/CIC2014_Verilog,171141435,Verilog,CIC2014_Verilog,1349,1,2019-04-07 05:41:43+00:00,[],https://api.github.com/licenses/mit
220,https://github.com/JezT25/StopwatchVerilog.git,2019-02-09 05:59:57+00:00,,0,JezT25/StopwatchVerilog,169837203,Verilog,StopwatchVerilog,476,0,2019-02-09 06:00:58+00:00,[],None
221,https://github.com/avolpone/CPE409.git,2019-02-09 21:13:15+00:00,,1,avolpone/CPE409,169914340,Verilog,CPE409,1983,0,2019-02-09 21:13:41+00:00,[],None
222,https://github.com/tonggege001/CPU.git,2019-02-18 14:34:24+00:00,单周期CPU FPGA实现,0,tonggege001/CPU,171299838,Verilog,CPU,171125,0,2019-03-04 14:19:33+00:00,[],None
223,https://github.com/manan-sharma/dsd_lab.git,2019-01-22 13:33:25+00:00,,0,manan-sharma/dsd_lab,166999612,Verilog,dsd_lab,14311,0,2019-10-29 07:27:16+00:00,[],None
224,https://github.com/SSKUltra/SingleCycleMIPS.git,2019-02-21 06:08:47+00:00,Simulation of the Single Cycle MIPS architecture in Verilog,0,SSKUltra/SingleCycleMIPS,171810765,Verilog,SingleCycleMIPS,10,0,2019-07-24 09:19:20+00:00,[],None
225,https://github.com/SOHAIL73824/Scrambled-Number-SUM-Game.git,2019-02-20 19:50:16+00:00,ROM based Game Access Control game developed on FPGA ,0,SOHAIL73824/Scrambled-Number-SUM-Game,171738902,Verilog,Scrambled-Number-SUM-Game,6196,0,2019-02-20 19:55:32+00:00,[],None
226,https://github.com/zhujiam/Digital-Clock.git,2019-02-21 15:00:46+00:00,"The final project of digital design class, making a digital clock with FPGA board",1,zhujiam/Digital-Clock,171892095,Verilog,Digital-Clock,4789,0,2019-02-25 09:05:27+00:00,[],None
227,https://github.com/cinoexpedera/fp_math_experiments.git,2019-02-21 18:27:00+00:00,,0,cinoexpedera/fp_math_experiments,171923123,Verilog,fp_math_experiments,160,0,2019-06-27 14:03:46+00:00,[],None
228,https://github.com/stardream96/ece385.git,2019-02-22 20:12:20+00:00,,0,stardream96/ece385,172128497,Verilog,ece385,60742,0,2019-09-09 16:24:52+00:00,[],None
229,https://github.com/lublot/Problema3-SDg.git,2019-02-13 21:09:54+00:00,,0,lublot/Problema3-SDg,170580066,Verilog,Problema3-SDg,13361,0,2020-03-13 00:19:28+00:00,[],None
230,https://github.com/kensybernadeau/ALU_Verilog.git,2019-02-10 19:11:23+00:00,ALU implementaion using verilog,0,kensybernadeau/ALU_Verilog,170015524,Verilog,ALU_Verilog,1,0,2019-02-10 19:16:35+00:00,[],None
231,https://github.com/happesushi/ECE_385_Final.git,2019-02-14 01:00:30+00:00,Final Project for ECE 385,0,happesushi/ECE_385_Final,170603430,Verilog,ECE_385_Final,480,0,2019-02-14 01:05:51+00:00,[],None
232,https://github.com/cs-ece-552/assigns.git,2019-02-13 04:18:58+00:00,Central repo for all assignments (HW + Project),1,cs-ece-552/assigns,170439249,Verilog,assigns,221,0,2019-03-28 03:40:18+00:00,[],None
233,https://github.com/Hee-San/COMET2_VerilogHDL.git,2019-01-27 04:38:06+00:00,COMETII プロセッサ命令セットに対応したプロセッサ,0,Hee-San/COMET2_VerilogHDL,167769709,Verilog,COMET2_VerilogHDL,10,0,2019-01-27 09:45:40+00:00,[],None
234,https://github.com/Wibben/UofT.git,2019-02-03 01:23:06+00:00,U of T coursework,0,Wibben/UofT,168897105,Verilog,UofT,332703,0,2022-03-09 03:54:49+00:00,[],None
235,https://github.com/nmallampet/javafx_desktop_app.git,2019-02-04 23:15:30+00:00,A windows desktop application that lets users program an FPGA board with a bitstream input file and monitor results. ,0,nmallampet/javafx_desktop_app,169164641,Verilog,javafx_desktop_app,4349,0,2019-02-04 23:18:16+00:00,[],None
236,https://github.com/anqianqi1/Data-Path-Verilog-.git,2019-02-03 04:56:24+00:00,,0,anqianqi1/Data-Path-Verilog-,168910942,Verilog,Data-Path-Verilog-,13,0,2019-02-03 04:58:12+00:00,[],None
237,https://github.com/donnellyconor/ASICS-Project.git,2019-02-03 16:13:25+00:00,A basic alarm clock system,0,donnellyconor/ASICS-Project,168964448,Verilog,ASICS-Project,39,0,2019-02-03 16:30:12+00:00,[],None
238,https://github.com/ptia/e800.git,2019-02-05 23:06:52+00:00,"My first CPU: 8-bit, 64k of RAM.",0,ptia/e800,169327039,Verilog,e800,6,0,2019-02-05 23:21:29+00:00,[],None
239,https://github.com/chad-cros/EmbeddedSec.git,2019-02-16 03:31:45+00:00,Repository for JV's embedded security class,0,chad-cros/EmbeddedSec,170958509,Verilog,EmbeddedSec,451,0,2023-01-28 15:51:20+00:00,[],None
240,https://github.com/cs-ece-552/assigns-EricWang12.git,2019-02-20 00:27:26+00:00,assigns-EricWang12 created by GitHub Classroom,1,cs-ece-552/assigns-EricWang12,171572222,Verilog,assigns-EricWang12,202,0,2019-02-20 00:27:37+00:00,[],None
241,https://github.com/logancrow/EE460M_Lab3.git,2019-02-26 03:17:22+00:00,,0,logancrow/EE460M_Lab3,172629555,Verilog,EE460M_Lab3,31,0,2019-03-01 23:48:49+00:00,[],None
242,https://github.com/Shadaar/benchmark-bachelor-thesis.git,2019-02-22 12:44:56+00:00,Alle Teile des in meiner Bachelor-Thesis verwendeten Benchmarks,0,Shadaar/benchmark-bachelor-thesis,172064875,Verilog,benchmark-bachelor-thesis,33,0,2019-03-19 22:54:27+00:00,[],None
243,https://github.com/nobi1007/DaddaMultiplier.git,2019-01-24 13:21:18+00:00,Implementation of 8-bit Dadda multiplier using 16-bit Carry Select Adder,0,nobi1007/DaddaMultiplier,167371097,Verilog,DaddaMultiplier,6,0,2019-01-24 13:35:56+00:00,[],None
244,https://github.com/bangashfaizan1/Digital-Integrated-Circuits.git,2019-01-23 22:58:14+00:00,,0,bangashfaizan1/Digital-Integrated-Circuits,167267129,Verilog,Digital-Integrated-Circuits,8482,0,2019-01-23 23:00:48+00:00,[],None
245,https://github.com/DeekshaTewari/Verilog_RunningMan_Project.git,2019-01-23 23:22:21+00:00,Project developed using Verilog for the FPGA. It is a game where the avatar needs to avoid obstacles,0,DeekshaTewari/Verilog_RunningMan_Project,167269400,Verilog,Verilog_RunningMan_Project,2065,0,2021-11-16 00:47:46+00:00,[],None
246,https://github.com/MahamZehra/mz04027_CS330.git,2019-01-25 13:46:01+00:00,,0,MahamZehra/mz04027_CS330,167554279,Verilog,mz04027_CS330,112,0,2019-04-05 09:54:14+00:00,[],None
247,https://github.com/crashnester/lcd1602.git,2019-02-16 17:01:35+00:00,,0,crashnester/lcd1602,171028364,Verilog,lcd1602,193,0,2019-02-18 13:35:17+00:00,[],None
248,https://github.com/ElPrg/FPGA.git,2019-01-31 21:58:08+00:00,RTL Project Cyclone IV for FT601,1,ElPrg/FPGA,168603397,Verilog,FPGA,544,0,2019-05-11 21:13:37+00:00,"['fpga', 'ftdi', 'ft601', 'quartus', 'elprg']",None
249,https://github.com/jxw769/EECS399-Spring19.git,2019-02-06 00:36:35+00:00,Senior Project II for EECS399 in Spring 2019.,1,jxw769/EECS399-Spring19,169335320,Verilog,EECS399-Spring19,48678,0,2019-04-19 21:17:06+00:00,[],None
250,https://github.com/cs-ece-552/assigns-ghuibregtse.git,2019-02-16 20:18:47+00:00,assigns-ghuibregtse created by GitHub Classroom,0,cs-ece-552/assigns-ghuibregtse,171047610,Verilog,assigns-ghuibregtse,202,0,2019-02-16 20:19:02+00:00,[],None
251,https://github.com/trustcoinmining/FM1-DDR3MIG-ug586.git,2019-02-17 06:00:36+00:00,"FM1,2 UDIMM DDR3 Memory Interface Example ug586",0,trustcoinmining/FM1-DDR3MIG-ug586,171087724,Verilog,FM1-DDR3MIG-ug586,33353,0,2019-03-06 12:46:28+00:00,[],None
252,https://github.com/rammiah/ComputerComposition.git,2019-02-18 13:18:44+00:00,,0,rammiah/ComputerComposition,171287746,Verilog,ComputerComposition,22,0,2019-03-21 06:46:30+00:00,[],None
253,https://github.com/yzd0014/AI-Chip.git,2019-02-26 02:58:43+00:00,,0,yzd0014/AI-Chip,172626825,Verilog,AI-Chip,2,0,2020-09-09 02:30:29+00:00,[],None
254,https://github.com/KevinUTAT/SystemVerilog.git,2019-01-26 18:07:38+00:00,System Verilog works produced with Sofia Tijanic,0,KevinUTAT/SystemVerilog,167721528,Verilog,SystemVerilog,166640,0,2020-01-03 22:35:21+00:00,[],None
255,https://github.com/jtmiraglia/carry_select_adder.git,2019-02-14 18:26:40+00:00,a 16 bit carry select adder built from scratch using only primitive gates,0,jtmiraglia/carry_select_adder,170738401,Verilog,carry_select_adder,7,0,2019-02-14 19:18:27+00:00,[],None
256,https://github.com/alimz758/CSM152A_src.git,2019-02-14 05:06:15+00:00,Lab3- Stopwatch with FPGA board,0,alimz758/CSM152A_src,170630470,Verilog,CSM152A_src,37,0,2019-04-03 17:31:27+00:00,[],None
257,https://github.com/kimkoech/cs141_Spring19.git,2019-02-07 18:30:09+00:00,repo for programming assignments,0,kimkoech/cs141_Spring19,169621057,Verilog,cs141_Spring19,35869,0,2019-05-07 04:33:19+00:00,[],None
258,https://github.com/hubertbanas/Arcade-PacmanPlus_MiSTer.git,2019-01-28 19:55:59+00:00,Arcade: Pacman Plus for MiSTer,0,hubertbanas/Arcade-PacmanPlus_MiSTer,168026963,Verilog,Arcade-PacmanPlus_MiSTer,3018,0,2020-01-16 04:10:36+00:00,[],None
259,https://github.com/ncmckinney/fpga-bomberman.git,2019-01-29 15:52:24+00:00,Bomberman game implementation on Digilent NEXYS 4 in Verilog ,0,ncmckinney/fpga-bomberman,168181893,Verilog,fpga-bomberman,303,0,2019-02-24 07:05:39+00:00,[],None
260,https://github.com/cs-ece-552/hw3-Jeremy-Intan.git,2019-02-09 23:31:01+00:00,hw3-Jeremy-Intan created by GitHub Classroom,0,cs-ece-552/hw3-Jeremy-Intan,169925025,Verilog,hw3-Jeremy-Intan,8,0,2019-02-09 23:31:15+00:00,[],https://api.github.com/licenses/bsd-3-clause
261,https://github.com/vallislee/Subversion_app.git,2019-02-10 02:25:01+00:00,,0,vallislee/Subversion_app,169935414,Verilog,Subversion_app,34,0,2019-02-10 02:25:54+00:00,[],None
262,https://github.com/WeiDaZhang/FPGA_LOAD.git,2019-01-30 19:29:32+00:00,Loading FPGA with adtivities,0,WeiDaZhang/FPGA_LOAD,168401965,Verilog,FPGA_LOAD,2,0,2019-01-30 19:30:58+00:00,[],None
263,https://github.com/kevserbal/verilog_labs.git,2019-02-20 06:38:58+00:00,,0,kevserbal/verilog_labs,171615643,Verilog,verilog_labs,81,0,2019-02-20 06:51:39+00:00,[],None
264,https://github.com/cs-ece-552/assigns-DeanPFZ.git,2019-02-21 23:38:46+00:00,assigns-DeanPFZ created by GitHub Classroom,2,cs-ece-552/assigns-DeanPFZ,171962186,Verilog,assigns-DeanPFZ,202,0,2019-02-21 23:38:58+00:00,[],None
265,https://github.com/RodSernaPerez/OPBOMP-verilog.git,2019-02-01 15:00:14+00:00,Verilog implementation of OPBOMP,0,RodSernaPerez/OPBOMP-verilog,168713902,Verilog,OPBOMP-verilog,42,0,2019-02-01 15:16:49+00:00,[],None
266,https://github.com/superAX/Hand-Written-Number-Classification-by-Hardware-Neural-Network.git,2019-02-08 07:06:20+00:00,,0,superAX/Hand-Written-Number-Classification-by-Hardware-Neural-Network,169697221,Verilog,Hand-Written-Number-Classification-by-Hardware-Neural-Network,613,0,2019-02-08 07:08:37+00:00,[],None
267,https://github.com/XinyuZeng/Projects-of-Computer-Organization-BUAA.git,2019-02-05 17:19:47+00:00,5-stage pipeline CPU based on MIPS with more than 50 instructions,0,XinyuZeng/Projects-of-Computer-Organization-BUAA,169280551,Verilog,Projects-of-Computer-Organization-BUAA,18,0,2019-02-05 17:21:25+00:00,[],None
268,https://github.com/vt-ece4514-s19/bitserial.git,2019-01-28 17:23:43+00:00,,0,vt-ece4514-s19/bitserial,168004068,Verilog,bitserial,2,0,2019-01-29 21:13:04+00:00,[],None
269,https://github.com/IlievIliya92/vending_machine.git,2019-01-28 19:56:15+00:00,Verilog implementation of a vending machine,1,IlievIliya92/vending_machine,168027013,Verilog,vending_machine,1057,0,2019-02-06 12:54:15+00:00,[],None
270,https://github.com/hubertbanas/Arcade-LizardWizard_MiSTer.git,2019-01-28 19:54:38+00:00,Arcade: Lizard Wizard for MiSTer,0,hubertbanas/Arcade-LizardWizard_MiSTer,168026713,Verilog,Arcade-LizardWizard_MiSTer,3039,0,2020-01-16 04:08:42+00:00,[],None
271,https://github.com/bethurem/VerilogDebouncer.git,2019-01-22 21:03:04+00:00,"Verilog RTL-based, parameterizable debouncer module ",0,bethurem/VerilogDebouncer,167066871,Verilog,VerilogDebouncer,1,0,2019-01-22 21:06:00+00:00,[],None
272,https://github.com/liannero/ee260-lab-3-moretacocat.git,2019-02-01 18:27:44+00:00,ee260-lab-3-moretacocat created by GitHub Classroom,0,liannero/ee260-lab-3-moretacocat,168742112,Verilog,ee260-lab-3-moretacocat,495,0,2019-02-21 02:07:18+00:00,[],None
273,https://github.com/justintnguyen/ECE3300-Verilog-Assignments.git,2019-02-07 20:29:26+00:00,Source code for various assignments that required Verilog-based design,0,justintnguyen/ECE3300-Verilog-Assignments,169637750,Verilog,ECE3300-Verilog-Assignments,10,0,2020-06-10 06:00:43+00:00,[],None
274,https://github.com/cs-ece-552/hw3-cm16161.git,2019-02-12 11:42:21+00:00,hw3-cm16161 created by GitHub Classroom,0,cs-ece-552/hw3-cm16161,170308330,Verilog,hw3-cm16161,8,0,2019-02-12 11:42:40+00:00,[],https://api.github.com/licenses/bsd-3-clause
275,https://github.com/thata/poco-book.git,2019-02-12 13:23:19+00:00,作りながら学ぶコンピュータアーキテクチャの Verilog HDL コードたち。,0,thata/poco-book,170322063,Verilog,poco-book,3,0,2019-02-13 13:19:50+00:00,[],None
276,https://github.com/mahmud624683/32-bit-MIPS-Processor-without-pipelining.git,2019-02-12 17:58:07+00:00,,0,mahmud624683/32-bit-MIPS-Processor-without-pipelining,170365068,Verilog,32-bit-MIPS-Processor-without-pipelining,37,0,2019-02-26 14:39:01+00:00,[],https://api.github.com/licenses/gpl-3.0
277,https://github.com/eleendramharish/IGMP.git,2019-01-25 10:01:44+00:00,Internet Group Management Protocol -  RFC4604 ,0,eleendramharish/IGMP,167526304,Verilog,IGMP,8,0,2020-10-17 17:13:10+00:00,[],None
278,https://github.com/burakozdemir/CSE331---Computer-Organization.git,2019-01-25 14:03:12+00:00,,0,burakozdemir/CSE331---Computer-Organization,167556578,Verilog,CSE331---Computer-Organization,6419,0,2019-01-25 14:06:26+00:00,[],None
279,https://github.com/thaijasa/Display_Adaptor_Implementation.git,2019-02-02 00:17:12+00:00,Design implementation of the display adaptor where the pixel data transfers from system memory to the video adaptor by using buffers,0,thaijasa/Display_Adaptor_Implementation,168776683,Verilog,Display_Adaptor_Implementation,8,0,2019-02-02 00:18:52+00:00,[],None
280,https://github.com/RodSernaPerez/pseudoinverse-verilog.git,2019-02-01 19:19:32+00:00,Implementation of algorithm in verilog for computing pseudoinverse of matrix,0,RodSernaPerez/pseudoinverse-verilog,168748539,Verilog,pseudoinverse-verilog,214,0,2019-02-01 19:30:44+00:00,[],None
281,https://github.com/bobreg/plis_signal_imitator.git,2019-02-26 17:56:14+00:00,Импульсный имитатор сигналов на плис. ,0,bobreg/plis_signal_imitator,172761904,Verilog,plis_signal_imitator,1,0,2019-02-26 17:56:53+00:00,[],None
282,https://github.com/cpatsianotakis/CE430.git,2019-02-23 18:26:27+00:00,,0,cpatsianotakis/CE430,172248741,Verilog,CE430,3273,0,2019-08-06 18:04:37+00:00,[],None
283,https://github.com/FxPiGaAo/hummingbird.git,2019-02-20 05:30:42+00:00,,0,FxPiGaAo/hummingbird,171607226,Verilog,hummingbird,47205,0,2019-02-25 07:25:46+00:00,[],https://api.github.com/licenses/apache-2.0
284,https://github.com/Kayannsoarez/HardwareDescriptionLanguage.git,2019-02-21 00:08:40+00:00,,0,Kayannsoarez/HardwareDescriptionLanguage,171769013,Verilog,HardwareDescriptionLanguage,13,0,2020-08-03 02:24:34+00:00,[],None
285,https://github.com/choclairs-zhang/fpga.git,2019-02-26 02:00:27+00:00,for the fpga verilog code,0,choclairs-zhang/fpga,172618519,Verilog,fpga,3,0,2019-02-26 05:17:53+00:00,[],None
286,https://github.com/mr-bat/Computer_Architecture_Lab.git,2019-02-25 15:28:48+00:00,MIPS implementation,0,mr-bat/Computer_Architecture_Lab,172532129,Verilog,Computer_Architecture_Lab,1921,0,2019-07-21 06:11:42+00:00,"['mips', 'hazard-detection', 'data-forward', 'sram', 'caching']",None
287,https://github.com/dhtheuno/vocal-effect-FPGA.git,2019-02-25 02:27:48+00:00,ECE385 Final Project ,0,dhtheuno/vocal-effect-FPGA,172420007,Verilog,vocal-effect-FPGA,23282,0,2020-12-21 12:26:52+00:00,[],None
288,https://github.com/cs-ece-552/assigns-Josh-Gerrelts.git,2019-02-20 20:08:23+00:00,assigns-Josh-Gerrelts created by GitHub Classroom,0,cs-ece-552/assigns-Josh-Gerrelts,171741301,Verilog,assigns-Josh-Gerrelts,202,0,2019-02-20 20:08:36+00:00,[],None
289,https://github.com/cs-ece-552/assigns-Link-lin.git,2019-02-17 19:52:12+00:00,assigns-Link-lin created by GitHub Classroom,0,cs-ece-552/assigns-Link-lin,171165077,Verilog,assigns-Link-lin,202,0,2019-02-17 19:52:39+00:00,[],None
290,https://github.com/XuPlusC/MIPS-CPU-24.git,2019-02-18 08:03:37+00:00,"A 5-state pipeline MIPS CPU written by Verilog, able to run on Xilinx FPGA. Support much bigger instruction set than ordinary HUST CS project for computer organization course.",0,XuPlusC/MIPS-CPU-24,171240270,Verilog,MIPS-CPU-24,241,0,2020-10-29 02:19:31+00:00,[],None
291,https://github.com/nwpark/COMP30040.git,2019-02-17 16:02:31+00:00,,0,nwpark/COMP30040,171141666,Verilog,COMP30040,781,0,2019-05-02 18:48:21+00:00,[],None
292,https://github.com/Circuit-killer/e200_development.git,2019-01-23 13:50:32+00:00,,0,Circuit-killer/e200_development,167191104,Verilog,e200_development,17021,0,2019-01-23 13:50:37+00:00,[],https://api.github.com/licenses/apache-2.0
293,https://github.com/lutfullahturker/CSE-331-Computer-Organization-2017.git,2019-01-23 22:43:59+00:00,,0,lutfullahturker/CSE-331-Computer-Organization-2017,167265695,Verilog,CSE-331-Computer-Organization-2017,5216,0,2019-01-23 22:56:08+00:00,[],None
294,https://github.com/nowei/Computer-Architecture.git,2019-01-28 22:13:06+00:00,For Computer Architecture,0,nowei/Computer-Architecture,168046398,Verilog,Computer-Architecture,2902,0,2019-03-15 18:36:16+00:00,[],None
295,https://github.com/mayktu/digital-circuits-verilog.git,2019-02-02 04:42:28+00:00,"labs,notes,codes, etc",0,mayktu/digital-circuits-verilog,168794884,Verilog,digital-circuits-verilog,12064,0,2019-03-31 05:04:04+00:00,[],None
296,https://github.com/weikleda/cs456lab3.git,2019-02-12 17:59:57+00:00,Lab3 JMU fpga lab on Vivado Design Flow,0,weikleda/cs456lab3,170365333,Verilog,cs456lab3,1,0,2019-02-12 18:08:42+00:00,[],None
297,https://github.com/cs-ece-552/hw3-EthanGYoung.git,2019-02-09 16:19:25+00:00,hw3-EthanGYoung created by GitHub Classroom,0,cs-ece-552/hw3-EthanGYoung,169885920,Verilog,hw3-EthanGYoung,13,0,2019-02-13 16:04:45+00:00,[],https://api.github.com/licenses/bsd-3-clause
298,https://github.com/SokolovRV/work_home.git,2019-02-08 08:57:04+00:00,working directory,0,SokolovRV/work_home,169707858,Verilog,work_home,5893,0,2020-02-09 10:19:09+00:00,[],None
299,https://github.com/cs-ece-552/hw3-Ghost-VR.git,2019-02-14 04:20:53+00:00,hw3-Ghost-VR created by GitHub Classroom,0,cs-ece-552/hw3-Ghost-VR,170626364,Verilog,hw3-Ghost-VR,766,0,2019-02-16 00:08:24+00:00,[],https://api.github.com/licenses/bsd-3-clause
300,https://github.com/kraig9/ecen350lab.git,2019-02-14 00:42:48+00:00,,0,kraig9/ecen350lab,170601813,Verilog,ecen350lab,4105,0,2019-02-14 00:43:17+00:00,[],None
301,https://github.com/RoshniPande/FPGA-Project.git,2019-02-15 09:02:21+00:00,,0,RoshniPande/FPGA-Project,170834053,Verilog,FPGA-Project,960,0,2019-05-02 12:09:04+00:00,[],None
302,https://github.com/curliph/swervolf.git,2019-02-15 11:34:27+00:00,Basic SoC for SweRV,1,curliph/swervolf,170855279,Verilog,swervolf,12,0,2019-09-06 14:45:19+00:00,[],None
303,https://github.com/deepali17043/8bitALU.git,2019-01-24 15:10:22+00:00,Realisation of an 8 bit ALU using verilog,0,deepali17043/8bitALU,167387197,Verilog,8bitALU,4,0,2019-01-24 15:11:32+00:00,[],None
304,https://github.com/vaibhavpoddar/IIT-KGP-RISC-ISA.git,2019-01-25 07:01:32+00:00,Verilog Design of a Single-Cycle RISC ISA,0,vaibhavpoddar/IIT-KGP-RISC-ISA,167501004,Verilog,IIT-KGP-RISC-ISA,1181,0,2019-01-25 07:11:01+00:00,[],None
305,https://github.com/dcgibson/cs141-ALU.git,2019-02-10 23:17:02+00:00,,0,dcgibson/cs141-ALU,170038702,Verilog,cs141-ALU,75,0,2019-02-21 02:13:38+00:00,[],None
306,https://github.com/Jonnyi789/Booths-Algorithm-Multiplier.git,2019-02-11 06:44:11+00:00,,0,Jonnyi789/Booths-Algorithm-Multiplier,170080800,Verilog,Booths-Algorithm-Multiplier,5,0,2021-10-21 22:32:57+00:00,[],None
307,https://github.com/vt-ece4514-s19/bitxmit.git,2019-01-31 13:07:04+00:00,,0,vt-ece4514-s19/bitxmit,168526566,Verilog,bitxmit,456,0,2019-01-31 13:09:13+00:00,[],None
308,https://github.com/cs-ece-552/assigns-adamc3123.git,2019-02-20 23:18:07+00:00,assigns-adamc3123 created by GitHub Classroom,0,cs-ece-552/assigns-adamc3123,171764304,Verilog,assigns-adamc3123,202,0,2019-02-20 23:18:19+00:00,[],None
309,https://github.com/vadoska/ten.git,2019-02-23 13:16:17+00:00,ten,0,vadoska/ten,172216421,Verilog,ten,69,0,2019-02-23 13:34:55+00:00,[],None
310,https://github.com/DJTrumpDaddy/CAO-Project.git,2019-02-23 18:12:30+00:00,,0,DJTrumpDaddy/CAO-Project,172247269,Verilog,CAO-Project,52109,0,2021-08-11 14:35:11+00:00,[],None
311,https://github.com/numato-Kavya/Ring-Counter.git,2019-02-26 06:16:52+00:00,,0,numato-Kavya/Ring-Counter,172649985,Verilog,Ring-Counter,1,0,2019-02-26 06:22:31+00:00,[],None
312,https://github.com/cs-ece-552/assigns-HongyiGu.git,2019-02-26 02:11:01+00:00,assigns-HongyiGu created by GitHub Classroom,0,cs-ece-552/assigns-HongyiGu,172619964,Verilog,assigns-HongyiGu,210,0,2019-02-26 02:11:17+00:00,[],None
313,https://github.com/vt-ece4514-s19/pattern.git,2019-02-07 16:28:58+00:00,,0,vt-ece4514-s19/pattern,169603098,Verilog,pattern,1,0,2019-02-07 16:33:54+00:00,[],None
314,https://github.com/CRThu/VerilogHDLExercise.git,2019-02-07 13:14:26+00:00,Verilog HDL,1,CRThu/VerilogHDLExercise,169574047,Verilog,VerilogHDLExercise,629,0,2019-02-07 13:16:34+00:00,[],https://api.github.com/licenses/apache-2.0
315,https://github.com/jrs322/EECCS301_Lab2.git,2019-02-06 19:20:13+00:00,verilog code for synthesis of lab2 in mentor,0,jrs322/EECCS301_Lab2,169462587,Verilog,EECCS301_Lab2,0,0,2019-02-06 19:22:14+00:00,[],None
316,https://github.com/YoungYyc/Game_design_with_SystemVerilog.git,2019-02-26 20:04:40+00:00,,0,YoungYyc/Game_design_with_SystemVerilog,172781778,Verilog,Game_design_with_SystemVerilog,25796,0,2019-02-26 20:16:46+00:00,[],None
317,https://github.com/faurbano/Introduccion-verilog.git,2019-02-26 22:12:25+00:00,Introducción al Verilog,0,faurbano/Introduccion-verilog,172798886,Verilog,Introduccion-verilog,5,0,2019-03-02 06:18:45+00:00,[],None
318,https://github.com/adityasangawar2007/3.-Verilog-File-Execution-Script-in-Python-.git,2019-02-17 04:22:03+00:00,,0,adityasangawar2007/3.-Verilog-File-Execution-Script-in-Python-,171081102,Verilog,3.-Verilog-File-Execution-Script-in-Python-,338,0,2019-02-17 04:26:51+00:00,[],None
319,https://github.com/cs-ece-552/assigns-sliu474.git,2019-02-17 22:48:44+00:00,assigns-sliu474 created by GitHub Classroom,0,cs-ece-552/assigns-sliu474,171181447,Verilog,assigns-sliu474,202,0,2019-02-17 22:48:58+00:00,[],None
320,https://github.com/Chen-Yifan/ece385.git,2019-02-16 17:35:36+00:00,,0,Chen-Yifan/ece385,171031824,Verilog,ece385,154721,0,2019-04-07 00:35:36+00:00,[],None
321,https://github.com/OscarSR27/Ecualizador-de-audio-sobre-una-FPGA.git,2019-02-08 04:13:57+00:00,"Implementación de un ecualizador de audio basado en la teoría de procesamiento digital de señales. La implementación se hizo utilizando el lenguaje de descripción de hardware Verilog, la FPGA Spartan 6 XC6SLX16-CSG324C y el programa ISE Design Suite 14.7 de Xilinx. El sistema tiene la función de obtener una señal analógica de audio para procesarla en un circuito de DSP básico. Este circuito separa el audio en tonos graves, medios y agudos de tal manera que el usuario pueda escoger cuales tonos desea escuchar.",0,OscarSR27/Ecualizador-de-audio-sobre-una-FPGA,169683345,Verilog,Ecualizador-de-audio-sobre-una-FPGA,27,0,2024-03-21 12:31:55+00:00,[],None
322,https://github.com/TobyKurniawan/ECE243-Labs.git,2019-01-23 04:28:46+00:00,A compilation of labs done for ECE243,0,TobyKurniawan/ECE243-Labs,167117155,Verilog,ECE243-Labs,31029,0,2019-02-17 03:32:49+00:00,[],None
323,https://github.com/pauliedoherty/Digital_System_Design.git,2019-01-24 00:53:22+00:00,EEEN40020 Digital System Design. Stopwatch project using RTL design and implemented on FPGA with Verilog code ,0,pauliedoherty/Digital_System_Design,167277287,Verilog,Digital_System_Design,221,0,2019-01-24 01:23:51+00:00,[],None
324,https://github.com/ehu23/UCLA-CS-M152A.git,2019-01-24 23:49:55+00:00,,0,ehu23/UCLA-CS-M152A,167455484,Verilog,UCLA-CS-M152A,2,0,2019-02-12 19:39:50+00:00,[],None
325,https://github.com/rawillis98/EE4325_Project_1.git,2019-01-29 01:51:10+00:00,,0,rawillis98/EE4325_Project_1,168070058,Verilog,EE4325_Project_1,152,0,2019-02-09 22:06:41+00:00,[],None
326,https://github.com/Jordi-Jaspers/Tamarac.git,2019-01-29 21:07:31+00:00,A Tamarac implementation on FPGA made via the instructions of the ARM-Edition book written by David A. Patterson & John L. Hennesey,0,Jordi-Jaspers/Tamarac,168228981,Verilog,Tamarac,8,0,2019-01-29 21:10:58+00:00,[],https://api.github.com/licenses/mit
327,https://github.com/phnsci/CWRU_Transceiver.git,2019-01-29 22:36:35+00:00,FPGA code for senior project CWRU Transceiver,0,phnsci/CWRU_Transceiver,168240450,Verilog,CWRU_Transceiver,30013,0,2019-04-16 21:13:59+00:00,[],None
328,https://github.com/rk03548/rk03548-CS330.git,2019-01-25 09:54:51+00:00,,0,rk03548/rk03548-CS330,167525222,Verilog,rk03548-CS330,51,0,2019-04-05 07:44:02+00:00,[],None
329,https://github.com/iwannabebetter/mycode.git,2019-01-26 13:59:33+00:00,,1,iwannabebetter/mycode,167694892,Verilog,mycode,32451,0,2019-01-26 14:01:57+00:00,[],None
330,https://github.com/Rayyan98/Computer-Architecture.git,2019-01-25 09:58:35+00:00,,1,Rayyan98/Computer-Architecture,167525880,Verilog,Computer-Architecture,79,0,2020-05-15 21:25:09+00:00,[],None
331,https://github.com/cs-ece-552/hw3.git,2019-02-07 05:12:44+00:00,CS/ECE 552 HW3 Repo,0,cs-ece-552/hw3,169522605,Verilog,hw3,10,0,2019-02-10 00:01:30+00:00,[],https://api.github.com/licenses/bsd-3-clause
332,https://github.com/zeynephamza/R-type-Single-cycle-MIPS.git,2019-02-07 16:36:58+00:00,Design of MIPS processor but only supporting the R-type instructions which takes a 32-bit instruction as input.,0,zeynephamza/R-type-Single-cycle-MIPS,169604334,Verilog,R-type-Single-cycle-MIPS,1140,0,2019-02-07 16:54:07+00:00,[],None
333,https://github.com/edburke16/Verilog-ALU.git,2019-02-07 18:47:01+00:00,,0,edburke16/Verilog-ALU,169623298,Verilog,Verilog-ALU,1,0,2019-02-07 18:47:50+00:00,[],None
334,https://github.com/cs-ece-552/hw3-newPacifics.git,2019-02-15 20:47:29+00:00,hw3-newPacifics created by GitHub Classroom,0,cs-ece-552/hw3-newPacifics,170926222,Verilog,hw3-newPacifics,8,0,2019-02-15 20:47:39+00:00,[],https://api.github.com/licenses/bsd-3-clause
335,https://github.com/cs-ece-552/assigns-lhoggatt17.git,2019-02-14 17:02:42+00:00,assigns-lhoggatt17 created by GitHub Classroom,0,cs-ece-552/assigns-lhoggatt17,170727082,Verilog,assigns-lhoggatt17,201,0,2019-02-14 17:02:59+00:00,[],None
336,https://github.com/pradyuishere/verilog_codes.git,2019-02-14 12:35:36+00:00,,0,pradyuishere/verilog_codes,170688695,Verilog,verilog_codes,142,0,2019-05-03 12:53:02+00:00,[],None
337,https://github.com/GHLoeng/multi_cycle_cpu.git,2019-02-22 18:15:59+00:00,,1,GHLoeng/multi_cycle_cpu,172113700,Verilog,multi_cycle_cpu,1088,0,2019-02-23 02:55:22+00:00,[],None
338,https://github.com/cs-ece-552/hw3-cjswedes.git,2019-02-12 23:05:21+00:00,hw3-cjswedes created by GitHub Classroom,0,cs-ece-552/hw3-cjswedes,170405117,Verilog,hw3-cjswedes,57,0,2019-02-13 06:34:37+00:00,[],https://api.github.com/licenses/bsd-3-clause
339,https://github.com/meiwenzi/BMP_decoder.git,2019-02-24 07:12:32+00:00,,0,meiwenzi/BMP_decoder,172307681,Verilog,BMP_decoder,1977,0,2019-02-24 07:21:53+00:00,[],https://api.github.com/licenses/bsd-2-clause
340,https://github.com/christaoq0001/verilog_learning.git,2019-02-23 04:28:34+00:00,This repository is for me to study and learng verilog programming,0,christaoq0001/verilog_learning,172170968,Verilog,verilog_learning,0,0,2019-02-23 04:32:00+00:00,[],None
341,https://github.com/cs-ece-552/assigns-bmoe24x.git,2019-02-21 17:12:03+00:00,assigns-bmoe24x created by GitHub Classroom,0,cs-ece-552/assigns-bmoe24x,171912904,Verilog,assigns-bmoe24x,202,0,2019-02-21 17:12:30+00:00,[],None
342,https://github.com/YunyyYY/MIPS-pipeline-simulation.git,2019-02-02 01:19:21+00:00,ve370 Introduction to computer organization project 2,0,YunyyYY/MIPS-pipeline-simulation,168780842,Verilog,MIPS-pipeline-simulation,1122,0,2020-01-12 15:31:47+00:00,[],None
343,https://github.com/FarooqAR/comparch.git,2019-01-23 12:40:21+00:00,My experiments with RISC-V and beyond.,0,FarooqAR/comparch,167181253,Verilog,comparch,345,0,2019-05-03 10:42:26+00:00,[],None
344,https://github.com/serliu/559_Homework1.git,2019-01-22 16:13:53+00:00,,0,serliu/559_Homework1,167025073,Verilog,559_Homework1,105,0,2019-01-22 17:28:23+00:00,[],None
345,https://github.com/yifei-tang/Star-Catcher-Project.git,2019-02-02 03:37:00+00:00,"An interactive side scroller game with PS-2 Keyboard Controls, and VGA display of MIF files coded with Verilog",0,yifei-tang/Star-Catcher-Project,168790666,Verilog,Star-Catcher-Project,2033,0,2019-02-05 02:25:08+00:00,[],None
346,https://github.com/balanx/cpu-fun.git,2019-01-30 14:46:00+00:00,My CPU works for fun,0,balanx/cpu-fun,168359086,Verilog,cpu-fun,51,0,2019-02-19 02:39:08+00:00,[],None
347,https://github.com/swaggarw/ece111-fa18-project6.git,2019-02-07 00:07:08+00:00,MIPS Processor with Co-processor 1 (Floating Point Unit) - ECE 111 :: Project 6,0,swaggarw/ece111-fa18-project6,169496369,Verilog,ece111-fa18-project6,33,0,2019-02-07 00:42:51+00:00,[],https://api.github.com/licenses/gpl-3.0
348,https://github.com/cmcollander/VerilogAu.git,2019-02-13 04:03:27+00:00,,0,cmcollander/VerilogAu,170437728,Verilog,VerilogAu,2,0,2019-02-13 04:04:36+00:00,[],None
349,https://github.com/simcity429/Verilog_Project.git,2019-02-14 10:07:47+00:00,"Verilog project, for custom timer",0,simcity429/Verilog_Project,170670176,Verilog,Verilog_Project,4,0,2019-02-14 10:09:15+00:00,[],None
350,https://github.com/CesarMorichetti/TP-Arquitectura.git,2019-02-13 23:18:55+00:00,,0,CesarMorichetti/TP-Arquitectura,170594421,Verilog,TP-Arquitectura,421,0,2019-09-06 02:48:29+00:00,[],None
351,https://github.com/yashbee313839/Digital-System-Design.git,2019-02-26 17:42:42+00:00,Verilog codes for DSD lab and other assignments,0,yashbee313839/Digital-System-Design,172759937,Verilog,Digital-System-Design,58,0,2019-04-30 09:48:16+00:00,[],None
352,https://github.com/henryjacobson/Counter-Register.git,2019-02-08 16:58:06+00:00,Counts by 3 every negative edge of the clock. Has an asynchronous reset.,0,henryjacobson/Counter-Register,169768671,Verilog,Counter-Register,0,0,2019-02-08 16:59:19+00:00,[],None
353,https://github.com/cs-ece-552/hw3-NoahMattV.git,2019-02-08 18:06:52+00:00,hw3-NoahMattV created by GitHub Classroom,0,cs-ece-552/hw3-NoahMattV,169777536,Verilog,hw3-NoahMattV,136,0,2019-02-13 00:52:01+00:00,[],https://api.github.com/licenses/bsd-3-clause
354,https://github.com/cs-ece-552/hw3-MeganZh.git,2019-02-10 22:03:25+00:00,hw3-MeganZh created by GitHub Classroom,0,cs-ece-552/hw3-MeganZh,170032594,Verilog,hw3-MeganZh,8,0,2019-02-10 22:03:37+00:00,[],https://api.github.com/licenses/bsd-3-clause
355,https://github.com/cs-ece-552/hw3-zli653.git,2019-02-10 23:51:28+00:00,hw3-zli653 created by GitHub Classroom,0,cs-ece-552/hw3-zli653,170041316,Verilog,hw3-zli653,132,0,2019-02-15 22:09:15+00:00,[],https://api.github.com/licenses/bsd-3-clause
356,https://github.com/cs-ece-552/hw3-jsharp4.git,2019-02-15 17:25:49+00:00,hw3-jsharp4 created by GitHub Classroom,0,cs-ece-552/hw3-jsharp4,170902741,Verilog,hw3-jsharp4,177,0,2019-02-16 03:20:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
357,https://github.com/hollanderic/ledmatrix.git,2019-02-20 18:48:03+00:00,Implements framebuffer/driver for scanned RGB LED matrix,0,hollanderic/ledmatrix,171729964,Verilog,ledmatrix,16,0,2019-07-15 22:36:45+00:00,[],None
358,https://github.com/cs-ece-552/assigns-rohanmahapatra.git,2019-02-22 00:39:46+00:00,assigns-rohanmahapatra created by GitHub Classroom,0,cs-ece-552/assigns-rohanmahapatra,171967718,Verilog,assigns-rohanmahapatra,202,0,2019-02-22 00:40:07+00:00,[],None
359,https://github.com/Craig314/DigitalDesign.git,2019-02-23 02:35:05+00:00,,0,Craig314/DigitalDesign,172162338,Verilog,DigitalDesign,597,0,2019-02-23 03:00:04+00:00,[],None
360,https://github.com/phonxvzf/fpga-stash.git,2019-02-17 08:16:25+00:00,A stash of my valuables.,0,phonxvzf/fpga-stash,171097820,Verilog,fpga-stash,4,0,2019-02-17 08:53:20+00:00,[],None
361,https://github.com/cs-ece-552/assigns-mabmatt11.git,2019-02-17 18:52:44+00:00,assigns-mabmatt11 created by GitHub Classroom,0,cs-ece-552/assigns-mabmatt11,171159141,Verilog,assigns-mabmatt11,202,0,2019-02-17 18:53:00+00:00,[],None
362,https://github.com/KBurst/ECE3622_SNAP1_2_6.git,2019-02-14 04:06:52+00:00,,0,KBurst/ECE3622_SNAP1_2_6,170625079,Verilog,ECE3622_SNAP1_2_6,189,0,2019-02-14 04:07:47+00:00,[],None
363,https://github.com/vishalsharma0503/powerglitch.git,2019-02-14 07:07:23+00:00,,0,vishalsharma0503/powerglitch,170644345,Verilog,powerglitch,0,0,2019-02-14 07:22:53+00:00,[],None
364,https://github.com/mdkul22/ucsd-ece260b-mp1.git,2019-02-19 22:34:44+00:00,Mini-project 1,0,mdkul22/ucsd-ece260b-mp1,171560807,Verilog,ucsd-ece260b-mp1,27141,0,2020-04-05 23:41:02+00:00,[],None
365,https://github.com/ag03564/ag03564_CS330.git,2019-01-25 13:09:21+00:00,,0,ag03564/ag03564_CS330,167549142,Verilog,ag03564_CS330,523,0,2019-04-16 05:40:25+00:00,[],None
366,https://github.com/CacheAngus/374.git,2019-01-28 21:45:17+00:00,374 lab work,0,CacheAngus/374,168042708,Verilog,374,14,0,2019-01-31 21:59:24+00:00,[],None
367,https://github.com/hubertbanas/Arcade-Ponpoko_MiSTer.git,2019-01-28 19:56:28+00:00,Arcade: Ponpoko for MiSTer,0,hubertbanas/Arcade-Ponpoko_MiSTer,168027054,Verilog,Arcade-Ponpoko_MiSTer,2891,0,2020-01-16 04:06:21+00:00,[],None
368,https://github.com/marksun2015/verilog.git,2019-01-22 02:51:26+00:00,,0,marksun2015/verilog,166916226,Verilog,verilog,1,0,2019-01-22 03:04:59+00:00,[],None
369,https://github.com/karanpanjabi/ddco_lab_project.git,2019-01-22 09:08:08+00:00,This is a lab project in which I implemented a 16-bit shifter in verilog.,0,karanpanjabi/ddco_lab_project,166962523,Verilog,ddco_lab_project,699,0,2023-01-28 18:15:24+00:00,[],None
370,https://github.com/wsy541/shuziluoji.git,2019-02-25 12:12:54+00:00,,0,wsy541/shuziluoji,172499666,Verilog,shuziluoji,4450,0,2019-02-25 13:17:15+00:00,"['ustb', 'ustb-verilog']",None
371,https://github.com/echoztoronto/2048.git,2019-01-25 06:41:45+00:00,a 2048 game built on DE1-SoC board,0,echoztoronto/2048,167498333,Verilog,2048,24293,0,2019-01-25 07:06:39+00:00,[],None
372,https://github.com/cs-ece-552/hw3-devlafford.git,2019-02-08 03:30:50+00:00,hw3-devlafford created by GitHub Classroom,0,cs-ece-552/hw3-devlafford,169680006,Verilog,hw3-devlafford,6,0,2019-02-09 16:39:21+00:00,[],https://api.github.com/licenses/bsd-3-clause
373,https://github.com/cs-ece-552/hw3-sielicki.git,2019-02-11 04:29:53+00:00,hw3-sielicki created by GitHub Classroom,0,cs-ece-552/hw3-sielicki,170067905,Verilog,hw3-sielicki,14,0,2019-02-14 05:43:05+00:00,[],https://api.github.com/licenses/bsd-3-clause
374,https://github.com/jrs322/EECS318_classword.git,2019-02-26 21:51:31+00:00,Inside here are all of the verilog projects that I did in EECS 318: VLSI Design. ,0,jrs322/EECS318_classword,172796370,Verilog,EECS318_classword,12,0,2019-02-26 21:53:26+00:00,[],None
375,https://github.com/YihangJiang/CPU.git,2019-02-24 22:56:39+00:00,,0,YihangJiang/CPU,172400501,Verilog,CPU,33556,0,2019-04-06 06:52:36+00:00,[],None
376,https://github.com/cs-ece-552/assigns-teann.git,2019-02-20 19:25:28+00:00,assigns-teann created by GitHub Classroom,0,cs-ece-552/assigns-teann,171735482,Verilog,assigns-teann,202,0,2019-02-20 19:25:50+00:00,[],None
377,https://github.com/mounikaponugoti/Floatingpoint-Adder-Subtractor.git,2019-02-20 21:51:42+00:00,This is a course project which designs floating-point adder and subtractor,0,mounikaponugoti/Floatingpoint-Adder-Subtractor,171754899,Verilog,Floatingpoint-Adder-Subtractor,7,0,2019-02-20 21:57:08+00:00,[],None
378,https://github.com/Jonnyi789/MIPS-subset-pipelined-processor.git,2019-01-22 19:35:38+00:00,Using structural-level design,0,Jonnyi789/MIPS-subset-pipelined-processor,167055084,Verilog,MIPS-subset-pipelined-processor,30,0,2019-01-22 19:57:46+00:00,[],None
379,https://github.com/Romeooooooo/HDL_Module.git,2019-01-23 11:43:23+00:00,Verilog and SystemVerilog module,0,Romeooooooo/HDL_Module,167173721,Verilog,HDL_Module,24,0,2019-01-23 11:43:38+00:00,[],None
380,https://github.com/raza03805/sn03805_CS330.git,2019-01-23 12:38:02+00:00,This repository contains all my labs for Computer Architecture.,0,raza03805/sn03805_CS330,167180931,Verilog,sn03805_CS330,68,0,2019-04-05 13:26:26+00:00,[],None
381,https://github.com/stevenmburns/cocotb-clamper.git,2019-02-14 01:47:53+00:00,,0,stevenmburns/cocotb-clamper,170608577,Verilog,cocotb-clamper,714,0,2019-02-26 23:18:05+00:00,[],None
382,https://github.com/cs-ece-552/assigns-zli653.git,2019-02-16 21:51:30+00:00,assigns-zli653 created by GitHub Classroom,0,cs-ece-552/assigns-zli653,171055815,Verilog,assigns-zli653,218,0,2019-02-23 21:36:34+00:00,[],None
383,https://github.com/adityasangawar2007/Traffic-Light-Controller-using-FPGA.git,2019-02-17 04:08:49+00:00,,0,adityasangawar2007/Traffic-Light-Controller-using-FPGA,171080229,Verilog,Traffic-Light-Controller-using-FPGA,5,0,2019-02-17 04:16:04+00:00,[],None
384,https://github.com/Tim-Roche/MyBackMegahertz.git,2019-02-07 22:15:46+00:00,Rowan ECE Computer Arch ,0,Tim-Roche/MyBackMegahertz,169651268,Verilog,MyBackMegahertz,214,0,2019-05-02 21:16:55+00:00,[],None
385,https://github.com/edburke16/Digital-Design-Homework-2.git,2019-02-07 19:16:00+00:00,,0,edburke16/Digital-Design-Homework-2,169627523,Verilog,Digital-Design-Homework-2,2,0,2019-02-07 19:16:30+00:00,[],None
386,https://github.com/williamfu24/CS231-SysProgrmCompOrg.git,2019-02-06 00:14:25+00:00,INTRO SYS PROGRM & COMP ORG,0,williamfu24/CS231-SysProgrmCompOrg,169333469,Verilog,CS231-SysProgrmCompOrg,47444,0,2019-10-24 21:45:15+00:00,[],None
387,https://github.com/vasilescur/Computer.git,2019-01-30 17:05:26+00:00,Custom ISA computer designed in Logisim and then rewritten in Verilog,1,vasilescur/Computer,168381399,Verilog,Computer,83,0,2019-02-25 16:06:08+00:00,[],None
388,https://github.com/hodakermani/MIPS.git,2019-01-30 08:59:08+00:00,,0,hodakermani/MIPS,168311195,Verilog,MIPS,3586,0,2019-01-30 09:18:33+00:00,[],None
389,https://github.com/hubertbanas/Arcade-Gorkans_MiSTer.git,2019-01-28 19:54:19+00:00,Arcade: Gorkans for MiSTer,0,hubertbanas/Arcade-Gorkans_MiSTer,168026665,Verilog,Arcade-Gorkans_MiSTer,3028,0,2020-01-16 04:12:30+00:00,[],None
390,https://github.com/hubertbanas/Arcade-CrushRoller_MiSTer.git,2019-01-28 19:52:51+00:00,Arcade: Crush Roller for MiSTer,0,hubertbanas/Arcade-CrushRoller_MiSTer,168026436,Verilog,Arcade-CrushRoller_MiSTer,3066,0,2020-01-16 04:10:08+00:00,[],None
391,https://github.com/hubertbanas/Arcade-Eyes_MiSTer.git,2019-01-28 19:53:37+00:00,Arcade: Eyes for MiSTer,0,hubertbanas/Arcade-Eyes_MiSTer,168026548,Verilog,Arcade-Eyes_MiSTer,3071,0,2020-01-16 04:09:04+00:00,[],None
392,https://github.com/carbapenam/ece385.git,2019-01-29 01:14:21+00:00,,1,carbapenam/ece385,168065648,Verilog,ece385,30025,0,2019-04-16 05:08:40+00:00,[],None
393,https://github.com/hubertbanas/Arcade-Alibaba_MiSTer.git,2019-01-28 19:41:42+00:00,Arcade: Alibaba and 40 thieves for MiSTer,1,hubertbanas/Arcade-Alibaba_MiSTer,168024758,Verilog,Arcade-Alibaba_MiSTer,3973,0,2020-01-16 04:06:50+00:00,[],None
394,https://github.com/alpocnito/cansat.git,2019-01-25 16:02:08+00:00,Cansat competition,0,alpocnito/cansat,167574004,Verilog,cansat,9,0,2019-01-25 16:12:54+00:00,[],None
395,https://github.com/BMohiuddin/bm03751-CS330.git,2019-01-25 09:54:10+00:00,,0,BMohiuddin/bm03751-CS330,167525129,Verilog,bm03751-CS330,30,0,2019-03-29 13:31:34+00:00,[],None
396,https://github.com/AhmedNasr7/Pipelined-MIPS-Processor.git,2019-01-31 00:51:04+00:00,Verilog code for Pipeline Processor based on MIPS RISC Architecture.,0,AhmedNasr7/Pipelined-MIPS-Processor,168439092,Verilog,Pipelined-MIPS-Processor,23,0,2019-09-09 09:44:42+00:00,[],None
397,https://github.com/comparch-s19/LEGv8.git,2019-02-04 15:32:46+00:00,Reference repository for LEGv8 processor,4,comparch-s19/LEGv8,169100518,Verilog,LEGv8,17,0,2019-03-26 21:38:05+00:00,[],None
398,https://github.com/NurullahGundogdu/single-cycle-datapath-veriloghdl.git,2019-02-13 21:26:13+00:00,,0,NurullahGundogdu/single-cycle-datapath-veriloghdl,170581943,Verilog,single-cycle-datapath-veriloghdl,49,0,2019-07-28 18:38:46+00:00,[],None
399,https://github.com/maze1377/ATM-verilog.git,2019-01-29 20:43:20+00:00,my University project,0,maze1377/ATM-verilog,168225562,Verilog,ATM-verilog,4,0,2021-12-07 11:25:21+00:00,[],None
400,https://github.com/maeddz/MIPS_pipeline.git,2019-02-06 11:25:59+00:00,"verilog code to simulate MIPS pipeline with 5 stages featuring hazard detection, forwarding unit and SRAM",0,maeddz/MIPS_pipeline,169395511,Verilog,MIPS_pipeline,17,0,2019-02-06 11:35:04+00:00,[],None
401,https://github.com/snxiong/Non-Return-To-Zero-Inverter-NRZI-.git,2019-02-04 22:53:17+00:00,,0,snxiong/Non-Return-To-Zero-Inverter-NRZI-,169162464,Verilog,Non-Return-To-Zero-Inverter-NRZI-,1,0,2019-02-04 22:56:20+00:00,[],None
402,https://github.com/syednayl/sm03916_CS330.git,2019-01-30 07:10:28+00:00,,0,syednayl/sm03916_CS330,168296538,Verilog,sm03916_CS330,56,0,2019-04-08 16:25:06+00:00,[],None
403,https://github.com/chyyran/csc258.git,2019-02-09 22:48:35+00:00,,0,chyyran/csc258,169922111,Verilog,csc258,3214,0,2023-01-28 10:21:11+00:00,[],None
404,https://github.com/hubertbanas/Arcade-SuperGlob_MiSTer.git,2019-01-28 19:57:35+00:00,Arcade: Super Glob for MiSTer,0,hubertbanas/Arcade-SuperGlob_MiSTer,168027281,Verilog,Arcade-SuperGlob_MiSTer,3876,0,2020-01-16 04:08:13+00:00,[],None
405,https://github.com/gaurishsm/Implementing-DNS-Domain-Name-Server-Application-over-UDP-User-Datagram-Protocol-.git,2019-02-01 05:29:43+00:00,,0,gaurishsm/Implementing-DNS-Domain-Name-Server-Application-over-UDP-User-Datagram-Protocol-,168647374,Verilog,Implementing-DNS-Domain-Name-Server-Application-over-UDP-User-Datagram-Protocol-,75,0,2019-02-01 05:40:34+00:00,[],None
406,https://github.com/PaulMatthewMartinez/Lab-8.git,2019-01-30 05:40:59+00:00,Image Processor Using ROM Storage,0,PaulMatthewMartinez/Lab-8,168285908,Verilog,Lab-8,366,0,2019-01-30 07:36:17+00:00,[],None
407,https://github.com/galferos/ee260_2019_spring_materials_week_06_repo.git,2019-02-13 19:16:25+00:00,,5,galferos/ee260_2019_spring_materials_week_06_repo,170564697,Verilog,ee260_2019_spring_materials_week_06_repo,40,0,2020-01-26 00:08:03+00:00,[],None
408,https://github.com/cs-ece-552/assigns-devlafford.git,2019-02-13 04:38:19+00:00,assigns-devlafford created by GitHub Classroom,0,cs-ece-552/assigns-devlafford,170441181,Verilog,assigns-devlafford,197,0,2019-02-13 04:38:39+00:00,[],None
409,https://github.com/nikhilbalwani/Huffman-Encoding-Verilog.git,2019-02-12 10:10:49+00:00,Huffman encoding in Verilog Hardware Definition Language.,1,nikhilbalwani/Huffman-Encoding-Verilog,170296132,Verilog,Huffman-Encoding-Verilog,8,0,2019-02-12 10:12:10+00:00,[],None
410,https://github.com/kimdo7/cs147.git,2019-01-31 01:43:37+00:00,,0,kimdo7/cs147,168444392,Verilog,cs147,91725,0,2019-02-20 07:17:20+00:00,[],None
411,https://github.com/cornell-ece5745/ece5745-S02-back-end.git,2019-02-01 03:07:50+00:00,Section 02: ASIC Flow Back-End,1,cornell-ece5745/ece5745-S02-back-end,168634635,Verilog,ece5745-S02-back-end,28883,0,2023-02-03 03:03:16+00:00,[],None
412,https://github.com/FJJLeon/DCD-Lab-2018.git,2019-02-07 14:49:52+00:00,"labs of course SE345 (Digital Component Design), SJTU",0,FJJLeon/DCD-Lab-2018,169587852,Verilog,DCD-Lab-2018,59910,0,2023-09-15 13:46:34+00:00,[],None
413,https://github.com/Colt94/Verilog-Projects.git,2019-02-21 00:47:03+00:00,,0,Colt94/Verilog-Projects,171772871,Verilog,Verilog-Projects,13,0,2020-06-30 17:12:41+00:00,[],None
414,https://github.com/randrews/icestorm-project.git,2019-02-19 05:21:21+00:00,A Dockerfile and Makefile to build Verilog and install it on the Go Board,0,randrews/icestorm-project,171410196,Verilog,icestorm-project,8,0,2019-04-13 01:18:17+00:00,[],None
415,https://github.com/babys-first-processor/CPU.git,2019-01-25 05:26:00+00:00,64-bit ARM processor for Computer Architecture course at Rowan University,3,babys-first-processor/CPU,167489907,Verilog,CPU,3123,0,2019-05-09 18:29:55+00:00,[],https://api.github.com/licenses/mit
416,https://github.com/fat1nad/fn3768_CS330.git,2019-01-22 06:04:38+00:00,Computer Architecture Lab Repository,0,fat1nad/fn3768_CS330,166936746,Verilog,fn3768_CS330,306,0,2020-07-15 19:21:58+00:00,[],None
417,https://github.com/schume0417/computer-architecture.git,2019-01-25 07:32:54+00:00,,0,schume0417/computer-architecture,167505095,Verilog,computer-architecture,516,0,2019-02-22 03:44:12+00:00,[],None
418,https://github.com/ss03536/ss03536_CS330.git,2019-01-25 13:08:38+00:00,,0,ss03536/ss03536_CS330,167549070,Verilog,ss03536_CS330,205,0,2019-02-22 13:39:00+00:00,[],None
419,https://github.com/IBassemTarek/pipe-line.git,2019-01-22 22:31:57+00:00,,0,IBassemTarek/pipe-line,167077524,Verilog,pipe-line,1029,0,2019-01-22 22:36:43+00:00,[],None
420,https://github.com/InaraNC/ic03561_CS330.git,2019-01-22 11:41:32+00:00,,1,InaraNC/ic03561_CS330,166984037,Verilog,ic03561_CS330,60,0,2019-04-05 12:38:34+00:00,[],None
421,https://github.com/msh54/Ergs-Do-Float-Final-Project.git,2019-01-22 20:06:48+00:00,Class project to create a smart erg (rowing machine) that uses two arrays of sensors to calculate and display metrics of the rowing form of a user.,0,msh54/Ergs-Do-Float-Final-Project,167059525,Verilog,Ergs-Do-Float-Final-Project,10356,0,2019-01-22 20:09:02+00:00,[],None
422,https://github.com/mwgyn/huawei_eth.git,2019-01-26 03:36:57+00:00,,0,mwgyn/huawei_eth,167646021,Verilog,huawei_eth,12306,0,2019-02-01 07:14:02+00:00,[],None
423,https://github.com/kpgaffney/cs552-project.git,2019-02-24 21:17:13+00:00,,0,kpgaffney/cs552-project,172391375,Verilog,cs552-project,46369,0,2019-11-14 23:32:41+00:00,[],None
424,https://github.com/homemadechowder/EEC181A-Lab3-Test.git,2019-02-23 06:13:21+00:00,Lab 3 Test Project,0,homemadechowder/EEC181A-Lab3-Test,172178755,Verilog,EEC181A-Lab3-Test,71,0,2019-05-13 05:56:12+00:00,[],None
425,https://github.com/cs-ece-552/assigns-MeganZh.git,2019-02-22 17:51:17+00:00,assigns-MeganZh created by GitHub Classroom,0,cs-ece-552/assigns-MeganZh,172110156,Verilog,assigns-MeganZh,210,0,2019-02-23 04:17:11+00:00,[],None
426,https://github.com/taimur-hassan/Ghost-Arcade-Game.git,2019-02-21 20:11:54+00:00,"Arcade style replica of Google's Halloween doodle game, made as a final project for my Digital Systems course.",0,taimur-hassan/Ghost-Arcade-Game,171938160,Verilog,Ghost-Arcade-Game,16500,0,2019-03-17 18:55:01+00:00,[],None
427,https://github.com/elettronicagf/zynq_0629_hw_vivado.git,2019-01-29 16:29:46+00:00,Vivado project for 0629 Zynq evb board,0,elettronicagf/zynq_0629_hw_vivado,168187886,Verilog,zynq_0629_hw_vivado,2710,0,2019-01-29 16:43:38+00:00,[],None
428,https://github.com/PaulMatthewMartinez/A-Combinational-Video-Display-Circuit.git,2019-01-30 07:30:17+00:00,lab project,0,PaulMatthewMartinez/A-Combinational-Video-Display-Circuit,168299119,Verilog,A-Combinational-Video-Display-Circuit,127,0,2019-01-30 07:35:45+00:00,[],None
429,https://github.com/PaulMatthewMartinez/Coin-Counter.git,2019-01-30 07:43:35+00:00,,0,PaulMatthewMartinez/Coin-Counter,168300864,Verilog,Coin-Counter,158,0,2019-01-30 07:45:43+00:00,[],None
430,https://github.com/travisaubrey76/FPGA-Digital-Clock.git,2019-02-14 23:10:55+00:00,FPGA Digital Clock,0,travisaubrey76/FPGA-Digital-Clock,170770820,Verilog,FPGA-Digital-Clock,121,0,2019-02-14 23:12:01+00:00,[],None
431,https://github.com/cs-ece-552/hw3-rmartins2.git,2019-02-15 00:26:45+00:00,hw3-rmartins2 created by GitHub Classroom,0,cs-ece-552/hw3-rmartins2,170777456,Verilog,hw3-rmartins2,8,0,2019-02-15 00:27:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
432,https://github.com/robert1636/8-bit-microprocessor.git,2019-02-04 20:12:14+00:00,,0,robert1636/8-bit-microprocessor,169141915,Verilog,8-bit-microprocessor,2,0,2019-02-04 20:15:59+00:00,[],None
433,https://github.com/cs-ece-552/assigns-michaelx812.git,2019-02-19 02:23:20+00:00,assigns-michaelx812 created by GitHub Classroom,0,cs-ece-552/assigns-michaelx812,171390031,Verilog,assigns-michaelx812,202,0,2019-02-19 02:23:36+00:00,[],None
434,https://github.com/anaamansari/CNN.git,2019-02-07 02:13:28+00:00,,1,anaamansari/CNN,169507264,Verilog,CNN,39555,0,2019-02-09 01:45:51+00:00,[],None
435,https://github.com/cs-ece-552/hw3-KyleRoarty.git,2019-02-07 23:55:49+00:00,hw3-KyleRoarty created by GitHub Classroom,0,cs-ece-552/hw3-KyleRoarty,169661644,Verilog,hw3-KyleRoarty,6,0,2019-02-07 23:56:00+00:00,[],https://api.github.com/licenses/bsd-3-clause
436,https://github.com/mb03748/mb03748_CS330.git,2019-01-25 13:28:21+00:00,,0,mb03748/mb03748_CS330,167551682,Verilog,mb03748_CS330,335,0,2020-10-24 21:33:40+00:00,[],None
437,https://github.com/cs-ece-552/assigns-rmartins2.git,2019-02-21 22:36:37+00:00,assigns-rmartins2 created by GitHub Classroom,0,cs-ece-552/assigns-rmartins2,171955950,Verilog,assigns-rmartins2,202,0,2019-02-21 22:37:01+00:00,[],None
438,https://github.com/cs-ece-552/assigns-NoahMattV.git,2019-02-17 17:41:47+00:00,assigns-NoahMattV created by GitHub Classroom,0,cs-ece-552/assigns-NoahMattV,171152031,Verilog,assigns-NoahMattV,1849,0,2019-03-28 16:06:59+00:00,[],None
439,https://github.com/SSt6708/Verilog-Final-Project.git,2019-02-03 23:46:36+00:00,ECE241 Final Project,0,SSt6708/Verilog-Final-Project,169006740,Verilog,Verilog-Final-Project,54,0,2019-02-03 23:57:15+00:00,[],None
440,https://github.com/pratyushmn/HardwareCricketGame.git,2019-02-08 23:26:37+00:00,"A cricket game that runs on the De1-SOC FPGA board, with VGA output and input using switches and keys",0,pratyushmn/HardwareCricketGame,169812314,Verilog,HardwareCricketGame,3278,0,2019-02-08 23:35:56+00:00,[],None
441,https://github.com/qwekelly/hdu_stu_Files.git,2019-01-22 06:34:45+00:00,,1,qwekelly/hdu_stu_Files,166940654,Verilog,hdu_stu_Files,5878,0,2019-01-22 08:43:13+00:00,[],None
442,https://github.com/QYCccccc/Computer-organize-design.git,2019-02-18 12:55:36+00:00,计算机组成原理课程设计,0,QYCccccc/Computer-organize-design,171284230,Verilog,Computer-organize-design,631,0,2019-02-27 06:52:56+00:00,[],None
443,https://github.com/leihchen/Spring2019_385.git,2019-02-15 23:14:12+00:00,ECE385 Labs Spring 2019,0,leihchen/Spring2019_385,170940571,Verilog,Spring2019_385,857256,0,2019-05-04 01:33:26+00:00,[],None
444,https://github.com/kaousheik/IITm_courses.git,2019-02-13 10:24:05+00:00,question papers and books,0,kaousheik/IITm_courses,170487766,Verilog,IITm_courses,694011,0,2022-05-13 13:16:51+00:00,[],None
445,https://github.com/benschau/cs3220_processor.git,2019-02-11 22:56:20+00:00,cs3220 processor w/ verilog,0,benschau/cs3220_processor,170215905,Verilog,cs3220_processor,71246,0,2019-04-22 15:10:23+00:00,[],None
446,https://github.com/whutddk/Verilog_RA_Script.git,2019-02-12 06:49:05+00:00,,0,whutddk/Verilog_RA_Script,170267528,Verilog,Verilog_RA_Script,119678,0,2019-07-07 06:35:04+00:00,[],https://api.github.com/licenses/mit
447,https://github.com/YoheiKoga/tinyfpgaSamples.git,2019-02-07 12:31:25+00:00,tinyFPGA Verilog samples for my learning,0,YoheiKoga/tinyfpgaSamples,169568615,Verilog,tinyfpgaSamples,4075,0,2019-03-10 02:33:14+00:00,[],None
448,https://github.com/I-Doctor/memory_pool_module_in_dpu_v1.git,2019-01-24 13:59:47+00:00,memory pool module of DPU v1 project.,0,I-Doctor/memory_pool_module_in_dpu_v1,167376483,Verilog,memory_pool_module_in_dpu_v1,26,0,2023-01-01 15:07:58+00:00,[],None
449,https://github.com/TwTravel/Altera-DE2-processor.git,2019-02-01 20:49:16+00:00,A pipelined MIPS-like architecture processor written in Verilog for the Altera DE2-115 Board,0,TwTravel/Altera-DE2-processor,168758386,Verilog,Altera-DE2-processor,174,0,2019-02-01 20:49:19+00:00,[],https://api.github.com/licenses/mit
450,https://github.com/serkansorman/Single-Cycle-MIPS-with-Structural-Verilog.git,2019-02-01 14:24:20+00:00,Final Project of Computer Organizations,0,serkansorman/Single-Cycle-MIPS-with-Structural-Verilog,168708905,Verilog,Single-Cycle-MIPS-with-Structural-Verilog,1586,0,2019-02-01 14:25:34+00:00,[],None
451,https://github.com/cs-ece-552/assigns-WCooper2.git,2019-02-16 21:16:51+00:00,assigns-WCooper2 created by GitHub Classroom,0,cs-ece-552/assigns-WCooper2,171052952,Verilog,assigns-WCooper2,202,0,2019-02-16 21:17:04+00:00,[],None
452,https://github.com/pikamonvvs/MIPS-Verilog-Sandbox.git,2019-02-16 13:25:42+00:00,MIPS32 Verilog Multicore Processor Sandbox,0,pikamonvvs/MIPS-Verilog-Sandbox,171006614,Verilog,MIPS-Verilog-Sandbox,38,0,2019-02-24 14:13:00+00:00,[],None
453,https://github.com/cs-ece-552/hw3-Josh-Gerrelts.git,2019-02-15 18:26:14+00:00,hw3-Josh-Gerrelts created by GitHub Classroom,0,cs-ece-552/hw3-Josh-Gerrelts,170910022,Verilog,hw3-Josh-Gerrelts,8,0,2019-02-15 18:26:32+00:00,[],https://api.github.com/licenses/bsd-3-clause
454,https://github.com/TishukBogdana/begin_verilog.git,2019-02-04 07:10:25+00:00,,0,TishukBogdana/begin_verilog,169040252,Verilog,begin_verilog,10,0,2019-05-04 14:49:26+00:00,[],None
455,https://github.com/HarryChen1995/MIPS_Pipelining_Verilog.git,2019-01-24 00:27:46+00:00,Custom MIPS Processor,0,HarryChen1995/MIPS_Pipelining_Verilog,167274925,Verilog,MIPS_Pipelining_Verilog,80,0,2020-09-01 22:03:50+00:00,[],https://api.github.com/licenses/mit
456,https://github.com/nakatashi/ad9958_controller.git,2019-01-23 10:04:39+00:00,hardware implemented ad9958 master controller.,0,nakatashi/ad9958_controller,167161024,Verilog,ad9958_controller,11158,0,2019-01-26 12:49:11+00:00,[],https://api.github.com/licenses/mit
457,https://github.com/henryjacobson/32-bit-32-Register-file.git,2019-02-20 00:01:50+00:00,"Has 2 inputs, an asynchronous clear, a clock input, and an output",0,henryjacobson/32-bit-32-Register-file,171569792,Verilog,32-bit-32-Register-file,1,0,2019-02-20 00:09:56+00:00,[],None
458,https://github.com/mertkayacs/16-Bit-Processor.git,2019-02-19 22:13:25+00:00,16 Bit Processor Project (InstructionPerCycle = 1) ,0,mertkayacs/16-Bit-Processor,171558386,Verilog,16-Bit-Processor,33,0,2020-07-10 20:58:57+00:00,[],None
459,https://github.com/Marv1098/CMPEN-331.git,2019-02-22 02:02:56+00:00,,0,Marv1098/CMPEN-331,171977120,Verilog,CMPEN-331,3,0,2019-02-22 02:08:00+00:00,[],None
460,https://github.com/MohitKS5/CS220_Labs_2k19.git,2019-02-23 02:51:56+00:00,,0,MohitKS5/CS220_Labs_2k19,172163695,Verilog,CS220_Labs_2k19,25,0,2019-04-08 15:38:01+00:00,[],None
461,https://github.com/vt-ece4514-s19/tonegen.git,2019-02-21 15:44:49+00:00,,0,vt-ece4514-s19/tonegen,171899471,Verilog,tonegen,4918,0,2019-02-21 15:48:03+00:00,[],None
462,https://github.com/SherryMu/sm04120_CS-330.git,2019-01-25 09:44:34+00:00,,0,SherryMu/sm04120_CS-330,167523728,Verilog,sm04120_CS-330,53,0,2019-04-26 13:32:22+00:00,[],None
463,https://github.com/dwu1996/DLD_final.git,2019-01-28 17:00:55+00:00,數位邏輯設計,0,dwu1996/DLD_final,168000098,Verilog,DLD_final,158,0,2019-01-28 17:02:55+00:00,[],None
464,https://github.com/ptia/BrainHack.git,2019-02-05 23:04:29+00:00,Brainfuck CPU for ICHack19,0,ptia/BrainHack,169326795,Verilog,BrainHack,22,0,2019-02-09 16:54:10+00:00,"['verilog', 'cpu', 'risc', 'brainfuck']",None
465,https://github.com/hoangminh2408/ECE-3829-lab1.git,2019-02-01 05:43:17+00:00,Lab 1 for ECE 3829,0,hoangminh2408/ECE-3829-lab1,168648592,Verilog,ECE-3829-lab1,2,0,2019-02-01 05:44:12+00:00,[],None
466,https://github.com/serkansorman/Computer-Organizations-Projects.git,2019-02-01 14:18:03+00:00,Includes all homeworks in CSE 331 (2018-2019),0,serkansorman/Computer-Organizations-Projects,168708055,Verilog,Computer-Organizations-Projects,3727,0,2019-02-01 14:20:09+00:00,[],None
467,https://github.com/kk03925/kk03925_CS330.git,2019-01-25 13:32:30+00:00,,0,kk03925/kk03925_CS330,167552215,Verilog,kk03925_CS330,1265,0,2019-04-19 08:45:40+00:00,[],None
468,https://github.com/adishegde/cp-sap-verilog.git,2019-01-23 08:57:16+00:00,"SAP-1 implementation in Verilog as part of 2nd Semester's ""Digital Design"" course assignment",0,adishegde/cp-sap-verilog,167150455,Verilog,cp-sap-verilog,484,0,2019-01-23 09:00:50+00:00,[],None
469,https://github.com/corecode/forth-cpu.git,2019-01-27 14:00:27+00:00,,1,corecode/forth-cpu,167815176,Verilog,forth-cpu,47,0,2022-08-03 15:12:20+00:00,[],None
470,https://github.com/hubertbanas/Arcade-PacmanClub_MiSTer.git,2019-01-28 19:55:46+00:00,Arcade: Pacman Club for MiSTer,0,hubertbanas/Arcade-PacmanClub_MiSTer,168026919,Verilog,Arcade-PacmanClub_MiSTer,3050,0,2020-01-16 04:11:09+00:00,[],None
471,https://github.com/hubertbanas/Arcade-Woodpecker_MiSTer.git,2019-01-28 19:58:14+00:00,Arcade: Woodpecker for MiSTer,1,hubertbanas/Arcade-Woodpecker_MiSTer,168027395,Verilog,Arcade-Woodpecker_MiSTer,3002,0,2020-01-16 04:07:41+00:00,[],None
472,https://github.com/cs-ece-552/hw3-kwilson33.git,2019-02-11 18:38:05+00:00,hw3-kwilson33 created by GitHub Classroom,0,cs-ece-552/hw3-kwilson33,170181051,Verilog,hw3-kwilson33,19,0,2019-02-15 04:09:13+00:00,[],None
473,https://github.com/NathanFranczyk/Verilog.git,2019-02-14 14:09:48+00:00,,0,NathanFranczyk/Verilog,170701404,Verilog,Verilog,760,0,2019-02-14 17:23:38+00:00,[],None
474,https://github.com/mshahzain/ms03977_CS330.git,2019-01-30 07:27:56+00:00,Repo for keeping Lab files for CS330,0,mshahzain/ms03977_CS330,168298860,Verilog,ms03977_CS330,598,0,2019-05-27 17:09:19+00:00,[],None
475,https://github.com/cs-ece-552/assigns-jsharp4.git,2019-02-20 19:42:32+00:00,assigns-jsharp4 created by GitHub Classroom,0,cs-ece-552/assigns-jsharp4,171737879,Verilog,assigns-jsharp4,11217,0,2019-04-17 00:12:27+00:00,[],None
476,https://github.com/emrekavak/CSE331-Computer_Organization_HomeWorks.git,2019-01-25 21:27:33+00:00,Computer_Organization HomeWorks 2018-2019 ,0,emrekavak/CSE331-Computer_Organization_HomeWorks,167616279,Verilog,CSE331-Computer_Organization_HomeWorks,3768,0,2020-12-11 10:54:26+00:00,[],None
477,https://github.com/zh03605/zh03605_CS330.git,2019-01-25 13:30:28+00:00,Labs submission ,0,zh03605/zh03605_CS330,167551964,Verilog,zh03605_CS330,450,0,2019-04-30 10:37:47+00:00,[],None
478,https://github.com/volkanbenzer/UART-Module.git,2019-02-01 19:28:08+00:00,The project was tested in simulation and Xilinx development board. ,0,volkanbenzer/UART-Module,168749518,Verilog,UART-Module,58,0,2023-03-19 18:15:57+00:00,"['verilog', 'uart', 'xilinx']",None
479,https://github.com/TheRobotCarlson/Advanced-Computer-Architecture.git,2019-02-01 20:32:53+00:00,"Work for EE480, Advanced Computer Architecture, at UKY",0,TheRobotCarlson/Advanced-Computer-Architecture,168756649,Verilog,Advanced-Computer-Architecture,929,0,2019-04-28 18:59:35+00:00,[],None
480,https://github.com/hmellifera/icebreaker-video-stuff.git,2019-02-11 07:09:08+00:00,Video-related FPGA experiments for the iCEBreaker board,0,hmellifera/icebreaker-video-stuff,170083573,Verilog,icebreaker-video-stuff,8,0,2023-11-09 16:30:55+00:00,[],None
481,https://github.com/cs-ece-552/assigns-tbhagwat.git,2019-02-21 20:33:23+00:00,assigns-tbhagwat created by GitHub Classroom,0,cs-ece-552/assigns-tbhagwat,171940969,Verilog,assigns-tbhagwat,202,0,2019-02-21 20:33:56+00:00,[],None
482,https://github.com/KellyHsiung/VLSI_System_Design.git,2019-02-23 13:57:57+00:00,,0,KellyHsiung/VLSI_System_Design,172220424,Verilog,VLSI_System_Design,63498,0,2019-06-22 17:26:52+00:00,[],None
483,https://github.com/cs-ece-552/assigns-jmiller44.git,2019-02-22 17:35:55+00:00,assigns-jmiller44 created by GitHub Classroom,0,cs-ece-552/assigns-jmiller44,172107945,Verilog,assigns-jmiller44,210,0,2019-02-23 03:52:02+00:00,[],None
484,https://github.com/cs-ece-552/assigns-lee343.git,2019-02-23 00:53:18+00:00,assigns-lee343 created by GitHub Classroom,1,cs-ece-552/assigns-lee343,172154499,Verilog,assigns-lee343,210,0,2019-02-23 00:53:30+00:00,[],None
485,https://github.com/alienavi/DSD-DigitalSystemDesigns.git,2019-01-24 17:19:10+00:00,,0,alienavi/DSD-DigitalSystemDesigns,167406686,Verilog,DSD-DigitalSystemDesigns,6,0,2019-01-24 17:29:01+00:00,[],None
486,https://github.com/APTXOUS/MIPS54_Uncorrect.git,2019-01-25 07:26:26+00:00,mips54 单周期cpu 我也不记得能不能用了,0,APTXOUS/MIPS54_Uncorrect,167504224,Verilog,MIPS54_Uncorrect,23115,0,2019-01-25 07:36:39+00:00,[],None
487,https://github.com/JacobMcMorrow/Labs.git,2019-01-29 01:44:46+00:00,,0,JacobMcMorrow/Labs,168069220,Verilog,Labs,67,0,2019-03-04 23:54:05+00:00,[],None
488,https://github.com/JacobJae/hardware_language.git,2019-01-22 20:38:37+00:00,Implement CPU using hardware language 'Verilog',1,JacobJae/hardware_language,167063699,Verilog,hardware_language,3,0,2019-01-22 20:39:54+00:00,[],None
489,https://github.com/cs-ece-552/hw3-gaffneyk.git,2019-02-11 21:14:55+00:00,hw3-gaffneyk created by GitHub Classroom,0,cs-ece-552/hw3-gaffneyk,170203433,Verilog,hw3-gaffneyk,8,0,2019-02-11 21:15:16+00:00,[],https://api.github.com/licenses/bsd-3-clause
490,https://github.com/cs-ece-552/hw3-WCooper2.git,2019-02-11 22:08:56+00:00,hw3-WCooper2 created by GitHub Classroom,0,cs-ece-552/hw3-WCooper2,170210550,Verilog,hw3-WCooper2,14,0,2019-02-16 20:51:57+00:00,[],https://api.github.com/licenses/bsd-3-clause
491,https://github.com/lvcargnini/dot.git,2019-01-29 20:20:44+00:00,verilog dot product lib,0,lvcargnini/dot,168222443,Verilog,dot,6,0,2019-11-11 18:41:27+00:00,[],None
492,https://github.com/Wibben/Head-to-Head-Poker.git,2019-02-01 02:56:21+00:00,"Head to Head poker game for the DE1-SoC FPGA development board, uses PS2 keyboard input and VGA output",0,Wibben/Head-to-Head-Poker,168633372,Verilog,Head-to-Head-Poker,4609,0,2019-02-01 03:08:18+00:00,[],None
493,https://github.com/MinikOlsenLyd/ETDSPC.git,2019-02-12 13:21:58+00:00,ETDSPC-01,0,MinikOlsenLyd/ETDSPC,170321845,Verilog,ETDSPC,4124,0,2019-02-13 08:48:19+00:00,[],None
494,https://github.com/Vinayak658/Computer_Architecture.git,2019-02-01 08:58:11+00:00,,0,Vinayak658/Computer_Architecture,168669804,Verilog,Computer_Architecture,5,0,2019-02-01 09:00:23+00:00,[],None
495,https://github.com/NicolasRochaPacheco/Core101.git,2019-02-01 19:59:41+00:00,"This is the main repository for Core101, a RISC-V based core.",0,NicolasRochaPacheco/Core101,168753118,Verilog,Core101,498,0,2021-01-12 13:46:14+00:00,[],https://api.github.com/licenses/gpl-3.0
496,https://github.com/cs-ece-552/assigns-mattsinc.git,2019-02-18 06:27:04+00:00,assigns-mattsinc created by GitHub Classroom,0,cs-ece-552/assigns-mattsinc,171227135,Verilog,assigns-mattsinc,202,0,2019-02-18 06:27:18+00:00,[],None
497,https://github.com/mystehund/fpga_cryptography.git,2019-02-26 23:10:12+00:00,Junior Design: FPGA Cryptographic Implementation ,0,mystehund/fpga_cryptography,172805187,Verilog,fpga_cryptography,105,0,2019-05-01 22:32:07+00:00,[],None
498,https://github.com/Blinderblinder/Principle-of-Computer-Composition.git,2019-02-24 06:48:18+00:00,Curriculum Design,0,Blinderblinder/Principle-of-Computer-Composition,172305753,Verilog,Principle-of-Computer-Composition,11,0,2019-02-24 06:57:49+00:00,[],None
499,https://github.com/SOHAIL73824/Memory-Tester-game.git,2019-02-20 20:52:47+00:00,,0,SOHAIL73824/Memory-Tester-game,171747470,Verilog,Memory-Tester-game,10908,0,2019-02-20 20:59:27+00:00,[],None
500,https://github.com/Baileymnm1999/Baej.git,2019-02-18 19:54:57+00:00,,0,Baileymnm1999/Baej,171347080,Verilog,Baej,12234,0,2019-02-18 19:57:17+00:00,[],None
501,https://github.com/vt-ece4514-s19/quadratic.git,2019-02-19 17:27:20+00:00,,0,vt-ece4514-s19/quadratic,171518152,Verilog,quadratic,1,0,2019-02-19 21:27:04+00:00,[],None
502,https://github.com/binamaria/Functional-emulator.git,2019-02-03 04:32:29+00:00,"Implemented the following: 1.Wrote Fibonacci program in 6502 assembly language and converted it to machine code.  2.Memory address FE - input, holds the index of the fibonacci number.  Address FF - output, wrote the final fibonacci number here.",0,binamaria/Functional-emulator,168909403,Verilog,Functional-emulator,14,0,2019-02-03 04:46:09+00:00,[],None
503,https://github.com/serliu/Homework3_559.git,2019-02-07 19:44:38+00:00,,0,serliu/Homework3_559,169631647,Verilog,Homework3_559,2946,0,2019-02-07 19:47:37+00:00,[],None
504,https://github.com/AnthonyAllwood/SystemonChipPYNQZ1.git,2019-02-10 02:40:43+00:00,"This project involves analyzing and refining the Verilog code and design for a 32-bit MIPS processor and implementing specific instructions on the PYNQ-Z1 hardware board. This implementation, along with the establishment, synthesis, and analysis of ZYNQ design were completed using the Xilinx Vivado Integrated Development Environment. ",0,AnthonyAllwood/SystemonChipPYNQZ1,169936324,Verilog,SystemonChipPYNQZ1,30,0,2019-10-23 06:23:27+00:00,[],None
505,https://github.com/gtr/v.git,2019-02-07 01:47:54+00:00,verilog code dump,0,gtr/v,169505126,Verilog,v,0,0,2019-02-07 01:48:18+00:00,[],None
506,https://github.com/cs-ece-552/hw3-teann.git,2019-02-08 17:53:08+00:00,hw3-teann created by GitHub Classroom,0,cs-ece-552/hw3-teann,169775937,Verilog,hw3-teann,6,0,2019-02-08 17:53:20+00:00,[],https://api.github.com/licenses/bsd-3-clause
507,https://github.com/lxteam/ideal_pipeline_cpu.git,2019-02-20 05:09:36+00:00,理想五段流水cpu,0,lxteam/ideal_pipeline_cpu,171605025,Verilog,ideal_pipeline_cpu,87,0,2019-02-21 04:24:51+00:00,[],None
508,https://github.com/yusufbavas/Single-cycle-MIPS-with-Structural-Verilog.git,2019-02-20 18:54:33+00:00,,0,yusufbavas/Single-cycle-MIPS-with-Structural-Verilog,171730875,Verilog,Single-cycle-MIPS-with-Structural-Verilog,32,0,2019-06-13 09:23:18+00:00,[],None
509,https://github.com/cs-ece-552/assigns-starcevich.git,2019-02-19 23:12:26+00:00,assigns-starcevich created by GitHub Classroom,0,cs-ece-552/assigns-starcevich,171565040,Verilog,assigns-starcevich,202,0,2019-02-19 23:12:43+00:00,[],None
510,https://github.com/sailesh31/Traffic-Light-Simulator.git,2019-02-18 13:17:03+00:00,Traffic Light implented at a 4 road crossing using verilog,0,sailesh31/Traffic-Light-Simulator,171287521,Verilog,Traffic-Light-Simulator,8,0,2019-12-22 13:10:15+00:00,[],None
511,https://github.com/apollo-lhc/Cornell_CM_Rev1_HW.git,2019-02-18 14:43:20+00:00,"Cornell files for 6089-103 PCB, including schematics, layout, documentation",1,apollo-lhc/Cornell_CM_Rev1_HW,171301327,Verilog,Cornell_CM_Rev1_HW,138262,0,2021-11-23 20:19:56+00:00,[],None
512,https://github.com/Ravikiran2402/Traffic-Sim-with-LFSR.git,2019-02-18 13:25:18+00:00,Traffic sim in Iverilog,0,Ravikiran2402/Traffic-Sim-with-LFSR,171288730,Verilog,Traffic-Sim-with-LFSR,6,0,2019-10-13 05:36:18+00:00,[],None
513,https://github.com/jfetkotto/VerilogSynth.git,2019-01-28 12:55:01+00:00,DDS Synthesizer Core in Verilog,0,jfetkotto/VerilogSynth,167962127,Verilog,VerilogSynth,185,0,2024-01-23 17:56:24+00:00,[],https://api.github.com/licenses/mit
514,https://github.com/hsu12/mips_32bit_processor.git,2019-02-13 03:15:15+00:00,,0,hsu12/mips_32bit_processor,170431999,Verilog,mips_32bit_processor,12,0,2019-02-13 03:15:27+00:00,[],None
515,https://github.com/cs-ece-552/assigns-Ghost-VR.git,2019-02-16 02:25:58+00:00,assigns-Ghost-VR created by GitHub Classroom,0,cs-ece-552/assigns-Ghost-VR,170953710,Verilog,assigns-Ghost-VR,202,0,2019-02-16 02:26:26+00:00,[],None
516,https://github.com/alitoufighi/MIPS-Multicycle.git,2019-02-20 10:17:15+00:00,,0,alitoufighi/MIPS-Multicycle,171650342,Verilog,MIPS-Multicycle,94,0,2020-10-27 11:04:25+00:00,[],None
517,https://github.com/notphilphil/CS3220Spring19.git,2019-02-20 22:55:02+00:00,GaTech CS 3220 Spring '19 Git (Ankit & Phil),2,notphilphil/CS3220Spring19,171762019,Verilog,CS3220Spring19,83,0,2019-04-19 02:43:00+00:00,[],None
518,https://github.com/cs-ece-552/assigns-chairithinug.git,2019-02-19 22:04:32+00:00,assigns-chairithinug created by GitHub Classroom,0,cs-ece-552/assigns-chairithinug,171557365,Verilog,assigns-chairithinug,202,0,2019-02-19 22:04:45+00:00,[],None
519,https://github.com/SJ110/some-kind-of-courses.git,2019-01-25 07:49:54+00:00,大三上部分课程,0,SJ110/some-kind-of-courses,167507384,Verilog,some-kind-of-courses,122475,0,2019-01-25 08:12:34+00:00,[],None
520,https://github.com/Habab12/hi04031_CS330.git,2019-01-25 13:25:32+00:00,CALabs,0,Habab12/hi04031_CS330,167551290,Verilog,hi04031_CS330,399,0,2019-03-22 12:43:40+00:00,[],None
521,https://github.com/Vinayak658/Reconfigurable-computing-.git,2019-01-29 11:33:11+00:00,RC project FPGA design and implementation,0,Vinayak658/Reconfigurable-computing-,168144058,Verilog,Reconfigurable-computing-,77,0,2019-01-29 11:58:26+00:00,[],None
522,https://github.com/hubertbanas/Arcade-VanVanCar_MiSTer.git,2019-01-28 19:57:57+00:00,Arcade: Van-Van Car for MiSTer,0,hubertbanas/Arcade-VanVanCar_MiSTer,168027341,Verilog,Arcade-VanVanCar_MiSTer,3030,0,2020-01-16 04:14:21+00:00,[],None
523,https://github.com/hubertbanas/Arcade-Eeekk_MiSTer.git,2019-01-28 19:53:28+00:00,Arcade: Eeekk! for MiSTer,0,hubertbanas/Arcade-Eeekk_MiSTer,168026521,Verilog,Arcade-Eeekk_MiSTer,2996,0,2020-01-16 04:07:16+00:00,[],None
524,https://github.com/thawis2/verilogpractice.git,2019-01-23 20:40:04+00:00,,0,thawis2/verilogpractice,167250757,Verilog,verilogpractice,7,0,2019-01-23 20:41:53+00:00,[],None
525,https://github.com/tsangb/Past-Work.git,2019-01-23 22:06:22+00:00,,0,tsangb/Past-Work,167261528,Verilog,Past-Work,3370,0,2019-01-24 12:00:42+00:00,[],None
526,https://github.com/PaulMatthewMartinez/Simple-Memory-and-Controller.git,2019-01-30 07:38:20+00:00,coded in verilog,0,PaulMatthewMartinez/Simple-Memory-and-Controller,168300168,Verilog,Simple-Memory-and-Controller,157,0,2019-01-30 07:40:58+00:00,[],None
527,https://github.com/EmanElsaban/ChopSticks-Hand-Game.git,2019-01-28 06:16:46+00:00,ChopSticks Hand Game coded using Verilog,0,EmanElsaban/ChopSticks-Hand-Game,167909134,Verilog,ChopSticks-Hand-Game,11,0,2019-01-28 06:19:57+00:00,[],None
528,https://github.com/cbhughes87/verilog-five-stage-pipeline.git,2019-02-06 05:29:49+00:00,Computer architecture 5 stage pipeline,0,cbhughes87/verilog-five-stage-pipeline,169359623,Verilog,verilog-five-stage-pipeline,21,0,2019-02-06 05:34:13+00:00,[],None
529,https://github.com/tocisz/verilog-cellular-automaton.git,2019-02-10 18:31:51+00:00,My first Verilog,0,tocisz/verilog-cellular-automaton,170011557,Verilog,verilog-cellular-automaton,7,0,2019-02-21 13:28:37+00:00,"['verilog', 'cellular-automaton', 'rule30', 'verilator']",None
530,https://github.com/GHLoeng/single_cycle_cpu.git,2019-02-22 18:12:58+00:00,,0,GHLoeng/single_cycle_cpu,172113258,Verilog,single_cycle_cpu,8892,0,2019-02-23 02:50:18+00:00,[],None
531,https://github.com/qwertyvipul/verilog.git,2019-02-24 18:11:42+00:00,,0,qwertyvipul/verilog,172372359,Verilog,verilog,1243,0,2019-04-03 09:21:13+00:00,[],None
532,https://github.com/joshuayoung1/Learn-Chinese-FPGA-Game.git,2019-02-07 02:51:14+00:00,This was my final project for Advanced Digital Design using the Verilog language,0,joshuayoung1/Learn-Chinese-FPGA-Game,169510761,Verilog,Learn-Chinese-FPGA-Game,1560,0,2019-02-07 05:23:47+00:00,[],None
533,https://github.com/FarnamAdelkhani/digital-design-with-verilog-on-fpga.git,2019-02-25 23:32:48+00:00,CMOS digital circuits and their electrical properties. Logic circuit design with functional units. Algorithmic sequential machine design. Design with programmable logic devices. Hardware description and simulation language.,0,FarnamAdelkhani/digital-design-with-verilog-on-fpga,172602559,Verilog,digital-design-with-verilog-on-fpga,45884,0,2022-08-08 21:41:29+00:00,"['verilog', 'fpga']",https://api.github.com/licenses/mit
534,https://github.com/monsoon235/Nexys4-DDR-MIPS.git,2019-02-26 17:19:01+00:00,,0,monsoon235/Nexys4-DDR-MIPS,172756273,Verilog,Nexys4-DDR-MIPS,11,0,2019-11-07 19:31:08+00:00,[],None
535,https://github.com/zetem/MIPS_Archituctre.git,2019-01-28 14:54:16+00:00,This is final design of Computer architecture lab project at UofTehran  ,0,zetem/MIPS_Archituctre,167979852,Verilog,MIPS_Archituctre,382,0,2019-01-28 22:12:06+00:00,[],None
536,https://github.com/AlexanderDranitsa/jtag_bist.git,2019-01-23 11:39:07+00:00,,0,AlexanderDranitsa/jtag_bist,167173160,Verilog,jtag_bist,11,0,2019-01-23 20:20:22+00:00,[],None
537,https://github.com/felix0901/origin_neat_HW.git,2019-01-24 07:28:34+00:00,,0,felix0901/origin_neat_HW,167323131,Verilog,origin_neat_HW,4042,0,2019-01-24 07:32:02+00:00,[],None
538,https://github.com/RHTome/Password-validation.git,2019-02-24 05:21:15+00:00,verilog HDL,0,RHTome/Password-validation,172299426,Verilog,Password-validation,20,0,2019-02-24 05:49:48+00:00,[],None
539,https://github.com/dcochs3/Processors3.git,2019-02-18 00:10:15+00:00,,0,dcochs3/Processors3,171187477,Verilog,Processors3,135,0,2019-03-13 22:01:51+00:00,[],None
540,https://github.com/sudo-sh/hardware_sec_cw.git,2019-02-11 17:11:46+00:00,The repo contains the assignments from the Hardware Secuirty Coursework.,0,sudo-sh/hardware_sec_cw,170168804,Verilog,hardware_sec_cw,395,0,2019-02-11 17:22:46+00:00,[],None
541,https://github.com/wlmnzf/jtag_test.git,2019-01-25 12:24:42+00:00,,0,wlmnzf/jtag_test,167543628,Verilog,jtag_test,1731,0,2020-04-14 08:30:32+00:00,[],None
542,https://github.com/IBassemTarek/SBqM-bank.git,2019-01-22 22:37:57+00:00,,0,IBassemTarek/SBqM-bank,167078204,Verilog,SBqM-bank,1064,0,2019-01-22 22:40:22+00:00,[],None
543,https://github.com/hankbae/3TB4.git,2019-01-27 04:23:23+00:00,Verilog labs,0,hankbae/3TB4,167768832,Verilog,3TB4,277968,0,2021-02-10 05:17:02+00:00,[],None
544,https://github.com/cqiu2008/sim_fxx.git,2019-01-28 02:17:30+00:00,,0,cqiu2008/sim_fxx,167884942,Verilog,sim_fxx,16209,0,2019-02-17 15:41:32+00:00,[],None
545,https://github.com/schnelled/FPGA_Swiss_Timer.git,2019-01-31 18:54:43+00:00,The overall objective of the project is to desing & implement a swiss timing unit (stop watch) on a Basys 3 Artix-7 FPGA board.,0,schnelled/FPGA_Swiss_Timer,168578692,Verilog,FPGA_Swiss_Timer,26,0,2019-01-31 20:58:52+00:00,[],https://api.github.com/licenses/gpl-3.0
546,https://github.com/vj-sananda/rtl-visualize-formal.git,2019-01-30 17:11:11+00:00,,0,vj-sananda/rtl-visualize-formal,168382247,Verilog,rtl-visualize-formal,3077,0,2019-01-30 17:13:03+00:00,[],None
547,https://github.com/IshfaQFaisal/32Bit-MIPS-without-Pipeline.git,2019-02-06 15:47:22+00:00,This is a 32 bit single cycle MIPS using Verilog HDL,0,IshfaQFaisal/32Bit-MIPS-without-Pipeline,169430810,Verilog,32Bit-MIPS-without-Pipeline,131,0,2019-02-06 16:03:53+00:00,[],None
548,https://github.com/sabinach/airpong-viz.git,2019-02-07 21:57:42+00:00,6.111 Intro Digital Systems Lab (Final Project) - Fall 2018,0,sabinach/airpong-viz,169649113,Verilog,airpong-viz,132,0,2021-04-11 20:30:42+00:00,[],None
549,https://github.com/edburke16/Digital-Design-Homework-3.git,2019-02-07 18:57:27+00:00,,0,edburke16/Digital-Design-Homework-3,169624818,Verilog,Digital-Design-Homework-3,1,0,2019-02-07 19:00:30+00:00,[],None
550,https://github.com/monkichi/AsicDesign.git,2019-02-07 06:13:53+00:00,This repository is for all work done for Ece 527 Asic Development course,0,monkichi/AsicDesign,169527618,Verilog,AsicDesign,1076,0,2019-03-14 03:58:06+00:00,[],None
551,https://github.com/vt-ece4514-s19/fsmd.git,2019-02-05 03:13:06+00:00,,0,vt-ece4514-s19/fsmd,169184217,Verilog,fsmd,5,0,2019-02-05 20:45:17+00:00,[],None
552,https://github.com/lxteam/Redirect.git,2019-02-21 07:37:08+00:00,重定向流水线,0,lxteam/Redirect,171823491,Verilog,Redirect,9,0,2019-02-21 07:39:14+00:00,[],None
553,https://github.com/hubertbanas/Arcade-DreamShopper_MiSTer.git,2019-01-28 19:53:19+00:00,Arcade: Dream Shopper for MiSTer,0,hubertbanas/Arcade-DreamShopper_MiSTer,168026499,Verilog,Arcade-DreamShopper_MiSTer,3047,0,2020-01-16 03:59:05+00:00,[],None
554,https://github.com/shirleylin0422/Hardware-Design_Final.git,2019-02-21 05:18:10+00:00,FinalProject_提款機,0,shirleylin0422/Hardware-Design_Final,171805003,Verilog,Hardware-Design_Final,2660,0,2019-09-05 03:19:43+00:00,[],None
555,https://github.com/cs-ece-552/assigns-kwilson33.git,2019-02-18 17:46:38+00:00,assigns-kwilson33 created by GitHub Classroom,0,cs-ece-552/assigns-kwilson33,171329229,Verilog,assigns-kwilson33,202,0,2019-02-18 17:46:52+00:00,[],None
556,https://github.com/pybfms/sdram_bfms.git,2019-02-17 02:48:49+00:00,BFMs for interacting with SDRAM devices,0,pybfms/sdram_bfms,171075078,Verilog,sdram_bfms,28,0,2019-03-02 03:07:47+00:00,[],https://api.github.com/licenses/apache-2.0
557,https://github.com/cs-ece-552/assigns-nataliebrooks.git,2019-02-17 19:00:35+00:00,assigns-nataliebrooks created by GitHub Classroom,0,cs-ece-552/assigns-nataliebrooks,171159967,Verilog,assigns-nataliebrooks,202,0,2019-02-17 19:00:48+00:00,[],None
558,https://github.com/hubertbanas/Arcade-MsPacman_MiSTer.git,2019-01-28 19:55:30+00:00,Arcade: Ms.Pacman for MiSTer,2,hubertbanas/Arcade-MsPacman_MiSTer,168026858,Verilog,Arcade-MsPacman_MiSTer,3054,0,2020-01-16 04:11:39+00:00,[],None
559,https://github.com/shizakhalidi/Computer-Architecture-Labs.git,2019-01-26 06:00:38+00:00,Repository for Comp Arch lab submissions,0,shizakhalidi/Computer-Architecture-Labs,167655687,Verilog,Computer-Architecture-Labs,76,0,2020-12-27 17:03:59+00:00,"['computer-architecture', 'verilog', 'modelsim']",None
560,https://github.com/alexeden/fpga-sandbox.git,2019-01-27 03:45:17+00:00,Collection of notes and small FPGA projects ,0,alexeden/fpga-sandbox,167766435,Verilog,fpga-sandbox,25054,0,2019-01-28 03:08:16+00:00,[],None
561,https://github.com/Gonglja/Electronic-Competition-2015-I.git,2019-02-04 12:54:23+00:00,2015年电子竞赛I题风力板控制系统设计,0,Gonglja/Electronic-Competition-2015-I,169078107,Verilog,Electronic-Competition-2015-I,9680,0,2023-01-28 11:28:35+00:00,[],None
562,https://github.com/physalily/verilog.git,2019-01-29 15:43:24+00:00,using zynq ,0,physalily/verilog,168180371,Verilog,verilog,13,0,2019-02-07 11:38:39+00:00,[],None
563,https://github.com/Frigopie/Digital_Clases.git,2019-01-30 18:03:53+00:00,All my files about Digital Programming/Compiling in Universidad de la Rioja,0,Frigopie/Digital_Clases,168389676,Verilog,Digital_Clases,31651,0,2019-01-30 18:08:46+00:00,[],None
564,https://github.com/hibajamal/hj04033_CS330.git,2019-01-22 05:39:45+00:00,,0,hibajamal/hj04033_CS330,166933939,Verilog,hj04033_CS330,318,0,2019-05-02 13:38:39+00:00,[],None
565,https://github.com/md03475/mf03475_CS330.git,2019-02-01 13:32:51+00:00,,0,md03475/mf03475_CS330,168702086,Verilog,mf03475_CS330,143,0,2019-04-05 08:50:36+00:00,[],None
566,https://github.com/ss03516/ss03516_CS330.git,2019-02-01 13:23:22+00:00,LABS for CA,0,ss03516/ss03516_CS330,168700923,Verilog,ss03516_CS330,883,0,2019-05-02 19:00:01+00:00,[],None
567,https://github.com/Abdullah43/si03481_cs330.git,2019-02-01 13:07:37+00:00,,0,Abdullah43/si03481_cs330,168698866,Verilog,si03481_cs330,759,0,2019-04-05 13:02:08+00:00,[],None
568,https://github.com/css-share/ip_repo.git,2019-02-06 03:06:23+00:00,,0,css-share/ip_repo,169348425,Verilog,ip_repo,1147,0,2019-08-15 08:38:39+00:00,[],None
569,https://github.com/cs-ece-552/hw3-flaccidnarwhal.git,2019-02-12 22:48:09+00:00,hw3-flaccidnarwhal created by GitHub Classroom,0,cs-ece-552/hw3-flaccidnarwhal,170403255,Verilog,hw3-flaccidnarwhal,327,0,2019-02-12 22:48:20+00:00,[],https://api.github.com/licenses/bsd-3-clause
570,https://github.com/snxiong/26-bit-Hamming-Code-Converter.git,2019-02-09 03:41:12+00:00,Converts 26-bit's of data into its 32-bit Hamming Code equivalent,0,snxiong/26-bit-Hamming-Code-Converter,169828662,Verilog,26-bit-Hamming-Code-Converter,15,0,2019-02-11 01:55:50+00:00,[],None
571,https://github.com/cs-ece-552/hw3-briannewberry.git,2019-02-10 19:49:19+00:00,hw3-briannewberry created by GitHub Classroom,0,cs-ece-552/hw3-briannewberry,170019407,Verilog,hw3-briannewberry,12,0,2019-02-12 02:20:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
572,https://github.com/cs-ece-552/assigns-newPacifics.git,2019-02-22 23:04:17+00:00,assigns-newPacifics created by GitHub Classroom,0,cs-ece-552/assigns-newPacifics,172146259,Verilog,assigns-newPacifics,213,0,2019-02-23 03:07:35+00:00,[],None
573,https://github.com/thomas-schofield/ARM_64_Warthog.git,2019-02-15 02:36:31+00:00,Computer Architecture project,0,thomas-schofield/ARM_64_Warthog,170790528,Verilog,ARM_64_Warthog,9564,0,2020-10-18 15:34:36+00:00,[],None
574,https://github.com/yuan9/DTA-aes.git,2019-02-14 03:18:24+00:00,,0,yuan9/DTA-aes,170619709,Verilog,DTA-aes,325002,0,2023-03-03 21:58:02+00:00,[],None
575,https://github.com/cs-ece-552/assigns-Jeremy-Intan.git,2019-02-16 03:41:28+00:00,assigns-Jeremy-Intan created by GitHub Classroom,0,cs-ece-552/assigns-Jeremy-Intan,170959167,Verilog,assigns-Jeremy-Intan,634,0,2019-02-22 22:42:05+00:00,[],None
576,https://github.com/davmen41/TeamAPlusOrBust.git,2019-02-16 21:57:27+00:00,Project for CS 4341,2,davmen41/TeamAPlusOrBust,171056286,Verilog,TeamAPlusOrBust,99,0,2019-04-21 16:15:11+00:00,[],None
577,https://github.com/ibrahimakbulut/MIPS-SINGLE-CYCLE-PROCESSOR-IN-VERILOG.git,2019-02-19 18:51:29+00:00,This includes a few files about implementing a simple cpu step by step,0,ibrahimakbulut/MIPS-SINGLE-CYCLE-PROCESSOR-IN-VERILOG,171530599,Verilog,MIPS-SINGLE-CYCLE-PROCESSOR-IN-VERILOG,2688,0,2019-02-21 21:32:00+00:00,[],None
578,https://github.com/NP-techcode/FIFO_Buffer.git,2019-01-27 18:15:04+00:00,FIFO_RAM,0,NP-techcode/FIFO_Buffer,167841811,Verilog,FIFO_Buffer,3,0,2019-01-27 18:24:20+00:00,[],None
579,https://github.com/gjbang/FlappyBird_Verilog.git,2019-01-26 00:29:02+00:00,"This a final project for Logic and Circuit Design, and use verilog to implement on the Kintex-7.",0,gjbang/FlappyBird_Verilog,167632244,Verilog,FlappyBird_Verilog,56,0,2023-07-28 02:48:14+00:00,[],https://api.github.com/licenses/gpl-3.0
580,https://github.com/hubertbanas/Arcade-MrTNT_MiSTer.git,2019-01-28 19:55:18+00:00,Arcade: Mr.TNT for MiSTer,0,hubertbanas/Arcade-MrTNT_MiSTer,168026831,Verilog,Arcade-MrTNT_MiSTer,3053,0,2020-01-16 04:13:05+00:00,[],None
581,https://github.com/cs-ece-552/hw3-mattsinc.git,2019-02-08 05:23:44+00:00,hw3-mattsinc created by GitHub Classroom,0,cs-ece-552/hw3-mattsinc,169689147,Verilog,hw3-mattsinc,6,0,2019-02-08 05:23:55+00:00,[],https://api.github.com/licenses/bsd-3-clause
582,https://github.com/trash4299/ROM-Decoder.git,2019-02-04 16:06:43+00:00,A 2 to 4 decode using a Read Only Memory file,0,trash4299/ROM-Decoder,169105773,Verilog,ROM-Decoder,3,0,2020-08-13 04:33:44+00:00,[],None
583,https://github.com/mitshine/Switch-Arbiter-Project.git,2019-02-11 07:02:21+00:00,Implementation of Switch Arbiter in Verilog,0,mitshine/Switch-Arbiter-Project,170082824,Verilog,Switch-Arbiter-Project,17,0,2019-02-11 07:06:16+00:00,[],None
584,https://github.com/Spirit3s/AES_verilog.git,2019-02-13 01:04:06+00:00,AES hardware implementation in verilog,0,Spirit3s/AES_verilog,170416223,Verilog,AES_verilog,14,0,2020-04-01 12:11:31+00:00,[],None
585,https://github.com/Ravikiran2402/Zero-One-Detector.git,2019-02-18 13:27:50+00:00,Sequential Zero-One detector in Iverlilog,0,Ravikiran2402/Zero-One-Detector,171289170,Verilog,Zero-One-Detector,5,0,2019-12-21 05:45:27+00:00,[],None
586,https://github.com/krawthekrow/encrypted-ethernet.git,2019-02-13 16:47:24+00:00,Encrypted ethernet on an FPGA (6.111 fall 2018 final project),0,krawthekrow/encrypted-ethernet,170543376,Verilog,encrypted-ethernet,314,0,2019-02-13 16:48:01+00:00,[],None
587,https://github.com/batuhantopalogluu/Single-cycle-MIPS-with-Structural-Verilog.git,2019-02-14 07:44:11+00:00,,0,batuhantopalogluu/Single-cycle-MIPS-with-Structural-Verilog,170649104,Verilog,Single-cycle-MIPS-with-Structural-Verilog,375,0,2019-02-20 17:30:52+00:00,[],None
588,https://github.com/AndrzejSc/VerilogExamples.git,2019-02-14 10:06:10+00:00,Verilog Examples,0,AndrzejSc/VerilogExamples,170669927,Verilog,VerilogExamples,89,0,2019-02-14 11:44:27+00:00,[],None
589,https://github.com/HectorAxal/VIVADO-BASYS-3.git,2019-02-21 15:42:04+00:00,Full_Adder for Vivado,0,HectorAxal/VIVADO-BASYS-3,171899001,Verilog,VIVADO-BASYS-3,4,0,2019-02-21 15:56:56+00:00,[],None
590,https://github.com/ver217/MIPS-5-stage-FPGA.git,2019-02-25 06:23:02+00:00,,0,ver217/MIPS-5-stage-FPGA,172446601,Verilog,MIPS-5-stage-FPGA,66,0,2019-03-14 10:22:02+00:00,[],None
591,https://github.com/nocannobbb/hardware-design.git,2019-02-24 16:16:18+00:00,重庆大学硬件综合设计,0,nocannobbb/hardware-design,172359907,Verilog,hardware-design,20,0,2021-09-24 20:59:24+00:00,[],None
592,https://github.com/cs-ece-552/assigns-lduan23.git,2019-02-24 03:20:06+00:00,assigns-lduan23 created by GitHub Classroom,0,cs-ece-552/assigns-lduan23,172290757,Verilog,assigns-lduan23,210,0,2019-02-24 03:20:20+00:00,[],None
