;  Generated by PSoC Designer 5.4.3191
;
; LED_2Pin address and mask equates
LED_2Pin_Data_ADDR:	equ	0h
LED_2Pin_DriveMode_0_ADDR:	equ	100h
LED_2Pin_DriveMode_1_ADDR:	equ	101h
LED_2Pin_DriveMode_2_ADDR:	equ	3h
LED_2Pin_GlobalSelect_ADDR:	equ	2h
LED_2Pin_IntCtrl_0_ADDR:	equ	102h
LED_2Pin_IntCtrl_1_ADDR:	equ	103h
LED_2Pin_IntEn_ADDR:	equ	1h
LED_2Pin_MASK:	equ	2h
; LED_2Pin_Data access macros
;   GetLED_2Pin_Data macro, return in a
macro GetLED_2Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 2h
endm
;   SetLED_2Pin_Data macro
macro SetLED_2Pin_Data
	or		[Port_0_Data_SHADE], 2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_2Pin_Data_ADDR], a
endm
;   ClearLED_2Pin_Data macro
macro ClearLED_2Pin_Data
	and		[Port_0_Data_SHADE], ~2h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_2Pin_Data_ADDR], a
endm

; LED_3Pin address and mask equates
LED_3Pin_Data_ADDR:	equ	0h
LED_3Pin_DriveMode_0_ADDR:	equ	100h
LED_3Pin_DriveMode_1_ADDR:	equ	101h
LED_3Pin_DriveMode_2_ADDR:	equ	3h
LED_3Pin_GlobalSelect_ADDR:	equ	2h
LED_3Pin_IntCtrl_0_ADDR:	equ	102h
LED_3Pin_IntCtrl_1_ADDR:	equ	103h
LED_3Pin_IntEn_ADDR:	equ	1h
LED_3Pin_MASK:	equ	4h
; LED_3Pin_Data access macros
;   GetLED_3Pin_Data macro, return in a
macro GetLED_3Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 4h
endm
;   SetLED_3Pin_Data macro
macro SetLED_3Pin_Data
	or		[Port_0_Data_SHADE], 4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_3Pin_Data_ADDR], a
endm
;   ClearLED_3Pin_Data macro
macro ClearLED_3Pin_Data
	and		[Port_0_Data_SHADE], ~4h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_3Pin_Data_ADDR], a
endm

; LED_4Pin address and mask equates
LED_4Pin_Data_ADDR:	equ	0h
LED_4Pin_DriveMode_0_ADDR:	equ	100h
LED_4Pin_DriveMode_1_ADDR:	equ	101h
LED_4Pin_DriveMode_2_ADDR:	equ	3h
LED_4Pin_GlobalSelect_ADDR:	equ	2h
LED_4Pin_IntCtrl_0_ADDR:	equ	102h
LED_4Pin_IntCtrl_1_ADDR:	equ	103h
LED_4Pin_IntEn_ADDR:	equ	1h
LED_4Pin_MASK:	equ	8h
; LED_4Pin_Data access macros
;   GetLED_4Pin_Data macro, return in a
macro GetLED_4Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 8h
endm
;   SetLED_4Pin_Data macro
macro SetLED_4Pin_Data
	or		[Port_0_Data_SHADE], 8h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_4Pin_Data_ADDR], a
endm
;   ClearLED_4Pin_Data macro
macro ClearLED_4Pin_Data
	and		[Port_0_Data_SHADE], ~8h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_4Pin_Data_ADDR], a
endm

; LED_5Pin address and mask equates
LED_5Pin_Data_ADDR:	equ	0h
LED_5Pin_DriveMode_0_ADDR:	equ	100h
LED_5Pin_DriveMode_1_ADDR:	equ	101h
LED_5Pin_DriveMode_2_ADDR:	equ	3h
LED_5Pin_GlobalSelect_ADDR:	equ	2h
LED_5Pin_IntCtrl_0_ADDR:	equ	102h
LED_5Pin_IntCtrl_1_ADDR:	equ	103h
LED_5Pin_IntEn_ADDR:	equ	1h
LED_5Pin_MASK:	equ	10h
; LED_5Pin_Data access macros
;   GetLED_5Pin_Data macro, return in a
macro GetLED_5Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 10h
endm
;   SetLED_5Pin_Data macro
macro SetLED_5Pin_Data
	or		[Port_0_Data_SHADE], 10h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_5Pin_Data_ADDR], a
endm
;   ClearLED_5Pin_Data macro
macro ClearLED_5Pin_Data
	and		[Port_0_Data_SHADE], ~10h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_5Pin_Data_ADDR], a
endm

; LED_6Pin address and mask equates
LED_6Pin_Data_ADDR:	equ	0h
LED_6Pin_DriveMode_0_ADDR:	equ	100h
LED_6Pin_DriveMode_1_ADDR:	equ	101h
LED_6Pin_DriveMode_2_ADDR:	equ	3h
LED_6Pin_GlobalSelect_ADDR:	equ	2h
LED_6Pin_IntCtrl_0_ADDR:	equ	102h
LED_6Pin_IntCtrl_1_ADDR:	equ	103h
LED_6Pin_IntEn_ADDR:	equ	1h
LED_6Pin_MASK:	equ	20h
; LED_6Pin_Data access macros
;   GetLED_6Pin_Data macro, return in a
macro GetLED_6Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 20h
endm
;   SetLED_6Pin_Data macro
macro SetLED_6Pin_Data
	or		[Port_0_Data_SHADE], 20h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_6Pin_Data_ADDR], a
endm
;   ClearLED_6Pin_Data macro
macro ClearLED_6Pin_Data
	and		[Port_0_Data_SHADE], ~20h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_6Pin_Data_ADDR], a
endm

; LED_7Pin address and mask equates
LED_7Pin_Data_ADDR:	equ	0h
LED_7Pin_DriveMode_0_ADDR:	equ	100h
LED_7Pin_DriveMode_1_ADDR:	equ	101h
LED_7Pin_DriveMode_2_ADDR:	equ	3h
LED_7Pin_GlobalSelect_ADDR:	equ	2h
LED_7Pin_IntCtrl_0_ADDR:	equ	102h
LED_7Pin_IntCtrl_1_ADDR:	equ	103h
LED_7Pin_IntEn_ADDR:	equ	1h
LED_7Pin_MASK:	equ	40h
; LED_7Pin_Data access macros
;   GetLED_7Pin_Data macro, return in a
macro GetLED_7Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 40h
endm
;   SetLED_7Pin_Data macro
macro SetLED_7Pin_Data
	or		[Port_0_Data_SHADE], 40h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_7Pin_Data_ADDR], a
endm
;   ClearLED_7Pin_Data macro
macro ClearLED_7Pin_Data
	and		[Port_0_Data_SHADE], ~40h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_7Pin_Data_ADDR], a
endm

; LED_8Pin address and mask equates
LED_8Pin_Data_ADDR:	equ	0h
LED_8Pin_DriveMode_0_ADDR:	equ	100h
LED_8Pin_DriveMode_1_ADDR:	equ	101h
LED_8Pin_DriveMode_2_ADDR:	equ	3h
LED_8Pin_GlobalSelect_ADDR:	equ	2h
LED_8Pin_IntCtrl_0_ADDR:	equ	102h
LED_8Pin_IntCtrl_1_ADDR:	equ	103h
LED_8Pin_IntEn_ADDR:	equ	1h
LED_8Pin_MASK:	equ	80h
; LED_8Pin_Data access macros
;   GetLED_8Pin_Data macro, return in a
macro GetLED_8Pin_Data
	mov		a,[Port_0_Data_SHADE]
	and		a, 80h
endm
;   SetLED_8Pin_Data macro
macro SetLED_8Pin_Data
	or		[Port_0_Data_SHADE], 80h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_8Pin_Data_ADDR], a
endm
;   ClearLED_8Pin_Data macro
macro ClearLED_8Pin_Data
	and		[Port_0_Data_SHADE], ~80h
	mov		a, [Port_0_Data_SHADE]
	mov		reg[LED_8Pin_Data_ADDR], a
endm

