{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601447511394 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601447511394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 13:31:51 2020 " "Processing started: Wed Sep 30 13:31:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601447511394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601447511394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ShifterWithParallelLoad -c ShifterWithParallelLoad " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ShifterWithParallelLoad -c ShifterWithParallelLoad" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601447511394 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601447514428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601447514428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 13:31:54 2020 " "Processing started: Wed Sep 30 13:31:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601447514428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601447514428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl ShifterWithParallelLoad ShifterWithParallelLoad --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl ShifterWithParallelLoad ShifterWithParallelLoad --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601447514428 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "ShifterWithParallelLoad ShifterWithParallelLoad --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): ShifterWithParallelLoad ShifterWithParallelLoad --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1601447514428 ""}
{ "Info" "0" "" "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus II has detected Verilog design -- Verilog simulation models will be used" 0 0 "Quartus II" 0 0 1601447514828 ""}
{ "Warning" "0" "" "Warning: File ShifterWithParallelLoad_run_msim_rtl_verilog.do already exists - backing up current file as ShifterWithParallelLoad_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File ShifterWithParallelLoad_run_msim_rtl_verilog.do already exists - backing up current file as ShifterWithParallelLoad_run_msim_rtl_verilog.do.bak" 0 0 "Quartus II" 0 0 1601447514888 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ShifterWithParallelLoad_run_msim_rtl_verilog.do" {  } { { "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ShifterWithParallelLoad_run_msim_rtl_verilog.do" "0" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ShifterWithParallelLoad_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ShifterWithParallelLoad_run_msim_rtl_verilog.do" 0 0 "Quartus II" 0 0 1601447514905 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1601447514906 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1601447514906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4475 " "Peak virtual memory: 4475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601447514908 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 13:31:54 2020 " "Processing ended: Wed Sep 30 13:31:54 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601447514908 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601447514908 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601447514908 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601447514908 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601447516253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601447516253 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 30 13:31:55 2020 " "Processing started: Wed Sep 30 13:31:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601447516253 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601447516253 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl ShifterWithParallelLoad ShifterWithParallelLoad --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" -gate_netlist ShifterWithParallelLoad.vo -gate_timing_file ShifterWithParallelLoad_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Command: quartus_eda -t c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl ShifterWithParallelLoad ShifterWithParallelLoad --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" -gate_netlist ShifterWithParallelLoad.vo -gate_timing_file ShifterWithParallelLoad_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601447516253 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "ShifterWithParallelLoad ShifterWithParallelLoad --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} -gate_netlist ShifterWithParallelLoad.vo -gate_timing_file ShifterWithParallelLoad_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None> " "Quartus(args): ShifterWithParallelLoad ShifterWithParallelLoad --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} -gate_netlist ShifterWithParallelLoad.vo -gate_timing_file ShifterWithParallelLoad_v.sdo --qsf_is_functional OFF --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory <None>" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Quartus II" 0 -1 1601447516253 ""}
{ "Warning" "0" "" "Warning: File ShifterWithParallelLoad_run_msim_gate_verilog.do already exists - backing up current file as ShifterWithParallelLoad_run_msim_gate_verilog.do.bak" {  } {  } 0 0 "Warning: File ShifterWithParallelLoad_run_msim_gate_verilog.do already exists - backing up current file as ShifterWithParallelLoad_run_msim_gate_verilog.do.bak" 0 0 "Quartus II" 0 0 1601447516473 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ShifterWithParallelLoad_run_msim_gate_verilog.do" {  } { { "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ShifterWithParallelLoad_run_msim_gate_verilog.do" "0" { Text "E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ShifterWithParallelLoad_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ShifterWithParallelLoad_run_msim_gate_verilog.do" 0 0 "Quartus II" 0 0 1601447516479 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "Quartus II" 0 0 1601447516480 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/altera/13.0sp1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Quartus II" 0 -1 1601447516481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4475 " "Peak virtual memory: 4475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601447516481 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 13:31:56 2020 " "Processing ended: Wed Sep 30 13:31:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601447516481 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601447516481 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601447516481 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601447516481 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "ShifterWithParallelLoad.vo\", \"ShifterWithParallelLoad_fast.vo ShifterWithParallelLoad_v.sdo ShifterWithParallelLoad_v_fast.sdo E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/ simulation " "Generated files \"ShifterWithParallelLoad.vo\", \"ShifterWithParallelLoad_fast.vo\", \"ShifterWithParallelLoad_v.sdo\" and \"ShifterWithParallelLoad_v_fast.sdo\" in directory \"E:/TAILIEUHOCTAP/VerilogHDL/BaiTap/ShifterWithParallelLoad/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1601447517045 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4542 " "Peak virtual memory: 4542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601447517479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 30 13:31:57 2020 " "Processing ended: Wed Sep 30 13:31:57 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601447517479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601447517479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601447517479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601447517479 ""}
