{
  "paper_doi": "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs",
  "paper_title": "Structured Weight Matrices-Based Hardware Accelerators in Deep Neural Networks  FPGAs and ASICs",
  "concepts": [
    {
      "text": "swm-based",
      "frequency": 35,
      "relevance_score": 0.75353471453424,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.977556+00:00",
      "synonyms": []
    },
    {
      "text": "neural",
      "frequency": 37,
      "relevance_score": 0.6851652696504824,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.968980+00:00",
      "synonyms": []
    },
    {
      "text": "weight",
      "frequency": 35,
      "relevance_score": 0.6535347145342401,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.968020+00:00",
      "synonyms": []
    },
    {
      "text": "neural networks",
      "frequency": 26,
      "relevance_score": 0.6111972165111498,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.064537+00:00",
      "synonyms": []
    },
    {
      "text": "deep",
      "frequency": 32,
      "relevance_score": 0.6060888818598766,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.968788+00:00",
      "synonyms": []
    },
    {
      "text": "networks",
      "frequency": 31,
      "relevance_score": 0.5902736043017556,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.969169+00:00",
      "synonyms": []
    },
    {
      "text": "swm-based framework adopts",
      "frequency": 2,
      "relevance_score": 0.5816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.131745+00:00",
      "synonyms": []
    },
    {
      "text": "processing magazine 29",
      "frequency": 2,
      "relevance_score": 0.5816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.147613+00:00",
      "synonyms": []
    },
    {
      "text": "accuracy",
      "frequency": 30,
      "relevance_score": 0.5744583267436343,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.978852+00:00",
      "synonyms": []
    },
    {
      "text": "fpga",
      "frequency": 29,
      "relevance_score": 0.5586430491855132,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.976595+00:00",
      "synonyms": []
    },
    {
      "text": "energy efficiency",
      "frequency": 21,
      "relevance_score": 0.5321208287205441,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.071642+00:00",
      "synonyms": []
    },
    {
      "text": "swm-based framework",
      "frequency": 5,
      "relevance_score": 0.5290763877906057,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.068835+00:00",
      "synonyms": []
    },
    {
      "text": "dnns",
      "frequency": 26,
      "relevance_score": 0.5111972165111498,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.987398+00:00",
      "synonyms": []
    },
    {
      "text": "system",
      "frequency": 16,
      "relevance_score": 0.5030444409299384,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.029558+00:00",
      "synonyms": []
    },
    {
      "text": "computing",
      "frequency": 25,
      "relevance_score": 0.4953819389530286,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.993616+00:00",
      "synonyms": []
    },
    {
      "text": "cyclone v 12",
      "frequency": 6,
      "relevance_score": 0.49489166534872686,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.142435+00:00",
      "synonyms": []
    },
    {
      "text": "v 12 bits",
      "frequency": 6,
      "relevance_score": 0.49489166534872686,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.142625+00:00",
      "synonyms": []
    },
    {
      "text": "convolutional neural networks",
      "frequency": 12,
      "relevance_score": 0.4897833306974537,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.132120+00:00",
      "synonyms": []
    },
    {
      "text": "ibm truenorth processor",
      "frequency": 2,
      "relevance_score": 0.4816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.132306+00:00",
      "synonyms": []
    },
    {
      "text": "original dcnn models",
      "frequency": 2,
      "relevance_score": 0.4816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.139445+00:00",
      "synonyms": []
    },
    {
      "text": "ieee signal processing",
      "frequency": 2,
      "relevance_score": 0.4816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.147216+00:00",
      "synonyms": []
    },
    {
      "text": "signal processing magazine",
      "frequency": 2,
      "relevance_score": 0.4816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.147415+00:00",
      "synonyms": []
    },
    {
      "text": "neural information processing",
      "frequency": 2,
      "relevance_score": 0.4816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.149601+00:00",
      "synonyms": []
    },
    {
      "text": "information processing systems",
      "frequency": 2,
      "relevance_score": 0.4816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.149799+00:00",
      "synonyms": []
    },
    {
      "text": "deep learning systems",
      "frequency": 2,
      "relevance_score": 0.4816305551162423,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.156981+00:00",
      "synonyms": []
    },
    {
      "text": "compression",
      "frequency": 24,
      "relevance_score": 0.47956666139490745,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.975834+00:00",
      "synonyms": []
    },
    {
      "text": "energy",
      "frequency": 24,
      "relevance_score": 0.47956666139490745,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.981840+00:00",
      "synonyms": []
    },
    {
      "text": "block",
      "frequency": 24,
      "relevance_score": 0.47956666139490745,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.019346+00:00",
      "synonyms": []
    },
    {
      "text": "1 44 -0",
      "frequency": 5,
      "relevance_score": 0.4790763877906057,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.137400+00:00",
      "synonyms": []
    },
    {
      "text": "44 -0 57",
      "frequency": 5,
      "relevance_score": 0.4790763877906057,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.137586+00:00",
      "synonyms": []
    },
    {
      "text": "-0 57 -2",
      "frequency": 5,
      "relevance_score": 0.4790763877906057,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.137771+00:00",
      "synonyms": []
    },
    {
      "text": "57 -2 52",
      "frequency": 5,
      "relevance_score": 0.4790763877906057,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.137961+00:00",
      "synonyms": []
    },
    {
      "text": "-2 52 0",
      "frequency": 5,
      "relevance_score": 0.4790763877906057,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.138146+00:00",
      "synonyms": []
    },
    {
      "text": "yanzhi wang 2017",
      "frequency": 5,
      "relevance_score": 0.4790763877906057,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.152062+00:00",
      "synonyms": []
    },
    {
      "text": "processing",
      "frequency": 14,
      "relevance_score": 0.47141388581369603,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.999526+00:00",
      "synonyms": []
    },
    {
      "text": "input",
      "frequency": 23,
      "relevance_score": 0.46375138383678627,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.013130+00:00",
      "synonyms": []
    },
    {
      "text": "fft",
      "frequency": 23,
      "relevance_score": 0.46375138383678627,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.022802+00:00",
      "synonyms": []
    },
    {
      "text": "wang",
      "frequency": 23,
      "relevance_score": 0.46375138383678627,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.046732+00:00",
      "synonyms": []
    },
    {
      "text": "52 0 07",
      "frequency": 4,
      "relevance_score": 0.4632611102324846,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.138331+00:00",
      "synonyms": []
    },
    {
      "text": "truenorth 2 bits",
      "frequency": 4,
      "relevance_score": 0.4632611102324846,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.143374+00:00",
      "synonyms": []
    },
    {
      "text": "storage system",
      "frequency": 7,
      "relevance_score": 0.460706942906848,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.100049+00:00",
      "synonyms": []
    },
    {
      "text": "deep convolutional neural",
      "frequency": 10,
      "relevance_score": 0.4581527755812115,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.131932+00:00",
      "synonyms": []
    },
    {
      "text": "2017",
      "frequency": 16,
      "relevance_score": 0.45304444092993834,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.048538+00:00",
      "synonyms": []
    },
    {
      "text": "33 5x gains",
      "frequency": 3,
      "relevance_score": 0.44744583267436344,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.133050+00:00",
      "synonyms": []
    },
    {
      "text": "energy effi- ciency",
      "frequency": 3,
      "relevance_score": 0.44744583267436344,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.135290+00:00",
      "synonyms": []
    },
    {
      "text": "0 07 1",
      "frequency": 3,
      "relevance_score": 0.44744583267436344,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.138517+00:00",
      "synonyms": []
    },
    {
      "text": "07 1 44",
      "frequency": 3,
      "relevance_score": 0.44744583267436344,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.138702+00:00",
      "synonyms": []
    },
    {
      "text": "512 512 512",
      "frequency": 3,
      "relevance_score": 0.44744583267436344,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:55.145620+00:00",
      "synonyms": []
    },
    {
      "text": "layer",
      "frequency": 21,
      "relevance_score": 0.432120828720544,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.980049+00:00",
      "synonyms": []
    },
    {
      "text": "efficiency",
      "frequency": 21,
      "relevance_score": 0.432120828720544,
      "source_papers": [
        "local/Structured_Weight_Matrices-Based_Hardware_Accelerators_in_Deep_Neural_Networks__FPGAs_and_ASICs"
      ],
      "source_domain": "constrained_device_pqc",
      "extraction_method": "tfidf",
      "created_at": "2025-08-07T16:24:54.982038+00:00",
      "synonyms": []
    }
  ],
  "extraction_timestamp": "2025-08-07T16:24:55.157334+00:00",
  "extraction_method": "mixed",
  "total_concept_count": 50,
  "processing_metadata": {
    "strategies_used": [
      "tfidf"
    ],
    "total_concepts_found": 50,
    "concepts_after_consolidation": 50,
    "concepts_after_filtering": 50
  },
  "_metadata": {
    "saved_at": "2025-08-07T16:24:55.157523+00:00",
    "repository_version": "1.0",
    "domain": "constrained_device_pqc"
  }
}