
/root/projects/compiled/non_crypto/stripped/bminor_binutils-gdb.git_setvar_5fab4e00_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	47702000 	ldrbmi	r2, [r0, -r0]!
   4:	47702000 	ldrbmi	r2, [r0, -r0]!
   8:	47702000 	ldrbmi	r2, [r0, -r0]!
   c:	47702000 	ldrbmi	r2, [r0, -r0]!
  10:	47702000 	ldrbmi	r2, [r0, -r0]!
  14:	47702000 	ldrbmi	r2, [r0, -r0]!
  18:	47702000 	ldrbmi	r2, [r0, -r0]!
  1c:	47702000 	ldrbmi	r2, [r0, -r0]!
  20:	47702000 	ldrbmi	r2, [r0, -r0]!
  24:	47702000 	ldrbmi	r2, [r0, -r0]!
  28:	47702000 	ldrbmi	r2, [r0, -r0]!
  2c:	47702000 	ldrbmi	r2, [r0, -r0]!
  30:	0a01ed9f 	beq	0x7b6b4
  34:	bf004770 	svclt	0x00004770
  38:	00000000 	andeq	r0, r0, r0
  3c:	0b02ed9f 	bleq	0xbb6c0
  40:	bf004770 	svclt	0x00004770
  44:	8000f3af 	andhi	pc, r0, pc, lsr #7
	...
  50:	22014b3f 	andcs	r4, r1, #64512	; 0xfc00
  54:	7b3ced9f 	blvc	0xf3b6d8
  58:	447b2102 	ldrbtmi	r2, [fp], #-258	; 0xfffffefe
  5c:	4ff0e92d 	svcmi	0x00f0e92d
  60:	24032000 	strcs	r2, [r3], #-0
  64:	0c18f103 	ldfeqd	f7, [r8], {3}
  68:	f1037018 			; <UNDEFINED> instruction: 0xf1037018
  6c:	70990e14 	addsvc	r0, r9, r4, lsl lr
  70:	0524f103 	streq	pc, [r4, #-259]!	; 0xfffffefd
  74:	f103809c 			; <UNDEFINED> instruction: 0xf103809c
  78:	879c0b06 	ldrhi	r0, [ip, r6, lsl #22]
  7c:	f883189c 			; <UNDEFINED> instruction: 0xf883189c
  80:	f1030030 			; <UNDEFINED> instruction: 0xf1030030
  84:	f8830a08 			; <UNDEFINED> instruction: 0xf8830a08
  88:	f1031038 			; <UNDEFINED> instruction: 0xf1031038
  8c:	e9c3090c 	stmib	r3, {r2, r3, r8, fp}^
  90:	185c3424 	ldmdane	ip, {r2, r5, sl, ip, sp}^
  94:	f103705a 			; <UNDEFINED> instruction: 0xf103705a
  98:	f8c30810 			; <UNDEFINED> instruction: 0xf8c30810
  9c:	1d1c4098 	ldcne	0, cr4, [ip, #-608]	; 0xfffffda0
  a0:	2034f883 	eorscs	pc, r4, r3, lsl #17
  a4:	071cf103 	ldreq	pc, [ip, -r3, lsl #2]
  a8:	409cf8c3 	addsmi	pc, ip, r3, asr #17
  ac:	f2c42400 	vaddhn.i16	d18, q2, q0
  b0:	ed8324c8 	cfstrs	mvf2, [r3, #800]	; 0x320
  b4:	625c7b0a 	subsvs	r7, ip, #10240	; 0x2800
  b8:	0620f103 	strteq	pc, [r0], -r3, lsl #2
  bc:	2404679c 	strcs	r6, [r4], #-1948	; 0xfffff864
  c0:	f8a380dc 			; <UNDEFINED> instruction: 0xf8a380dc
  c4:	24054040 	strcs	r4, [r5], #-64	; 0xffffffc0
  c8:	f8a3811c 			; <UNDEFINED> instruction: 0xf8a3811c
  cc:	24064044 	strcs	r4, [r6], #-68	; 0xffffffbc
  d0:	649c60dc 	ldrvs	r6, [ip], #220	; 0xdc
  d4:	611c2407 	tstvs	ip, r7, lsl #8
  d8:	2408651c 	strcs	r6, [r8], #-1308	; 0xfffffae4
  dc:	659c615c 	ldrvs	r6, [ip, #348]	; 0x15c
  e0:	619c2409 	orrsvs	r2, ip, r9, lsl #8
  e4:	240a661c 	strcs	r6, [sl], #-1564	; 0xfffff9e4
  e8:	669c61dc 			; <UNDEFINED> instruction: 0x669c61dc
  ec:	621c240b 	andsvs	r2, ip, #184549376	; 0xb000000
  f0:	f103671c 			; <UNDEFINED> instruction: 0xf103671c
  f4:	ed830428 	cfstrs	mvf0, [r3, #160]	; 0xa0
  f8:	e9c37b20 	stmib	r3, {r5, r8, r9, fp, ip, sp, lr}^
  fc:	e9c30132 	stmib	r3, {r1, r4, r5, r8}^
 100:	f893ec2c 			; <UNDEFINED> instruction: 0xf893ec2c
 104:	f89311ac 			; <UNDEFINED> instruction: 0xf89311ac
 108:	f8d3c1a8 			; <UNDEFINED> instruction: 0xf8d3c1a8
 10c:	e9c30184 	stmib	r3, {r2, r7, r8}^
 110:	f3625430 	vqshl.u32	d21, d16, d2
 114:	f8d30101 			; <UNDEFINED> instruction: 0xf8d30101
 118:	f3624160 	vrhadd.u32	q10, q1, q8
 11c:	f8c30c01 			; <UNDEFINED> instruction: 0xf8c30c01
 120:	f8b3016c 			; <UNDEFINED> instruction: 0xf8b3016c
 124:	e9c301a0 	stmib	r3, {r5, r7, r8}^
 128:	e9c3ba28 	stmib	r3, {r3, r5, r9, fp, ip, sp, pc}^
 12c:	e9c3982a 	stmib	r3, {r1, r3, r5, fp, ip, pc}^
 130:	f8c3762e 			; <UNDEFINED> instruction: 0xf8c3762e
 134:	f8a340d0 			; <UNDEFINED> instruction: 0xf8a340d0
 138:	f8830198 			; <UNDEFINED> instruction: 0xf8830198
 13c:	f883c1a8 			; <UNDEFINED> instruction: 0xf883c1a8
 140:	e8bd11ac 	pop	{r2, r3, r5, r7, r8, ip}
 144:	bf008ff0 	svclt	0x00008ff0
 148:	00000000 	andeq	r0, r0, r0
 14c:	40690000 	rsbmi	r0, r9, r0
 150:	000000f2 	strdeq	r0, [r0], -r2

Disassembly of section .text.startup:

00000000 <.text.startup>:
   0:	f7ffb508 			; <UNDEFINED> instruction: 0xf7ffb508
   4:	2000fffe 	strdcs	pc, [r0], -lr
   8:	bf00bd08 	svclt	0x0000bd08
