#! /foss/tools/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-60-gdb82380c-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/foss/tools/iverilog/lib/ivl/system.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_sys.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/vhdl_textio.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/v2005_math.vpi";
:vpi_module "/foss/tools/iverilog/lib/ivl/va_math.vpi";
S_0x5556da075da0 .scope module, "tb_sum_res" "tb_sum_res" 2 23;
 .timescale -9 -12;
P_0x5556da0a69b0 .param/l "clk_period" 0 2 33, +C4<00000000000000000000000000001010>;
P_0x5556da0a69f0 .param/l "rst_time" 0 2 34, +C4<00000000000000000000000001100100>;
v0x5556da0ce9c0_0 .var "add_sub", 0 0;
v0x5556da0cea80_0 .var "clk", 0 0;
v0x5556da0ceb40_0 .var "en", 0 0;
v0x5556da0cebe0_0 .net "ready", 0 0, L_0x5556da0e4a90;  1 drivers
v0x5556da0cecb0_0 .var "rst", 0 0;
v0x5556da0ceda0_0 .var/real "value1", 0 0;
v0x5556da0cee40_0 .var/real "value2", 0 0;
v0x5556da0ceee0_0 .var "x1", 15 0;
v0x5556da0cefd0_0 .var "x2", 15 0;
v0x5556da0cf090_0 .net "y", 15 0, v0x5556da0cc180_0;  1 drivers
S_0x5556da07e250 .scope function.vec4.s16, "dtobf16" "dtobf16" 2 36, 2 36 0, S_0x5556da075da0;
 .timescale -9 -12;
v0x5556da06d1d0_0 .var/real "a", 0 0;
v0x5556da0a23e0_0 .var "a_bits", 63 0;
; Variable dtobf16 is vec4 return value of scope S_0x5556da07e250
v0x5556da0a1780_0 .var "exp", 7 0;
v0x5556da0a1820_0 .var "mant", 8 0;
v0x5556da0a0b20_0 .var "mant_grs", 11 0;
v0x5556da0a0bc0_0 .var "o_mant", 6 0;
v0x5556da0bcee0_0 .var "s", 0 0;
TD_tb_sum_res.dtobf16 ;
    %load/real v0x5556da06d1d0_0;
    %pushi/real 0, 4065; load=0.00000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %ret/vec4 0, 0, 16;  Assign to dtobf16 (store_vec4_to_lval)
    %jmp T_0.1;
T_0.0 ;
    %vpi_func 2 47 "$realtobits" 64, v0x5556da06d1d0_0 {0 0 0};
    %store/vec4 v0x5556da0a23e0_0, 0, 64;
    %load/vec4 v0x5556da0a23e0_0;
    %parti/s 1, 63, 7;
    %store/vec4 v0x5556da0bcee0_0, 0, 1;
    %load/vec4 v0x5556da0a23e0_0;
    %parti/s 11, 52, 7;
    %addi 1152, 0, 11;
    %pad/u 8;
    %store/vec4 v0x5556da0a1780_0, 0, 8;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x5556da0a23e0_0;
    %parti/s 10, 42, 7;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0a0b20_0, 0, 12;
    %load/vec4 v0x5556da0a0b20_0;
    %parti/s 9, 3, 3;
    %store/vec4 v0x5556da0a1820_0, 0, 9;
    %load/vec4 v0x5556da0a0b20_0;
    %parti/s 3, 0, 2;
    %cmpi/u 4, 0, 3;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_0.2, 5;
    %load/vec4 v0x5556da0a0b20_0;
    %parti/s 9, 3, 3;
    %addi 1, 0, 9;
    %store/vec4 v0x5556da0a1820_0, 0, 9;
T_0.2 ;
    %load/vec4 v0x5556da0a0b20_0;
    %parti/s 3, 0, 2;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5556da0a0b20_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x5556da0a0b20_0;
    %parti/s 9, 3, 3;
    %addi 1, 0, 9;
    %store/vec4 v0x5556da0a1820_0, 0, 9;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5556da0a0b20_0;
    %parti/s 9, 3, 3;
    %store/vec4 v0x5556da0a1820_0, 0, 9;
T_0.7 ;
T_0.4 ;
    %load/vec4 v0x5556da0a1820_0;
    %parti/s 1, 8, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v0x5556da0a1820_0;
    %parti/s 7, 1, 2;
    %store/vec4 v0x5556da0a0bc0_0, 0, 7;
    %load/vec4 v0x5556da0a1780_0;
    %addi 1, 0, 8;
    %store/vec4 v0x5556da0a1780_0, 0, 8;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v0x5556da0a1820_0;
    %parti/s 7, 0, 2;
    %store/vec4 v0x5556da0a0bc0_0, 0, 7;
T_0.9 ;
    %load/vec4 v0x5556da0bcee0_0;
    %load/vec4 v0x5556da0a1780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5556da0a0bc0_0;
    %concat/vec4; draw_concat_vec4
    %ret/vec4 0, 0, 16;  Assign to dtobf16 (store_vec4_to_lval)
T_0.1 ;
    %end;
S_0x5556da0bcfa0 .scope module, "uut" "fp16sum_res_pipe" 2 87, 3 5 0, S_0x5556da075da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "x1";
    .port_info 1 /INPUT 16 "x2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "rst";
    .port_info 4 /INPUT 1 "add_sub";
    .port_info 5 /INPUT 1 "en";
    .port_info 6 /OUTPUT 1 "ready";
    .port_info 7 /OUTPUT 16 "y";
L_0x5556da0e4a90 .functor BUFZ 1, v0x5556da0c8d40_0, C4<0>, C4<0>, C4<0>;
v0x5556da0cc3d0_0 .net *"_ivl_1", 0 0, L_0x5556da0e2080;  1 drivers
v0x5556da0cc4d0_0 .net *"_ivl_17", 7 0, L_0x5556da0e3540;  1 drivers
v0x5556da0cc5b0_0 .net *"_ivl_29", 0 0, L_0x5556da0e6620;  1 drivers
v0x5556da0cc670_0 .net *"_ivl_3", 0 0, L_0x5556da0e2120;  1 drivers
v0x5556da0cc750_0 .net *"_ivl_33", 0 0, L_0x5556da0e6880;  1 drivers
v0x5556da0cc880_0 .net *"_ivl_36", 31 0, L_0x5556da0e6ab0;  1 drivers
L_0x7fe3330e7960 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556da0cc960_0 .net *"_ivl_39", 23 0, L_0x7fe3330e7960;  1 drivers
L_0x7fe3330e79a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556da0cca40_0 .net/2u *"_ivl_40", 31 0, L_0x7fe3330e79a8;  1 drivers
v0x5556da0ccb20_0 .net *"_ivl_42", 0 0, L_0x5556da0e6bf0;  1 drivers
L_0x7fe3330e79f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556da0ccbe0_0 .net/2u *"_ivl_44", 15 0, L_0x7fe3330e79f0;  1 drivers
v0x5556da0cccc0_0 .net *"_ivl_47", 0 0, L_0x5556da0e69c0;  1 drivers
v0x5556da0ccda0_0 .net *"_ivl_49", 6 0, L_0x5556da0e6de0;  1 drivers
v0x5556da0cce80_0 .net *"_ivl_50", 15 0, L_0x5556da0e6f40;  1 drivers
v0x5556da0ccf60_0 .net "add_sub", 0 0, v0x5556da0ce9c0_0;  1 drivers
v0x5556da0cd000_0 .net "as_exp", 7 0, L_0x5556da0e0dc0;  1 drivers
v0x5556da0cd0a0_0 .net "clk", 0 0, v0x5556da0cea80_0;  1 drivers
v0x5556da0cd140_0 .net "en", 0 0, v0x5556da0ceb40_0;  1 drivers
v0x5556da0cd2f0_0 .net "end1", 0 0, v0x5556da0c7410_0;  1 drivers
v0x5556da0cd390_0 .net "end2", 0 0, v0x5556da0c7c90_0;  1 drivers
v0x5556da0cd430_0 .net "end3", 0 0, v0x5556da0c84f0_0;  1 drivers
v0x5556da0cd4d0_0 .net "end4", 0 0, v0x5556da0c8d40_0;  1 drivers
v0x5556da0cd5a0_0 .net "exp_r", 7 0, L_0x5556da0e6920;  1 drivers
v0x5556da0cd640_0 .net "exp_r1", 7 0, v0x5556da0c4c60_0;  1 drivers
v0x5556da0cd730_0 .net "exp_r2", 7 0, L_0x5556da0e62d0;  1 drivers
v0x5556da0cd7d0_0 .net "mant_x1", 10 0, L_0x5556da0e1a40;  1 drivers
v0x5556da0cd890_0 .net "mant_x2", 10 0, L_0x5556da0e1e20;  1 drivers
v0x5556da0cd960_0 .net "mantisa_r", 7 0, L_0x5556da0e66c0;  1 drivers
v0x5556da0cda20_0 .net "mantisa_r0", 11 0, v0x5556da0c6670_0;  1 drivers
v0x5556da0cdb10_0 .net "mantisa_r1", 7 0, v0x5556da0c4ec0_0;  1 drivers
v0x5556da0cdbe0_0 .net "mantisa_r2", 7 0, L_0x5556da0e5d90;  1 drivers
v0x5556da0cdc80_0 .net "op_r", 0 0, v0x5556da0c6750_0;  1 drivers
v0x5556da0cdd20_0 .net "ready", 0 0, L_0x5556da0e4a90;  alias, 1 drivers
v0x5556da0cddc0_0 .net "reg_add_sub_out", 0 0, v0x5556da0c95d0_0;  1 drivers
v0x5556da0ce0a0_0 .net "reg_x1_out", 15 0, v0x5556da0caf20_0;  1 drivers
v0x5556da0ce190_0 .net "reg_x2_out", 15 0, v0x5556da0cb810_0;  1 drivers
v0x5556da0ce2a0_0 .net "result", 15 0, L_0x5556da0e70d0;  1 drivers
v0x5556da0ce360_0 .net "rst", 0 0, v0x5556da0cecb0_0;  1 drivers
v0x5556da0ce400_0 .net "seg_reg0_out", 32 0, v0x5556da0c9ea0_0;  1 drivers
v0x5556da0ce4a0_0 .net "seg_reg1_out", 21 0, v0x5556da0ca6e0_0;  1 drivers
v0x5556da0ce570_0 .net "sign_r", 0 0, v0x5556da0c6a50_0;  1 drivers
v0x5556da0ce640_0 .net "x1", 15 0, v0x5556da0ceee0_0;  1 drivers
v0x5556da0ce710_0 .net "x2", 15 0, v0x5556da0cefd0_0;  1 drivers
v0x5556da0ce7e0_0 .net "y", 15 0, v0x5556da0cc180_0;  alias, 1 drivers
L_0x5556da0e2080 .part v0x5556da0caf20_0, 15, 1;
L_0x5556da0e2120 .part v0x5556da0cb810_0, 15, 1;
LS_0x5556da0e21c0_0_0 .concat [ 11 11 8 1], L_0x5556da0e1e20, L_0x5556da0e1a40, L_0x5556da0e0dc0, v0x5556da0c95d0_0;
LS_0x5556da0e21c0_0_4 .concat [ 1 1 0 0], L_0x5556da0e2120, L_0x5556da0e2080;
L_0x5556da0e21c0 .concat [ 31 2 0 0], LS_0x5556da0e21c0_0_0, LS_0x5556da0e21c0_0_4;
L_0x5556da0e3110 .part v0x5556da0c9ea0_0, 11, 11;
L_0x5556da0e3230 .part v0x5556da0c9ea0_0, 0, 11;
L_0x5556da0e32d0 .part v0x5556da0c9ea0_0, 30, 1;
L_0x5556da0e33b0 .part v0x5556da0c9ea0_0, 32, 1;
L_0x5556da0e3450 .part v0x5556da0c9ea0_0, 31, 1;
L_0x5556da0e3540 .part v0x5556da0c9ea0_0, 22, 8;
L_0x5556da0e35e0 .concat [ 8 12 1 1], L_0x5556da0e3540, v0x5556da0c6670_0, v0x5556da0c6a50_0, v0x5556da0c6750_0;
L_0x5556da0e4830 .part v0x5556da0ca6e0_0, 8, 11;
L_0x5556da0e4960 .part v0x5556da0ca6e0_0, 0, 8;
L_0x5556da0e6450 .part v0x5556da0ca6e0_0, 8, 12;
L_0x5556da0e6580 .part v0x5556da0ca6e0_0, 0, 8;
L_0x5556da0e6620 .part v0x5556da0ca6e0_0, 21, 1;
L_0x5556da0e66c0 .functor MUXZ 8, L_0x5556da0e5d90, v0x5556da0c4ec0_0, L_0x5556da0e6620, C4<>;
L_0x5556da0e6880 .part v0x5556da0ca6e0_0, 21, 1;
L_0x5556da0e6920 .functor MUXZ 8, L_0x5556da0e62d0, v0x5556da0c4c60_0, L_0x5556da0e6880, C4<>;
L_0x5556da0e6ab0 .concat [ 8 24 0 0], L_0x5556da0e66c0, L_0x7fe3330e7960;
L_0x5556da0e6bf0 .cmp/eq 32, L_0x5556da0e6ab0, L_0x7fe3330e79a8;
L_0x5556da0e69c0 .part v0x5556da0ca6e0_0, 20, 1;
L_0x5556da0e6de0 .part L_0x5556da0e66c0, 0, 7;
L_0x5556da0e6f40 .concat [ 7 8 1 0], L_0x5556da0e6de0, L_0x5556da0e6920, L_0x5556da0e69c0;
L_0x5556da0e70d0 .functor MUXZ 16, L_0x5556da0e6f40, L_0x7fe3330e79f0, L_0x5556da0e6bf0, C4<>;
S_0x5556da0bd1f0 .scope module, "add_renorm0" "add_renorm" 3 104, 4 23 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 12 "mantisa";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 8 "mantisa_r";
    .port_info 3 /OUTPUT 8 "exp_r";
v0x5556da0beba0_0 .net *"_ivl_1", 0 0, L_0x5556da0e4b00;  1 drivers
L_0x7fe3330e7768 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5556da0beca0_0 .net/2u *"_ivl_10", 7 0, L_0x7fe3330e7768;  1 drivers
v0x5556da0bed80_0 .net *"_ivl_12", 7 0, L_0x5556da0e4ff0;  1 drivers
v0x5556da0bee40_0 .net *"_ivl_3", 10 0, L_0x5556da0e4ba0;  1 drivers
v0x5556da0bef20_0 .net *"_ivl_5", 10 0, L_0x5556da0e4c40;  1 drivers
v0x5556da0bf000_0 .net *"_ivl_9", 0 0, L_0x5556da0e4ec0;  1 drivers
v0x5556da0bf0e0_0 .net "exp", 7 0, L_0x5556da0e6580;  1 drivers
v0x5556da0bf1c0_0 .net "exp_i", 7 0, L_0x5556da0e50d0;  1 drivers
v0x5556da0bf280_0 .net "exp_r", 7 0, L_0x5556da0e62d0;  alias, 1 drivers
v0x5556da0bf350_0 .net "mant_i", 10 0, L_0x5556da0e4ce0;  1 drivers
v0x5556da0bf420_0 .net "mantisa", 11 0, L_0x5556da0e6450;  1 drivers
v0x5556da0bf4e0_0 .net "mantisa_r", 7 0, L_0x5556da0e5d90;  alias, 1 drivers
L_0x5556da0e4b00 .part L_0x5556da0e6450, 11, 1;
L_0x5556da0e4ba0 .part L_0x5556da0e6450, 1, 11;
L_0x5556da0e4c40 .part L_0x5556da0e6450, 0, 11;
L_0x5556da0e4ce0 .functor MUXZ 11, L_0x5556da0e4c40, L_0x5556da0e4ba0, L_0x5556da0e4b00, C4<>;
L_0x5556da0e4ec0 .part L_0x5556da0e6450, 11, 1;
L_0x5556da0e4ff0 .arith/sum 8, L_0x5556da0e6580, L_0x7fe3330e7768;
L_0x5556da0e50d0 .functor MUXZ 8, L_0x5556da0e6580, L_0x5556da0e4ff0, L_0x5556da0e4ec0, C4<>;
S_0x5556da0bd3d0 .scope module, "rounder0" "rounder" 4 40, 5 23 0, S_0x5556da0bd1f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "mant_i";
    .port_info 1 /INPUT 8 "exp_i";
    .port_info 2 /OUTPUT 8 "mant_o";
    .port_info 3 /OUTPUT 8 "exp_o";
L_0x7fe3330e78d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556da0a1670 .functor XNOR 1, L_0x5556da0e5a10, L_0x7fe3330e78d0, C4<0>, C4<0>;
L_0x7fe3330e7918 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556da0a0a10 .functor XNOR 1, L_0x5556da0e5ed0, L_0x7fe3330e7918, C4<0>, C4<0>;
L_0x7fe3330e77b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0bd610_0 .net/2u *"_ivl_0", 0 0, L_0x7fe3330e77b0;  1 drivers
v0x5556da0bd710_0 .net *"_ivl_11", 7 0, L_0x5556da0e5580;  1 drivers
v0x5556da0bd7f0_0 .net *"_ivl_12", 8 0, L_0x5556da0e56b0;  1 drivers
L_0x7fe3330e7840 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5556da0bd8b0_0 .net/2u *"_ivl_14", 8 0, L_0x7fe3330e7840;  1 drivers
L_0x7fe3330e7888 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5556da0bd990_0 .net/2u *"_ivl_18", 7 0, L_0x7fe3330e7888;  1 drivers
v0x5556da0bdac0_0 .net *"_ivl_23", 0 0, L_0x5556da0e5a10;  1 drivers
v0x5556da0bdba0_0 .net/2u *"_ivl_24", 0 0, L_0x7fe3330e78d0;  1 drivers
v0x5556da0bdc80_0 .net *"_ivl_26", 0 0, L_0x5556da0a1670;  1 drivers
v0x5556da0bdd40_0 .net *"_ivl_29", 7 0, L_0x5556da0e5ba0;  1 drivers
v0x5556da0bde20_0 .net *"_ivl_3", 7 0, L_0x5556da0e52b0;  1 drivers
v0x5556da0bdf00_0 .net *"_ivl_31", 7 0, L_0x5556da0e5c90;  1 drivers
v0x5556da0bdfe0_0 .net *"_ivl_35", 0 0, L_0x5556da0e5ed0;  1 drivers
v0x5556da0be0c0_0 .net/2u *"_ivl_36", 0 0, L_0x7fe3330e7918;  1 drivers
v0x5556da0be1a0_0 .net *"_ivl_38", 0 0, L_0x5556da0a0a10;  1 drivers
v0x5556da0be260_0 .net *"_ivl_4", 8 0, L_0x5556da0e5350;  1 drivers
L_0x7fe3330e77f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0be340_0 .net/2u *"_ivl_8", 0 0, L_0x7fe3330e77f8;  1 drivers
v0x5556da0be420_0 .net "exp_adder_output", 7 0, L_0x5556da0e5920;  1 drivers
v0x5556da0be500_0 .net "exp_i", 7 0, L_0x5556da0e50d0;  alias, 1 drivers
v0x5556da0be5e0_0 .net "exp_o", 7 0, L_0x5556da0e62d0;  alias, 1 drivers
v0x5556da0be6c0_0 .net "mant_adder_output", 8 0, L_0x5556da0e57a0;  1 drivers
v0x5556da0be7a0_0 .net "mant_i", 10 0, L_0x5556da0e4ce0;  alias, 1 drivers
v0x5556da0be880_0 .net "mant_o", 7 0, L_0x5556da0e5d90;  alias, 1 drivers
v0x5556da0be960_0 .var "mant_rounded", 8 0;
v0x5556da0bea40_0 .net "mant_shift_output", 7 0, L_0x5556da0e5490;  1 drivers
E_0x5556da029d30 .event anyedge, v0x5556da0be7a0_0, v0x5556da0bea40_0, v0x5556da0be6c0_0;
L_0x5556da0e52b0 .part L_0x5556da0e4ce0, 3, 8;
L_0x5556da0e5350 .concat [ 8 1 0 0], L_0x5556da0e52b0, L_0x7fe3330e77b0;
L_0x5556da0e5490 .part L_0x5556da0e5350, 0, 8;
L_0x5556da0e5580 .part L_0x5556da0e4ce0, 3, 8;
L_0x5556da0e56b0 .concat [ 8 1 0 0], L_0x5556da0e5580, L_0x7fe3330e77f8;
L_0x5556da0e57a0 .arith/sum 9, L_0x5556da0e56b0, L_0x7fe3330e7840;
L_0x5556da0e5920 .arith/sum 8, L_0x5556da0e50d0, L_0x7fe3330e7888;
L_0x5556da0e5a10 .part v0x5556da0be960_0, 8, 1;
L_0x5556da0e5ba0 .part v0x5556da0be960_0, 1, 8;
L_0x5556da0e5c90 .part v0x5556da0be960_0, 0, 8;
L_0x5556da0e5d90 .functor MUXZ 8, L_0x5556da0e5c90, L_0x5556da0e5ba0, L_0x5556da0a1670, C4<>;
L_0x5556da0e5ed0 .part v0x5556da0be960_0, 8, 1;
L_0x5556da0e62d0 .functor MUXZ 8, L_0x5556da0e50d0, L_0x5556da0e5920, L_0x5556da0a0a10, C4<>;
S_0x5556da0bf660 .scope module, "exp_mant_logic0" "exp_mant_logic" 3 56, 6 23 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 8 "as_exp";
    .port_info 3 /OUTPUT 11 "mantisa_a";
    .port_info 4 /OUTPUT 11 "mantisa_b";
v0x5556da0c0570_0 .net *"_ivl_1", 14 0, L_0x5556da0cf1a0;  1 drivers
L_0x7fe3330e70a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5556da0c0650_0 .net/2s *"_ivl_10", 1 0, L_0x7fe3330e70a8;  1 drivers
L_0x7fe3330e70f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556da0c0730_0 .net/2s *"_ivl_12", 1 0, L_0x7fe3330e70f0;  1 drivers
v0x5556da0c0820_0 .net *"_ivl_14", 1 0, L_0x5556da0df520;  1 drivers
v0x5556da0c0900_0 .net *"_ivl_19", 14 0, L_0x5556da0df800;  1 drivers
v0x5556da0c0a30_0 .net *"_ivl_2", 31 0, L_0x5556da0cf240;  1 drivers
v0x5556da0c0b10_0 .net *"_ivl_20", 31 0, L_0x5556da0df8e0;  1 drivers
L_0x7fe3330e7138 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556da0c0bf0_0 .net *"_ivl_23", 16 0, L_0x7fe3330e7138;  1 drivers
L_0x7fe3330e7180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556da0c0cd0_0 .net/2u *"_ivl_24", 31 0, L_0x7fe3330e7180;  1 drivers
v0x5556da0c0db0_0 .net *"_ivl_26", 0 0, L_0x5556da0dfa70;  1 drivers
L_0x7fe3330e71c8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5556da0c0e70_0 .net/2s *"_ivl_28", 1 0, L_0x7fe3330e71c8;  1 drivers
L_0x7fe3330e7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556da0c0f50_0 .net/2s *"_ivl_30", 1 0, L_0x7fe3330e7210;  1 drivers
v0x5556da0c1030_0 .net *"_ivl_32", 1 0, L_0x5556da0dfc00;  1 drivers
v0x5556da0c1110_0 .net *"_ivl_37", 7 0, L_0x5556da0dfee0;  1 drivers
v0x5556da0c11f0_0 .net *"_ivl_39", 7 0, L_0x5556da0dff80;  1 drivers
v0x5556da0c12d0_0 .net *"_ivl_40", 0 0, L_0x5556da0e0120;  1 drivers
L_0x7fe3330e7258 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556da0c1390_0 .net/2u *"_ivl_42", 0 0, L_0x7fe3330e7258;  1 drivers
L_0x7fe3330e72a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c1580_0 .net/2u *"_ivl_44", 0 0, L_0x7fe3330e72a0;  1 drivers
v0x5556da0c1660_0 .net *"_ivl_49", 7 0, L_0x5556da0e03c0;  1 drivers
L_0x7fe3330e7018 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556da0c1740_0 .net *"_ivl_5", 16 0, L_0x7fe3330e7018;  1 drivers
v0x5556da0c1820_0 .net *"_ivl_51", 7 0, L_0x5556da0e0460;  1 drivers
v0x5556da0c1900_0 .net *"_ivl_52", 7 0, L_0x5556da0e0590;  1 drivers
v0x5556da0c19e0_0 .net *"_ivl_55", 7 0, L_0x5556da0e06d0;  1 drivers
v0x5556da0c1ac0_0 .net *"_ivl_57", 7 0, L_0x5556da0e0810;  1 drivers
v0x5556da0c1ba0_0 .net *"_ivl_58", 7 0, L_0x5556da0e08b0;  1 drivers
L_0x7fe3330e7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5556da0c1c80_0 .net/2u *"_ivl_6", 31 0, L_0x7fe3330e7060;  1 drivers
v0x5556da0c1d60_0 .net *"_ivl_63", 7 0, L_0x5556da0e0bc0;  1 drivers
v0x5556da0c1e40_0 .net *"_ivl_65", 7 0, L_0x5556da0e0d20;  1 drivers
v0x5556da0c1f20_0 .net *"_ivl_69", 6 0, L_0x5556da0e1070;  1 drivers
v0x5556da0c2000_0 .net *"_ivl_73", 6 0, L_0x5556da0e1380;  1 drivers
v0x5556da0c20e0_0 .net *"_ivl_77", 6 0, L_0x5556da0e1760;  1 drivers
L_0x7fe3330e72e8 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5556da0c21c0_0 .net/2u *"_ivl_78", 2 0, L_0x7fe3330e72e8;  1 drivers
v0x5556da0c22a0_0 .net *"_ivl_8", 0 0, L_0x5556da0df3e0;  1 drivers
v0x5556da0c2360_0 .net *"_ivl_80", 10 0, L_0x5556da0e1800;  1 drivers
v0x5556da0c2440_0 .net *"_ivl_85", 6 0, L_0x5556da0e1b30;  1 drivers
L_0x7fe3330e7330 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x5556da0c2520_0 .net/2u *"_ivl_86", 2 0, L_0x7fe3330e7330;  1 drivers
v0x5556da0c2600_0 .net *"_ivl_88", 10 0, L_0x5556da0e1ce0;  1 drivers
v0x5556da0c26e0_0 .net "a", 15 0, v0x5556da0caf20_0;  alias, 1 drivers
v0x5556da0c27c0_0 .net "a_is_not_zero", 0 0, L_0x5556da0df710;  1 drivers
v0x5556da0c2880_0 .net "as_exp", 7 0, L_0x5556da0e0dc0;  alias, 1 drivers
v0x5556da0c2960_0 .net "b", 15 0, v0x5556da0cb810_0;  alias, 1 drivers
v0x5556da0c2a40_0 .net "b_is_not_zero", 0 0, L_0x5556da0dfd90;  1 drivers
v0x5556da0c2b00_0 .net "exp_diff", 7 0, L_0x5556da0e0770;  1 drivers
v0x5556da0c2bc0_0 .net "mantisa_a", 10 0, L_0x5556da0e1a40;  alias, 1 drivers
v0x5556da0c2ca0_0 .net "mantisa_a_pp", 10 0, v0x5556da0bfc00_0;  1 drivers
v0x5556da0c2d60_0 .net "mantisa_b", 10 0, L_0x5556da0e1e20;  alias, 1 drivers
v0x5556da0c2e20_0 .net "mantisa_b_pp", 10 0, v0x5556da0c0260_0;  1 drivers
v0x5556da0c2ee0_0 .net "sel", 0 0, L_0x5556da0e0250;  1 drivers
L_0x5556da0cf1a0 .part v0x5556da0caf20_0, 0, 15;
L_0x5556da0cf240 .concat [ 15 17 0 0], L_0x5556da0cf1a0, L_0x7fe3330e7018;
L_0x5556da0df3e0 .cmp/ne 32, L_0x5556da0cf240, L_0x7fe3330e7060;
L_0x5556da0df520 .functor MUXZ 2, L_0x7fe3330e70f0, L_0x7fe3330e70a8, L_0x5556da0df3e0, C4<>;
L_0x5556da0df710 .part L_0x5556da0df520, 0, 1;
L_0x5556da0df800 .part v0x5556da0cb810_0, 0, 15;
L_0x5556da0df8e0 .concat [ 15 17 0 0], L_0x5556da0df800, L_0x7fe3330e7138;
L_0x5556da0dfa70 .cmp/ne 32, L_0x5556da0df8e0, L_0x7fe3330e7180;
L_0x5556da0dfc00 .functor MUXZ 2, L_0x7fe3330e7210, L_0x7fe3330e71c8, L_0x5556da0dfa70, C4<>;
L_0x5556da0dfd90 .part L_0x5556da0dfc00, 0, 1;
L_0x5556da0dfee0 .part v0x5556da0caf20_0, 7, 8;
L_0x5556da0dff80 .part v0x5556da0cb810_0, 7, 8;
L_0x5556da0e0120 .cmp/gt 8, L_0x5556da0dfee0, L_0x5556da0dff80;
L_0x5556da0e0250 .functor MUXZ 1, L_0x7fe3330e72a0, L_0x7fe3330e7258, L_0x5556da0e0120, C4<>;
L_0x5556da0e03c0 .part v0x5556da0caf20_0, 7, 8;
L_0x5556da0e0460 .part v0x5556da0cb810_0, 7, 8;
L_0x5556da0e0590 .arith/sub 8, L_0x5556da0e03c0, L_0x5556da0e0460;
L_0x5556da0e06d0 .part v0x5556da0cb810_0, 7, 8;
L_0x5556da0e0810 .part v0x5556da0caf20_0, 7, 8;
L_0x5556da0e08b0 .arith/sub 8, L_0x5556da0e06d0, L_0x5556da0e0810;
L_0x5556da0e0770 .functor MUXZ 8, L_0x5556da0e08b0, L_0x5556da0e0590, L_0x5556da0e0250, C4<>;
L_0x5556da0e0bc0 .part v0x5556da0caf20_0, 7, 8;
L_0x5556da0e0d20 .part v0x5556da0cb810_0, 7, 8;
L_0x5556da0e0dc0 .functor MUXZ 8, L_0x5556da0e0d20, L_0x5556da0e0bc0, L_0x5556da0e0250, C4<>;
L_0x5556da0e1070 .part v0x5556da0caf20_0, 0, 7;
L_0x5556da0e1110 .concat [ 7 1 0 0], L_0x5556da0e1070, L_0x5556da0df710;
L_0x5556da0e1380 .part v0x5556da0cb810_0, 0, 7;
L_0x5556da0e1530 .concat [ 7 1 0 0], L_0x5556da0e1380, L_0x5556da0dfd90;
L_0x5556da0e1760 .part v0x5556da0caf20_0, 0, 7;
L_0x5556da0e1800 .concat [ 3 7 1 0], L_0x7fe3330e72e8, L_0x5556da0e1760, L_0x5556da0df710;
L_0x5556da0e1a40 .functor MUXZ 11, v0x5556da0bfc00_0, L_0x5556da0e1800, L_0x5556da0e0250, C4<>;
L_0x5556da0e1b30 .part v0x5556da0cb810_0, 0, 7;
L_0x5556da0e1ce0 .concat [ 3 7 1 0], L_0x7fe3330e7330, L_0x5556da0e1b30, L_0x5556da0dfd90;
L_0x5556da0e1e20 .functor MUXZ 11, L_0x5556da0e1ce0, v0x5556da0c0260_0, L_0x5556da0e0250, C4<>;
S_0x5556da0bf8c0 .scope module, "pp0" "sum_res_pp" 6 47, 7 23 0, S_0x5556da0bf660;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "mant_i";
    .port_info 1 /INPUT 8 "exp_diff_i";
    .port_info 2 /OUTPUT 11 "mant_o";
v0x5556da0bfb00_0 .net "exp_diff_i", 7 0, L_0x5556da0e0770;  alias, 1 drivers
v0x5556da0bfc00_0 .var "i_mant_o", 10 0;
v0x5556da0bfce0_0 .net "mant_i", 7 0, L_0x5556da0e1110;  1 drivers
v0x5556da0bfdd0_0 .net "mant_o", 10 0, v0x5556da0bfc00_0;  alias, 1 drivers
E_0x5556da028c10 .event anyedge, v0x5556da0bfb00_0, v0x5556da0bfce0_0;
S_0x5556da0bff30 .scope module, "pp1" "sum_res_pp" 6 53, 7 23 0, S_0x5556da0bf660;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "mant_i";
    .port_info 1 /INPUT 8 "exp_diff_i";
    .port_info 2 /OUTPUT 11 "mant_o";
v0x5556da0c0150_0 .net "exp_diff_i", 7 0, L_0x5556da0e0770;  alias, 1 drivers
v0x5556da0c0260_0 .var "i_mant_o", 10 0;
v0x5556da0c0320_0 .net "mant_i", 7 0, L_0x5556da0e1530;  1 drivers
v0x5556da0c0410_0 .net "mant_o", 10 0, v0x5556da0c0260_0;  alias, 1 drivers
E_0x5556da029530 .event anyedge, v0x5556da0bfb00_0, v0x5556da0c0320_0;
S_0x5556da0c3050 .scope module, "leading_zero_norm0" "leading_zero_norm" 3 96, 8 23 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "mantisa";
    .port_info 1 /INPUT 8 "exp";
    .port_info 2 /OUTPUT 8 "mantisa_r";
    .port_info 3 /OUTPUT 8 "exp_r";
v0x5556da0c4ab0_0 .net "exp", 7 0, L_0x5556da0e4960;  1 drivers
v0x5556da0c4b90_0 .net "exp_o", 7 0, L_0x5556da0e46a0;  1 drivers
v0x5556da0c4c60_0 .var "exp_r", 7 0;
v0x5556da0c4d30_0 .net "mant_o", 7 0, L_0x5556da0e4320;  1 drivers
v0x5556da0c4e20_0 .net "mantisa", 10 0, L_0x5556da0e4830;  1 drivers
v0x5556da0c4ec0_0 .var "mantisa_r", 7 0;
E_0x5556da006540 .event anyedge, v0x5556da0c4790_0, v0x5556da0c44f0_0;
S_0x5556da0c3280 .scope module, "rounder0" "rounder" 8 34, 5 23 0, S_0x5556da0c3050;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "mant_i";
    .port_info 1 /INPUT 8 "exp_i";
    .port_info 2 /OUTPUT 8 "mant_o";
    .port_info 3 /OUTPUT 8 "exp_o";
L_0x7fe3330e76d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556da06d020 .functor XNOR 1, L_0x5556da0e3fa0, L_0x7fe3330e76d8, C4<0>, C4<0>;
L_0x7fe3330e7720 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5556da0a22d0 .functor XNOR 1, L_0x5556da0e44b0, L_0x7fe3330e7720, C4<0>, C4<0>;
L_0x7fe3330e75b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c34f0_0 .net/2u *"_ivl_0", 0 0, L_0x7fe3330e75b8;  1 drivers
v0x5556da0c35f0_0 .net *"_ivl_11", 7 0, L_0x5556da0e3ad0;  1 drivers
v0x5556da0c36d0_0 .net *"_ivl_12", 8 0, L_0x5556da0e3ba0;  1 drivers
L_0x7fe3330e7648 .functor BUFT 1, C4<000000001>, C4<0>, C4<0>, C4<0>;
v0x5556da0c37c0_0 .net/2u *"_ivl_14", 8 0, L_0x7fe3330e7648;  1 drivers
L_0x7fe3330e7690 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x5556da0c38a0_0 .net/2u *"_ivl_18", 7 0, L_0x7fe3330e7690;  1 drivers
v0x5556da0c39d0_0 .net *"_ivl_23", 0 0, L_0x5556da0e3fa0;  1 drivers
v0x5556da0c3ab0_0 .net/2u *"_ivl_24", 0 0, L_0x7fe3330e76d8;  1 drivers
v0x5556da0c3b90_0 .net *"_ivl_26", 0 0, L_0x5556da06d020;  1 drivers
v0x5556da0c3c50_0 .net *"_ivl_29", 7 0, L_0x5556da0e4130;  1 drivers
v0x5556da0c3d30_0 .net *"_ivl_3", 7 0, L_0x5556da0e3800;  1 drivers
v0x5556da0c3e10_0 .net *"_ivl_31", 7 0, L_0x5556da0e4220;  1 drivers
v0x5556da0c3ef0_0 .net *"_ivl_35", 0 0, L_0x5556da0e44b0;  1 drivers
v0x5556da0c3fd0_0 .net/2u *"_ivl_36", 0 0, L_0x7fe3330e7720;  1 drivers
v0x5556da0c40b0_0 .net *"_ivl_38", 0 0, L_0x5556da0a22d0;  1 drivers
v0x5556da0c4170_0 .net *"_ivl_4", 8 0, L_0x5556da0e38a0;  1 drivers
L_0x7fe3330e7600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c4250_0 .net/2u *"_ivl_8", 0 0, L_0x7fe3330e7600;  1 drivers
v0x5556da0c4330_0 .net "exp_adder_output", 7 0, L_0x5556da0e3e60;  1 drivers
v0x5556da0c4410_0 .net "exp_i", 7 0, L_0x5556da0e4960;  alias, 1 drivers
v0x5556da0c44f0_0 .net "exp_o", 7 0, L_0x5556da0e46a0;  alias, 1 drivers
v0x5556da0c45d0_0 .net "mant_adder_output", 8 0, L_0x5556da0e3ce0;  1 drivers
v0x5556da0c46b0_0 .net "mant_i", 10 0, L_0x5556da0e4830;  alias, 1 drivers
v0x5556da0c4790_0 .net "mant_o", 7 0, L_0x5556da0e4320;  alias, 1 drivers
v0x5556da0c4870_0 .var "mant_rounded", 8 0;
v0x5556da0c4950_0 .net "mant_shift_output", 7 0, L_0x5556da0e39e0;  1 drivers
E_0x5556da0a73e0 .event anyedge, v0x5556da0c46b0_0, v0x5556da0c4950_0, v0x5556da0c45d0_0;
L_0x5556da0e3800 .part L_0x5556da0e4830, 3, 8;
L_0x5556da0e38a0 .concat [ 8 1 0 0], L_0x5556da0e3800, L_0x7fe3330e75b8;
L_0x5556da0e39e0 .part L_0x5556da0e38a0, 0, 8;
L_0x5556da0e3ad0 .part L_0x5556da0e4830, 3, 8;
L_0x5556da0e3ba0 .concat [ 8 1 0 0], L_0x5556da0e3ad0, L_0x7fe3330e7600;
L_0x5556da0e3ce0 .arith/sum 9, L_0x5556da0e3ba0, L_0x7fe3330e7648;
L_0x5556da0e3e60 .arith/sum 8, L_0x5556da0e4960, L_0x7fe3330e7690;
L_0x5556da0e3fa0 .part v0x5556da0c4870_0, 8, 1;
L_0x5556da0e4130 .part v0x5556da0c4870_0, 1, 8;
L_0x5556da0e4220 .part v0x5556da0c4870_0, 0, 8;
L_0x5556da0e4320 .functor MUXZ 8, L_0x5556da0e4220, L_0x5556da0e4130, L_0x5556da06d020, C4<>;
L_0x5556da0e44b0 .part v0x5556da0c4870_0, 8, 1;
L_0x5556da0e46a0 .functor MUXZ 8, L_0x5556da0e4960, L_0x5556da0e3e60, L_0x5556da0a22d0, C4<>;
S_0x5556da0c5030 .scope module, "op_sign_logic0" "op_sign_logic" 3 74, 9 23 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 11 "mantisa_a";
    .port_info 1 /INPUT 11 "mantisa_b";
    .port_info 2 /OUTPUT 12 "mantisa_r";
    .port_info 3 /OUTPUT 1 "sign_r";
    .port_info 4 /OUTPUT 1 "op_r";
    .port_info 5 /INPUT 1 "add_sub";
    .port_info 6 /INPUT 1 "s_a";
    .port_info 7 /INPUT 1 "s_b";
L_0x7fe3330e7378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c53d0_0 .net/2u *"_ivl_0", 0 0, L_0x7fe3330e7378;  1 drivers
L_0x7fe3330e7408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c54d0_0 .net/2u *"_ivl_10", 0 0, L_0x7fe3330e7408;  1 drivers
v0x5556da0c55b0_0 .net *"_ivl_12", 11 0, L_0x5556da0e2670;  1 drivers
L_0x7fe3330e7450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c5670_0 .net/2u *"_ivl_14", 0 0, L_0x7fe3330e7450;  1 drivers
v0x5556da0c5750_0 .net *"_ivl_16", 11 0, L_0x5556da0e27e0;  1 drivers
v0x5556da0c5880_0 .net *"_ivl_2", 11 0, L_0x5556da0e2350;  1 drivers
L_0x7fe3330e7498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c5960_0 .net/2u *"_ivl_20", 0 0, L_0x7fe3330e7498;  1 drivers
v0x5556da0c5a40_0 .net *"_ivl_22", 11 0, L_0x5556da0e2aa0;  1 drivers
L_0x7fe3330e74e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c5b20_0 .net/2u *"_ivl_24", 0 0, L_0x7fe3330e74e0;  1 drivers
v0x5556da0c5c00_0 .net *"_ivl_26", 11 0, L_0x5556da0e2b90;  1 drivers
v0x5556da0c5ce0_0 .net *"_ivl_30", 0 0, L_0x5556da0e2e10;  1 drivers
L_0x7fe3330e7528 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5556da0c5da0_0 .net/2s *"_ivl_32", 1 0, L_0x7fe3330e7528;  1 drivers
L_0x7fe3330e7570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5556da0c5e80_0 .net/2s *"_ivl_34", 1 0, L_0x7fe3330e7570;  1 drivers
v0x5556da0c5f60_0 .net *"_ivl_36", 1 0, L_0x5556da0e2f10;  1 drivers
L_0x7fe3330e73c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5556da0c6040_0 .net/2u *"_ivl_4", 0 0, L_0x7fe3330e73c0;  1 drivers
v0x5556da0c6120_0 .net *"_ivl_6", 11 0, L_0x5556da0e2440;  1 drivers
v0x5556da0c6200_0 .net "add_r1", 11 0, L_0x5556da0e2530;  1 drivers
v0x5556da0c63f0_0 .net "add_sub", 0 0, L_0x5556da0e32d0;  1 drivers
v0x5556da0c64b0_0 .net "mantisa_a", 10 0, L_0x5556da0e3110;  1 drivers
v0x5556da0c6590_0 .net "mantisa_b", 10 0, L_0x5556da0e3230;  1 drivers
v0x5556da0c6670_0 .var "mantisa_r", 11 0;
v0x5556da0c6750_0 .var "op_r", 0 0;
v0x5556da0c6810_0 .net "s_a", 0 0, L_0x5556da0e33b0;  1 drivers
v0x5556da0c68d0_0 .net "s_b", 0 0, L_0x5556da0e3450;  1 drivers
v0x5556da0c6990_0 .net "sel", 0 0, L_0x5556da0e2fb0;  1 drivers
v0x5556da0c6a50_0 .var "sign_r", 0 0;
v0x5556da0c6b10_0 .net "sub_r1", 11 0, L_0x5556da0e2920;  1 drivers
v0x5556da0c6bf0_0 .net "sub_r2", 11 0, L_0x5556da0e2cd0;  1 drivers
E_0x5556da0a7500/0 .event anyedge, v0x5556da0c63f0_0, v0x5556da0c6810_0, v0x5556da0c68d0_0, v0x5556da0c6200_0;
E_0x5556da0a7500/1 .event anyedge, v0x5556da0c6990_0, v0x5556da0c6b10_0, v0x5556da0c6bf0_0;
E_0x5556da0a7500 .event/or E_0x5556da0a7500/0, E_0x5556da0a7500/1;
L_0x5556da0e2350 .concat [ 11 1 0 0], L_0x5556da0e3110, L_0x7fe3330e7378;
L_0x5556da0e2440 .concat [ 11 1 0 0], L_0x5556da0e3230, L_0x7fe3330e73c0;
L_0x5556da0e2530 .arith/sum 12, L_0x5556da0e2350, L_0x5556da0e2440;
L_0x5556da0e2670 .concat [ 11 1 0 0], L_0x5556da0e3110, L_0x7fe3330e7408;
L_0x5556da0e27e0 .concat [ 11 1 0 0], L_0x5556da0e3230, L_0x7fe3330e7450;
L_0x5556da0e2920 .arith/sub 12, L_0x5556da0e2670, L_0x5556da0e27e0;
L_0x5556da0e2aa0 .concat [ 11 1 0 0], L_0x5556da0e3230, L_0x7fe3330e7498;
L_0x5556da0e2b90 .concat [ 11 1 0 0], L_0x5556da0e3110, L_0x7fe3330e74e0;
L_0x5556da0e2cd0 .arith/sub 12, L_0x5556da0e2aa0, L_0x5556da0e2b90;
L_0x5556da0e2e10 .cmp/gt 11, L_0x5556da0e3110, L_0x5556da0e3230;
L_0x5556da0e2f10 .functor MUXZ 2, L_0x7fe3330e7570, L_0x7fe3330e7528, L_0x5556da0e2e10, C4<>;
L_0x5556da0e2fb0 .part L_0x5556da0e2f10, 0, 1;
S_0x5556da0c6dd0 .scope module, "reg1en" "myreg" 3 127, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0c6fb0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000001>;
v0x5556da0c7180_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0c7260_0 .net "d", 0 0, v0x5556da0ceb40_0;  alias, 1 drivers
L_0x7fe3330e7a38 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556da0c7340_0 .net "en", 0 0, L_0x7fe3330e7a38;  1 drivers
v0x5556da0c7410_0 .var "q", 0 0;
v0x5556da0c74f0_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
E_0x5556da0c7100 .event posedge, v0x5556da0c74f0_0, v0x5556da0c7180_0;
S_0x5556da0c76a0 .scope module, "reg2en" "myreg" 3 135, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0c7880 .param/l "N" 0 10 2, +C4<00000000000000000000000000000001>;
v0x5556da0c7a00_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0c7af0_0 .net "d", 0 0, v0x5556da0c7410_0;  alias, 1 drivers
L_0x7fe3330e7a80 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556da0c7bc0_0 .net "en", 0 0, L_0x7fe3330e7a80;  1 drivers
v0x5556da0c7c90_0 .var "q", 0 0;
v0x5556da0c7d50_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
S_0x5556da0c7ef0 .scope module, "reg3en" "myreg" 3 143, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0c80d0 .param/l "N" 0 10 2, +C4<00000000000000000000000000000001>;
v0x5556da0c8250_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0c8360_0 .net "d", 0 0, v0x5556da0c7c90_0;  alias, 1 drivers
L_0x7fe3330e7ac8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556da0c8420_0 .net "en", 0 0, L_0x7fe3330e7ac8;  1 drivers
v0x5556da0c84f0_0 .var "q", 0 0;
v0x5556da0c85b0_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
S_0x5556da0c8790 .scope module, "reg4en" "myreg" 3 151, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0c8970 .param/l "N" 0 10 2, +C4<00000000000000000000000000000001>;
v0x5556da0c8ac0_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0c8b80_0 .net "d", 0 0, v0x5556da0c84f0_0;  alias, 1 drivers
L_0x7fe3330e7b10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5556da0c8c70_0 .net "en", 0 0, L_0x7fe3330e7b10;  1 drivers
v0x5556da0c8d40_0 .var "q", 0 0;
v0x5556da0c8e00_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
S_0x5556da0c8f90 .scope module, "reg_add_sub" "myreg" 3 47, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /OUTPUT 1 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0c6f60 .param/l "N" 0 10 2, +C4<00000000000000000000000000000001>;
v0x5556da0c9330_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0c93f0_0 .net "d", 0 0, v0x5556da0ce9c0_0;  alias, 1 drivers
v0x5556da0c94d0_0 .net "en", 0 0, v0x5556da0ceb40_0;  alias, 1 drivers
v0x5556da0c95d0_0 .var "q", 0 0;
v0x5556da0c9670_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
S_0x5556da0c9840 .scope module, "seg_reg0" "myreg" 3 65, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "d";
    .port_info 1 /OUTPUT 33 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0c99d0 .param/l "N" 0 10 2, +C4<00000000000000000000000000100001>;
v0x5556da0c9be0_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0c9ca0_0 .net "d", 32 0, L_0x5556da0e21c0;  1 drivers
v0x5556da0c9d80_0 .net "en", 0 0, v0x5556da0c7410_0;  alias, 1 drivers
v0x5556da0c9ea0_0 .var "q", 32 0;
v0x5556da0c9f60_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
S_0x5556da0ca0f0 .scope module, "seg_reg1" "myreg" 3 86, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 22 "d";
    .port_info 1 /OUTPUT 22 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0ca2d0 .param/l "N" 0 10 2, +C4<00000000000000000000000000010110>;
v0x5556da0ca420_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0ca4e0_0 .net "d", 21 0, L_0x5556da0e35e0;  1 drivers
v0x5556da0ca5c0_0 .net "en", 0 0, v0x5556da0c7c90_0;  alias, 1 drivers
v0x5556da0ca6e0_0 .var "q", 21 0;
v0x5556da0ca7a0_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
S_0x5556da0ca930 .scope module, "x1reg" "myreg" 3 31, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "d";
    .port_info 1 /OUTPUT 16 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0cab10 .param/l "N" 0 10 2, +C4<00000000000000000000000000010000>;
v0x5556da0cac60_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0cad20_0 .net "d", 15 0, v0x5556da0ceee0_0;  alias, 1 drivers
v0x5556da0cae00_0 .net "en", 0 0, v0x5556da0ceb40_0;  alias, 1 drivers
v0x5556da0caf20_0 .var "q", 15 0;
v0x5556da0cafc0_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
S_0x5556da0cb130 .scope module, "x2reg" "myreg" 3 39, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "d";
    .port_info 1 /OUTPUT 16 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0cb310 .param/l "N" 0 10 2, +C4<00000000000000000000000000010000>;
v0x5556da0cb490_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0cb660_0 .net "d", 15 0, v0x5556da0cefd0_0;  alias, 1 drivers
v0x5556da0cb740_0 .net "en", 0 0, v0x5556da0ceb40_0;  alias, 1 drivers
v0x5556da0cb810_0 .var "q", 15 0;
v0x5556da0cb8e0_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
S_0x5556da0cbb60 .scope module, "yreg" "myreg" 3 117, 10 2 0, S_0x5556da0bcfa0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "d";
    .port_info 1 /OUTPUT 16 "q";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "rst";
P_0x5556da0cbd40 .param/l "N" 0 10 2, +C4<00000000000000000000000000010000>;
v0x5556da0cbec0_0 .net "clk", 0 0, v0x5556da0cea80_0;  alias, 1 drivers
v0x5556da0cbf80_0 .net "d", 15 0, L_0x5556da0e70d0;  alias, 1 drivers
v0x5556da0cc060_0 .net "en", 0 0, v0x5556da0c84f0_0;  alias, 1 drivers
v0x5556da0cc180_0 .var "q", 15 0;
v0x5556da0cc240_0 .net "rst", 0 0, v0x5556da0cecb0_0;  alias, 1 drivers
    .scope S_0x5556da0ca930;
T_1 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0cafc0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556da0caf20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5556da0cae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5556da0cad20_0;
    %assign/vec4 v0x5556da0caf20_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5556da0cb130;
T_2 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0cb8e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556da0cb810_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5556da0cb740_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x5556da0cb660_0;
    %assign/vec4 v0x5556da0cb810_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5556da0c8f90;
T_3 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0c9670_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556da0c95d0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5556da0c94d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x5556da0c93f0_0;
    %assign/vec4 v0x5556da0c95d0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5556da0bf8c0;
T_4 ;
    %wait E_0x5556da028c10;
    %load/vec4 v0x5556da0bfb00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.0 ;
    %load/vec4 v0x5556da0bfce0_0;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5556da0bfce0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5556da0bfce0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.3 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556da0bfce0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.4 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5556da0bfce0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.5 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5556da0bfce0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.6 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5556da0bfce0_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.7 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x5556da0bfce0_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.8 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5556da0bfce0_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0bfc00_0, 0, 11;
    %jmp T_4.10;
T_4.10 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5556da0bff30;
T_5 ;
    %wait E_0x5556da029530;
    %load/vec4 v0x5556da0c0150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 0, 0, 11;
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v0x5556da0c0320_0;
    %concati/vec4 0, 0, 3;
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5556da0c0320_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.2 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5556da0c0320_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.3 ;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x5556da0c0320_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5556da0c0320_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.5 ;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5556da0c0320_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.6 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5556da0c0320_0;
    %parti/s 5, 3, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.7 ;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x5556da0c0320_0;
    %parti/s 4, 4, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.8 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x5556da0c0320_0;
    %parti/s 3, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5556da0c0260_0, 0, 11;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5556da0c9840;
T_6 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0c9f60_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %pushi/vec4 0, 0, 33;
    %assign/vec4 v0x5556da0c9ea0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5556da0c9d80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x5556da0c9ca0_0;
    %assign/vec4 v0x5556da0c9ea0_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5556da0c5030;
T_7 ;
    %wait E_0x5556da0a7500;
    %load/vec4 v0x5556da0c63f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %load/vec4 v0x5556da0c6810_0;
    %load/vec4 v0x5556da0c68d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x5556da0c6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x5556da0c6b10_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c6810_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x5556da0c6bf0_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c68d0_0;
    %inv;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
T_7.9 ;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x5556da0c6200_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c6810_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x5556da0c6200_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c6810_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x5556da0c6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x5556da0c6b10_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c6810_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x5556da0c6bf0_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c68d0_0;
    %inv;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
T_7.11 ;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x5556da0c6810_0;
    %load/vec4 v0x5556da0c68d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %jmp T_7.16;
T_7.12 ;
    %load/vec4 v0x5556da0c6810_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %load/vec4 v0x5556da0c6200_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
    %jmp T_7.16;
T_7.13 ;
    %load/vec4 v0x5556da0c6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.17, 8;
    %load/vec4 v0x5556da0c6b10_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c6810_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
    %jmp T_7.18;
T_7.17 ;
    %load/vec4 v0x5556da0c6bf0_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c68d0_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
T_7.18 ;
    %jmp T_7.16;
T_7.14 ;
    %load/vec4 v0x5556da0c6990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.19, 8;
    %load/vec4 v0x5556da0c6b10_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c6810_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
    %jmp T_7.20;
T_7.19 ;
    %load/vec4 v0x5556da0c6bf0_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %load/vec4 v0x5556da0c68d0_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
T_7.20 ;
    %jmp T_7.16;
T_7.15 ;
    %load/vec4 v0x5556da0c6200_0;
    %store/vec4 v0x5556da0c6670_0, 0, 12;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0c6750_0, 0, 1;
    %load/vec4 v0x5556da0c6810_0;
    %store/vec4 v0x5556da0c6a50_0, 0, 1;
    %jmp T_7.16;
T_7.16 ;
    %pop/vec4 1;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5556da0ca0f0;
T_8 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0ca7a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v0x5556da0ca6e0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5556da0ca5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x5556da0ca4e0_0;
    %assign/vec4 v0x5556da0ca6e0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5556da0c3280;
T_9 ;
    %wait E_0x5556da0a73e0;
    %load/vec4 v0x5556da0c46b0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %load/vec4 v0x5556da0c45d0_0;
    %store/vec4 v0x5556da0c4870_0, 0, 9;
    %jmp T_9.7;
T_9.0 ;
    %load/vec4 v0x5556da0c4950_0;
    %pad/u 9;
    %store/vec4 v0x5556da0c4870_0, 0, 9;
    %jmp T_9.7;
T_9.1 ;
    %load/vec4 v0x5556da0c4950_0;
    %pad/u 9;
    %store/vec4 v0x5556da0c4870_0, 0, 9;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x5556da0c4950_0;
    %pad/u 9;
    %store/vec4 v0x5556da0c4870_0, 0, 9;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5556da0c4950_0;
    %pad/u 9;
    %store/vec4 v0x5556da0c4870_0, 0, 9;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5556da0c4950_0;
    %pad/u 9;
    %store/vec4 v0x5556da0c4870_0, 0, 9;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5556da0c46b0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0x5556da0c45d0_0;
    %store/vec4 v0x5556da0c4870_0, 0, 9;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0x5556da0c4950_0;
    %pad/u 9;
    %store/vec4 v0x5556da0c4870_0, 0, 9;
T_9.9 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5556da0c3050;
T_10 ;
    %wait E_0x5556da006540;
    %load/vec4 v0x5556da0c4d30_0;
    %dup/vec4;
    %pushi/vec4 255, 127, 8;
    %cmp/x;
    %jmp/1 T_10.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_10.1, 4;
    %dup/vec4;
    %pushi/vec4 63, 31, 8;
    %cmp/x;
    %jmp/1 T_10.2, 4;
    %dup/vec4;
    %pushi/vec4 31, 15, 8;
    %cmp/x;
    %jmp/1 T_10.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 7, 8;
    %cmp/x;
    %jmp/1 T_10.4, 4;
    %dup/vec4;
    %pushi/vec4 7, 3, 8;
    %cmp/x;
    %jmp/1 T_10.5, 4;
    %dup/vec4;
    %pushi/vec4 3, 1, 8;
    %cmp/x;
    %jmp/1 T_10.6, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/x;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.0 ;
    %load/vec4 v0x5556da0c4d30_0;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %load/vec4 v0x5556da0c4b90_0;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.1 ;
    %load/vec4 v0x5556da0c4d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %load/vec4 v0x5556da0c4b90_0;
    %subi 1, 0, 8;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.2 ;
    %load/vec4 v0x5556da0c4d30_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %load/vec4 v0x5556da0c4b90_0;
    %subi 2, 0, 8;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.3 ;
    %load/vec4 v0x5556da0c4d30_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %load/vec4 v0x5556da0c4b90_0;
    %subi 3, 0, 8;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.4 ;
    %load/vec4 v0x5556da0c4d30_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %load/vec4 v0x5556da0c4b90_0;
    %subi 4, 0, 8;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.5 ;
    %load/vec4 v0x5556da0c4d30_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %load/vec4 v0x5556da0c4b90_0;
    %subi 5, 0, 8;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.6 ;
    %load/vec4 v0x5556da0c4d30_0;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %load/vec4 v0x5556da0c4b90_0;
    %subi 6, 0, 8;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.7 ;
    %load/vec4 v0x5556da0c4d30_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x5556da0c4ec0_0, 0, 8;
    %load/vec4 v0x5556da0c4b90_0;
    %subi 7, 0, 8;
    %store/vec4 v0x5556da0c4c60_0, 0, 8;
    %jmp T_10.9;
T_10.9 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5556da0bd3d0;
T_11 ;
    %wait E_0x5556da029d30;
    %load/vec4 v0x5556da0be7a0_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %load/vec4 v0x5556da0be6c0_0;
    %store/vec4 v0x5556da0be960_0, 0, 9;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x5556da0bea40_0;
    %pad/u 9;
    %store/vec4 v0x5556da0be960_0, 0, 9;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x5556da0bea40_0;
    %pad/u 9;
    %store/vec4 v0x5556da0be960_0, 0, 9;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x5556da0bea40_0;
    %pad/u 9;
    %store/vec4 v0x5556da0be960_0, 0, 9;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x5556da0bea40_0;
    %pad/u 9;
    %store/vec4 v0x5556da0be960_0, 0, 9;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x5556da0bea40_0;
    %pad/u 9;
    %store/vec4 v0x5556da0be960_0, 0, 9;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x5556da0be7a0_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.8, 4;
    %load/vec4 v0x5556da0be6c0_0;
    %store/vec4 v0x5556da0be960_0, 0, 9;
    %jmp T_11.9;
T_11.8 ;
    %load/vec4 v0x5556da0bea40_0;
    %pad/u 9;
    %store/vec4 v0x5556da0be960_0, 0, 9;
T_11.9 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5556da0cbb60;
T_12 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0cc240_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556da0cc180_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5556da0cc060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0x5556da0cbf80_0;
    %assign/vec4 v0x5556da0cc180_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5556da0c6dd0;
T_13 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0c74f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556da0c7410_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5556da0c7340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x5556da0c7260_0;
    %assign/vec4 v0x5556da0c7410_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5556da0c76a0;
T_14 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0c7d50_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556da0c7c90_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5556da0c7bc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v0x5556da0c7af0_0;
    %assign/vec4 v0x5556da0c7c90_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5556da0c7ef0;
T_15 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0c85b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556da0c84f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5556da0c8420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v0x5556da0c8360_0;
    %assign/vec4 v0x5556da0c84f0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x5556da0c8790;
T_16 ;
    %wait E_0x5556da0c7100;
    %load/vec4 v0x5556da0c8e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5556da0c8d40_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5556da0c8c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v0x5556da0c8b80_0;
    %assign/vec4 v0x5556da0c8d40_0, 0;
T_16.2 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5556da075da0;
T_17 ;
    %vpi_call 2 101 "$dumpfile", "testbench.vcd" {0 0 0};
    %vpi_call 2 102 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5556da075da0 {0 0 0};
    %vpi_call 2 103 "$monitor", $time, " clk=%d | x1=%h x2=%h y=%h", v0x5556da0cea80_0, v0x5556da0ceee0_0, v0x5556da0cefd0_0, v0x5556da0cf090_0 {0 0 0};
    %pushi/real 1537799618, 4071; load=45.8300
    %pushi/real 2348810, 4049; load=45.8300
    %add/wr;
    %store/real v0x5556da0ceda0_0;
    %pushi/real 1311579832, 4075; load=625.410
    %pushi/real 1342177, 4053; load=625.410
    %add/wr;
    %store/real v0x5556da0cee40_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0ce9c0_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0ce9c0_0, 0, 1;
    %load/real v0x5556da0ceda0_0;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %load/real v0x5556da0cee40_0;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 10000, 0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x5556da0ceda0_0;
    %sub/wr;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %load/real v0x5556da0cee40_0;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 10000, 0;
    %load/real v0x5556da0ceda0_0;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x5556da0cee40_0;
    %sub/wr;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 10000, 0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x5556da0ceda0_0;
    %sub/wr;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x5556da0cee40_0;
    %sub/wr;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0ce9c0_0, 0, 1;
    %load/real v0x5556da0ceda0_0;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %load/real v0x5556da0cee40_0;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 10000, 0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x5556da0ceda0_0;
    %sub/wr;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %load/real v0x5556da0cee40_0;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 10000, 0;
    %load/real v0x5556da0ceda0_0;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x5556da0cee40_0;
    %sub/wr;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 10000, 0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x5556da0ceda0_0;
    %sub/wr;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0ceee0_0, 0;
    %pushi/real 0, 0; load 0.0
    %load/real v0x5556da0cee40_0;
    %sub/wr;
    %store/real v0x5556da06d1d0_0;
    %callf/vec4 TD_tb_sum_res.dtobf16, S_0x5556da07e250;
    %assign/vec4 v0x5556da0cefd0_0, 0;
    %delay 10000, 0;
    %delay 200000, 0;
    %vpi_call 2 149 "$finish" {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5556da075da0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0ceb40_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0ceb40_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x5556da075da0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0cea80_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5556da0cea80_0;
    %inv;
    %store/vec4 v0x5556da0cea80_0, 0, 1;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0x5556da075da0;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5556da0cecb0_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5556da0cecb0_0, 0, 1;
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "tb_sum_res.v";
    "fp16_sum_res_pipe.v";
    "add_renorm.v";
    "rounder.v";
    "exp_mant_logic.v";
    "sum_res_pp.v";
    "leading_zero_norm.v";
    "op_sign_logic.v";
    "myreg.v";
