// Seed: 1854688862
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_4;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output wand id_2,
    id_12,
    input logic id_3,
    input supply1 id_4,
    input wire id_5,
    output wire id_6,
    output uwire id_7,
    output logic id_8,
    output wire id_9,
    input wand id_10
);
  always @(negedge -1'b0) id_8 <= id_3;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12,
      id_12
  );
  wire id_13;
endmodule
