Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.2 (win64) Build 932637 Wed Jun 11 13:33:10 MDT 2014
| Date         : Wed Aug 26 18:28:16 2015
| Host         : radar-PC running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -file KC705_fmc150_timing_summary_routed.rpt -pb KC705_fmc150_timing_summary_routed.pb
| Design       : KC705_fmc150
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.11 2014-03-13
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 87 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/ads62p49_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 107 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/amc7823_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 124 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/cdce72010_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 84 register/latch pins with no clock driven by root clock pin: fmc150_spi_ctrl_inst/dac3283_ctrl_inst/serial_clk_reg/C (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: mmcm_inst/U0/mmcm_adv_inst/LOCKED (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[1].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[0]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[1]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[2]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[3]/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vio_inst/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[2].PROBE_OUT0_INST/Probe_out_reg[4]/C (HIGH)


2. checking constant clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1169 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 2 unexpandable clock pairs. (HIGH)


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.287       -7.626                     74                23225        0.044        0.000                      0                23225        0.195        0.000                       0                 10938  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                    ------------         ----------      --------------
clk_ab_p                                                 {0.000 2.034}        4.069           245.761         
  CLK_OUT1_mmcm_adac                                     {0.000 32.552}       65.104          15.360          
  CLK_OUT2_mmcm_adac                                     {0.000 4.069}        8.138           122.880         
  CLK_OUT3_mmcm_adac                                     {0.000 2.034}        4.069           245.761         
  CLK_OUT4_mmcm_adac                                     {0.000 1.017}        2.034           491.521         
  clkfbout_mmcm_adac                                     {0.000 2.034}        4.069           245.761         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK    {0.000 15.000}       30.000          33.333          
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
mmcm_inst/U0/CLK_IN1                                     {0.000 2.500}        5.000           200.000         
  CLK_OUT1_mmcm                                          {0.000 5.000}        10.000          100.000         
  CLK_OUT2_mmcm                                          {0.000 2.500}        5.000           200.000         
  clkfbout_mmcm                                          {0.000 2.500}        5.000           200.000         
sysclk_p                                                 {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_ab_p                                                                                                                                                                                                   0.634        0.000                       0                     6  
  CLK_OUT1_mmcm_adac                                          62.826        0.000                      0                   36        0.211        0.000                      0                   36       32.152        0.000                       0                    22  
  CLK_OUT2_mmcm_adac                                           5.273        0.000                      0                  184        0.141        0.000                      0                  184        3.669        0.000                       0                    98  
  CLK_OUT3_mmcm_adac                                           0.661        0.000                      0                 3003        0.088        0.000                      0                 3003        1.392        0.000                       0                  1538  
  CLK_OUT4_mmcm_adac                                           0.037        0.000                      0                14008        0.055        0.000                      0                14008        0.195        0.000                       0                  5883  
  clkfbout_mmcm_adac                                                                                                                                                                                       2.660        0.000                       0                     3  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         24.893        0.000                      0                  917        0.044        0.000                      0                  917       14.232        0.000                       0                   460  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.146        0.000                      0                    1        0.377        0.000                      0                    1       29.650        0.000                       0                     1  
mmcm_inst/U0/CLK_IN1                                                                                                                                                                                       1.100        0.000                       0                     4  
  CLK_OUT1_mmcm                                                4.180        0.000                      0                 4633        0.092        0.000                      0                 4633        4.232        0.000                       0                  2925  
  CLK_OUT2_mmcm                                                                                                                                                                                            0.264        0.000                       0                     3  
  clkfbout_mmcm                                                                                                                                                                                            3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_OUT3_mmcm_adac                                       CLK_OUT1_mmcm_adac                                             2.211        0.000                      0                    1        0.163        0.000                      0                    1  
CLK_OUT3_mmcm_adac                                       CLK_OUT2_mmcm_adac                                             1.733        0.000                      0                    4        0.120        0.000                      0                    4  
CLK_OUT1_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             2.009        0.000                      0                    1        0.196        0.000                      0                    1  
CLK_OUT2_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             0.386        0.000                      0                   42        0.095        0.000                      0                   42  
CLK_OUT4_mmcm_adac                                       CLK_OUT3_mmcm_adac                                             0.140        0.000                      0                  102        0.092        0.000                      0                  102  
CLK_OUT1_mmcm_adac                                       CLK_OUT4_mmcm_adac                                             0.175        0.000                      0                    2        0.092        0.000                      0                    2  
CLK_OUT3_mmcm_adac                                       CLK_OUT4_mmcm_adac                                            -0.287       -7.626                     74                  149        0.091        0.000                      0                  149  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         60.292        0.000                      0                   18       27.276        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      CLK_OUT1_mmcm                                          CLK_OUT1_mmcm                                                5.855        0.000                      0                  123        0.286        0.000                      0                  123  
**async_default**                                      CLK_OUT3_mmcm_adac                                     CLK_OUT1_mmcm_adac                                           1.286        0.000                      0                   18        0.220        0.000                      0                   18  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.497        0.000                      0                   98        0.234        0.000                      0                   98  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_ab_p
  To Clock:  clk_ab_p

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ab_p
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { clk_ab_p }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     4.069   2.998   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   4.069   95.931  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.034   0.634   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.034   0.634   MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack       62.826ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.211ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.152ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             62.826ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/debounce_cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.200ns  (logic 0.457ns (20.774%)  route 1.743ns (79.226%))
  Logic Levels:           4  (LUT3=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.632ns = ( 65.736 - 65.104 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.130ns
  Clock Uncertainty:      0.086ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.803     0.526    DUC_DDC_inst/I2
    SLICE_X33Y11                                                      r  DUC_DDC_inst/debounce_cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y11         FDCE (Prop_fdce_C_Q)         0.204     0.730 r  DUC_DDC_inst/debounce_cnt_reg[8]/Q
                         net (fo=2, routed)           0.449     1.179    DUC_DDC_inst/debounce_cnt[8]
    SLICE_X33Y12         LUT6 (Prop_lut6_I3_O)        0.124     1.303 r  DUC_DDC_inst/debounce_cnt[15]_i_8/O
                         net (fo=1, routed)           0.350     1.654    DUC_DDC_inst/n_0_debounce_cnt[15]_i_8
    SLICE_X33Y13         LUT3 (Prop_lut3_I2_O)        0.043     1.697 r  DUC_DDC_inst/debounce_cnt[15]_i_3/O
                         net (fo=3, routed)           0.448     2.145    DUC_DDC_inst/n_0_debounce_cnt[15]_i_3
    SLICE_X33Y11         LUT6 (Prop_lut6_I0_O)        0.043     2.188 r  DUC_DDC_inst/debounce_cnt[15]_i_7/O
                         net (fo=16, routed)          0.495     2.683    DUC_DDC_inst/n_0_debounce_cnt[15]_i_7
    SLICE_X33Y13         LUT3 (Prop_lut3_I1_O)        0.043     2.726 r  DUC_DDC_inst/debounce_cnt[15]_i_2/O
                         net (fo=1, routed)           0.000     2.726    DUC_DDC_inst/n_0_debounce_cnt[15]_i_2
    SLICE_X33Y13         FDCE                                         r  DUC_DDC_inst/debounce_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.665    65.736    DUC_DDC_inst/I2
    SLICE_X33Y13                                                      r  DUC_DDC_inst/debounce_cnt_reg[15]/C
                         clock pessimism             -0.130    65.605    
                         clock uncertainty           -0.086    65.519    
    SLICE_X33Y13         FDCE (Setup_fdce_C_D)        0.033    65.552    DUC_DDC_inst/debounce_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         65.552    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 62.826    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/debounce_rst_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.128ns (47.309%)  route 0.143ns (52.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.821ns
    Clock Pessimism Removal (CPR):    0.319ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.737     0.821    DUC_DDC_inst/I2
    SLICE_X30Y12                                                      r  DUC_DDC_inst/debounce_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y12         FDCE (Prop_fdce_C_Q)         0.100     0.921 r  DUC_DDC_inst/debounce_rst_reg/Q
                         net (fo=2, routed)           0.143     1.063    DUC_DDC_inst/debounce_rst
    SLICE_X30Y12         LUT3 (Prop_lut3_I2_O)        0.028     1.091 r  DUC_DDC_inst/debounce_rst_i_1/O
                         net (fo=1, routed)           0.000     1.091    DUC_DDC_inst/n_0_debounce_rst_i_1
    SLICE_X30Y12         FDCE                                         r  DUC_DDC_inst/debounce_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.997     1.139    DUC_DDC_inst/I2
    SLICE_X30Y12                                                      r  DUC_DDC_inst/debounce_rst_reg/C
                         clock pessimism             -0.319     0.821    
    SLICE_X30Y12         FDCE (Hold_fdce_C_D)         0.060     0.881    DUC_DDC_inst/debounce_rst_reg
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm_adac
Waveform:           { 0 32.552 }
Period:             65.104
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     65.104  63.695   BUFGCTRL_X0Y10   mmcm_adac_inst/U0/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   65.104  148.256  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.400     32.552  32.152   SLICE_X33Y10     DUC_DDC_inst/debounce_cnt_reg[4]/C
High Pulse Width  Slow    FDPE/C              n/a            0.350     32.552  32.202   SLICE_X34Y10     DUC_DDC_inst/debounce_cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm_adac
  To Clock:  CLK_OUT2_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        5.273ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 io_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            IDELAYE2_inst_ADC_CLK/LD
                            (rising edge-triggered cell IDELAYE2 clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.138ns  (CLK_OUT2_mmcm_adac rise@8.138ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.223ns (8.162%)  route 2.509ns (91.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.686ns = ( 8.824 - 8.138 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.151ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.803     0.526    clk_out2
    SLICE_X41Y47                                                      r  io_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.223     0.749 r  io_rst_reg/Q
                         net (fo=14, routed)          2.509     3.258    n_0_io_rst_reg
    IDELAY_X0Y26         IDELAYE2                                     r  IDELAYE2_inst_ADC_CLK/LD
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      8.138     8.138 r  
    AD23                                              0.000     8.138 r  clk_ab_p
                         net (fo=0)                   0.000     8.138    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     8.816 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     8.816    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.391 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    11.817    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     4.686 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.022    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.105 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.719     8.824    clk_out2
    IDELAY_X0Y26                                                      r  IDELAYE2_inst_ADC_CLK/C
                         clock pessimism             -0.151     8.672    
                         clock uncertainty           -0.063     8.610    
    IDELAY_X0Y26         IDELAYE2 (Setup_idelaye2_C_LD)
                                                     -0.078     8.532    IDELAYE2_inst_ADC_CLK
  -------------------------------------------------------------------
                         required time                          8.532    
                         arrival time                          -3.258    
  -------------------------------------------------------------------
                         slack                                  5.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            io_rst_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT2_mmcm_adac rise@0.000ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.128ns (60.433%)  route 0.084ns (39.567%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.821ns
    Clock Pessimism Removal (CPR):    0.307ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.737     0.821    clk_out2
    SLICE_X40Y47                                                      r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y47         FDCE (Prop_fdce_C_Q)         0.100     0.921 f  cnt_reg[8]/Q
                         net (fo=4, routed)           0.084     1.004    cnt_reg__1[8]
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.028     1.032 r  io_rst_i_1/O
                         net (fo=1, routed)           0.000     1.032    n_0_io_rst_i_1
    SLICE_X41Y47         FDRE                                         r  io_rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.996     1.138    clk_out2
    SLICE_X41Y47                                                      r  io_rst_reg/C
                         clock pessimism             -0.307     0.832    
    SLICE_X41Y47         FDRE (Hold_fdre_C_D)         0.060     0.892    io_rst_reg
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.032    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT2_mmcm_adac
Waveform:           { 0 4.069 }
Period:             8.138
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000     8.138   6.138    IDELAY_X0Y26     IDELAYE2_inst_ADC_CLK/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   8.138   205.222  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDPE/C              n/a            0.400     4.069   3.669    SLICE_X1Y28      cha_cntvaluein_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.350     4.069   3.719    SLICE_X1Y28      cha_cntvaluein_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.661ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.661ns  (required time - arrival time)
  Source:                 ADC_auto_calibration_chB/adc_data_prev_sig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            ADC_auto_calibration_chB/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        3.138ns  (logic 1.276ns (40.658%)  route 1.862ns (59.342%))
  Logic Levels:           7  (CARRY4=4 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.695ns = ( 4.764 - 4.069 ) 
    Source Clock Delay      (SCD):    0.578ns
    Clock Pessimism Removal (CPR):    -0.127ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.855     0.578    ADC_auto_calibration_chB/I2
    SLICE_X1Y23                                                       r  ADC_auto_calibration_chB/adc_data_prev_sig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.223     0.801 r  ADC_auto_calibration_chB/adc_data_prev_sig_reg[3]/Q
                         net (fo=1, routed)           0.353     1.154    ADC_auto_calibration_chB/adc_data_prev_sig[3]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.238     1.392 r  ADC_auto_calibration_chB/FSM_onehot_state_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     1.392    ADC_auto_calibration_chB/n_0_FSM_onehot_state_reg[7]_i_25
    SLICE_X0Y24          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.503 r  ADC_auto_calibration_chB/FSM_onehot_state_reg[7]_i_24/O[0]
                         net (fo=1, routed)           0.326     1.829    ADC_auto_calibration_chB/plusOp[5]
    SLICE_X1Y24          LUT6 (Prop_lut6_I4_O)        0.124     1.953 r  ADC_auto_calibration_chB/FSM_onehot_state[7]_i_20/O
                         net (fo=1, routed)           0.000     1.953    ADC_auto_calibration_chB/n_0_FSM_onehot_state[7]_i_20
    SLICE_X1Y24          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     2.220 r  ADC_auto_calibration_chB/FSM_onehot_state_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.007     2.227    ADC_auto_calibration_chB/n_0_FSM_onehot_state_reg[7]_i_12
    SLICE_X1Y25          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.139     2.366 f  ADC_auto_calibration_chB/FSM_onehot_state_reg[7]_i_5/CO[0]
                         net (fo=7, routed)           0.572     2.938    ADC_auto_calibration_chB/n_3_FSM_onehot_state_reg[7]_i_5
    SLICE_X3Y14          LUT6 (Prop_lut6_I1_O)        0.131     3.069 r  ADC_auto_calibration_chB/FSM_onehot_state[7]_i_8__0/O
                         net (fo=1, routed)           0.236     3.305    ADC_auto_calibration_chB/n_0_FSM_onehot_state[7]_i_8__0
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.043     3.348 r  ADC_auto_calibration_chB/FSM_onehot_state[7]_i_1/O
                         net (fo=8, routed)           0.369     3.717    ADC_auto_calibration_chB/n_0_FSM_onehot_state[7]_i_1
    SLICE_X3Y12          FDCE                                         r  ADC_auto_calibration_chB/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.728     4.764    ADC_auto_calibration_chB/I2
    SLICE_X3Y12                                                       r  ADC_auto_calibration_chB/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.127     4.636    
                         clock uncertainty           -0.057     4.579    
    SLICE_X3Y12          FDCE (Setup_fdce_C_CE)      -0.201     4.378    ADC_auto_calibration_chB/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          4.378    
                         arrival time                          -3.717    
  -------------------------------------------------------------------
                         slack                                  0.661    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_addr_reg_b/opt_has_pipe.first_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg_0/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.091ns (32.982%)  route 0.185ns (67.018%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.168ns
    Source Clock Delay      (SCD):    0.821ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.737     0.821    DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_addr_reg_b/aclk
    SLICE_X9Y27                                                       r  DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_addr_reg_b/opt_has_pipe.first_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.091     0.912 r  DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_addr_reg_b/opt_has_pipe.first_q_reg[4]/Q
                         net (fo=2, routed)           0.185     1.097    DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/mod_cos_addr[4]
    RAMB36_X0Y5          RAMB36E1                                     r  DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg_0/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.026     1.168    DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB36_X0Y5                                                       r  DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg_0/CLKARDCLK
                         clock pessimism             -0.305     0.863    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.145     1.008    DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg_0
  -------------------------------------------------------------------
                         required time                         -1.008    
                         arrival time                           1.097    
  -------------------------------------------------------------------
                         slack                                  0.088    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT3_mmcm_adac
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     4.069   2.230    RAMB36_X0Y5      DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/dds0/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_cos_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   4.069   209.291  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642     2.034   1.392    SLICE_X22Y35     ila_dac_baseband_ADC/U0/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642     2.034   1.392    SLICE_X42Y27     DUC_DDC_inst/duc_umts_k7_inst/complex_mixer_duc/complex_mult/U0/i_synth/i_nd_to_rdy/dN.need_fast_input.dN.shift_reg_reg[2][0]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.195ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/chirp_count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/tuning_word_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.625ns  (logic 0.352ns (21.662%)  route 1.273ns (78.338%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 2.668 - 2.034 ) 
    Source Clock Delay      (SCD):    0.521ns
    Clock Pessimism Removal (CPR):    -0.128ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.798     0.521    DUC_DDC_inst/CLK
    SLICE_X19Y23                                                      r  DUC_DDC_inst/chirp_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y23         FDRE (Prop_fdre_C_Q)         0.223     0.744 r  DUC_DDC_inst/chirp_count_reg[6]/Q
                         net (fo=7, routed)           0.568     1.313    DUC_DDC_inst/chirp_count_reg__0[6]
    SLICE_X19Y21         LUT6 (Prop_lut6_I1_O)        0.043     1.356 r  DUC_DDC_inst/tuning_word[15]_i_8/O
                         net (fo=1, routed)           0.098     1.454    DUC_DDC_inst/n_0_tuning_word[15]_i_8
    SLICE_X19Y21         LUT6 (Prop_lut6_I0_O)        0.043     1.497 r  DUC_DDC_inst/tuning_word[15]_i_3/O
                         net (fo=2, routed)           0.185     1.682    DUC_DDC_inst/eqOp0_in
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.043     1.725 r  DUC_DDC_inst/tuning_word[15]_i_1/O
                         net (fo=15, routed)          0.421     2.146    DUC_DDC_inst/p_1_in__0[15]
    SLICE_X19Y19         FDRE                                         r  DUC_DDC_inst/tuning_word_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.667     2.668    DUC_DDC_inst/CLK
    SLICE_X19Y19                                                      r  DUC_DDC_inst/tuning_word_reg[0]/C
                         clock pessimism             -0.128     2.540    
                         clock uncertainty           -0.053     2.487    
    SLICE_X19Y19         FDRE (Setup_fdre_C_R)       -0.304     2.183    DUC_DDC_inst/tuning_word_reg[0]
  -------------------------------------------------------------------
                         required time                          2.183    
                         arrival time                          -2.146    
  -------------------------------------------------------------------
                         slack                                  0.037    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.987%)  route 0.095ns (51.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.140ns
    Source Clock Delay      (SCD):    0.823ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.739     0.823    DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/aclk
    SLICE_X17Y19                                                      r  DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDRE (Prop_fdre_C_Q)         0.091     0.914 r  DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_data_array.g_madd[0].g_wrap_buff.i_data_wrap_buff/g_buff.i_buff/gen_reg.d_reg_reg[15]/Q
                         net (fo=1, routed)           0.095     1.008    DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/DATA_IN[15]
    SLICE_X18Y18         SRL16E                                       r  DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.998     1.140    DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/CLK
    SLICE_X18Y18                                                      r  DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[3][15]_srl4/CLK
                         clock pessimism             -0.305     0.836    
    SLICE_X18Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.118     0.954    DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf2_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_paths[1].g_mem_array[0].i_mem/g_individual.g_mem_b.i_mem_b/gen_srl16.gen_mem.mem_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -0.954    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT4_mmcm_adac
Waveform:           { 0 1.01725 }
Period:             2.034
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     2.034   0.195    RAMB36_X1Y3      DUC_DDC_inst/SP_DDS_inst/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg_0/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   2.034   211.326  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     1.017   0.249    SLICE_X14Y5      DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.i_ipbuff/gen_dram.ram_reg_0_15_35_35/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     1.017   0.249    SLICE_X16Y5      DUC_DDC_inst/ddc_umts_k7_inst/ddc_imf1_i/U0/i_synth/g_halfband_decimation.i_halfband_decimation/g_semi_parallel_and_smac.g_ipbuff.i_ipbuff/gen_dram.ram_reg_0_15_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm_adac
  To Clock:  clkfbout_mmcm_adac

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.660ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm_adac
Waveform:           { 0 2.0345 }
Period:             4.069
Sources:            { mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.069   2.660   BUFGCTRL_X0Y11   mmcm_adac_inst/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.069   95.931  MMCME2_ADV_X1Y0  mmcm_adac_inst/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       24.893ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             24.893ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.723ns  (logic 0.530ns (11.222%)  route 4.193ns (88.778%))
  Logic Levels:           4  (LUT2=2 LUT6=2)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.166ns = ( 34.166 - 30.000 ) 
    Source Clock Delay      (SCD):    4.754ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.806     4.754    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X8Y32                                                       r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y32          FDRE (Prop_fdre_C_Q)         0.259     5.013 r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/Q
                         net (fo=3, routed)           0.285     5.298    dbg_hub/inst/U_ICON/U_SYNC/iSYNC
    SLICE_X8Y32          LUT2 (Prop_lut2_I0_O)        0.051     5.349 r  dbg_hub/inst/U_ICON/U_SYNC/LC_STAT_INIT_SLV[127]_i_2/O
                         net (fo=9, routed)           0.895     6.243    dbg_hub/inst/U_ICON/U_CMD/p_103_in
    SLICE_X4Y30          LUT6 (Prop_lut6_I1_O)        0.134     6.377 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           1.063     7.441    dbg_hub/inst/U_ICON/U_CMD/I3[1]
    SLICE_X36Y32         LUT2 (Prop_lut2_I0_O)        0.043     7.484 r  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.769     8.253    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/I5[0]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.043     8.296 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/RAM_reg_0_15_0_5_i_1/O
                         net (fo=37, routed)          1.181     9.477    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X18Y32         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.415    32.415    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    32.498 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.668    34.166    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y32                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.542    34.708    
                         clock uncertainty           -0.035    34.672    
    SLICE_X18Y32         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    34.369    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         34.369    
                         arrival time                          -9.477    
  -------------------------------------------------------------------
                         slack                                 24.893    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.091ns (60.456%)  route 0.060ns (39.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.282ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.741     2.282    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X19Y32                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y32         FDCE (Prop_fdce_C_Q)         0.091     2.373 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.060     2.432    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X18Y32         RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.999     2.810    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X18Y32                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.517     2.293    
    SLICE_X18Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     2.389    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.389    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408     30.000  28.591  BUFGCTRL_X0Y5  dbg_hub/inst/u_bufg_icon/I
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X18Y32   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     15.000  14.232  SLICE_X18Y33   dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.146ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.146ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.208ns (25.771%)  route 0.599ns (74.229%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.526ns = ( 61.526 - 60.000 ) 
    Source Clock Delay      (SCD):    1.842ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.842     1.842    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y31                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.165     2.007 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.599     2.606    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X9Y31          LUT1 (Prop_lut1_I0_O)        0.043     2.649 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     2.649    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X9Y31          FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.526    61.526    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y31                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.316    61.842    
                         clock uncertainty           -0.035    61.807    
    SLICE_X9Y31          FDCE (Setup_fdce_C_D)       -0.012    61.795    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         61.795    
                         arrival time                          -2.649    
  -------------------------------------------------------------------
                         slack                                 59.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.107ns (26.027%)  route 0.304ns (73.973%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.159ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.196ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.963     0.963    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y31                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.079     1.042 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.304     1.346    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X9Y31          LUT1 (Prop_lut1_I0_O)        0.028     1.374 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.374    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X9Y31          FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.159     1.159    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y31                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.196     0.963    
    SLICE_X9Y31          FDCE (Hold_fdce_C_D)         0.034     0.997    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.377    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location     Pin
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X9Y31  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X9Y31  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X9Y31  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_inst/U0/CLK_IN1
  To Clock:  mmcm_inst/U0/CLK_IN1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_inst/U0/CLK_IN1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/CLK_IN1 }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm
  To Clock:  CLK_OUT1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        4.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.180ns  (required time - arrival time)
  Source:                 ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_mmcm rise@10.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        5.506ns  (logic 0.543ns (9.862%)  route 4.963ns (90.138%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.983ns = ( 8.017 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.683ns
    Clock Pessimism Removal (CPR):    -0.705ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           1.081     1.081    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.799    -2.683    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X32Y34                                                      r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.204    -2.479 r  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[11]/Q
                         net (fo=42, routed)          1.120    -1.359    ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/n_9_U_XSDB_SLAVE
    SLICE_X44Y31         LUT6 (Prop_lut6_I3_O)        0.124    -1.235 f  ila_dac_baseband_ADC/U0/ila_core_inst/u_ila_regs/current_state[6]_i_3/O
                         net (fo=7, routed)           0.909    -0.326    ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/I3
    SLICE_X58Y30         LUT6 (Prop_lut6_I2_O)        0.043    -0.283 f  ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/current_state[4]_i_1/O
                         net (fo=4, routed)           0.267    -0.016    ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/next_state[4]
    SLICE_X58Y31         LUT4 (Prop_lut4_I1_O)        0.043     0.027 r  ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_3/O
                         net (fo=3, routed)           1.137     1.164    ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/n_0_curr_read_block[2]_i_3
    SLICE_X27Y34         LUT6 (Prop_lut6_I1_O)        0.043     1.207 f  ila_dac_baseband_ADC/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[2]_i_1/O
                         net (fo=4, routed)           0.328     1.535    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/pwropt
    SLICE_X25Y40         LUT3 (Prop_lut3_I1_O)        0.043     1.578 r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_25/O
                         net (fo=2, routed)           0.509     2.087    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_15
    SLICE_X25Y46         LUT2 (Prop_lut2_I1_O)        0.043     2.130 r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_gate_26/O
                         net (fo=1, routed)           0.693     2.823    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_REGCEB_cooolgate_en_sig_16
    RAMB36_X0Y9          RAMB36E1                                     r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                     10.000    10.000 r  
    AD12                 IBUFDS                       0.000    10.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.986    10.986    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.227 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.232    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.315 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.702     8.017    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_dclk
    RAMB36_X0Y9                                                       r  ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.705     7.312    
                         clock uncertainty           -0.066     7.246    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243     7.003    ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.003    
                         arrival time                          -2.823    
  -------------------------------------------------------------------
                         slack                                  4.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_reset_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_set_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_OUT1_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm rise@0.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.935ns
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    -0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.503     0.503    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        0.728    -0.843    fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/clk
    SLICE_X3Y56                                                       r  fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_reset_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDCE (Prop_fdce_C_Q)         0.100    -0.743 f  fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_reset_prev_reg/Q
                         net (fo=2, routed)           0.062    -0.681    fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_reset_prev
    SLICE_X2Y56          LUT4 (Prop_lut4_I1_O)        0.028    -0.653 r  fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_set_i_1__15/O
                         net (fo=1, routed)           0.000    -0.653    fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/n_0_in_set_i_1__15
    SLICE_X2Y56          FDCE                                         r  fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_set_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.553     0.553    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        0.968    -0.935    fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/clk
    SLICE_X2Y56                                                       r  fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_set_reg/C
                         clock pessimism              0.103    -0.832    
    SLICE_X2Y56          FDCE (Hold_fdce_C_D)         0.087    -0.745    fmc150_spi_ctrl_inst/amc7823_ctrl_inst/fmc150_stellar_cmd_inst/p2p1/in_set_reg
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT1_mmcm
Waveform:           { 0 5 }
Period:             10.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905    RAMB18_X1Y14     ila_dac_baseband_ADC/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X42Y34     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768     5.000   4.232    SLICE_X42Y34     dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm
  To Clock:  CLK_OUT2_mmcm

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_OUT2_mmcm
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y0  idelayctrl_inst/REFCLK
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y0  idelayctrl_inst/REFCLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mmcm
  To Clock:  clkfbout_mmcm

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mmcm
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { mmcm_inst/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y12   mmcm_inst/U0/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y1  mmcm_inst/U0/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.211ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.163ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.211ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT3_mmcm_adac rise@61.035ns)
  Data Path Delay:        1.406ns  (logic 0.266ns (18.913%)  route 1.140ns (81.087%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns = ( 65.737 - 65.104 ) 
    Source Clock Delay      (SCD):    0.526ns = ( 61.561 - 61.035 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                     61.035    61.035 r  
    AD23                                              0.000    61.035 r  clk_ab_p
                         net (fo=0)                   0.000    61.035    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755    61.790 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    61.790    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    62.456 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900    65.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    57.196 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    59.665    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    59.758 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.803    61.561    n_2_mmcm_adac_inst
    SLICE_X19Y20                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDPE (Prop_fdpe_C_Q)         0.223    61.784 r  rst_reg/Q
                         net (fo=80, routed)          1.140    62.925    DUC_DDC_inst/rst
    SLICE_X31Y13         LUT3 (Prop_lut3_I1_O)        0.043    62.968 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000    62.968    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X31Y13         FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.666    65.737    DUC_DDC_inst/I2
    SLICE_X31Y13                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism             -0.386    65.350    
                         clock uncertainty           -0.206    65.144    
    SLICE_X31Y13         FDRE (Setup_fdre_C_D)        0.034    65.178    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         65.178    
                         arrival time                         -62.968    
  -------------------------------------------------------------------
                         slack                                  2.211    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             CLK_OUT1_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.128ns (16.832%)  route 0.632ns (83.168%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.331ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.738     0.822    n_2_mmcm_adac_inst
    SLICE_X19Y20                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDPE (Prop_fdpe_C_Q)         0.100     0.922 r  rst_reg/Q
                         net (fo=80, routed)          0.632     1.554    DUC_DDC_inst/rst
    SLICE_X31Y13         LUT3 (Prop_lut3_I1_O)        0.028     1.582 r  DUC_DDC_inst/debounce_rst_r15_36MHz_i_1/O
                         net (fo=1, routed)           0.000     1.582    DUC_DDC_inst/n_0_debounce_rst_r15_36MHz_i_1
    SLICE_X31Y13         FDRE                                         r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.996     1.138    DUC_DDC_inst/I2
    SLICE_X31Y13                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                         clock pessimism              0.014     1.153    
                         clock uncertainty            0.206     1.359    
    SLICE_X31Y13         FDRE (Hold_fdre_C_D)         0.060     1.419    DUC_DDC_inst/debounce_rst_r15_36MHz_reg
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT2_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        1.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.120ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.733ns  (required time - arrival time)
  Source:                 ADC_auto_calibration_chA/iDelay_INC_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            iDelay_INC_cha_r_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT2_mmcm_adac rise@8.138ns - CLK_OUT3_mmcm_adac rise@4.069ns)
  Data Path Delay:        1.931ns  (logic 0.302ns (15.640%)  route 1.629ns (84.360%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.685ns = ( 8.823 - 8.138 ) 
    Source Clock Delay      (SCD):    0.584ns = ( 4.653 - 4.069 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     4.824 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.824    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     5.490 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     8.390    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160     0.230 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469     2.699    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     2.792 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.861     4.653    ADC_auto_calibration_chA/I2
    SLICE_X2Y19                                                       r  ADC_auto_calibration_chA/iDelay_INC_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y19          FDCE (Prop_fdce_C_Q)         0.259     4.912 r  ADC_auto_calibration_chA/iDelay_INC_sig_reg/Q
                         net (fo=4, routed)           1.629     6.541    ADC_auto_calibration_chA/n_0_iDelay_INC_sig_reg
    SLICE_X2Y23          LUT2 (Prop_lut2_I0_O)        0.043     6.584 r  ADC_auto_calibration_chA/iDelay_INC_cha_r_i_1/O
                         net (fo=1, routed)           0.000     6.584    iDelay_INC0_in
    SLICE_X2Y23          FDCE                                         r  iDelay_INC_cha_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      8.138     8.138 r  
    AD23                                              0.000     8.138 r  clk_ab_p
                         net (fo=0)                   0.000     8.138    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     8.816 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     8.816    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     9.391 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    11.817    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.131     4.686 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.336     7.022    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.105 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.718     8.823    clk_out2
    SLICE_X2Y23                                                       r  iDelay_INC_cha_r_reg/C
                         clock pessimism             -0.386     8.436    
                         clock uncertainty           -0.183     8.254    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.064     8.318    iDelay_INC_cha_r_reg
  -------------------------------------------------------------------
                         required time                          8.318    
                         arrival time                          -6.584    
  -------------------------------------------------------------------
                         slack                                  1.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 ADC_auto_calibration_chA/iDelay_INC_sig_r_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            iserdes_rst_cha_reg/D
                            (rising edge-triggered cell FDCE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Path Group:             CLK_OUT2_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT2_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.129ns (17.711%)  route 0.599ns (82.289%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.167ns
    Source Clock Delay      (SCD):    0.852ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.768     0.852    ADC_auto_calibration_chA/I2
    SLICE_X0Y23                                                       r  ADC_auto_calibration_chA/iDelay_INC_sig_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDCE (Prop_fdce_C_Q)         0.100     0.952 r  ADC_auto_calibration_chA/iDelay_INC_sig_r_reg/Q
                         net (fo=2, routed)           0.599     1.551    ADC_auto_calibration_chA/iDelay_INC_sig_r
    SLICE_X2Y23          LUT3 (Prop_lut3_I1_O)        0.029     1.580 r  ADC_auto_calibration_chA/iserdes_rst_cha_i_1/O
                         net (fo=1, routed)           0.000     1.580    iserdes_rst_cha0
    SLICE_X2Y23          FDCE                                         r  iserdes_rst_cha_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.025     1.167    clk_out2
    SLICE_X2Y23                                                       r  iserdes_rst_cha_reg/C
                         clock pessimism              0.014     1.182    
                         clock uncertainty            0.183     1.364    
    SLICE_X2Y23          FDCE (Hold_fdce_C_D)         0.096     1.460    iserdes_rst_cha_reg
  -------------------------------------------------------------------
                         required time                         -1.460    
                         arrival time                           1.580    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        2.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.009ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.564ns  (logic 0.223ns (14.254%)  route 1.341ns (85.746%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.633ns = ( 4.702 - 4.069 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.803     0.526    DUC_DDC_inst/I2
    SLICE_X31Y13                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.223     0.749 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           1.341     2.091    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X30Y13         FDRE                                         r  DUC_DDC_inst/debounce_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.666     4.702    DUC_DDC_inst/I1
    SLICE_X30Y13                                                      r  DUC_DDC_inst/debounce_rst_r_reg/C
                         clock pessimism             -0.386     4.315    
                         clock uncertainty           -0.206     4.109    
    SLICE_X30Y13         FDRE (Setup_fdre_C_D)       -0.010     4.099    DUC_DDC_inst/debounce_rst_r_reg
  -------------------------------------------------------------------
                         required time                          4.099    
                         arrival time                          -2.091    
  -------------------------------------------------------------------
                         slack                                  2.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/debounce_rst_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.100ns (12.781%)  route 0.682ns (87.219%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.138ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.736     0.820    DUC_DDC_inst/I2
    SLICE_X31Y13                                                      r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y13         FDRE (Prop_fdre_C_Q)         0.100     0.920 r  DUC_DDC_inst/debounce_rst_r15_36MHz_reg/Q
                         net (fo=2, routed)           0.682     1.602    DUC_DDC_inst/debounce_rst_r15_36MHz
    SLICE_X30Y13         FDRE                                         r  DUC_DDC_inst/debounce_rst_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.996     1.138    DUC_DDC_inst/I1
    SLICE_X30Y13                                                      r  DUC_DDC_inst/debounce_rst_r_reg/C
                         clock pessimism              0.014     1.153    
                         clock uncertainty            0.206     1.359    
    SLICE_X30Y13         FDRE (Hold_fdre_C_D)         0.047     1.406    DUC_DDC_inst/debounce_rst_r_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.196    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT2_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.386ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 io_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            dac_data[6].oserdes_data/RST
                            (rising edge-triggered cell OSERDESE2 clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        2.719ns  (logic 0.223ns (8.203%)  route 2.496ns (91.797%))
  Logic Levels:           0  
  Clock Path Skew:        -0.329ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.584ns = ( 4.653 - 4.069 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          1.803     0.526    clk_out2
    SLICE_X41Y47                                                      r  io_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.223     0.749 r  io_rst_reg/Q
                         net (fo=14, routed)          2.496     3.245    n_0_io_rst_reg
    OLOGIC_X0Y78         OSERDESE2                                    r  dac_data[6].oserdes_data/RST
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.617     4.653    n_2_mmcm_adac_inst
    OLOGIC_X0Y78                                                      r  dac_data[6].oserdes_data/CLKDIV
                         clock pessimism             -0.386     4.266    
                         clock uncertainty           -0.183     4.084    
    OLOGIC_X0Y78         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -0.453     3.631    dac_data[6].oserdes_data
  -------------------------------------------------------------------
                         required time                          3.631    
                         arrival time                          -3.245    
  -------------------------------------------------------------------
                         slack                                  0.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 adc_data_b[1].ISERDESE2_adc_chb/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by CLK_OUT2_mmcm_adac  {rise@0.000ns fall@4.069ns period=8.138ns})
  Destination:            adc_dout_q_245_76_MSPS_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT2_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.666ns  (logic 0.221ns (33.166%)  route 0.445ns (66.834%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.861ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.183ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.103ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT2_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT2_mmcm_adac
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout2_buf/O
                         net (fo=96, routed)          0.777     0.861    clk_out2
    ILOGIC_X0Y16                                                      r  adc_data_b[1].ISERDESE2_adc_chb/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     1.054 r  adc_data_b[1].ISERDESE2_adc_chb/Q3
                         net (fo=1, routed)           0.445     1.499    chb_sdr_sample0[3]
    SLICE_X0Y16          LUT4 (Prop_lut4_I2_O)        0.028     1.527 r  adc_dout_q_245_76_MSPS[3]_i_1/O
                         net (fo=1, routed)           0.000     1.527    n_0_adc_dout_q_245_76_MSPS[3]_i_1
    SLICE_X0Y16          FDRE                                         r  adc_dout_q_245_76_MSPS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.033     1.175    n_2_mmcm_adac_inst
    SLICE_X0Y16                                                       r  adc_dout_q_245_76_MSPS_reg[3]/C
                         clock pessimism              0.014     1.190    
                         clock uncertainty            0.183     1.372    
    SLICE_X0Y16          FDRE (Hold_fdre_C_D)         0.060     1.432    adc_dout_q_245_76_MSPS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.432    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.095    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT4_mmcm_adac
  To Clock:  CLK_OUT3_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/duc_umts_k7_inst/m_axis_data_tdata_duc_imf3_245_76MHz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT3_mmcm_adac rise@4.069ns - CLK_OUT4_mmcm_adac rise@2.034ns)
  Data Path Delay:        1.333ns  (logic 0.204ns (15.301%)  route 1.129ns (84.699%))
  Logic Levels:           0  
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.635ns = ( 4.704 - 4.069 ) 
    Source Clock Delay      (SCD):    0.532ns = ( 2.567 - 2.034 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     2.789 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.789    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     3.455 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     6.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -8.160    -1.804 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.469     0.665    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     0.758 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.809     2.567    DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/aclk
    SLICE_X27Y9                                                       r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y9          FDRE (Prop_fdre_C_Q)         0.204     2.771 r  DUC_DDC_inst/duc_umts_k7_inst/duc_imf3_i/U0/i_synth/g_halfband_interpolation.i_halfband_interpolation/g_m_data_chan_no_fifo.m_axis_data_tdata_int_reg[7]/Q
                         net (fo=1, routed)           1.129     3.900    DUC_DDC_inst/duc_umts_k7_inst/n_42_duc_imf3_i
    SLICE_X29Y9          FDRE                                         r  DUC_DDC_inst/duc_umts_k7_inst/m_axis_data_tdata_duc_imf3_245_76MHz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      4.069     4.069 r  
    AD23                                              0.000     4.069 r  clk_ab_p
                         net (fo=0)                   0.000     4.069    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     4.747 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     4.747    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     5.322 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     7.748    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.131     0.617 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.336     2.953    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     3.036 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.668     4.704    DUC_DDC_inst/duc_umts_k7_inst/I1
    SLICE_X29Y9                                                       r  DUC_DDC_inst/duc_umts_k7_inst/m_axis_data_tdata_duc_imf3_245_76MHz_reg[7]/C
                         clock pessimism             -0.386     4.317    
                         clock uncertainty           -0.177     4.140    
    SLICE_X29Y9          FDRE (Setup_fdre_C_D)       -0.100     4.040    DUC_DDC_inst/duc_umts_k7_inst/m_axis_data_tdata_duc_imf3_245_76MHz_reg[7]
  -------------------------------------------------------------------
                         required time                          4.040    
                         arrival time                          -3.900    
  -------------------------------------------------------------------
                         slack                                  0.140    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_dout_q_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Destination:            DUC_DDC_inst/baseband_out_q_sig_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Path Group:             CLK_OUT3_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT3_mmcm_adac rise@0.000ns - CLK_OUT4_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.173ns (26.019%)  route 0.492ns (73.981%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.335ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.819ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.735     0.819    DUC_DDC_inst/CLK
    SLICE_X14Y23                                                      r  DUC_DDC_inst/ddc_dout_q_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.107     0.926 r  DUC_DDC_inst/ddc_dout_q_r_reg[1]/Q
                         net (fo=1, routed)           0.492     1.418    DUC_DDC_inst/ddc_dout_q_r[1]
    SLICE_X17Y30         LUT3 (Prop_lut3_I1_O)        0.066     1.484 r  DUC_DDC_inst/baseband_out_q_sig[1]_i_1/O
                         net (fo=1, routed)           0.000     1.484    DUC_DDC_inst/n_0_baseband_out_q_sig[1]_i_1
    SLICE_X17Y30         FDRE                                         r  DUC_DDC_inst/baseband_out_q_sig_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.997     1.139    DUC_DDC_inst/I1
    SLICE_X17Y30                                                      r  DUC_DDC_inst/baseband_out_q_sig_reg[1]/C
                         clock pessimism              0.014     1.154    
                         clock uncertainty            0.177     1.331    
    SLICE_X17Y30         FDRE (Hold_fdre_C_D)         0.061     1.392    DUC_DDC_inst/baseband_out_q_sig_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.392    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT1_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (required time - arrival time)
  Source:                 DUC_DDC_inst/signal_vout_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/signal_vout_edge_r_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.223ns (16.354%)  route 1.141ns (83.646%))
  Logic Levels:           0  
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.621ns = ( 2.655 - 2.034 ) 
    Source Clock Delay      (SCD):    0.514ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.791     0.514    DUC_DDC_inst/I2
    SLICE_X45Y17                                                      r  DUC_DDC_inst/signal_vout_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.223     0.737 r  DUC_DDC_inst/signal_vout_edge_reg/Q
                         net (fo=2, routed)           1.141     1.878    DUC_DDC_inst/signal_vout_edge
    SLICE_X44Y17         FDRE                                         r  DUC_DDC_inst/signal_vout_edge_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.654     2.655    DUC_DDC_inst/CLK
    SLICE_X44Y17                                                      r  DUC_DDC_inst/signal_vout_edge_r_reg/C
                         clock pessimism             -0.386     2.269    
                         clock uncertainty           -0.206     2.063    
    SLICE_X44Y17         FDRE (Setup_fdre_C_D)       -0.010     2.053    DUC_DDC_inst/signal_vout_edge_r_reg
  -------------------------------------------------------------------
                         required time                          2.053    
                         arrival time                          -1.878    
  -------------------------------------------------------------------
                         slack                                  0.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/imp_dout_i_reg/C
                            (rising edge-triggered cell FDCE clocked by CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT1_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.684ns  (logic 0.128ns (18.713%)  route 0.556ns (81.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.131ns
    Source Clock Delay      (SCD):    0.820ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.736     0.820    DUC_DDC_inst/I2
    SLICE_X34Y12                                                      r  DUC_DDC_inst/imp_dout_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y12         FDCE (Prop_fdce_C_Q)         0.100     0.920 r  DUC_DDC_inst/imp_dout_i_reg/Q
                         net (fo=1, routed)           0.556     1.476    DUC_DDC_inst/imp_dout_i
    SLICE_X35Y19         LUT3 (Prop_lut3_I0_O)        0.028     1.504 r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.504    DUC_DDC_inst/n_0_imp_dout_i_491_52_Mhz_i_1
    SLICE_X35Y19         FDRE                                         r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.989     1.131    DUC_DDC_inst/CLK
    SLICE_X35Y19                                                      r  DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg/C
                         clock pessimism              0.014     1.146    
                         clock uncertainty            0.206     1.352    
    SLICE_X35Y19         FDRE (Hold_fdre_C_D)         0.060     1.412    DUC_DDC_inst/imp_dout_i_491_52_Mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.412    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.092    





---------------------------------------------------------------------------------------------------
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT4_mmcm_adac

Setup :           74  Failing Endpoints,  Worst Slack       -0.287ns,  Total Violation       -7.626ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.091ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.287ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/tuning_word_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.034ns  (CLK_OUT4_mmcm_adac rise@2.034ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.266ns (17.040%)  route 1.295ns (82.960%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.634ns = ( 2.668 - 2.034 ) 
    Source Clock Delay      (SCD):    0.526ns
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755     0.755 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.755    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666     1.421 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900     4.321    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    -3.839 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    -1.370    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -1.277 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.803     0.526    n_2_mmcm_adac_inst
    SLICE_X19Y20                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDPE (Prop_fdpe_C_Q)         0.223     0.749 r  rst_reg/Q
                         net (fo=80, routed)          0.874     1.623    DUC_DDC_inst/rst
    SLICE_X19Y20         LUT3 (Prop_lut3_I2_O)        0.043     1.666 r  DUC_DDC_inst/tuning_word[15]_i_1/O
                         net (fo=15, routed)          0.421     2.087    DUC_DDC_inst/p_1_in__0[15]
    SLICE_X19Y19         FDRE                                         r  DUC_DDC_inst/tuning_word_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      2.034     2.034 r  
    AD23                                              0.000     2.034 r  clk_ab_p
                         net (fo=0)                   0.000     2.034    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678     2.713 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     2.713    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575     3.288 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425     5.713    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.131    -1.418 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           2.336     0.918    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.001 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        1.667     2.668    DUC_DDC_inst/CLK
    SLICE_X19Y19                                                      r  DUC_DDC_inst/tuning_word_reg[0]/C
                         clock pessimism             -0.386     2.282    
                         clock uncertainty           -0.177     2.105    
    SLICE_X19Y19         FDRE (Setup_fdre_C_R)       -0.304     1.801    DUC_DDC_inst/tuning_word_reg[0]
  -------------------------------------------------------------------
                         required time                          1.801    
                         arrival time                          -2.087    
  -------------------------------------------------------------------
                         slack                                 -0.287    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/Dout_I_signed_plus_1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/ddc_umts_k7_inst/mixer_dout_i_q_491_52MHz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK_OUT4_mmcm_adac  {rise@0.000ns fall@1.017ns period=2.034ns})
  Path Group:             CLK_OUT4_mmcm_adac
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT4_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.632ns  (logic 0.100ns (15.835%)  route 0.532ns (84.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    0.828ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.744     0.828    DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/I1
    SLICE_X11Y34                                                      r  DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/Dout_I_signed_plus_1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y34         FDRE (Prop_fdre_C_Q)         0.100     0.928 r  DUC_DDC_inst/ddc_umts_k7_inst/complex_mixer_ddc_i/Dout_I_signed_plus_1_reg[4]/Q
                         net (fo=1, routed)           0.532     1.459    DUC_DDC_inst/ddc_umts_k7_inst/n_33_complex_mixer_ddc_i
    SLICE_X13Y27         FDRE                                         r  DUC_DDC_inst/ddc_umts_k7_inst/mixer_dout_i_q_491_52MHz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT4_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT3
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT4_mmcm_adac
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout4_buf/O
                         net (fo=5881, routed)        0.995     1.137    DUC_DDC_inst/ddc_umts_k7_inst/CLK
    SLICE_X13Y27                                                      r  DUC_DDC_inst/ddc_umts_k7_inst/mixer_dout_i_q_491_52MHz_reg[3]/C
                         clock pessimism              0.014     1.152    
                         clock uncertainty            0.177     1.329    
    SLICE_X13Y27         FDRE (Hold_fdre_C_D)         0.039     1.368    DUC_DDC_inst/ddc_umts_k7_inst/mixer_dout_i_q_491_52MHz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.368    
                         arrival time                           1.459    
  -------------------------------------------------------------------
                         slack                                  0.091    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       60.292ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       27.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             60.292ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.678ns  (logic 0.133ns (19.621%)  route 0.545ns (80.379%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        1.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.283ns = ( 32.283 - 30.000 ) 
    Source Clock Delay      (SCD):    1.159ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.159     1.159    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y31                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.098     1.257 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.372     1.629    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X9Y31          LUT1 (Prop_lut1_I0_O)        0.035     1.664 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.173     1.837    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X9Y32          FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515    61.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    61.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.742    62.283    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X9Y32                                                       r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    62.283    
                         clock uncertainty           -0.035    62.247    
    SLICE_X9Y32          FDRE (Setup_fdre_C_R)       -0.118    62.129    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.129    
                         arrival time                          -1.837    
  -------------------------------------------------------------------
                         slack                                 60.292    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.276ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.564ns  (logic 0.168ns (29.767%)  route 0.396ns (70.233%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.752ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.526    61.526    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X9Y31                                                       r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.132    61.658 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.233    61.891    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X9Y31          LUT2 (Prop_lut2_I1_O)        0.036    61.927 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.164    62.091    dbg_hub/inst/U_ICON/U_CMD/I4[0]
    SLICE_X9Y30          FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855    32.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    32.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.804    34.752    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X9Y30                                                       r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    34.752    
                         clock uncertainty            0.035    34.787    
    SLICE_X9Y30          FDCE (Hold_fdce_C_CE)        0.028    34.815    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -34.815    
                         arrival time                          62.091    
  -------------------------------------------------------------------
                         slack                                 27.276    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT1_mmcm
  To Clock:  CLK_OUT1_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        5.855ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.855ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_OUT1_mmcm rise@10.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        3.664ns  (logic 0.277ns (7.560%)  route 3.387ns (92.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.089ns = ( 7.911 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.627ns
    Clock Pessimism Removal (CPR):    -0.705ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           1.081     1.081    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -6.705 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -4.575    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093    -4.482 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.855    -2.627    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y27                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.223    -2.404 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         1.128    -1.276    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X5Y33          LUT2 (Prop_lut2_I1_O)        0.054    -1.222 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          2.258     1.037    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X54Y35         FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                     10.000    10.000 r  
    AD12                 IBUFDS                       0.000    10.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.986    10.986    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.227 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.232    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.315 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.596     7.911    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X54Y35                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.705     7.206    
                         clock uncertainty           -0.066     7.140    
    SLICE_X54Y35         FDPE (Recov_fdpe_C_PRE)     -0.248     6.892    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdb_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          6.892    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  5.855    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm rise@0.000ns - CLK_OUT1_mmcm rise@0.000ns)
  Data Path Delay:        0.227ns  (logic 0.100ns (44.127%)  route 0.127ns (55.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.879ns
    Source Clock Delay      (SCD):    -0.803ns
    Clock Pessimism Removal (CPR):    -0.086ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.503     0.503    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.537 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.597    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -1.571 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        0.768    -0.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X5Y27                                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDRE (Prop_fdre_C_Q)         0.100    -0.703 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=166, routed)         0.127    -0.576    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/I2
    SLICE_X5Y26          FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm rise edge)
                                                      0.000     0.000 r  
    AD12                 IBUFDS                       0.000     0.000 r  ibufds_inst_sysclk/O
                         net (fo=1, routed)           0.553     0.553    mmcm_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.940 r  mmcm_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.933    mmcm_inst/U0/CLK_OUT1_mmcm
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030    -1.903 r  mmcm_inst/U0/clkout1_buf/O
                         net (fo=2923, routed)        1.024    -0.879    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X5Y26                                                       r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism              0.086    -0.793    
    SLICE_X5Y26          FDCE (Remov_fdce_C_CLR)     -0.069    -0.862    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          0.862    
                         arrival time                          -0.576    
  -------------------------------------------------------------------
                         slack                                  0.286    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  CLK_OUT3_mmcm_adac
  To Clock:  CLK_OUT1_mmcm_adac

Setup :            0  Failing Endpoints,  Worst Slack        1.286ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.286ns  (required time - arrival time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_cnt_reg[13]/CLR
                            (recovery check against rising-edge clock CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.069ns  (CLK_OUT1_mmcm_adac rise@65.104ns - CLK_OUT3_mmcm_adac rise@61.035ns)
  Data Path Delay:        2.084ns  (logic 0.223ns (10.700%)  route 1.861ns (89.300%))
  Logic Levels:           0  
  Clock Path Skew:        -0.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.632ns = ( 65.736 - 65.104 ) 
    Source Clock Delay      (SCD):    0.526ns = ( 61.561 - 61.035 ) 
    Clock Pessimism Removal (CPR):    -0.386ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                     61.035    61.035 r  
    AD23                                              0.000    61.035 r  clk_ab_p
                         net (fo=0)                   0.000    61.035    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.755    61.790 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    61.790    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.666    62.456 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.900    65.356    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -8.160    57.196 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.469    59.665    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    59.758 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        1.803    61.561    n_2_mmcm_adac_inst
    SLICE_X19Y20                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDPE (Prop_fdpe_C_Q)         0.223    61.784 f  rst_reg/Q
                         net (fo=80, routed)          1.861    63.646    DUC_DDC_inst/rst
    SLICE_X33Y13         FDCE                                         f  DUC_DDC_inst/debounce_cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                     65.104    65.104 r  
    AD23                                              0.000    65.104 r  clk_ab_p
                         net (fo=0)                   0.000    65.104    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.678    65.782 r  ibufds_inst/O
                         net (fo=1, routed)           0.000    65.782    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.575    66.357 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           2.425    68.783    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.131    61.652 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.336    63.988    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.083    64.071 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          1.665    65.736    DUC_DDC_inst/I2
    SLICE_X33Y13                                                      r  DUC_DDC_inst/debounce_cnt_reg[13]/C
                         clock pessimism             -0.386    65.349    
                         clock uncertainty           -0.206    65.143    
    SLICE_X33Y13         FDCE (Recov_fdce_C_CLR)     -0.212    64.931    DUC_DDC_inst/debounce_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         64.931    
                         arrival time                         -63.646    
  -------------------------------------------------------------------
                         slack                                  1.286    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 rst_reg/C
                            (rising edge-triggered cell FDPE clocked by CLK_OUT3_mmcm_adac  {rise@0.000ns fall@2.034ns period=4.069ns})
  Destination:            DUC_DDC_inst/debounce_rst_reg/CLR
                            (removal check against rising-edge clock CLK_OUT1_mmcm_adac  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_OUT1_mmcm_adac rise@0.000ns - CLK_OUT3_mmcm_adac rise@0.000ns)
  Data Path Delay:        0.689ns  (logic 0.100ns (14.504%)  route 0.589ns (85.496%))
  Logic Levels:           0  
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    0.822ns
    Clock Pessimism Removal (CPR):    -0.014ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.157ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_OUT3_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.379     0.379 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.379    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.264     0.643 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.541     2.185    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.254    -1.069 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.127     0.058    mmcm_adac_inst/U0/CLK_OUT3_mmcm_adac
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.084 r  mmcm_adac_inst/U0/clkout3_buf/O
                         net (fo=1536, routed)        0.738     0.822    n_2_mmcm_adac_inst
    SLICE_X19Y20                                                      r  rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y20         FDPE (Prop_fdpe_C_Q)         0.100     0.922 f  rst_reg/Q
                         net (fo=80, routed)          0.589     1.511    DUC_DDC_inst/rst
    SLICE_X30Y12         FDCE                                         f  DUC_DDC_inst/debounce_rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock CLK_OUT1_mmcm_adac rise edge)
                                                      0.000     0.000 r  
    AD23                                              0.000     0.000 r  clk_ab_p
                         net (fo=0)                   0.000     0.000    clk_ab_p
    AD23                 IBUFDS (Prop_ibufds_I_O)     0.452     0.452 r  ibufds_inst/O
                         net (fo=1, routed)           0.000     0.452    IDATAIN
    IDELAY_X0Y26         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.331     0.783 r  IDELAYE2_inst_ADC_CLK/DATAOUT
                         net (fo=1, routed)           1.857     2.640    mmcm_adac_inst/U0/CLK_IN1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.724    -1.084 r  mmcm_adac_inst/U0/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.196     0.112    mmcm_adac_inst/U0/CLK_OUT1_mmcm_adac
    BUFGCTRL_X0Y10       BUFG (Prop_bufg_I_O)         0.030     0.142 r  mmcm_adac_inst/U0/clkout1_buf/O
                         net (fo=20, routed)          0.997     1.139    DUC_DDC_inst/I2
    SLICE_X30Y12                                                      r  DUC_DDC_inst/debounce_rst_reg/C
                         clock pessimism              0.014     1.154    
                         clock uncertainty            0.206     1.360    
    SLICE_X30Y12         FDCE (Remov_fdce_C_CLR)     -0.069     1.291    DUC_DDC_inst/debounce_rst_reg
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.511    
  -------------------------------------------------------------------
                         slack                                  0.220    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.497ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.497ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.399ns (9.714%)  route 3.708ns (90.286%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.156ns = ( 34.156 - 30.000 ) 
    Source Clock Delay      (SCD):    4.752ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.855     2.855    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093     2.948 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.804     4.752    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X8Y30                                                       r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y30          FDCE (Prop_fdce_C_Q)         0.259     5.011 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.500     5.511    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X8Y30          LUT6 (Prop_lut6_I5_O)        0.043     5.554 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=9, routed)           0.796     6.350    dbg_hub/inst/U_ICON/U_CMD/n_0_LC_STAT_INIT_SLV[127]_i_3
    SLICE_X5Y32          LUT6 (Prop_lut6_I0_O)        0.043     6.393 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.448     6.841    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X5Y33          LUT2 (Prop_lut2_I0_O)        0.054     6.895 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.964     8.859    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/AR[0]
    SLICE_X40Y34         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           2.415    32.415    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083    32.498 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         1.658    34.156    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/idrck
    SLICE_X40Y34                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]/C
                         clock pessimism              0.542    34.698    
                         clock uncertainty           -0.035    34.662    
    SLICE_X40Y34         FDCE (Recov_fdce_C_CLR)     -0.306    34.356    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         34.356    
                         arrival time                          -8.859    
  -------------------------------------------------------------------
                         slack                                 25.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.174%)  route 0.095ns (48.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.276ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.515     1.515    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     1.541 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.735     2.276    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X17Y26                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y26         FDPE (Prop_fdpe_C_Q)         0.100     2.376 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.095     2.471    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X18Y26         FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.781     1.781    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     1.811 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=459, routed)         0.992     2.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X18Y26                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.516     2.287    
    SLICE_X18Y26         FDCE (Remov_fdce_C_CLR)     -0.050     2.237    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdb_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.471    
  -------------------------------------------------------------------
                         slack                                  0.234    





