D:\myProject\FPGA\51_ov7725_tft_640x480\ise_prj\ov7725_tft_640x480.ngc 1646128202
../rtl/ddr3/axi_ddr_fifo/wr_fifo.ngc 1646128202
../rtl/ddr3/axi_ddr_fifo/rd_fifo.ngc 1646128202
OK
