{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 06 18:00:10 2015 " "Info: Processing started: Fri Mar 06 18:00:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off a320hd -c a320hd " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off a320hd -c a320hd" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Info: Only one processor detected - disabling parallel compilation" {  } {  } 0 0 "Only one processor detected - disabling parallel compilation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 29 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register clk_count\[1\] register state.powerup3 42.05 MHz 23.779 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.05 MHz between source register \"clk_count\[1\]\" and destination register \"state.powerup3\" (period= 23.779 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "23.070 ns + Longest register register " "Info: + Longest register to register delay is 23.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_count\[1\] 1 REG LC_X8_Y7_N6 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y7_N6; Fanout = 3; REG Node = 'clk_count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_count[1] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.612 ns) + CELL(0.747 ns) 3.359 ns Add0~137 2 COMB LC_X6_Y6_N5 2 " "Info: 2: + IC(2.612 ns) + CELL(0.747 ns) = 3.359 ns; Loc. = LC_X6_Y6_N5; Fanout = 2; COMB Node = 'Add0~137'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.359 ns" { clk_count[1] Add0~137 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.482 ns Add0~142 3 COMB LC_X6_Y6_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.482 ns; Loc. = LC_X6_Y6_N6; Fanout = 2; COMB Node = 'Add0~142'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~137 Add0~142 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.605 ns Add0~147 4 COMB LC_X6_Y6_N7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.605 ns; Loc. = LC_X6_Y6_N7; Fanout = 2; COMB Node = 'Add0~147'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~142 Add0~147 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.728 ns Add0~152 5 COMB LC_X6_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.123 ns) = 3.728 ns; Loc. = LC_X6_Y6_N8; Fanout = 2; COMB Node = 'Add0~152'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Add0~147 Add0~152 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.127 ns Add0~157 6 COMB LC_X6_Y6_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.399 ns) = 4.127 ns; Loc. = LC_X6_Y6_N9; Fanout = 6; COMB Node = 'Add0~157'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { Add0~152 Add0~157 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.361 ns Add0~70 7 COMB LC_X7_Y6_N3 7 " "Info: 7: + IC(0.000 ns) + CELL(1.234 ns) = 5.361 ns; Loc. = LC_X7_Y6_N3; Fanout = 7; COMB Node = 'Add0~70'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { Add0~157 Add0~70 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.571 ns) + CELL(0.511 ns) 8.443 ns LessThan0~1 8 COMB LC_X5_Y7_N5 2 " "Info: 8: + IC(2.571 ns) + CELL(0.511 ns) = 8.443 ns; Loc. = LC_X5_Y7_N5; Fanout = 2; COMB Node = 'LessThan0~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.082 ns" { Add0~70 LessThan0~1 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 8.948 ns LessThan4~1 9 COMB LC_X5_Y7_N6 1 " "Info: 9: + IC(0.305 ns) + CELL(0.200 ns) = 8.948 ns; Loc. = LC_X5_Y7_N6; Fanout = 1; COMB Node = 'LessThan4~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan0~1 LessThan4~1 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.413 ns) + CELL(0.200 ns) 11.561 ns LessThan4~2 10 COMB LC_X2_Y6_N3 1 " "Info: 10: + IC(2.413 ns) + CELL(0.200 ns) = 11.561 ns; Loc. = LC_X2_Y6_N3; Fanout = 1; COMB Node = 'LessThan4~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.613 ns" { LessThan4~1 LessThan4~2 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 12.066 ns LessThan4~4 11 COMB LC_X2_Y6_N4 3 " "Info: 11: + IC(0.305 ns) + CELL(0.200 ns) = 12.066 ns; Loc. = LC_X2_Y6_N4; Fanout = 3; COMB Node = 'LessThan4~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { LessThan4~2 LessThan4~4 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 139 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.873 ns) + CELL(0.200 ns) 15.139 ns Selector37~8 12 COMB LC_X10_Y7_N7 2 " "Info: 12: + IC(2.873 ns) + CELL(0.200 ns) = 15.139 ns; Loc. = LC_X10_Y7_N7; Fanout = 2; COMB Node = 'Selector37~8'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.073 ns" { LessThan4~4 Selector37~8 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.507 ns) + CELL(0.200 ns) 17.846 ns Selector37~15 13 COMB LC_X5_Y6_N0 3 " "Info: 13: + IC(2.507 ns) + CELL(0.200 ns) = 17.846 ns; Loc. = LC_X5_Y6_N0; Fanout = 3; COMB Node = 'Selector37~15'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.707 ns" { Selector37~8 Selector37~15 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(0.200 ns) 20.420 ns Selector37~16 14 COMB LC_X10_Y6_N5 2 " "Info: 14: + IC(2.374 ns) + CELL(0.200 ns) = 20.420 ns; Loc. = LC_X10_Y6_N5; Fanout = 2; COMB Node = 'Selector37~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.574 ns" { Selector37~15 Selector37~16 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.511 ns) 21.733 ns Selector37~19 15 COMB LC_X10_Y6_N2 3 " "Info: 15: + IC(0.802 ns) + CELL(0.511 ns) = 21.733 ns; Loc. = LC_X10_Y6_N2; Fanout = 3; COMB Node = 'Selector37~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { Selector37~16 Selector37~19 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.746 ns) + CELL(0.591 ns) 23.070 ns state.powerup3 16 REG LC_X10_Y6_N6 37 " "Info: 16: + IC(0.746 ns) + CELL(0.591 ns) = 23.070 ns; Loc. = LC_X10_Y6_N6; Fanout = 37; REG Node = 'state.powerup3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.337 ns" { Selector37~19 state.powerup3 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.562 ns ( 24.11 % ) " "Info: Total cell delay = 5.562 ns ( 24.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.508 ns ( 75.89 % ) " "Info: Total interconnect delay = 17.508 ns ( 75.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.070 ns" { clk_count[1] Add0~137 Add0~142 Add0~147 Add0~152 Add0~157 Add0~70 LessThan0~1 LessThan4~1 LessThan4~2 LessThan4~4 Selector37~8 Selector37~15 Selector37~16 Selector37~19 state.powerup3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.070 ns" { clk_count[1] {} Add0~137 {} Add0~142 {} Add0~147 {} Add0~152 {} Add0~157 {} Add0~70 {} LessThan0~1 {} LessThan4~1 {} LessThan4~2 {} LessThan4~4 {} Selector37~8 {} Selector37~15 {} Selector37~16 {} Selector37~19 {} state.powerup3 {} } { 0.000ns 2.612ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.571ns 0.305ns 2.413ns 0.305ns 2.873ns 2.507ns 2.374ns 0.802ns 0.746ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 122 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 122; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns state.powerup3 2 REG LC_X10_Y6_N6 37 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y6_N6; Fanout = 37; REG Node = 'state.powerup3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk state.powerup3 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup3 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 122 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 122; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns clk_count\[1\] 2 REG LC_X8_Y7_N6 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y7_N6; Fanout = 3; REG Node = 'clk_count\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk clk_count[1] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk_count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk_count[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup3 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk_count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk_count[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 106 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "23.070 ns" { clk_count[1] Add0~137 Add0~142 Add0~147 Add0~152 Add0~157 Add0~70 LessThan0~1 LessThan4~1 LessThan4~2 LessThan4~4 Selector37~8 Selector37~15 Selector37~16 Selector37~19 state.powerup3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "23.070 ns" { clk_count[1] {} Add0~137 {} Add0~142 {} Add0~147 {} Add0~152 {} Add0~157 {} Add0~70 {} LessThan0~1 {} LessThan4~1 {} LessThan4~2 {} LessThan4~4 {} Selector37~8 {} Selector37~15 {} Selector37~16 {} Selector37~19 {} state.powerup3 {} } { 0.000ns 2.612ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.571ns 0.305ns 2.413ns 0.305ns 2.873ns 2.507ns 2.374ns 0.802ns 0.746ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.123ns 0.399ns 1.234ns 0.511ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.200ns 0.511ns 0.591ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk state.powerup3 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} state.powerup3 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk clk_count[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} clk_count[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk new_data\[12\] new_data\[12\]~reg0 9.412 ns register " "Info: tco from clock \"clk\" to destination pin \"new_data\[12\]\" through register \"new_data\[12\]~reg0\" is 9.412 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk 1 CLK PIN_12 122 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_12; Fanout = 122; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns new_data\[12\]~reg0 2 REG LC_X7_Y5_N2 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X7_Y5_N2; Fanout = 1; REG Node = 'new_data\[12\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { clk new_data[12]~reg0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk new_data[12]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} new_data[12]~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 106 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.355 ns + Longest register pin " "Info: + Longest register to pin delay is 5.355 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns new_data\[12\]~reg0 1 REG LC_X7_Y5_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X7_Y5_N2; Fanout = 1; REG Node = 'new_data\[12\]~reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { new_data[12]~reg0 } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 106 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.033 ns) + CELL(2.322 ns) 5.355 ns new_data\[12\] 2 PIN PIN_19 0 " "Info: 2: + IC(3.033 ns) + CELL(2.322 ns) = 5.355 ns; Loc. = PIN_19; Fanout = 0; PIN Node = 'new_data\[12\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { new_data[12]~reg0 new_data[12] } "NODE_NAME" } } { "a320hd.vhd" "" { Text "C:/Documents and Settings/Administrator/Desktop/a320_lcd_320x480/vhdl/a320hd.vhd" 106 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.36 % ) " "Info: Total cell delay = 2.322 ns ( 43.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.033 ns ( 56.64 % ) " "Info: Total interconnect delay = 3.033 ns ( 56.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { new_data[12]~reg0 new_data[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { new_data[12]~reg0 {} new_data[12] {} } { 0.000ns 3.033ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { clk new_data[12]~reg0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { clk {} clk~combout {} new_data[12]~reg0 {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.355 ns" { new_data[12]~reg0 new_data[12] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.355 ns" { new_data[12]~reg0 {} new_data[12] {} } { 0.000ns 3.033ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "126 " "Info: Peak virtual memory: 126 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 06 18:00:11 2015 " "Info: Processing ended: Fri Mar 06 18:00:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
