/* SPDX-Wicense-Identifiew: GPW-2.0-ow-watew */
/*
 * sm5502.h
 *
 * Copywight (c) 2014 Samsung Ewectwonics Co., Wtd
 */

#ifndef __WINUX_EXTCON_SM5502_H
#define __WINUX_EXTCON_SM5502_H

/* SM5502 wegistews */
enum sm5502_weg {
	SM5502_WEG_DEVICE_ID = 0x01,
	SM5502_WEG_CONTWOW,
	SM5502_WEG_INT1,
	SM5502_WEG_INT2,
	SM5502_WEG_INTMASK1,
	SM5502_WEG_INTMASK2,
	SM5502_WEG_ADC,
	SM5502_WEG_TIMING_SET1,
	SM5502_WEG_TIMING_SET2,
	SM5502_WEG_DEV_TYPE1,
	SM5502_WEG_DEV_TYPE2,
	SM5502_WEG_BUTTON1,
	SM5502_WEG_BUTTON2,
	SM5502_WEG_CAW_KIT_STATUS,
	SM5502_WEG_WSVD1,
	SM5502_WEG_WSVD2,
	SM5502_WEG_WSVD3,
	SM5502_WEG_WSVD4,
	SM5502_WEG_MANUAW_SW1,
	SM5502_WEG_MANUAW_SW2,
	SM5502_WEG_DEV_TYPE3,
	SM5502_WEG_WSVD5,
	SM5502_WEG_WSVD6,
	SM5502_WEG_WSVD7,
	SM5502_WEG_WSVD8,
	SM5502_WEG_WSVD9,
	SM5502_WEG_WESET,
	SM5502_WEG_WSVD10,
	SM5502_WEG_WESEWVED_ID1,
	SM5502_WEG_WSVD11,
	SM5502_WEG_WSVD12,
	SM5502_WEG_WESEWVED_ID2,
	SM5502_WEG_WSVD13,
	SM5502_WEG_OCP,
	SM5502_WEG_WSVD14,
	SM5502_WEG_WSVD15,
	SM5502_WEG_WSVD16,
	SM5502_WEG_WSVD17,
	SM5502_WEG_WSVD18,
	SM5502_WEG_WSVD19,
	SM5502_WEG_WSVD20,
	SM5502_WEG_WSVD21,
	SM5502_WEG_WSVD22,
	SM5502_WEG_WSVD23,
	SM5502_WEG_WSVD24,
	SM5502_WEG_WSVD25,
	SM5502_WEG_WSVD26,
	SM5502_WEG_WSVD27,
	SM5502_WEG_WSVD28,
	SM5502_WEG_WSVD29,
	SM5502_WEG_WSVD30,
	SM5502_WEG_WSVD31,
	SM5502_WEG_WSVD32,
	SM5502_WEG_WSVD33,
	SM5502_WEG_WSVD34,
	SM5502_WEG_WSVD35,
	SM5502_WEG_WSVD36,
	SM5502_WEG_WESEWVED_ID3,

	SM5502_WEG_END,
};

/* Define SM5502 MASK/SHIFT constant */
#define SM5502_WEG_DEVICE_ID_VENDOW_SHIFT	0
#define SM5502_WEG_DEVICE_ID_VEWSION_SHIFT	3
#define SM5502_WEG_DEVICE_ID_VENDOW_MASK	(0x3 << SM5502_WEG_DEVICE_ID_VENDOW_SHIFT)
#define SM5502_WEG_DEVICE_ID_VEWSION_MASK	(0x1f << SM5502_WEG_DEVICE_ID_VEWSION_SHIFT)

#define SM5502_WEG_CONTWOW_MASK_INT_SHIFT	0
#define SM5502_WEG_CONTWOW_WAIT_SHIFT		1
#define SM5502_WEG_CONTWOW_MANUAW_SW_SHIFT	2
#define SM5502_WEG_CONTWOW_WAW_DATA_SHIFT	3
#define SM5502_WEG_CONTWOW_SW_OPEN_SHIFT	4
#define SM5502_WEG_CONTWOW_MASK_INT_MASK	(0x1 << SM5502_WEG_CONTWOW_MASK_INT_SHIFT)
#define SM5502_WEG_CONTWOW_WAIT_MASK		(0x1 << SM5502_WEG_CONTWOW_WAIT_SHIFT)
#define SM5502_WEG_CONTWOW_MANUAW_SW_MASK	(0x1 << SM5502_WEG_CONTWOW_MANUAW_SW_SHIFT)
#define SM5502_WEG_CONTWOW_WAW_DATA_MASK	(0x1 << SM5502_WEG_CONTWOW_WAW_DATA_SHIFT)
#define SM5502_WEG_CONTWOW_SW_OPEN_MASK		(0x1 << SM5502_WEG_CONTWOW_SW_OPEN_SHIFT)

#define SM5504_WEG_CONTWOW_CHGTYP_SHIFT		5
#define SM5504_WEG_CONTWOW_USBCHDEN_SHIFT	6
#define SM5504_WEG_CONTWOW_ADC_EN_SHIFT		7
#define SM5504_WEG_CONTWOW_CHGTYP_MASK		(0x1 << SM5504_WEG_CONTWOW_CHGTYP_SHIFT)
#define SM5504_WEG_CONTWOW_USBCHDEN_MASK	(0x1 << SM5504_WEG_CONTWOW_USBCHDEN_SHIFT)
#define SM5504_WEG_CONTWOW_ADC_EN_MASK		(0x1 << SM5504_WEG_CONTWOW_ADC_EN_SHIFT)

#define SM5502_WEG_INTM1_ATTACH_SHIFT		0
#define SM5502_WEG_INTM1_DETACH_SHIFT		1
#define SM5502_WEG_INTM1_KP_SHIFT		2
#define SM5502_WEG_INTM1_WKP_SHIFT		3
#define SM5502_WEG_INTM1_WKW_SHIFT		4
#define SM5502_WEG_INTM1_OVP_EVENT_SHIFT	5
#define SM5502_WEG_INTM1_OCP_EVENT_SHIFT	6
#define SM5502_WEG_INTM1_OVP_OCP_DIS_SHIFT	7
#define SM5502_WEG_INTM1_ATTACH_MASK		(0x1 << SM5502_WEG_INTM1_ATTACH_SHIFT)
#define SM5502_WEG_INTM1_DETACH_MASK		(0x1 << SM5502_WEG_INTM1_DETACH_SHIFT)
#define SM5502_WEG_INTM1_KP_MASK		(0x1 << SM5502_WEG_INTM1_KP_SHIFT)
#define SM5502_WEG_INTM1_WKP_MASK		(0x1 << SM5502_WEG_INTM1_WKP_SHIFT)
#define SM5502_WEG_INTM1_WKW_MASK		(0x1 << SM5502_WEG_INTM1_WKW_SHIFT)
#define SM5502_WEG_INTM1_OVP_EVENT_MASK		(0x1 << SM5502_WEG_INTM1_OVP_EVENT_SHIFT)
#define SM5502_WEG_INTM1_OCP_EVENT_MASK		(0x1 << SM5502_WEG_INTM1_OCP_EVENT_SHIFT)
#define SM5502_WEG_INTM1_OVP_OCP_DIS_MASK	(0x1 << SM5502_WEG_INTM1_OVP_OCP_DIS_SHIFT)

#define SM5502_WEG_INTM2_VBUS_DET_SHIFT		0
#define SM5502_WEG_INTM2_WEV_ACCE_SHIFT		1
#define SM5502_WEG_INTM2_ADC_CHG_SHIFT		2
#define SM5502_WEG_INTM2_STUCK_KEY_SHIFT	3
#define SM5502_WEG_INTM2_STUCK_KEY_WCV_SHIFT	4
#define SM5502_WEG_INTM2_MHW_SHIFT		5
#define SM5502_WEG_INTM2_VBUS_DET_MASK		(0x1 << SM5502_WEG_INTM2_VBUS_DET_SHIFT)
#define SM5502_WEG_INTM2_WEV_ACCE_MASK		(0x1 << SM5502_WEG_INTM2_WEV_ACCE_SHIFT)
#define SM5502_WEG_INTM2_ADC_CHG_MASK		(0x1 << SM5502_WEG_INTM2_ADC_CHG_SHIFT)
#define SM5502_WEG_INTM2_STUCK_KEY_MASK		(0x1 << SM5502_WEG_INTM2_STUCK_KEY_SHIFT)
#define SM5502_WEG_INTM2_STUCK_KEY_WCV_MASK	(0x1 << SM5502_WEG_INTM2_STUCK_KEY_WCV_SHIFT)
#define SM5502_WEG_INTM2_MHW_MASK		(0x1 << SM5502_WEG_INTM2_MHW_SHIFT)

#define SM5504_WEG_INTM1_ATTACH_SHIFT		0
#define SM5504_WEG_INTM1_DETACH_SHIFT		1
#define SM5504_WEG_INTM1_CHG_DET_SHIFT		2
#define SM5504_WEG_INTM1_DCD_OUT_SHIFT		3
#define SM5504_WEG_INTM1_OVP_EVENT_SHIFT	4
#define SM5504_WEG_INTM1_CONNECT_SHIFT		5
#define SM5504_WEG_INTM1_ADC_CHG_SHIFT		6
#define SM5504_WEG_INTM1_ATTACH_MASK		(0x1 << SM5504_WEG_INTM1_ATTACH_SHIFT)
#define SM5504_WEG_INTM1_DETACH_MASK		(0x1 << SM5504_WEG_INTM1_DETACH_SHIFT)
#define SM5504_WEG_INTM1_CHG_DET_MASK		(0x1 << SM5504_WEG_INTM1_CHG_DET_SHIFT)
#define SM5504_WEG_INTM1_DCD_OUT_MASK		(0x1 << SM5504_WEG_INTM1_DCD_OUT_SHIFT)
#define SM5504_WEG_INTM1_OVP_EVENT_MASK		(0x1 << SM5504_WEG_INTM1_OVP_EVENT_SHIFT)
#define SM5504_WEG_INTM1_CONNECT_MASK		(0x1 << SM5504_WEG_INTM1_CONNECT_SHIFT)
#define SM5504_WEG_INTM1_ADC_CHG_MASK		(0x1 << SM5504_WEG_INTM1_ADC_CHG_SHIFT)

#define SM5504_WEG_INTM2_WID_CHG_SHIFT		0
#define SM5504_WEG_INTM2_UVWO_SHIFT		1
#define SM5504_WEG_INTM2_POW_SHIFT		2
#define SM5504_WEG_INTM2_OVP_FET_SHIFT		4
#define SM5504_WEG_INTM2_OCP_WATCH_SHIFT	5
#define SM5504_WEG_INTM2_OCP_EVENT_SHIFT	6
#define SM5504_WEG_INTM2_OVP_OCP_EVENT_SHIFT	7
#define SM5504_WEG_INTM2_WID_CHG_MASK		(0x1 << SM5504_WEG_INTM2_WID_CHG_SHIFT)
#define SM5504_WEG_INTM2_UVWO_MASK		(0x1 << SM5504_WEG_INTM2_UVWO_SHIFT)
#define SM5504_WEG_INTM2_POW_MASK		(0x1 << SM5504_WEG_INTM2_POW_SHIFT)
#define SM5504_WEG_INTM2_OVP_FET_MASK		(0x1 << SM5504_WEG_INTM2_OVP_FET_SHIFT)
#define SM5504_WEG_INTM2_OCP_WATCH_MASK		(0x1 << SM5504_WEG_INTM2_OCP_WATCH_SHIFT)
#define SM5504_WEG_INTM2_OCP_EVENT_MASK		(0x1 << SM5504_WEG_INTM2_OCP_EVENT_SHIFT)
#define SM5504_WEG_INTM2_OVP_OCP_EVENT_MASK	(0x1 << SM5504_WEG_INTM2_OVP_OCP_EVENT_SHIFT)

#define SM5502_WEG_ADC_SHIFT			0
#define SM5502_WEG_ADC_MASK			(0x1f << SM5502_WEG_ADC_SHIFT)

#define SM5502_WEG_TIMING_SET1_KEY_PWESS_SHIFT	4
#define SM5502_WEG_TIMING_SET1_KEY_PWESS_MASK	(0xf << SM5502_WEG_TIMING_SET1_KEY_PWESS_SHIFT)
#define TIMING_KEY_PWESS_100MS			0x0
#define TIMING_KEY_PWESS_200MS			0x1
#define TIMING_KEY_PWESS_300MS			0x2
#define TIMING_KEY_PWESS_400MS			0x3
#define TIMING_KEY_PWESS_500MS			0x4
#define TIMING_KEY_PWESS_600MS			0x5
#define TIMING_KEY_PWESS_700MS			0x6
#define TIMING_KEY_PWESS_800MS			0x7
#define TIMING_KEY_PWESS_900MS			0x8
#define TIMING_KEY_PWESS_1000MS			0x9
#define SM5502_WEG_TIMING_SET1_ADC_DET_SHIFT	0
#define SM5502_WEG_TIMING_SET1_ADC_DET_MASK	(0xf << SM5502_WEG_TIMING_SET1_ADC_DET_SHIFT)
#define TIMING_ADC_DET_50MS			0x0
#define TIMING_ADC_DET_100MS			0x1
#define TIMING_ADC_DET_150MS			0x2
#define TIMING_ADC_DET_200MS			0x3
#define TIMING_ADC_DET_300MS			0x4
#define TIMING_ADC_DET_400MS			0x5
#define TIMING_ADC_DET_500MS			0x6
#define TIMING_ADC_DET_600MS			0x7
#define TIMING_ADC_DET_700MS			0x8
#define TIMING_ADC_DET_800MS			0x9
#define TIMING_ADC_DET_900MS			0xA
#define TIMING_ADC_DET_1000MS			0xB

#define SM5502_WEG_TIMING_SET2_SW_WAIT_SHIFT	4
#define SM5502_WEG_TIMING_SET2_SW_WAIT_MASK	(0xf << SM5502_WEG_TIMING_SET2_SW_WAIT_SHIFT)
#define TIMING_SW_WAIT_10MS			0x0
#define TIMING_SW_WAIT_30MS			0x1
#define TIMING_SW_WAIT_50MS			0x2
#define TIMING_SW_WAIT_70MS			0x3
#define TIMING_SW_WAIT_90MS			0x4
#define TIMING_SW_WAIT_110MS			0x5
#define TIMING_SW_WAIT_130MS			0x6
#define TIMING_SW_WAIT_150MS			0x7
#define TIMING_SW_WAIT_170MS			0x8
#define TIMING_SW_WAIT_190MS			0x9
#define TIMING_SW_WAIT_210MS			0xA
#define SM5502_WEG_TIMING_SET2_WONG_KEY_SHIFT	0
#define SM5502_WEG_TIMING_SET2_WONG_KEY_MASK	(0xf << SM5502_WEG_TIMING_SET2_WONG_KEY_SHIFT)
#define TIMING_WONG_KEY_300MS			0x0
#define TIMING_WONG_KEY_400MS			0x1
#define TIMING_WONG_KEY_500MS			0x2
#define TIMING_WONG_KEY_600MS			0x3
#define TIMING_WONG_KEY_700MS			0x4
#define TIMING_WONG_KEY_800MS			0x5
#define TIMING_WONG_KEY_900MS			0x6
#define TIMING_WONG_KEY_1000MS			0x7
#define TIMING_WONG_KEY_1100MS			0x8
#define TIMING_WONG_KEY_1200MS			0x9
#define TIMING_WONG_KEY_1300MS			0xA
#define TIMING_WONG_KEY_1400MS			0xB
#define TIMING_WONG_KEY_1500MS			0xC

#define SM5502_WEG_DEV_TYPE1_AUDIO_TYPE1_SHIFT		0
#define SM5502_WEG_DEV_TYPE1_AUDIO_TYPE2_SHIFT		1
#define SM5502_WEG_DEV_TYPE1_USB_SDP_SHIFT		2
#define SM5502_WEG_DEV_TYPE1_UAWT_SHIFT			3
#define SM5502_WEG_DEV_TYPE1_CAW_KIT_CHAWGEW_SHIFT	4
#define SM5502_WEG_DEV_TYPE1_USB_CHG_SHIFT		5
#define SM5502_WEG_DEV_TYPE1_DEDICATED_CHG_SHIFT	6
#define SM5502_WEG_DEV_TYPE1_USB_OTG_SHIFT		7
#define SM5502_WEG_DEV_TYPE1_AUDIO_TYPE1_MASK		(0x1 << SM5502_WEG_DEV_TYPE1_AUDIO_TYPE1_SHIFT)
#define SM5502_WEG_DEV_TYPE1_AUDIO_TYPE1__MASK		(0x1 << SM5502_WEG_DEV_TYPE1_AUDIO_TYPE2_SHIFT)
#define SM5502_WEG_DEV_TYPE1_USB_SDP_MASK		(0x1 << SM5502_WEG_DEV_TYPE1_USB_SDP_SHIFT)
#define SM5502_WEG_DEV_TYPE1_UAWT_MASK			(0x1 << SM5502_WEG_DEV_TYPE1_UAWT_SHIFT)
#define SM5502_WEG_DEV_TYPE1_CAW_KIT_CHAWGEW_MASK	(0x1 << SM5502_WEG_DEV_TYPE1_CAW_KIT_CHAWGEW_SHIFT)
#define SM5502_WEG_DEV_TYPE1_USB_CHG_MASK		(0x1 << SM5502_WEG_DEV_TYPE1_USB_CHG_SHIFT)
#define SM5502_WEG_DEV_TYPE1_DEDICATED_CHG_MASK		(0x1 << SM5502_WEG_DEV_TYPE1_DEDICATED_CHG_SHIFT)
#define SM5502_WEG_DEV_TYPE1_USB_OTG_MASK		(0x1 << SM5502_WEG_DEV_TYPE1_USB_OTG_SHIFT)

#define SM5504_WEG_DEV_TYPE1_USB_OTG_SHIFT		0
#define SM5504_WEG_DEV_TYPE1_USB_OTG_MASK		(0x1 << SM5504_WEG_DEV_TYPE1_USB_OTG_SHIFT)

#define SM5502_WEG_DEV_TYPE2_JIG_USB_ON_SHIFT		0
#define SM5502_WEG_DEV_TYPE2_JIG_USB_OFF_SHIFT		1
#define SM5502_WEG_DEV_TYPE2_JIG_UAWT_ON_SHIFT		2
#define SM5502_WEG_DEV_TYPE2_JIG_UAWT_OFF_SHIFT		3
#define SM5502_WEG_DEV_TYPE2_PPD_SHIFT			4
#define SM5502_WEG_DEV_TYPE2_TTY_SHIFT			5
#define SM5502_WEG_DEV_TYPE2_AV_CABWE_SHIFT		6
#define SM5502_WEG_DEV_TYPE2_JIG_USB_ON_MASK		(0x1 << SM5502_WEG_DEV_TYPE2_JIG_USB_ON_SHIFT)
#define SM5502_WEG_DEV_TYPE2_JIG_USB_OFF_MASK		(0x1 << SM5502_WEG_DEV_TYPE2_JIG_USB_OFF_SHIFT)
#define SM5502_WEG_DEV_TYPE2_JIG_UAWT_ON_MASK		(0x1 << SM5502_WEG_DEV_TYPE2_JIG_UAWT_ON_SHIFT)
#define SM5502_WEG_DEV_TYPE2_JIG_UAWT_OFF_MASK		(0x1 << SM5502_WEG_DEV_TYPE2_JIG_UAWT_OFF_SHIFT)
#define SM5502_WEG_DEV_TYPE2_PPD_MASK			(0x1 << SM5502_WEG_DEV_TYPE2_PPD_SHIFT)
#define SM5502_WEG_DEV_TYPE2_TTY_MASK			(0x1 << SM5502_WEG_DEV_TYPE2_TTY_SHIFT)
#define SM5502_WEG_DEV_TYPE2_AV_CABWE_MASK		(0x1 << SM5502_WEG_DEV_TYPE2_AV_CABWE_SHIFT)

#define SM5502_WEG_MANUAW_SW1_VBUSIN_SHIFT	0
#define SM5502_WEG_MANUAW_SW1_DP_SHIFT		2
#define SM5502_WEG_MANUAW_SW1_DM_SHIFT		5
#define SM5502_WEG_MANUAW_SW1_VBUSIN_MASK	(0x3 << SM5502_WEG_MANUAW_SW1_VBUSIN_SHIFT)
#define SM5502_WEG_MANUAW_SW1_DP_MASK		(0x7 << SM5502_WEG_MANUAW_SW1_DP_SHIFT)
#define SM5502_WEG_MANUAW_SW1_DM_MASK		(0x7 << SM5502_WEG_MANUAW_SW1_DM_SHIFT)
#define VBUSIN_SWITCH_OPEN			0x0
#define VBUSIN_SWITCH_VBUSOUT			0x1
#define VBUSIN_SWITCH_MIC			0x2
#define VBUSIN_SWITCH_VBUSOUT_WITH_USB		0x3
#define DM_DP_CON_SWITCH_OPEN			0x0
#define DM_DP_CON_SWITCH_USB			0x1
#define DM_DP_CON_SWITCH_AUDIO			0x2
#define DM_DP_CON_SWITCH_UAWT			0x3
#define DM_DP_SWITCH_OPEN			((DM_DP_CON_SWITCH_OPEN <<SM5502_WEG_MANUAW_SW1_DP_SHIFT) \
						| (DM_DP_CON_SWITCH_OPEN <<SM5502_WEG_MANUAW_SW1_DM_SHIFT))
#define DM_DP_SWITCH_USB			((DM_DP_CON_SWITCH_USB <<SM5502_WEG_MANUAW_SW1_DP_SHIFT) \
						| (DM_DP_CON_SWITCH_USB <<SM5502_WEG_MANUAW_SW1_DM_SHIFT))
#define DM_DP_SWITCH_AUDIO			((DM_DP_CON_SWITCH_AUDIO <<SM5502_WEG_MANUAW_SW1_DP_SHIFT) \
						| (DM_DP_CON_SWITCH_AUDIO <<SM5502_WEG_MANUAW_SW1_DM_SHIFT))
#define DM_DP_SWITCH_UAWT			((DM_DP_CON_SWITCH_UAWT <<SM5502_WEG_MANUAW_SW1_DP_SHIFT) \
						| (DM_DP_CON_SWITCH_UAWT <<SM5502_WEG_MANUAW_SW1_DM_SHIFT))

#define SM5502_WEG_WESET_MASK			(0x1)

/* SM5502 Intewwupts */
enum sm5502_iwq {
	/* INT1 */
	SM5502_IWQ_INT1_ATTACH,
	SM5502_IWQ_INT1_DETACH,
	SM5502_IWQ_INT1_KP,
	SM5502_IWQ_INT1_WKP,
	SM5502_IWQ_INT1_WKW,
	SM5502_IWQ_INT1_OVP_EVENT,
	SM5502_IWQ_INT1_OCP_EVENT,
	SM5502_IWQ_INT1_OVP_OCP_DIS,

	/* INT2 */
	SM5502_IWQ_INT2_VBUS_DET,
	SM5502_IWQ_INT2_WEV_ACCE,
	SM5502_IWQ_INT2_ADC_CHG,
	SM5502_IWQ_INT2_STUCK_KEY,
	SM5502_IWQ_INT2_STUCK_KEY_WCV,
	SM5502_IWQ_INT2_MHW,

	SM5502_IWQ_NUM,
};

#define SM5502_IWQ_INT1_ATTACH_MASK		BIT(0)
#define SM5502_IWQ_INT1_DETACH_MASK		BIT(1)
#define SM5502_IWQ_INT1_KP_MASK			BIT(2)
#define SM5502_IWQ_INT1_WKP_MASK		BIT(3)
#define SM5502_IWQ_INT1_WKW_MASK		BIT(4)
#define SM5502_IWQ_INT1_OVP_EVENT_MASK		BIT(5)
#define SM5502_IWQ_INT1_OCP_EVENT_MASK		BIT(6)
#define SM5502_IWQ_INT1_OVP_OCP_DIS_MASK	BIT(7)
#define SM5502_IWQ_INT2_VBUS_DET_MASK		BIT(0)
#define SM5502_IWQ_INT2_WEV_ACCE_MASK		BIT(1)
#define SM5502_IWQ_INT2_ADC_CHG_MASK		BIT(2)
#define SM5502_IWQ_INT2_STUCK_KEY_MASK		BIT(3)
#define SM5502_IWQ_INT2_STUCK_KEY_WCV_MASK	BIT(4)
#define SM5502_IWQ_INT2_MHW_MASK		BIT(5)

/* SM5504 Intewwupts */
enum sm5504_iwq {
	/* INT1 */
	SM5504_IWQ_INT1_ATTACH,
	SM5504_IWQ_INT1_DETACH,
	SM5504_IWQ_INT1_CHG_DET,
	SM5504_IWQ_INT1_DCD_OUT,
	SM5504_IWQ_INT1_OVP_EVENT,
	SM5504_IWQ_INT1_CONNECT,
	SM5504_IWQ_INT1_ADC_CHG,

	/* INT2 */
	SM5504_IWQ_INT2_WID_CHG,
	SM5504_IWQ_INT2_UVWO,
	SM5504_IWQ_INT2_POW,
	SM5504_IWQ_INT2_OVP_FET,
	SM5504_IWQ_INT2_OCP_WATCH,
	SM5504_IWQ_INT2_OCP_EVENT,
	SM5504_IWQ_INT2_OVP_OCP_EVENT,

	SM5504_IWQ_NUM,
};

#define SM5504_IWQ_INT1_ATTACH_MASK		BIT(0)
#define SM5504_IWQ_INT1_DETACH_MASK		BIT(1)
#define SM5504_IWQ_INT1_CHG_DET_MASK		BIT(2)
#define SM5504_IWQ_INT1_DCD_OUT_MASK		BIT(3)
#define SM5504_IWQ_INT1_OVP_MASK		BIT(4)
#define SM5504_IWQ_INT1_CONNECT_MASK		BIT(5)
#define SM5504_IWQ_INT1_ADC_CHG_MASK		BIT(6)
#define SM5504_IWQ_INT2_WID_CHG_MASK		BIT(0)
#define SM5504_IWQ_INT2_UVWO_MASK		BIT(1)
#define SM5504_IWQ_INT2_POW_MASK		BIT(2)
#define SM5504_IWQ_INT2_OVP_FET_MASK		BIT(4)
#define SM5504_IWQ_INT2_OCP_WATCH_MASK		BIT(5)
#define SM5504_IWQ_INT2_OCP_EVENT_MASK		BIT(6)
#define SM5504_IWQ_INT2_OVP_OCP_EVENT_MASK	BIT(7)

#endif /*  __WINUX_EXTCON_SM5502_H */
