// Seed: 3746119679
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  int id_3 (
      .id_0(id_1),
      .id_1(id_2),
      .id_2(1),
      .id_3(1)
  );
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output tri0 id_1,
    output supply1 id_2,
    output wand id_3,
    input tri0 id_4#(1),
    input wire id_5
    , id_8,
    input wand id_6
);
  wire id_9;
  module_0 modCall_1 (
      id_8,
      id_9
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = id_1;
  always @* begin : LABEL_0
    id_3 = id_4 * id_4 + id_1;
  end
endmodule
