{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 8,
   "id": "07f48ec8",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "dict_keys(['axi_dma_0', 'spi_adl_1', 'spi_lmx_0', 'spi_adl_0', 'usp_rf_data_converter_0', 'zynq_ultra_ps_e_0'])\n"
     ]
    }
   ],
   "source": [
    "from pynq import PL\n",
    "PL.reset()\n",
    "from pynq import Overlay  #import the overlay module\n",
    "ol = Overlay('./design_1.bit')  #locate/point to the bit file\n",
    "import pprint\n",
    "#pprint.pprint(ol.ip_dict)\n",
    "\n",
    "print(ol.ip_dict.keys())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "id": "96077655",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Collecting bitstring\n",
      "  Downloading bitstring-4.2.3-py3-none-any.whl (71 kB)\n",
      "\u001b[2K     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m71.7/71.7 KB\u001b[0m \u001b[31m940.2 kB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0ma \u001b[36m0:00:01\u001b[0m\n",
      "\u001b[?25hCollecting bitarray<3.0.0,>=2.9.0\n",
      "  Downloading bitarray-2.9.3-cp310-cp310-manylinux_2_17_aarch64.manylinux2014_aarch64.whl (288 kB)\n",
      "\u001b[2K     \u001b[90m━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━━\u001b[0m \u001b[32m288.4/288.4 KB\u001b[0m \u001b[31m3.9 MB/s\u001b[0m eta \u001b[36m0:00:00\u001b[0m00:01\u001b[0m\n",
      "\u001b[?25hInstalling collected packages: bitarray, bitstring\n",
      "Successfully installed bitarray-2.9.3 bitstring-4.2.3\n"
     ]
    }
   ],
   "source": [
    "#import sys\n",
    "\n",
    "#!{sys.executable} -m pip install bitstring"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 102,
   "id": "a44c5928",
   "metadata": {},
   "outputs": [],
   "source": [
    "import time\n",
    "import math\n",
    "import bitstring\n",
    "\n",
    "MMIO_REGISTERS = {\"TRIGGER\": 0x14, \"SPI_DATA_IN\": 0x08, \"SPI_DATA_OUT\": 0x0C}\n",
    "\n",
    "class LMX2595:\n",
    "    def __init__(self, mmio_spi_controller, initial_register_file = \"HexRegisterValues.txt\"):\n",
    "        \"\"\"\n",
    "        mmio_spi_controller is a Pynq handle for an MMIO going to our custom SPI controller.\n",
    "        initial_register_file is a path to a register map file exported from TICS-PRO for the default setup of the chip.\n",
    "        \"\"\"\n",
    "        self.mmio_spi_controller = mmio_spi_controller\n",
    "        \n",
    "        # HexRegisterValues is a tab-separated file of register numbers like \"R78\" and hex values like 0xABCD. The hex values contain the register number, which we remove.\n",
    "        with open(\"HexRegisterValues.txt\") as regmap_file:\n",
    "            regmap_text = regmap_file.read()\n",
    "            regmap_lines = regmap_text.split('\\n')\n",
    "            regmap_lines.remove('')\n",
    "            self.regmap = {}\n",
    "            for line in regmap_lines:\n",
    "                register, value = line.split('\\t')\n",
    "                value = bitstring.BitArray(int = int(value, 16), length = 24)\n",
    "                value = value[8:] # Remove R/W and address bits from register value.\n",
    "                self.regmap[int(register[1:])] = value\n",
    "        \n",
    "        self._write_register(0, 0b0010010100011110) # RESET\n",
    "        for register in range(78, -1, -1):\n",
    "            self._write_register(register, self.regmap[register])\n",
    "        self._write_register(0, 0b0010010100011100) # Set FCAL_EN = 1 again\n",
    "        \n",
    "        self.Fosc_FREQ = 100 # 100 MHz reference\n",
    "    \n",
    "    def _spi_transaction(self, command):\n",
    "        self.mmio_spi_controller.write(MMIO_REGISTERS[\"SPI_DATA_OUT\"], command)  \n",
    "        self.mmio_spi_controller.write(MMIO_REGISTERS[\"TRIGGER\"], 0x0)\n",
    "        time.sleep(0.1)\n",
    "        return self.mmio_spi_controller.read(MMIO_REGISTERS[\"SPI_DATA_IN\"])\n",
    "    \n",
    "    def _write_register(self, address, data):\n",
    "        command = bitstring.BitArray(length = 24)\n",
    "        command[0] = 0 # R/W bit\n",
    "        command[1:8] = address\n",
    "        command[8:] = data\n",
    "        return self._spi_transaction(command.u)\n",
    "    \n",
    "    def _read_register(self, address):\n",
    "        command = bitstring.BitArray(length = 24)\n",
    "        command[0] = 1 # R/W bit\n",
    "        command[1:8] = address\n",
    "        command[8:] = 0 # Don't care\n",
    "        return self._spi_transaction(command.u)\n",
    "\n",
    "    def _set_register_bits(self, register, start_bit, end_bit, value):\n",
    "        \"\"\"\n",
    "        Send a SPI transaction that changes the inclusive range [start_bit, end_bit] in register to value. Bits are indexed with 0 as the LSB (see the register map in TI datasheet).\n",
    "        \"\"\"\n",
    "        self.regmap[register][16 - start_bit - 1:16 - end_bit] = value\n",
    "        self._write_register(register, self.regmap[register])\n",
    "    \n",
    "    def _get_register_bits(self, register, start_bit, end_bit):\n",
    "        return self.regmap[register][16 - start_bit - 1:16 - end_bit]\n",
    "    \n",
    "    def _set_outa_mux(self, value):\n",
    "        self._set_register_bits(45, 12, 11, value)\n",
    "    \n",
    "    def _get_outa_mux(self):\n",
    "        return self._get_register_bits(45, 12, 11).u\n",
    "    \n",
    "    def _get_outb_mux(self):\n",
    "        return self._get_register_bits(46, 1, 0).u\n",
    "    \n",
    "    def _set_vco2x_en(self, value):\n",
    "        self._set_register_bits(27, 0, 0, value)\n",
    "    \n",
    "    def _set_chdiv(self, value):\n",
    "        self._set_register_bits(75, 10, 6, value)\n",
    "    \n",
    "    def _get_chdiv(self):\n",
    "        return self._get_register_bits(75, 10, 6).u\n",
    "    \n",
    "    def _get_osc_2x(self):\n",
    "        return self._get_register_bits(9, 12, 12).u\n",
    "    \n",
    "    def _get_pll_den(self):\n",
    "        higher_bits = self._get_register_bits(38, 15, 0)\n",
    "        lower_bits = self._get_register_bits(39, 15, 0)\n",
    "        pll_den = bitstring.BitArray(length = 32)\n",
    "        pll_den[0:16] = higher_bits\n",
    "        pll_den[16:] = lower_bits\n",
    "        return pll_den.i\n",
    "    \n",
    "    def _set_pll_den(self, value):\n",
    "        value = bitstring.BitArray(int = value, length = 32)\n",
    "        self._set_register_bits(38, 15, 0, value[0:16])\n",
    "        self._set_register_bits(39, 15, 0, value[16:])\n",
    "        \n",
    "    def _set_pll_num(self, value):\n",
    "        value = bitstring.BitArray(int = value, length = 32)\n",
    "        self._set_register_bits(42, 15, 0, value[0:16])\n",
    "        self._set_register_bits(43, 15, 0, value[16:])\n",
    "    \n",
    "    def _get_pll_num(self):\n",
    "        value = bitstring.BitArray(length = 32)\n",
    "        value[0:16] = self._get_register_bits(42, 15, 0)\n",
    "        value[16:] = self._get_register_bits(43, 15, 0)\n",
    "        return value.i\n",
    "        \n",
    "    def _get_pll_r_pre(self):\n",
    "        return self._get_register_bits(12, 11, 0).u\n",
    "    \n",
    "    def _get_mult(self):\n",
    "        return self._get_register_bits(10, 11, 7).u\n",
    "    \n",
    "    def _get_pll_r(self):\n",
    "        return self._get_register_bits(11, 11, 4).u\n",
    "    \n",
    "    def _set_pll_n(self, value):\n",
    "        print(f\"Setting PLL_N to {value}\")\n",
    "        value = bitstring.BitArray(int = value, length = 19)\n",
    "        self._set_register_bits(34, 2, 0, value[0:3])\n",
    "        self._set_register_bits(36, 15, 0, value[3:])\n",
    "    \n",
    "    def _get_pll_n(self):\n",
    "        value = bitstring.BitArray(length = 19)\n",
    "        value[0:3] = self._get_register_bits(34, 2, 0)\n",
    "        value[3:] = self._get_register_bits(36, 15, 0)\n",
    "        return value.i\n",
    "    \n",
    "    def _get_powerdown(self):\n",
    "        return self._get_register_bits(0, 0, 0).u\n",
    "\n",
    "    def _get_reset(self):\n",
    "        return self._get_register_bits(0, 1, 1).u\n",
    "    \n",
    "    def _get_cpg(self):\n",
    "        return self._get_register_bits(14, 6, 4).u\n",
    "    \n",
    "    def _get_seg1_en(self):\n",
    "        return self._get_register_bits(31, 14, 14).u\n",
    "    \n",
    "    def _set_fcal_en(self, value):\n",
    "        self._set_register_bits(0, 3, 3, value)\n",
    "    \n",
    "    def _calculate_chandiv(self, Index):\n",
    "        i=int(Index)\n",
    "        x=1\n",
    "        if (i==0):\n",
    "            x=2\n",
    "        elif (i==1):\n",
    "            x=4  \n",
    "        elif (i==2):\n",
    "            x=6  \n",
    "        elif (i==3):\n",
    "            x=8  \n",
    "        elif (i==4):\n",
    "            x=12 \n",
    "        elif (i==5):\n",
    "            x=16\n",
    "        elif (i==6):\n",
    "            x=24 \n",
    "        elif (i==7):\n",
    "            x=32 \n",
    "        elif (i==8):\n",
    "            x=48 \n",
    "        elif (i==9):\n",
    "            x=64 \n",
    "        elif (i==10):\n",
    "            x=72 \n",
    "        elif (i==11):\n",
    "            x=96\n",
    "        elif (i==12):\n",
    "            x=128\n",
    "        elif (i==13):\n",
    "            x=192\n",
    "        elif (i==14):\n",
    "            x=256\n",
    "        elif (i==15):\n",
    "            x=384\n",
    "        elif (i==16):\n",
    "            x=512\n",
    "        elif (i==17):\n",
    "            x=768\n",
    "\n",
    "        return x\n",
    "    \n",
    "    def _update_n_divider(self):\n",
    "        Fvco = self.Fvco_FREQ\n",
    "        Fden = self._get_pll_den()\n",
    "        print(f\"Fvco: {Fvco}\")\n",
    "        print(f\"Fden: {Fden}\")\n",
    "        if Fden < 1:\n",
    "            Fden = 1\n",
    "            self._set_pll_den(1)\n",
    "\n",
    "        #Fpd = self.Fpd_FREQ\n",
    "        #if (Fpd<0.0000001):\n",
    "        #    Fpd_FREQ.dValue=1\n",
    "        #    Fpd=1\n",
    "\n",
    "        PreR = self._get_pll_r_pre()\n",
    "        print(f\"PreR: {PreR}\")\n",
    "        if PreR < 1:\n",
    "            PreR = 1\n",
    "        print(f\"OSC_2x: {self._get_osc_2x()}\")\n",
    "        print(f\"MULT: {self._get_mult()}\")\n",
    "        MultOut = self.Fosc_FREQ * (self._get_osc_2x() + 1) * self._get_mult() / PreR\n",
    "        if MultOut < 0.000001:\n",
    "            MultOut = self.Fosc_FREQ\n",
    "        print(f\"MultOut: {MultOut}\")\n",
    "\n",
    "        Rdiv = self._get_pll_r()\n",
    "        print(f\"Rdiv: {Rdiv}\")\n",
    "        if Rdiv < 1:\n",
    "            Rdiv = 1       \n",
    "\n",
    "        #   Note, do not use Fpd_Freq as it has been rounded off and can cause an infinite loop\n",
    "        flexINCLUDED_DIVIDE = 1 # Unclear why this is always 1 in the GUI, but as far as I can tell it is.\n",
    "        FracN = Rdiv * Fvco / (MultOut * flexINCLUDED_DIVIDE)\n",
    "        N = math.floor(FracN)\n",
    "        self._set_pll_n(N)\n",
    "        self._set_pll_num(round(Fden * (FracN - N)))\n",
    "        \n",
    "    def _update_vco_frequency(self):\n",
    "        Fden = self._get_pll_den()\n",
    "        TotalR = self._get_pll_r_pre() * self._get_pll_r()\n",
    "        if TotalR < 1:\n",
    "            TotalR = 1\n",
    "        TotalMult = (1 + self._get_osc_2x()) * self._get_mult()\n",
    "        if (TotalMult < 1):\n",
    "            TotalMult = 1\n",
    "        #   Be cautious to use calculations that do not cause round-off error problems or VCO frequency\n",
    "        if Fden < 1:\n",
    "            Fden = 1\n",
    "        TotalN = 1.0 * self._get_pll_n() + self._get_pll_num() * 1.0 / Fden\n",
    "        flexINCLUDED_DIVIDE = 1\n",
    "        self.Fvco_FREQ = round(TotalMult * flexINCLUDED_DIVIDE * TotalN * self.Fosc_FREQ / TotalR, 10)\n",
    "\n",
    "        #self._update_vco_gain()\n",
    "        #UpdateDistribution()\n",
    "\n",
    "        \"\"\"\n",
    "    def _update_current(self):\n",
    "        Current = -1\n",
    "        if self._get_powerdown() == 1:\n",
    "            Current = 4.1\n",
    "        elif self._get_reset() == 1:\n",
    "            Current = 160.9\n",
    "        else:\n",
    "            #   Core Current Outputs Off, No Channel Divider, 100 MHz Fpd, VCO Core 7 @ 14 GHz\n",
    "            if (self._get_cpg() == 0):\n",
    "                Current = 236.6\n",
    "            elif (self._get_cpg() == 1) or (self._get_cpg() == 2):\n",
    "                Current = 242.3\n",
    "            elif (self._get_cpg() == 3):\n",
    "                Current = 244.5\n",
    "            elif (self._get_cpg() == 4):\n",
    "                Current = 241.1\n",
    "            elif (self._get_cpg() == 5) or (self._get_cpg() == 6):\n",
    "                Current = 243.5\n",
    "            else:\n",
    "                Current = 245.7\n",
    "\n",
    "            #   Modify Based on VCO \n",
    "            if (self.Fvco_FREQ<8450):\n",
    "                Current=Current+80.6-67.2\n",
    "            elif (self.Fvco_FREQ<9700):\n",
    "                Current=Current+81.3-67.2\n",
    "            elif (self.Fvco_FREQ<10750):\n",
    "                Current=Current+78.9-67.2\n",
    "            elif (self.Fvco_FREQ<12050):\n",
    "                Current=Current+88.7-67.2\n",
    "            elif (self.Fvco_FREQ<12850):\n",
    "                Current=Current+70.5-67.2\n",
    "            elif (self.Fvco_FREQ<13750):\n",
    "                Current=Current+76.9-67.2\n",
    "            else:\n",
    "                Current=Current+67.2-67.2     \n",
    "\n",
    "\n",
    "            #   Modify Based on Input Path   \n",
    "            if (self._get_osc_2x()==1):\n",
    "                Current=Current+2.1\n",
    "\n",
    "            if (self._get_mult()>1):\n",
    "                Current=Current+5.4\n",
    "\n",
    "            #   MUXout Impact\n",
    "            OUTA_MUX = self._get_outa_mux()\n",
    "            OUTB_MUX = self._get_outb_mux()\n",
    "            if (OUTA_MUX==0):\n",
    "                if (OUTB_MUX==0):\n",
    "                    Current=Current+31\n",
    "                elif (OUTB_MUX==1):\n",
    "                    Current=Current+39.1\n",
    "                elif (OUTB_MUX==2):\n",
    "                    Current=Current+51\n",
    "                elif (OUTB_MUX==3):\n",
    "                    Current=Current+47     \n",
    "            elif (OUTA_MUX==1):     \n",
    "                if (OUTB_MUX==0):\n",
    "                    Current=Current+39.1\n",
    "                elif (OUTB_MUX==2):\n",
    "                    Current=Current+46.7\n",
    "                elif (OUTB_MUX==3):\n",
    "                    Current=Current+32.7\n",
    "            elif (OUTA_MUX==2):     \n",
    "                if (OUTB_MUX==0):\n",
    "                    Current=Current+51.1\n",
    "                elif (OUTB_MUX==1):\n",
    "                    Current=Current+56.8\n",
    "                elif (OUTB_MUX==2):\n",
    "                    Current=Current-21\n",
    "                elif (OUTB_MUX==3):\n",
    "                    Current=Current+52  \n",
    "            else:\n",
    "                if (OUTB_MUX.iValue==0):\n",
    "                    Current=Current+46.7\n",
    "                else:\n",
    "                    Current=Current+52.4\n",
    "\n",
    "            #   Give an 8 mA bonus for unclicking SEG1_EN\n",
    "            if (self._get_seg1_en() == 0) and ((OUTA_MUX % 3 == 0) or (OUTB_MUX <> 1)):\n",
    "                Current=Current-8\n",
    "            #   VCO2X Impact\n",
    "            if (OUTA_MUX.iValue==2):\n",
    "                Current=Current+60\n",
    "\n",
    "            #   Output\n",
    "            Min=58\n",
    "            Max=109.6\n",
    "\n",
    "            if (OUTA_PD.iValue==0):\n",
    "                PWR=OUTA_PWR.iValue\n",
    "                if (PWR>31):\n",
    "                    PWR=PWR-16\n",
    "                Current=Current + Min + PWR*(Max-Min)/47\n",
    "\n",
    "            if (OUTB_PD.iValue==0):\n",
    "                PWR=OUTB_PWR.iValue\n",
    "                if (PWR>31):\n",
    "                    PWR=PWR-16\n",
    "                Current=Current + Min + PWR*(Max-Min)/47\n",
    "\n",
    "            if (OUTA_PD.iValue==0) and (OUTB_PD.iValue==0):\n",
    "                Current=Current-5\n",
    "\n",
    "        flexCurrent.dValue=round(Current)\n",
    "\"\"\"\n",
    "        \n",
    "    def setOutputFrequencyA(self, Fout):\n",
    "        \"\"\"\n",
    "        Change the output frequency of the LMX2595 on output A. Fout is a floating-point value in MHz.\n",
    "        \"\"\"\n",
    "        self.FoutA_FREQ = Fout\n",
    "        #   Figure out if MUX Should be Changed\n",
    "        if Fout > 15000:\n",
    "            self._set_outa_mux(2)\n",
    "            self._set_vco2x_en(1)\n",
    "            self.outa_mux = 2\n",
    "        elif Fout >= 7500:\n",
    "            self._set_outa_mux(1)\n",
    "            self._set_vco2x_en(0)\n",
    "            self.outa_mux = 1\n",
    "        elif Fout < 7500:\n",
    "            self._set_outa_mux(0)\n",
    "            self._set_vco2x_en(0)\n",
    "            self.outa_mux = 0\n",
    "\n",
    "        if self.outa_mux == 0:\n",
    "            Divide = self._calculate_chandiv(self._get_chdiv())\n",
    "            Fvco = Fout * Divide\n",
    "            if (Fvco >= 7500) and (Fvco <= 15000) and ((Fvco <= 11500) or (Divide < 7)):\n",
    "                self.Fvco_FREQ = round(Fvco,10)\n",
    "            else:\n",
    "                FoundMatch=0\n",
    "                for i in range(0,18):\n",
    "                    Divide = self._calculate_chandiv(i)\n",
    "                    Fvco = Divide * Fout\n",
    "                    if (Fvco >= 7500) and ((Fvco <= 11500) or (Divide < 7)):\n",
    "                        self.Fvco_FREQ = round(Fvco, 10)\n",
    "                        self._set_chdiv(i)\n",
    "                        FoundMatch = 1\n",
    "                        break\n",
    "\n",
    "                if FoundMatch == 0:\n",
    "                    self.Fvco_FREQ = 7500\n",
    "                    self._set_chdiv(17)\n",
    "                    self.FoutA_FREQ = 7500.0/768\n",
    "                    raise f\"Failed to set frequency {Fout} MHz, defaulting to 7.5 GHz.\"\n",
    "        elif self.outa_mux == 2:\n",
    "            self.Fvco_FREQ = round(self.FoutA_FREQ / 2, 10)\n",
    "        else:\n",
    "            self.Fvco_FREQ = round(self.FoutA_FREQ, 10)\n",
    "            if self._get_chdiv() > 2 and self.Fvco_FREQ > 11500:\n",
    "                self._set_chdiv(0)\n",
    "\n",
    "        self._update_n_divider()\n",
    "        self._update_vco_frequency()\n",
    "        self._set_fcal_en(1)\n",
    "        #UpdateVCOGain()\n",
    "        #UpdateDistribution()\n",
    "        #self._update_current()\n",
    "        #UpdateCurrent()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 103,
   "id": "69a4a986",
   "metadata": {},
   "outputs": [],
   "source": [
    "lmx = LMX2595(ol.spi_lmx_0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 109,
   "id": "1a91cc65",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Fvco: 10000.0\n",
      "Fden: 1000\n",
      "PreR: 1\n",
      "OSC_2x: 1\n",
      "MULT: 1\n",
      "MultOut: 200.0\n",
      "Rdiv: 1\n",
      "Setting PLL_N to 50\n"
     ]
    }
   ],
   "source": [
    "import copy\n",
    "regmap_before = copy.deepcopy(lmx.regmap) \n",
    "lmx.setOutputFrequencyA(20000)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 100,
   "id": "3534af57",
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "R36 changed:\n",
      "FROM: 0000000001000110\n",
      "TO:   0000000000101000\n",
      "R45 changed:\n",
      "FROM: 1100000011011111\n",
      "TO:   1100100011011111\n"
     ]
    }
   ],
   "source": [
    "for register in range(0, 78):\n",
    "    if lmx.regmap[register].i != regmap_before[register].i:\n",
    "        print(f\"R{register} changed:\")\n",
    "        print(f\"FROM: {regmap_before[register].bin}\")\n",
    "        print(f\"TO:   {lmx.regmap[register].bin}\")"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.10.4"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 5
}
