#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x184cda0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x184cf30 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1864930 .functor NOT 1, L_0x18984e0, C4<0>, C4<0>, C4<0>;
L_0x1898240 .functor XOR 1, L_0x18980e0, L_0x18981a0, C4<0>, C4<0>;
L_0x18983d0 .functor XOR 1, L_0x1898240, L_0x1898300, C4<0>, C4<0>;
v0x188e510_0 .net *"_ivl_10", 0 0, L_0x1898300;  1 drivers
v0x188e610_0 .net *"_ivl_12", 0 0, L_0x18983d0;  1 drivers
v0x188e6f0_0 .net *"_ivl_2", 0 0, L_0x18904c0;  1 drivers
v0x188e7b0_0 .net *"_ivl_4", 0 0, L_0x18980e0;  1 drivers
v0x188e890_0 .net *"_ivl_6", 0 0, L_0x18981a0;  1 drivers
v0x188e9c0_0 .net *"_ivl_8", 0 0, L_0x1898240;  1 drivers
v0x188eaa0_0 .net "a", 0 0, v0x1888240_0;  1 drivers
v0x188eb40_0 .net "b", 0 0, v0x18882e0_0;  1 drivers
v0x188ebe0_0 .net "c", 0 0, v0x1888380_0;  1 drivers
v0x188ec80_0 .var "clk", 0 0;
v0x188ed20_0 .net "d", 0 0, v0x18884c0_0;  1 drivers
v0x188edc0_0 .net "q_dut", 0 0, L_0x1897f80;  1 drivers
v0x188ee60_0 .net "q_ref", 0 0, L_0x188f500;  1 drivers
v0x188ef00_0 .var/2u "stats1", 159 0;
v0x188efa0_0 .var/2u "strobe", 0 0;
v0x188f040_0 .net "tb_match", 0 0, L_0x18984e0;  1 drivers
v0x188f100_0 .net "tb_mismatch", 0 0, L_0x1864930;  1 drivers
v0x188f1c0_0 .net "wavedrom_enable", 0 0, v0x18885b0_0;  1 drivers
v0x188f260_0 .net "wavedrom_title", 511 0, v0x1888650_0;  1 drivers
L_0x18904c0 .concat [ 1 0 0 0], L_0x188f500;
L_0x18980e0 .concat [ 1 0 0 0], L_0x188f500;
L_0x18981a0 .concat [ 1 0 0 0], L_0x1897f80;
L_0x1898300 .concat [ 1 0 0 0], L_0x188f500;
L_0x18984e0 .cmp/eeq 1, L_0x18904c0, L_0x18983d0;
S_0x184d0c0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x184cf30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1836ea0 .functor NOT 1, v0x1888240_0, C4<0>, C4<0>, C4<0>;
L_0x184d820 .functor XOR 1, L_0x1836ea0, v0x18882e0_0, C4<0>, C4<0>;
L_0x18649a0 .functor XOR 1, L_0x184d820, v0x1888380_0, C4<0>, C4<0>;
L_0x188f500 .functor XOR 1, L_0x18649a0, v0x18884c0_0, C4<0>, C4<0>;
v0x1864ba0_0 .net *"_ivl_0", 0 0, L_0x1836ea0;  1 drivers
v0x1864c40_0 .net *"_ivl_2", 0 0, L_0x184d820;  1 drivers
v0x1836ff0_0 .net *"_ivl_4", 0 0, L_0x18649a0;  1 drivers
v0x1837090_0 .net "a", 0 0, v0x1888240_0;  alias, 1 drivers
v0x1887600_0 .net "b", 0 0, v0x18882e0_0;  alias, 1 drivers
v0x1887710_0 .net "c", 0 0, v0x1888380_0;  alias, 1 drivers
v0x18877d0_0 .net "d", 0 0, v0x18884c0_0;  alias, 1 drivers
v0x1887890_0 .net "q", 0 0, L_0x188f500;  alias, 1 drivers
S_0x18879f0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x184cf30;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1888240_0 .var "a", 0 0;
v0x18882e0_0 .var "b", 0 0;
v0x1888380_0 .var "c", 0 0;
v0x1888420_0 .net "clk", 0 0, v0x188ec80_0;  1 drivers
v0x18884c0_0 .var "d", 0 0;
v0x18885b0_0 .var "wavedrom_enable", 0 0;
v0x1888650_0 .var "wavedrom_title", 511 0;
E_0x1847d00/0 .event negedge, v0x1888420_0;
E_0x1847d00/1 .event posedge, v0x1888420_0;
E_0x1847d00 .event/or E_0x1847d00/0, E_0x1847d00/1;
E_0x1847f50 .event posedge, v0x1888420_0;
E_0x182f9f0 .event negedge, v0x1888420_0;
S_0x1887d40 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x18879f0;
 .timescale -12 -12;
v0x1887f40_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1888040 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x18879f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18887b0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x184cf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x188f630 .functor NOT 1, v0x1888240_0, C4<0>, C4<0>, C4<0>;
L_0x188f6a0 .functor NOT 1, v0x18882e0_0, C4<0>, C4<0>, C4<0>;
L_0x188f730 .functor AND 1, L_0x188f630, L_0x188f6a0, C4<1>, C4<1>;
L_0x188f7f0 .functor NOT 1, v0x1888380_0, C4<0>, C4<0>, C4<0>;
L_0x188f890 .functor AND 1, L_0x188f730, L_0x188f7f0, C4<1>, C4<1>;
L_0x188f9a0 .functor NOT 1, v0x18884c0_0, C4<0>, C4<0>, C4<0>;
L_0x188fa50 .functor AND 1, L_0x188f890, L_0x188f9a0, C4<1>, C4<1>;
L_0x188fb60 .functor NOT 1, v0x1888240_0, C4<0>, C4<0>, C4<0>;
L_0x188fc20 .functor NOT 1, v0x18882e0_0, C4<0>, C4<0>, C4<0>;
L_0x188fc90 .functor AND 1, L_0x188fb60, L_0x188fc20, C4<1>, C4<1>;
L_0x188fe00 .functor NOT 1, v0x1888380_0, C4<0>, C4<0>, C4<0>;
L_0x188fe70 .functor AND 1, L_0x188fc90, L_0x188fe00, C4<1>, C4<1>;
L_0x188ffa0 .functor AND 1, L_0x188fe70, v0x18884c0_0, C4<1>, C4<1>;
L_0x1890060 .functor OR 1, L_0x188fa50, L_0x188ffa0, C4<0>, C4<0>;
L_0x188ff30 .functor NOT 1, v0x1888240_0, C4<0>, C4<0>, C4<0>;
L_0x18901f0 .functor NOT 1, v0x18882e0_0, C4<0>, C4<0>, C4<0>;
L_0x18902f0 .functor AND 1, L_0x188ff30, L_0x18901f0, C4<1>, C4<1>;
L_0x1890400 .functor AND 1, L_0x18902f0, v0x1888380_0, C4<1>, C4<1>;
L_0x1890560 .functor NOT 1, v0x18884c0_0, C4<0>, C4<0>, C4<0>;
L_0x18905d0 .functor AND 1, L_0x1890400, L_0x1890560, C4<1>, C4<1>;
L_0x1890790 .functor OR 1, L_0x1890060, L_0x18905d0, C4<0>, C4<0>;
L_0x18908a0 .functor NOT 1, v0x1888240_0, C4<0>, C4<0>, C4<0>;
L_0x1890ae0 .functor AND 1, L_0x18908a0, v0x18882e0_0, C4<1>, C4<1>;
L_0x1890cb0 .functor NOT 1, v0x1888380_0, C4<0>, C4<0>, C4<0>;
L_0x1890f00 .functor AND 1, L_0x1890ae0, L_0x1890cb0, C4<1>, C4<1>;
L_0x1891010 .functor NOT 1, v0x18884c0_0, C4<0>, C4<0>, C4<0>;
L_0x1891270 .functor AND 1, L_0x1890f00, L_0x1891010, C4<1>, C4<1>;
L_0x1891380 .functor OR 1, L_0x1890790, L_0x1891270, C4<0>, C4<0>;
L_0x1891580 .functor NOT 1, v0x1888240_0, C4<0>, C4<0>, C4<0>;
L_0x18915f0 .functor AND 1, L_0x1891580, v0x18882e0_0, C4<1>, C4<1>;
L_0x18917b0 .functor NOT 1, v0x1888380_0, C4<0>, C4<0>, C4<0>;
L_0x1891820 .functor AND 1, L_0x18915f0, L_0x18917b0, C4<1>, C4<1>;
L_0x1891a40 .functor AND 1, L_0x1891820, v0x18884c0_0, C4<1>, C4<1>;
L_0x1891b00 .functor OR 1, L_0x1891380, L_0x1891a40, C4<0>, C4<0>;
L_0x1891d30 .functor NOT 1, v0x1888240_0, C4<0>, C4<0>, C4<0>;
L_0x1891da0 .functor AND 1, L_0x1891d30, v0x18882e0_0, C4<1>, C4<1>;
L_0x1891f90 .functor AND 1, L_0x1891da0, v0x1888380_0, C4<1>, C4<1>;
L_0x1892050 .functor NOT 1, v0x18884c0_0, C4<0>, C4<0>, C4<0>;
L_0x1892200 .functor AND 1, L_0x1891f90, L_0x1892050, C4<1>, C4<1>;
L_0x1892310 .functor OR 1, L_0x1891b00, L_0x1892200, C4<0>, C4<0>;
L_0x1892570 .functor NOT 1, v0x1888240_0, C4<0>, C4<0>, C4<0>;
L_0x18925e0 .functor AND 1, L_0x1892570, v0x18882e0_0, C4<1>, C4<1>;
L_0x1892800 .functor AND 1, L_0x18925e0, v0x1888380_0, C4<1>, C4<1>;
L_0x18928c0 .functor AND 1, L_0x1892800, v0x18884c0_0, C4<1>, C4<1>;
L_0x1892af0 .functor OR 1, L_0x1892310, L_0x18928c0, C4<0>, C4<0>;
L_0x1892c00 .functor NOT 1, v0x18882e0_0, C4<0>, C4<0>, C4<0>;
L_0x1892df0 .functor AND 1, v0x1888240_0, L_0x1892c00, C4<1>, C4<1>;
L_0x1892eb0 .functor NOT 1, v0x1888380_0, C4<0>, C4<0>, C4<0>;
L_0x18930b0 .functor AND 1, L_0x1892df0, L_0x1892eb0, C4<1>, C4<1>;
L_0x18931c0 .functor NOT 1, v0x18884c0_0, C4<0>, C4<0>, C4<0>;
L_0x18933d0 .functor AND 1, L_0x18930b0, L_0x18931c0, C4<1>, C4<1>;
L_0x18934e0 .functor OR 1, L_0x1892af0, L_0x18933d0, C4<0>, C4<0>;
L_0x18937a0 .functor NOT 1, v0x18882e0_0, C4<0>, C4<0>, C4<0>;
L_0x1893810 .functor AND 1, v0x1888240_0, L_0x18937a0, C4<1>, C4<1>;
L_0x1893a90 .functor NOT 1, v0x1888380_0, C4<0>, C4<0>, C4<0>;
L_0x1893b00 .functor AND 1, L_0x1893810, L_0x1893a90, C4<1>, C4<1>;
L_0x1893de0 .functor AND 1, L_0x1893b00, v0x18884c0_0, C4<1>, C4<1>;
L_0x1893ea0 .functor OR 1, L_0x18934e0, L_0x1893de0, C4<0>, C4<0>;
L_0x1894190 .functor NOT 1, v0x18882e0_0, C4<0>, C4<0>, C4<0>;
L_0x1894200 .functor AND 1, v0x1888240_0, L_0x1894190, C4<1>, C4<1>;
L_0x18944b0 .functor AND 1, L_0x1894200, v0x1888380_0, C4<1>, C4<1>;
L_0x1894570 .functor NOT 1, v0x18884c0_0, C4<0>, C4<0>, C4<0>;
L_0x18947e0 .functor AND 1, L_0x18944b0, L_0x1894570, C4<1>, C4<1>;
L_0x18948f0 .functor OR 1, L_0x1893ea0, L_0x18947e0, C4<0>, C4<0>;
L_0x1894c10 .functor NOT 1, v0x18882e0_0, C4<0>, C4<0>, C4<0>;
L_0x1894c80 .functor AND 1, v0x1888240_0, L_0x1894c10, C4<1>, C4<1>;
L_0x1894f60 .functor AND 1, L_0x1894c80, v0x1888380_0, C4<1>, C4<1>;
L_0x1895020 .functor AND 1, L_0x1894f60, v0x18884c0_0, C4<1>, C4<1>;
L_0x1895310 .functor OR 1, L_0x18948f0, L_0x1895020, C4<0>, C4<0>;
L_0x1895420 .functor AND 1, v0x1888240_0, v0x18882e0_0, C4<1>, C4<1>;
L_0x18956d0 .functor NOT 1, v0x1888380_0, C4<0>, C4<0>, C4<0>;
L_0x1895950 .functor AND 1, L_0x1895420, L_0x18956d0, C4<1>, C4<1>;
L_0x1895cb0 .functor NOT 1, v0x18884c0_0, C4<0>, C4<0>, C4<0>;
L_0x1895f30 .functor AND 1, L_0x1895950, L_0x1895cb0, C4<1>, C4<1>;
L_0x18962a0 .functor OR 1, L_0x1895310, L_0x1895f30, C4<0>, C4<0>;
L_0x18963b0 .functor AND 1, v0x1888240_0, v0x18882e0_0, C4<1>, C4<1>;
L_0x1896690 .functor NOT 1, v0x1888380_0, C4<0>, C4<0>, C4<0>;
L_0x1896700 .functor AND 1, L_0x18963b0, L_0x1896690, C4<1>, C4<1>;
L_0x1896a90 .functor AND 1, L_0x1896700, v0x18884c0_0, C4<1>, C4<1>;
L_0x1896b50 .functor OR 1, L_0x18962a0, L_0x1896a90, C4<0>, C4<0>;
L_0x1896ef0 .functor AND 1, v0x1888240_0, v0x18882e0_0, C4<1>, C4<1>;
L_0x1896f60 .functor AND 1, L_0x1896ef0, v0x1888380_0, C4<1>, C4<1>;
L_0x18972c0 .functor NOT 1, v0x18884c0_0, C4<0>, C4<0>, C4<0>;
L_0x1897330 .functor AND 1, L_0x1896f60, L_0x18972c0, C4<1>, C4<1>;
L_0x18976f0 .functor OR 1, L_0x1896b50, L_0x1897330, C4<0>, C4<0>;
L_0x1897800 .functor AND 1, v0x1888240_0, v0x18882e0_0, C4<1>, C4<1>;
L_0x1897b30 .functor AND 1, L_0x1897800, v0x1888380_0, C4<1>, C4<1>;
L_0x1897bf0 .functor AND 1, L_0x1897b30, v0x18884c0_0, C4<1>, C4<1>;
L_0x1897f80 .functor OR 1, L_0x18976f0, L_0x1897bf0, C4<0>, C4<0>;
v0x1888aa0_0 .net *"_ivl_0", 0 0, L_0x188f630;  1 drivers
v0x1888b80_0 .net *"_ivl_10", 0 0, L_0x188f9a0;  1 drivers
v0x1888c60_0 .net *"_ivl_100", 0 0, L_0x18933d0;  1 drivers
v0x1888d50_0 .net *"_ivl_102", 0 0, L_0x18934e0;  1 drivers
v0x1888e30_0 .net *"_ivl_104", 0 0, L_0x18937a0;  1 drivers
v0x1888f60_0 .net *"_ivl_106", 0 0, L_0x1893810;  1 drivers
v0x1889040_0 .net *"_ivl_108", 0 0, L_0x1893a90;  1 drivers
v0x1889120_0 .net *"_ivl_110", 0 0, L_0x1893b00;  1 drivers
v0x1889200_0 .net *"_ivl_112", 0 0, L_0x1893de0;  1 drivers
v0x18892e0_0 .net *"_ivl_114", 0 0, L_0x1893ea0;  1 drivers
v0x18893c0_0 .net *"_ivl_116", 0 0, L_0x1894190;  1 drivers
v0x18894a0_0 .net *"_ivl_118", 0 0, L_0x1894200;  1 drivers
v0x1889580_0 .net *"_ivl_12", 0 0, L_0x188fa50;  1 drivers
v0x1889660_0 .net *"_ivl_120", 0 0, L_0x18944b0;  1 drivers
v0x1889740_0 .net *"_ivl_122", 0 0, L_0x1894570;  1 drivers
v0x1889820_0 .net *"_ivl_124", 0 0, L_0x18947e0;  1 drivers
v0x1889900_0 .net *"_ivl_126", 0 0, L_0x18948f0;  1 drivers
v0x18899e0_0 .net *"_ivl_128", 0 0, L_0x1894c10;  1 drivers
v0x1889ac0_0 .net *"_ivl_130", 0 0, L_0x1894c80;  1 drivers
v0x1889ba0_0 .net *"_ivl_132", 0 0, L_0x1894f60;  1 drivers
v0x1889c80_0 .net *"_ivl_134", 0 0, L_0x1895020;  1 drivers
v0x1889d60_0 .net *"_ivl_136", 0 0, L_0x1895310;  1 drivers
v0x1889e40_0 .net *"_ivl_138", 0 0, L_0x1895420;  1 drivers
v0x1889f20_0 .net *"_ivl_14", 0 0, L_0x188fb60;  1 drivers
v0x188a000_0 .net *"_ivl_140", 0 0, L_0x18956d0;  1 drivers
v0x188a0e0_0 .net *"_ivl_142", 0 0, L_0x1895950;  1 drivers
v0x188a1c0_0 .net *"_ivl_144", 0 0, L_0x1895cb0;  1 drivers
v0x188a2a0_0 .net *"_ivl_146", 0 0, L_0x1895f30;  1 drivers
v0x188a380_0 .net *"_ivl_148", 0 0, L_0x18962a0;  1 drivers
v0x188a460_0 .net *"_ivl_150", 0 0, L_0x18963b0;  1 drivers
v0x188a540_0 .net *"_ivl_152", 0 0, L_0x1896690;  1 drivers
v0x188a620_0 .net *"_ivl_154", 0 0, L_0x1896700;  1 drivers
v0x188a700_0 .net *"_ivl_156", 0 0, L_0x1896a90;  1 drivers
v0x188a9f0_0 .net *"_ivl_158", 0 0, L_0x1896b50;  1 drivers
v0x188aad0_0 .net *"_ivl_16", 0 0, L_0x188fc20;  1 drivers
v0x188abb0_0 .net *"_ivl_160", 0 0, L_0x1896ef0;  1 drivers
v0x188ac90_0 .net *"_ivl_162", 0 0, L_0x1896f60;  1 drivers
v0x188ad70_0 .net *"_ivl_164", 0 0, L_0x18972c0;  1 drivers
v0x188ae50_0 .net *"_ivl_166", 0 0, L_0x1897330;  1 drivers
v0x188af30_0 .net *"_ivl_168", 0 0, L_0x18976f0;  1 drivers
v0x188b010_0 .net *"_ivl_170", 0 0, L_0x1897800;  1 drivers
v0x188b0f0_0 .net *"_ivl_172", 0 0, L_0x1897b30;  1 drivers
v0x188b1d0_0 .net *"_ivl_174", 0 0, L_0x1897bf0;  1 drivers
v0x188b2b0_0 .net *"_ivl_18", 0 0, L_0x188fc90;  1 drivers
v0x188b390_0 .net *"_ivl_2", 0 0, L_0x188f6a0;  1 drivers
v0x188b470_0 .net *"_ivl_20", 0 0, L_0x188fe00;  1 drivers
v0x188b550_0 .net *"_ivl_22", 0 0, L_0x188fe70;  1 drivers
v0x188b630_0 .net *"_ivl_24", 0 0, L_0x188ffa0;  1 drivers
v0x188b710_0 .net *"_ivl_26", 0 0, L_0x1890060;  1 drivers
v0x188b7f0_0 .net *"_ivl_28", 0 0, L_0x188ff30;  1 drivers
v0x188b8d0_0 .net *"_ivl_30", 0 0, L_0x18901f0;  1 drivers
v0x188b9b0_0 .net *"_ivl_32", 0 0, L_0x18902f0;  1 drivers
v0x188ba90_0 .net *"_ivl_34", 0 0, L_0x1890400;  1 drivers
v0x188bb70_0 .net *"_ivl_36", 0 0, L_0x1890560;  1 drivers
v0x188bc50_0 .net *"_ivl_38", 0 0, L_0x18905d0;  1 drivers
v0x188bd30_0 .net *"_ivl_4", 0 0, L_0x188f730;  1 drivers
v0x188be10_0 .net *"_ivl_40", 0 0, L_0x1890790;  1 drivers
v0x188bef0_0 .net *"_ivl_42", 0 0, L_0x18908a0;  1 drivers
v0x188bfd0_0 .net *"_ivl_44", 0 0, L_0x1890ae0;  1 drivers
v0x188c0b0_0 .net *"_ivl_46", 0 0, L_0x1890cb0;  1 drivers
v0x188c190_0 .net *"_ivl_48", 0 0, L_0x1890f00;  1 drivers
v0x188c270_0 .net *"_ivl_50", 0 0, L_0x1891010;  1 drivers
v0x188c350_0 .net *"_ivl_52", 0 0, L_0x1891270;  1 drivers
v0x188c430_0 .net *"_ivl_54", 0 0, L_0x1891380;  1 drivers
v0x188c510_0 .net *"_ivl_56", 0 0, L_0x1891580;  1 drivers
v0x188ca00_0 .net *"_ivl_58", 0 0, L_0x18915f0;  1 drivers
v0x188cae0_0 .net *"_ivl_6", 0 0, L_0x188f7f0;  1 drivers
v0x188cbc0_0 .net *"_ivl_60", 0 0, L_0x18917b0;  1 drivers
v0x188cca0_0 .net *"_ivl_62", 0 0, L_0x1891820;  1 drivers
v0x188cd80_0 .net *"_ivl_64", 0 0, L_0x1891a40;  1 drivers
v0x188ce60_0 .net *"_ivl_66", 0 0, L_0x1891b00;  1 drivers
v0x188cf40_0 .net *"_ivl_68", 0 0, L_0x1891d30;  1 drivers
v0x188d020_0 .net *"_ivl_70", 0 0, L_0x1891da0;  1 drivers
v0x188d100_0 .net *"_ivl_72", 0 0, L_0x1891f90;  1 drivers
v0x188d1e0_0 .net *"_ivl_74", 0 0, L_0x1892050;  1 drivers
v0x188d2c0_0 .net *"_ivl_76", 0 0, L_0x1892200;  1 drivers
v0x188d3a0_0 .net *"_ivl_78", 0 0, L_0x1892310;  1 drivers
v0x188d480_0 .net *"_ivl_8", 0 0, L_0x188f890;  1 drivers
v0x188d560_0 .net *"_ivl_80", 0 0, L_0x1892570;  1 drivers
v0x188d640_0 .net *"_ivl_82", 0 0, L_0x18925e0;  1 drivers
v0x188d720_0 .net *"_ivl_84", 0 0, L_0x1892800;  1 drivers
v0x188d800_0 .net *"_ivl_86", 0 0, L_0x18928c0;  1 drivers
v0x188d8e0_0 .net *"_ivl_88", 0 0, L_0x1892af0;  1 drivers
v0x188d9c0_0 .net *"_ivl_90", 0 0, L_0x1892c00;  1 drivers
v0x188daa0_0 .net *"_ivl_92", 0 0, L_0x1892df0;  1 drivers
v0x188db80_0 .net *"_ivl_94", 0 0, L_0x1892eb0;  1 drivers
v0x188dc60_0 .net *"_ivl_96", 0 0, L_0x18930b0;  1 drivers
v0x188dd40_0 .net *"_ivl_98", 0 0, L_0x18931c0;  1 drivers
v0x188de20_0 .net "a", 0 0, v0x1888240_0;  alias, 1 drivers
v0x188dec0_0 .net "b", 0 0, v0x18882e0_0;  alias, 1 drivers
v0x188dfb0_0 .net "c", 0 0, v0x1888380_0;  alias, 1 drivers
v0x188e0a0_0 .net "d", 0 0, v0x18884c0_0;  alias, 1 drivers
v0x188e190_0 .net "q", 0 0, L_0x1897f80;  alias, 1 drivers
S_0x188e2f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x184cf30;
 .timescale -12 -12;
E_0x1847aa0 .event anyedge, v0x188efa0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x188efa0_0;
    %nor/r;
    %assign/vec4 v0x188efa0_0, 0;
    %wait E_0x1847aa0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18879f0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18884c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1888380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18882e0_0, 0;
    %assign/vec4 v0x1888240_0, 0;
    %wait E_0x182f9f0;
    %wait E_0x1847f50;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18884c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1888380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18882e0_0, 0;
    %assign/vec4 v0x1888240_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1847d00;
    %load/vec4 v0x1888240_0;
    %load/vec4 v0x18882e0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1888380_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x18884c0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x18884c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1888380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18882e0_0, 0;
    %assign/vec4 v0x1888240_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1888040;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1847d00;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x18884c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1888380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x18882e0_0, 0;
    %assign/vec4 v0x1888240_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x184cf30;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x188ec80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x188efa0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x184cf30;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x188ec80_0;
    %inv;
    %store/vec4 v0x188ec80_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x184cf30;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1888420_0, v0x188f100_0, v0x188eaa0_0, v0x188eb40_0, v0x188ebe0_0, v0x188ed20_0, v0x188ee60_0, v0x188edc0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x184cf30;
T_7 ;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x184cf30;
T_8 ;
    %wait E_0x1847d00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x188ef00_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x188ef00_0, 4, 32;
    %load/vec4 v0x188f040_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x188ef00_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x188ef00_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x188ef00_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x188ee60_0;
    %load/vec4 v0x188ee60_0;
    %load/vec4 v0x188edc0_0;
    %xor;
    %load/vec4 v0x188ee60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x188ef00_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x188ef00_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x188ef00_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit2/iter0/response50/top_module.sv";
