# ---------------------------------------------------------------------------
# Created on Tue Nov 11 01:35:54 +0100 2025 with report_failfast (2023.09.14)
# ---------------------------------------------------------------------------

#  +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
#  | Budgeting Summary (lut=0.391ns/net=0.263ns)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
#  +--------+-------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
#  | Group  | Slack | Requirement | Skew   | Uncertainty | Datapath Delay | Datapath Logic Delay | Datapath Net Delay | Logic Levels | Adj Levels | Net Budget | Lut Budget | Net Adj Slack | Lut Adj Slack | Path                                                                                                                                                                                                                                                                                                                    | Info                                                                                                |
#  +--------+-------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
#  | ap_clk | 0.196 | 10.000      | -0.011 | 0.035       | 9.800          | 4.779                | 5.021              | 34           | 23         | 19 (*)     | 25         | -0.832        | 1.003         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D} |
#  | ap_clk | 0.205 | 10.000      | -0.011 | 0.035       | 9.791          | 4.771                | 5.020              | 34           | 23         | 19 (*)     | 25         | -0.824        | 1.003         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D} |
#  | ap_clk | 0.217 | 10.000      | -0.011 | 0.035       | 9.779          | 4.758                | 5.021              | 34           | 23         | 19 (*)     | 25         | -0.811        | 1.003         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D} |
#  | ap_clk | 0.235 | 10.000      | -0.011 | 0.035       | 9.762          | 4.743                | 5.019              | 34           | 23         | 19 (*)     | 25         | -0.795        | 1.004         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D} |
#  | ap_clk | 0.275 | 10.000      | -0.010 | 0.035       | 9.723          | 4.732                | 4.991              | 33           | 23         | 19 (*)     | 25         | -0.783        | 1.005         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D} |
#  | ap_clk | 0.276 | 10.000      | -0.010 | 0.035       | 9.721          | 4.731                | 4.990              | 33           | 23         | 19 (*)     | 25         | -0.783        | 1.004         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D} |
#  | ap_clk | 0.295 | 10.000      | -0.010 | 0.035       | 9.702          | 4.711                | 4.991              | 33           | 23         | 19 (*)     | 25         | -0.763        | 1.004         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D} |
#  | ap_clk | 0.325 | 10.000      | -0.010 | 0.035       | 9.673          | 4.684                | 4.989              | 33           | 23         | 20 (*)     | 25         | -0.735        | 1.005         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D} |
#  | ap_clk | 0.424 | 10.000      | -0.011 | 0.035       | 9.572          | 4.581                | 4.991              | 33           | 23         | 20 (*)     | 25         | -0.634        | 1.003         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/D} |
#  | ap_clk | 0.428 | 10.000      | -0.011 | 0.035       | 9.568          | 4.577                | 4.991              | 33           | 23         | 20 (*)     | 25         | -0.630        | 1.003         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT6(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(2) LUT2(1) CARRY8(1) FDRE           | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/D} |
#  | ap_clk | 0.521 | 10.000      | -0.011 | 0.035       | 9.476          | 4.374                | 5.102              | 32           | 23         | 21 (*)     | 25         | -0.426        | 1.004         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE                     | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/D} |
#  | ap_clk | 0.551 | 10.000      | -0.011 | 0.035       | 9.447          | 4.346                | 5.101              | 32           | 23         | 21 (*)     | 25         | -0.397        | 1.005         | FDRE(22) LUT5(1) LUT4(1) LUT5(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(1) LUT6(208) SRLC32E(1) LUT3(6) LUT6(87) LUT6(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) LUT1(1) CARRY8(3) LUT3(1) CARRY8(2) LUT2(1) CARRY8(2) LUT2(1) CARRY8(1) CARRY8(1) FDRE                     | {bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C --> bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/D} |
#  +--------+-------+-------------+--------+-------------+----------------+----------------------+--------------------+--------------+------------+------------+------------+---------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------+
# Note: (*): failed the budgeting

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.800ns  (logic 4.779ns (48.765%)  route 5.021ns (51.235%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/CI
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114     9.807 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.034     9.841    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[27]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[27]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.841    
  -------------------------------------------------------------------
                         slack                                  0.196    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.791ns  (logic 4.771ns (48.728%)  route 5.020ns (51.272%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/CI
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     9.799 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.033     9.832    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[25]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[25]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.832    
  -------------------------------------------------------------------
                         slack                                  0.205    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.217ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.779ns  (logic 4.758ns (48.655%)  route 5.021ns (51.345%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/CI
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093     9.786 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.034     9.820    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[26]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[26]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.820    
  -------------------------------------------------------------------
                         slack                                  0.217    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.762ns  (logic 4.743ns (48.586%)  route 5.019ns (51.414%))
  Logic Levels:           34  (CARRY8=10 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267     9.663 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1_n_0
    SLICE_X35Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/CI
    SLICE_X35Y32         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.771 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.032     9.803    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[24]
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y32         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y32         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[24]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  0.235    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.275ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.723ns  (logic 4.732ns (48.667%)  route 4.991ns (51.333%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[7])
                                                      0.334     9.730 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[7]
                         net (fo=1, routed)           0.034     9.764    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[23]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.031    10.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X35Y31         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[23]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.764    
  -------------------------------------------------------------------
                         slack                                  0.275    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 4.731ns (48.667%)  route 4.990ns (51.333%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[5])
                                                      0.333     9.729 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[5]
                         net (fo=1, routed)           0.033     9.762    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[21]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.031    10.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X35Y31         FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[21]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.762    
  -------------------------------------------------------------------
                         slack                                  0.276    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 4.711ns (48.556%)  route 4.991ns (51.444%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[6])
                                                      0.313     9.709 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[6]
                         net (fo=1, routed)           0.034     9.743    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[22]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.031    10.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X35Y31         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[22]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.743    
  -------------------------------------------------------------------
                         slack                                  0.295    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.673ns  (logic 4.684ns (48.423%)  route 4.989ns (51.577%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.031ns = ( 10.031 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[4])
                                                      0.286     9.682 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[4]
                         net (fo=1, routed)           0.032     9.714    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[20]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.031    10.031    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]/C
                         clock pessimism              0.000    10.031    
                         clock uncertainty           -0.035     9.996    
    SLICE_X35Y31         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    10.040    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[20]
  -------------------------------------------------------------------
                         required time                         10.040    
                         arrival time                          -9.714    
  -------------------------------------------------------------------
                         slack                                  0.325    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.572ns  (logic 4.581ns (47.858%)  route 4.991ns (52.142%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[3])
                                                      0.183     9.579 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.034     9.613    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[19]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y31         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[19]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  0.424    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.428ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.568ns  (logic 4.577ns (47.836%)  route 4.991ns (52.164%))
  Logic Levels:           33  (CARRY8=9 LUT1=1 LUT2=3 LUT3=1 LUT4=1 LUT5=2 LUT6=15 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[5])
                                                      0.326     7.610 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[5]
                         net (fo=3, routed)           0.229     7.839    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_10
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/I3
    SLICE_X37Y33         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.135     7.974 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30/O
                         net (fo=1, routed)           0.029     8.003    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_30_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/S[5]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_S[5]_CO[7])
                                                      0.238     8.241 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/CO[7]
                         net (fo=1, routed)           0.030     8.271    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11_n_0
    SLICE_X37Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/CI
    SLICE_X37Y34         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.349 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_7/O[0]
                         net (fo=2, routed)           0.212     8.561    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[16]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/I0
    SLICE_X35Y34         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.084     8.645 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12/O
                         net (fo=1, routed)           0.021     8.666    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_12_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[7]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     8.841 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.030     8.871    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2_n_0
    SLICE_X35Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/CI
    SLICE_X35Y35         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     8.949 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_3/O[0]
                         net (fo=2, routed)           0.237     9.186    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[17]
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/I0
    SLICE_X35Y31         LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.188     9.374 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9/O
                         net (fo=1, routed)           0.022     9.396    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_9_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/S[1]
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[2])
                                                      0.179     9.575 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.034     9.609    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[18]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y31         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[18]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.609    
  -------------------------------------------------------------------
                         slack                                  0.428    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.521ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.476ns  (logic 4.374ns (46.161%)  route 5.102ns (53.839%))
  Logic Levels:           32  (CARRY8=8 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=14 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     7.459 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[2]
                         net (fo=3, routed)           0.226     7.685    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_13
    SLICE_X37Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_24/I1
    SLICE_X37Y35         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.834 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_24/O
                         net (fo=1, routed)           0.149     7.983    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_24_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/DI[3]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     8.251 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/O[5]
                         net (fo=2, routed)           0.248     8.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[13]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_15/I0
    SLICE_X35Y34         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     8.582 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_15/O
                         net (fo=1, routed)           0.018     8.600    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_15_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[4]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.184     8.784 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/O[6]
                         net (fo=2, routed)           0.230     9.014    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[15]
    SLICE_X35Y30                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_3/I0
    SLICE_X35Y30         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.152 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_3/O
                         net (fo=1, routed)           0.021     9.173    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_3_n_0
    SLICE_X35Y30                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/S[7]
    SLICE_X35Y30         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.348 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.378    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CI
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106     9.484 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.033     9.517    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[17]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y31         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    10.038    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[17]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  0.521    





Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date              : Tue Nov 11 01:35:54 2025
| Host              : DESKTOP-92OKADH running 64-bit major release  (build 9200)
| Command           : report_timing -quiet -of {bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/D} -return_string
| Design            : bd_0_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Design State      : Routed
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.551ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        9.447ns  (logic 4.346ns (46.006%)  route 5.101ns (53.994%))
  Logic Levels:           32  (CARRY8=8 LUT1=1 LUT2=3 LUT3=2 LUT4=1 LUT5=2 LUT6=14 SRLC32E=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.030ns = ( 10.030 - 10.000 ) 
    Source Clock Delay      (SCD):    0.041ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.041     0.041    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X36Y15         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y15         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.116     0.157 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[56]/Q
                         net (fo=22, routed)          0.231     0.388    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/Q[54]
    SLICE_X35Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/I1
    SLICE_X35Y15         LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     0.537 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542/O
                         net (fo=1, routed)           0.118     0.655    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_542_n_0
    SLICE_X36Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/I0
    SLICE_X36Y15         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.226     0.881 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528/O
                         net (fo=1, routed)           0.230     1.111    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_528_n_0
    SLICE_X37Y14                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/I0
    SLICE_X37Y14         LUT5 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.082     1.193 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511/O
                         net (fo=1, routed)           0.178     1.371    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_511_n_0
    SLICE_X37Y15                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/I5
    SLICE_X37Y15         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.226     1.597 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485/O
                         net (fo=1, routed)           0.096     1.693    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_485_n_0
    SLICE_X37Y16                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/I3
    SLICE_X37Y16         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.080     1.773 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456/O
                         net (fo=1, routed)           0.154     1.927    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_456_n_0
    SLICE_X37Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/I3
    SLICE_X37Y19         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.137     2.064 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431/O
                         net (fo=1, routed)           0.215     2.279    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_431_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/I3
    SLICE_X39Y19         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.057     2.336 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405/O
                         net (fo=1, routed)           0.098     2.434    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_405_n_0
    SLICE_X39Y19                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/I3
    SLICE_X39Y19         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.056     2.490 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368/O
                         net (fo=1, routed)           0.160     2.650    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_368_n_0
    SLICE_X38Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/I3
    SLICE_X38Y21         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.186     2.836 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329/O
                         net (fo=1, routed)           0.172     3.008    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_329_n_0
    SLICE_X38Y24                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/I3
    SLICE_X38Y24         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.084     3.092 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297/O
                         net (fo=1, routed)           0.108     3.200    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_297_n_0
    SLICE_X38Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/I3
    SLICE_X38Y26         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.260 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249/O
                         net (fo=1, routed)           0.155     3.415    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_249_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/I3
    SLICE_X38Y27         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.060     3.475 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176/O
                         net (fo=1, routed)           0.049     3.524    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_176_n_0
    SLICE_X38Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/I2
    SLICE_X38Y27         LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.082     3.606 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94/O
                         net (fo=1, routed)           0.124     3.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_94_n_0
    SLICE_X37Y27                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/I3
    SLICE_X37Y27         LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.082     3.812 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31/O
                         net (fo=1, routed)           0.152     3.964    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_31_n_0
    SLICE_X36Y26                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/I3
    SLICE_X36Y26         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.058     4.022 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6/O
                         net (fo=208, routed)         0.524     4.546    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][0]_srl32_i_6_n_0
    SLICE_X34Y21                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/A[0]
    SLICE_X34Y21         SRLC32E (Prop_G6LUT_SLICEM_A[0]_Q)
                                                      0.186     4.732 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11/Q
                         net (fo=1, routed)           0.267     4.999    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ShiftRegMem_reg[391][2]_srl32__11_n_0
    SLICE_X33Y25                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/I1
    SLICE_X33Y25         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     5.056 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2/O
                         net (fo=6, routed)           0.358     5.414    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_068_reg_12354[2]_i_2_n_0
    SLICE_X33Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/I0
    SLICE_X33Y35         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.136     5.550 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/p_56_reg_10739[2]_i_1/O
                         net (fo=87, routed)          0.180     5.730    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/ap_CS_fsm_reg[347]_25[2]
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/I2
    SLICE_X34Y34         LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.134     5.864 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65/O
                         net (fo=1, routed)           0.032     5.896    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_65_n_0
    SLICE_X34Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/S[3]
    SLICE_X34Y34         CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     6.158 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_45/O[5]
                         net (fo=2, routed)           0.233     6.391    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp5_fu_7554_p2[5]
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/I0
    SLICE_X36Y34         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     6.578 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48/O
                         net (fo=1, routed)           0.015     6.593    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_48_n_0
    SLICE_X36Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/S[5]
    SLICE_X36Y34         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     6.825 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44/CO[7]
                         net (fo=1, routed)           0.030     6.855    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_44_n_0
    SLICE_X36Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/CI
    SLICE_X36Y35         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.078     6.933 f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_44/O[0]
                         net (fo=1, routed)           0.255     7.188    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/tmp35_fu_7564_p2[8]
    SLICE_X36Y32                                                      f  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/I0
    SLICE_X36Y32         LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.083     7.271 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42/O
                         net (fo=1, routed)           0.013     7.284    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[27]_i_42_n_0
    SLICE_X36Y32                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/S[1]
    SLICE_X36Y32         CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.175     7.459 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31/O[2]
                         net (fo=3, routed)           0.226     7.685    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[27]_i_31_n_13
    SLICE_X37Y35                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_24/I1
    SLICE_X37Y35         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     7.834 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_24/O
                         net (fo=1, routed)           0.149     7.983    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_24_n_0
    SLICE_X37Y33                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/DI[3]
    SLICE_X37Y33         CARRY8 (Prop_CARRY8_SLICEM_DI[3]_O[5])
                                                      0.268     8.251 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_11/O[5]
                         net (fo=2, routed)           0.248     8.499    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_449_fu_7629_p1[13]
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_15/I0
    SLICE_X35Y34         LUT2 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.083     8.582 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_15/O
                         net (fo=1, routed)           0.018     8.600    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[23]_i_15_n_0
    SLICE_X35Y34                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/S[4]
    SLICE_X35Y34         CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[6])
                                                      0.184     8.784 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_2/O[6]
                         net (fo=2, routed)           0.230     9.014    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/sext_ln18_450_fu_7638_p1[15]
    SLICE_X35Y30                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_3/I0
    SLICE_X35Y30         LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.138     9.152 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_3/O
                         net (fo=1, routed)           0.021     9.173    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248[15]_i_3_n_0
    SLICE_X35Y30                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/S[7]
    SLICE_X35Y30         CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.175     9.348 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     9.378    bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[15]_i_1_n_0
    SLICE_X35Y31                                                      r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/CI
    SLICE_X35Y31         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078     9.456 r  bd_0_i/hls_inst/inst/fir_shiftreg_V_U/FIR_HLS_fir_shiftreg_V_SHIFTREG_AUTO_0R0W_core_U/add_ln18_85_reg_12248_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.032     9.488    bd_0_i/hls_inst/inst/add_ln18_85_fu_7642_p2[16]
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=6358, unset)         0.030    10.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X35Y31         FDRE                                         r  bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]/C
                         clock pessimism              0.000    10.030    
                         clock uncertainty           -0.035     9.995    
    SLICE_X35Y31         FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    10.039    bd_0_i/hls_inst/inst/add_ln18_85_reg_12248_reg[16]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  0.551    






