/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [3:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [8:0] celloutsig_0_22z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [14:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  reg [11:0] celloutsig_1_13z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [2:0] celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  wire [14:0] celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z ? in_data[158] : celloutsig_1_2z;
  assign celloutsig_1_16z = ~((celloutsig_1_3z | celloutsig_1_6z[4]) & (celloutsig_1_0z | celloutsig_1_10z[4]));
  assign celloutsig_0_3z = celloutsig_0_1z | ~(celloutsig_0_2z[2]);
  assign celloutsig_0_19z = celloutsig_0_4z[7] | ~(celloutsig_0_10z[3]);
  assign celloutsig_0_27z = celloutsig_0_15z[3] | ~(celloutsig_0_22z[2]);
  assign celloutsig_0_10z = celloutsig_0_2z[3:0] / { 1'h1, celloutsig_0_6z[5:4], celloutsig_0_1z };
  assign celloutsig_1_10z = in_data[188:180] / { 1'h1, celloutsig_1_7z[6:4], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_8z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } >= { in_data[85], celloutsig_0_6z };
  assign celloutsig_0_28z = { celloutsig_0_19z, celloutsig_0_3z, celloutsig_0_1z } >= celloutsig_0_2z[3:1];
  assign celloutsig_1_19z = { celloutsig_1_13z[6:0], celloutsig_1_16z } <= { celloutsig_1_7z[9:3], celloutsig_1_18z };
  assign celloutsig_0_5z = { celloutsig_0_4z[13:9], celloutsig_0_3z } && { celloutsig_0_2z[1], celloutsig_0_2z };
  assign celloutsig_1_2z = celloutsig_1_0z & ~(celloutsig_1_1z);
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } * { in_data[146], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_2z = { in_data[57:55], celloutsig_0_1z, celloutsig_0_0z } * { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[55], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } != in_data[31:27];
  assign celloutsig_1_0z = in_data[174:172] != in_data[144:142];
  assign celloutsig_1_1z = in_data[161:154] != { in_data[182:176], celloutsig_1_0z };
  assign celloutsig_0_16z = - { in_data[52:44], celloutsig_0_0z, celloutsig_0_11z };
  assign celloutsig_1_8z = { celloutsig_1_7z[4:3], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_4z } | { in_data[176:160], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_0_4z = { in_data[12:9], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } | { in_data[34:21], celloutsig_0_1z };
  assign celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_2z } | { celloutsig_0_2z[4:1], celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_1_4z = ~^ in_data[141:114];
  assign celloutsig_1_6z = in_data[114:103] << { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[177:163] >>> { in_data[129:117], celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_0_6z = { celloutsig_0_4z[13:8], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z } >>> { in_data[18:14], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_15z = in_data[56:51] >>> in_data[25:20];
  assign celloutsig_0_0z = ~((in_data[90] & in_data[12]) | in_data[6]);
  assign celloutsig_1_18z = ~((in_data[118] & celloutsig_1_13z[6]) | celloutsig_1_8z[0]);
  always_latch
    if (!clkin_data[64]) celloutsig_1_13z = 12'h000;
    else if (clkin_data[0]) celloutsig_1_13z = celloutsig_1_8z[19:8];
  always_latch
    if (clkin_data[32]) celloutsig_0_22z = 9'h000;
    else if (celloutsig_1_18z) celloutsig_0_22z = celloutsig_0_16z[14:6];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z, celloutsig_0_28z };
endmodule
