
*** Running vivado
    with args -log TopLevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t-fbv676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16852 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 309.281 ; gain = 78.297
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v:16]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:28]
INFO: [Synth 8-638] synthesizing module 'PCAdder' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-256] done synthesizing module 'PCAdder' (2#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/PCAdder.v:23]
INFO: [Synth 8-638] synthesizing module 'InstructionMemory' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-256] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/InstructionMemory.v:40]
INFO: [Synth 8-638] synthesizing module 'IFIDRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IFIDRegister' (4#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (5#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/RegisterFile.v:51]
INFO: [Synth 8-638] synthesizing module 'Control' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:23]
WARNING: [Synth 8-151] case item 6'b000110 is unreachable [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:85]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:239]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:307]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:68]
INFO: [Synth 8-256] done synthesizing module 'Control' (6#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:23]
INFO: [Synth 8-638] synthesizing module 'SignExtension' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-256] done synthesizing module 'SignExtension' (7#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/SignExtension.v:8]
INFO: [Synth 8-638] synthesizing module 'IDEXRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'IDEXRegister' (8#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'ShiftLeft2' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-256] done synthesizing module 'ShiftLeft2' (9#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.srcs/sources_1/new/ShiftLeft2.v:3]
INFO: [Synth 8-638] synthesizing module 'EXAdder' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXAdder' (10#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXAdder.v:3]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit2To1' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit2To1' (11#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux32Bit3To1' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux32Bit3To1' (12#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v:10]
INFO: [Synth 8-638] synthesizing module 'Mux5Bit2To1' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-256] done synthesizing module 'Mux5Bit2To1' (13#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:10]
INFO: [Synth 8-638] synthesizing module 'ALU32Bit' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-256] done synthesizing module 'ALU32Bit' (14#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:37]
INFO: [Synth 8-638] synthesizing module 'HiLoRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
WARNING: [Synth 8-567] referenced signal 'HiOut_stored' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:58]
WARNING: [Synth 8-567] referenced signal 'LoOut_stored' should be on the sensitivity list [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:58]
INFO: [Synth 8-256] done synthesizing module 'HiLoRegister' (15#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:26]
INFO: [Synth 8-638] synthesizing module 'EXMEMRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'EXMEMRegister' (16#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:3]
INFO: [Synth 8-638] synthesizing module 'DataMemory' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-256] done synthesizing module 'DataMemory' (17#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/DataMemory.v:38]
INFO: [Synth 8-638] synthesizing module 'MEMWBRegister' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'MEMWBRegister' (18#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/MEMWBRegister.v:3]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (19#1) [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/TopModules/TopLevel.v:16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 349.359 ; gain = 118.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 349.359 ; gain = 118.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 349.359 ; gain = 118.375
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element MemRead_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:55]
WARNING: [Synth 8-6014] Unused sequential element Branch_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:56]
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "ALUSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "WrEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RdEn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUOp" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ReadDataSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ReadDataSelect" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mthi" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "mtlo" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "out" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:71]
INFO: [Synth 8-3971] The signal regfile_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-327] inferring latch for variable 'RegWrite_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'MemWrite_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'MemtoReg_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'RegDst_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'ALUSrc_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'ReadDataSelect_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'WrEn_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'RdEn_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'mthi_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'mtlo_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:64]
WARNING: [Synth 8-327] inferring latch for variable 'ZeroExtend_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/Controllers/Control.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit2To1.v:21]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux32Bit3To1.v:22]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/Mux5Bit2To1.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'HiOut_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'LoOut_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/HiLoRegister.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 385.715 ; gain = 154.730
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 16    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 20    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	  42 Input     64 Bit        Muxes := 2     
	 397 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	  24 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  11 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 4     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	 397 Input     32 Bit        Muxes := 1     
Module IFIDRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	             1024 Bit         RAMs := 1     
Module Control 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      6 Bit        Muxes := 4     
	  24 Input      6 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	  11 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  11 Input      2 Bit        Muxes := 1     
	  24 Input      2 Bit        Muxes := 1     
	  24 Input      1 Bit        Muxes := 7     
	  11 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
Module SignExtension 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module IDEXRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
Module EXAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux32Bit3To1 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Mux5Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     64 Bit       Adders := 2     
	   3 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  42 Input     64 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module HiLoRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module EXMEMRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 6     
Module DataMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module MEMWBRegister 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (64) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALUResult0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:75]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ALU32Bit.v:67]
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-4471] merging register 'IDEX/MemWrite_reg_reg' into 'IDEX/MemRead_reg_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:98]
INFO: [Synth 8-4471] merging register 'IDEX/Branch_reg_reg' into 'IDEX/MemRead_reg_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:99]
INFO: [Synth 8-4471] merging register 'EXMEM/MemWrite_reg_reg' into 'EXMEM/MemRead_reg_reg' [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element IFID/PCAdderReg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IFIDRegister.v:17]
WARNING: [Synth 8-6014] Unused sequential element IDEX/MemWrite_reg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:98]
WARNING: [Synth 8-6014] Unused sequential element IDEX/Branch_reg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:99]
WARNING: [Synth 8-6014] Unused sequential element IDEX/PCAdder_reg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:102]
WARNING: [Synth 8-6014] Unused sequential element IDEX/Zero_reg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/IDEXRegister.v:109]
WARNING: [Synth 8-6014] Unused sequential element EXMEM/MemWrite_reg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:62]
WARNING: [Synth 8-6014] Unused sequential element EXMEM/Branch_reg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:63]
WARNING: [Synth 8-6014] Unused sequential element EXMEM/ALUZero_reg_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/EXMEMRegister.v:70]
INFO: [Synth 8-5545] ROM "ctl/RegWrite" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-6014] Unused sequential element u0/PCResult_reg was removed.  [C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-14_Files/DatapathComponents/ProgramCounter.v:37]
INFO: [Synth 8-3971] The signal regFile/regfile_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM dataMemory/memory_reg to conserve power
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_reg_reg[0]' (FD) to 'IDEX/SignExtend_reg_reg[11]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_reg_reg[1]' (FD) to 'IDEX/SignExtend_reg_reg[12]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_reg_reg[2]' (FD) to 'IDEX/SignExtend_reg_reg[13]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_reg_reg[3]' (FD) to 'IDEX/SignExtend_reg_reg[14]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction15_11_reg_reg[4]' (FD) to 'IDEX/SignExtend_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ctl/MemWrite_reg )
INFO: [Synth 8-3886] merging instance 'IDEX/MemRead_reg_reg' (FD) to 'IFID/InstructionReg_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionReg_reg[24]' (FD) to 'IFID/InstructionReg_reg[19]'
INFO: [Synth 8-3886] merging instance 'IFID/InstructionReg_reg[19]' (FD) to 'IFID/InstructionReg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IFID/InstructionReg_reg[31] )
INFO: [Synth 8-3886] merging instance 'EXMEM/MemRead_reg_reg' (FD) to 'IDEX/Instruction20_16_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction10_6_reg_reg[0]' (FD) to 'IDEX/SignExtend_reg_reg[6]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction10_6_reg_reg[1]' (FD) to 'IDEX/SignExtend_reg_reg[7]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction10_6_reg_reg[2]' (FD) to 'IDEX/SignExtend_reg_reg[8]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction10_6_reg_reg[3]' (FD) to 'IDEX/SignExtend_reg_reg[9]'
INFO: [Synth 8-3886] merging instance 'IDEX/Instruction10_6_reg_reg[4]' (FD) to 'IDEX/SignExtend_reg_reg[10]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[16]' (FD) to 'IDEX/SignExtend_reg_reg[17]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[17]' (FD) to 'IDEX/SignExtend_reg_reg[18]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[18]' (FD) to 'IDEX/SignExtend_reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[19]' (FD) to 'IDEX/SignExtend_reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[20]' (FD) to 'IDEX/SignExtend_reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[21]' (FD) to 'IDEX/SignExtend_reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[22]' (FD) to 'IDEX/SignExtend_reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[23]' (FD) to 'IDEX/SignExtend_reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[24]' (FD) to 'IDEX/SignExtend_reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[25]' (FD) to 'IDEX/SignExtend_reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[26]' (FD) to 'IDEX/SignExtend_reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[27]' (FD) to 'IDEX/SignExtend_reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[28]' (FD) to 'IDEX/SignExtend_reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[29]' (FD) to 'IDEX/SignExtend_reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'IDEX/SignExtend_reg_reg[30]' (FD) to 'IDEX/SignExtend_reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\u0/PCResult_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_3/\u0/PCResult_reg[1] )
INFO: [Synth 8-3886] merging instance 'IFID/InstructionReg_reg[31]' (FD) to 'IDEX/Instruction20_16_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\IDEX/Instruction20_16_reg_reg[3] )
WARNING: [Synth 8-3332] Sequential element (ctl/MemWrite_reg) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (ReadDataInALU_A_Mux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (RegDstMux/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (RegDstMux/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (RegDstMux/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (RegDstMux/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (RegDstMux/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[31]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[30]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[29]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[28]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[27]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[26]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[25]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[24]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[23]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[22]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[21]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[20]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[19]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[18]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[17]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[16]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[15]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[14]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[13]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[12]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[11]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[10]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[9]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[8]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[7]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[6]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[5]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[4]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[3]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[2]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (regDestination/out_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (u0/PCResult_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (u0/PCResult_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (IDEX/Instruction20_16_reg_reg[3]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:51 ; elapsed = 00:00:50 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|DataMemory: | memory_reg | 1 K x 32(READ_FIRST)   | W |   | 1 K x 32(WRITE_FIRST)  |   | R | Port A and B     | 0      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 15     | -      | -      | 47     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:51 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance dataMemory/memory_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance regFile/regfile_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance regFile/regfile_reg_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TopLevel    | MEMWB/MemToReg_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|TopLevel    | MEMWB/RegWrite_reg_reg | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     5|
|2     |CARRY4   |   126|
|3     |DSP48E1  |     8|
|4     |LUT1     |    67|
|5     |LUT2     |   265|
|6     |LUT3     |   239|
|7     |LUT4     |   203|
|8     |LUT5     |   428|
|9     |LUT6     |  1111|
|10    |MUXF7    |   100|
|11    |MUXF8    |    16|
|12    |RAMB18E1 |     2|
|13    |RAMB36E1 |     1|
|14    |SRL16E   |     2|
|15    |FDRE     |   374|
|16    |LD       |   128|
|17    |LDC      |    17|
|18    |LDP      |    32|
|19    |IBUF     |     2|
|20    |OBUF     |   128|
+------+---------+------+

Report Instance Areas: 
+------+----------------------+---------------+------+
|      |Instance              |Module         |Cells |
+------+----------------------+---------------+------+
|1     |top                   |               |  3254|
|2     |  dataMemory          |DataMemory     |     1|
|3     |  ALUSrcMux           |Mux32Bit3To1   |   498|
|4     |  EXMEM               |EXMEMRegister  |    71|
|5     |  IDEX                |IDEXRegister   |  1508|
|6     |  IFID                |IFIDRegister   |    84|
|7     |  MEMWB               |MEMWBRegister  |    71|
|8     |  ReadDataInALU_A_Mux |Mux32Bit2To1   |    96|
|9     |  RegDstMux           |Mux5Bit2To1    |     5|
|10    |  aluCalculation      |ALU32Bit       |   252|
|11    |  ctl                 |Control        |    17|
|12    |  hi_low_reg          |HiLoRegister   |   272|
|13    |  regDestination      |Mux32Bit2To1_0 |    32|
|14    |  regFile             |RegisterFile   |     2|
|15    |  u0                  |ProgramCounter |   209|
+------+----------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 127 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:00:57 . Memory (MB): peak = 610.121 ; gain = 379.137
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 316 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 177 instances were transformed.
  LD => LDCE: 128 instances
  LDC => LDCE: 17 instances
  LDP => LDPE: 32 instances

118 Infos, 127 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:08 ; elapsed = 00:01:09 . Memory (MB): peak = 610.121 ; gain = 386.902
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jesus/Documents/ECE 369/Modifications/LABS8-17 UPDATED 11-8-17/Lab8-17_VivadoFiles/Lab8-17_VivadoFiles.runs/synth_1/TopLevel.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 610.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 15:52:43 2017...
