	(primitive_def BUFCE_LEAF_X16 48 96
		(pin CE_INT0 CE_INT0 input)
		(pin CE_INT1 CE_INT1 input)
		(pin CE_INT10 CE_INT10 input)
		(pin CE_INT11 CE_INT11 input)
		(pin CE_INT12 CE_INT12 input)
		(pin CE_INT13 CE_INT13 input)
		(pin CE_INT14 CE_INT14 input)
		(pin CE_INT15 CE_INT15 input)
		(pin CE_INT2 CE_INT2 input)
		(pin CE_INT3 CE_INT3 input)
		(pin CE_INT4 CE_INT4 input)
		(pin CE_INT5 CE_INT5 input)
		(pin CE_INT6 CE_INT6 input)
		(pin CE_INT7 CE_INT7 input)
		(pin CE_INT8 CE_INT8 input)
		(pin CE_INT9 CE_INT9 input)
		(pin CLK_IN0 CLK_IN0 input)
		(pin CLK_IN1 CLK_IN1 input)
		(pin CLK_IN10 CLK_IN10 input)
		(pin CLK_IN11 CLK_IN11 input)
		(pin CLK_IN12 CLK_IN12 input)
		(pin CLK_IN13 CLK_IN13 input)
		(pin CLK_IN14 CLK_IN14 input)
		(pin CLK_IN15 CLK_IN15 input)
		(pin CLK_IN2 CLK_IN2 input)
		(pin CLK_IN3 CLK_IN3 input)
		(pin CLK_IN4 CLK_IN4 input)
		(pin CLK_IN5 CLK_IN5 input)
		(pin CLK_IN6 CLK_IN6 input)
		(pin CLK_IN7 CLK_IN7 input)
		(pin CLK_IN8 CLK_IN8 input)
		(pin CLK_IN9 CLK_IN9 input)
		(pin CLK_OUT0 CLK_OUT0 output)
		(pin CLK_OUT1 CLK_OUT1 output)
		(pin CLK_OUT10 CLK_OUT10 output)
		(pin CLK_OUT11 CLK_OUT11 output)
		(pin CLK_OUT12 CLK_OUT12 output)
		(pin CLK_OUT13 CLK_OUT13 output)
		(pin CLK_OUT14 CLK_OUT14 output)
		(pin CLK_OUT15 CLK_OUT15 output)
		(pin CLK_OUT2 CLK_OUT2 output)
		(pin CLK_OUT3 CLK_OUT3 output)
		(pin CLK_OUT4 CLK_OUT4 output)
		(pin CLK_OUT5 CLK_OUT5 output)
		(pin CLK_OUT6 CLK_OUT6 output)
		(pin CLK_OUT7 CLK_OUT7 output)
		(pin CLK_OUT8 CLK_OUT8 output)
		(pin CLK_OUT9 CLK_OUT9 output)
		(element CE_INT0 1
			(pin CE_INT0 output)
			(conn CE_INT0 CE_INT0 ==> CEINV0 CE_PREINV)
		)
		(element CE_INT1 1
			(pin CE_INT1 output)
			(conn CE_INT1 CE_INT1 ==> CEINV1 CE_PREINV)
		)
		(element CE_INT10 1
			(pin CE_INT10 output)
			(conn CE_INT10 CE_INT10 ==> CEINV10 CE_PREINV)
		)
		(element CE_INT11 1
			(pin CE_INT11 output)
			(conn CE_INT11 CE_INT11 ==> CEINV11 CE_PREINV)
		)
		(element CE_INT12 1
			(pin CE_INT12 output)
			(conn CE_INT12 CE_INT12 ==> CEINV12 CE_PREINV)
		)
		(element CE_INT13 1
			(pin CE_INT13 output)
			(conn CE_INT13 CE_INT13 ==> CEINV13 CE_PREINV)
		)
		(element CE_INT14 1
			(pin CE_INT14 output)
			(conn CE_INT14 CE_INT14 ==> CEINV14 CE_PREINV)
		)
		(element CE_INT15 1
			(pin CE_INT15 output)
			(conn CE_INT15 CE_INT15 ==> CEINV15 CE_PREINV)
		)
		(element CE_INT2 1
			(pin CE_INT2 output)
			(conn CE_INT2 CE_INT2 ==> CEINV2 CE_PREINV)
		)
		(element CE_INT3 1
			(pin CE_INT3 output)
			(conn CE_INT3 CE_INT3 ==> CEINV3 CE_PREINV)
		)
		(element CE_INT4 1
			(pin CE_INT4 output)
			(conn CE_INT4 CE_INT4 ==> CEINV4 CE_PREINV)
		)
		(element CE_INT5 1
			(pin CE_INT5 output)
			(conn CE_INT5 CE_INT5 ==> CEINV5 CE_PREINV)
		)
		(element CE_INT6 1
			(pin CE_INT6 output)
			(conn CE_INT6 CE_INT6 ==> CEINV6 CE_PREINV)
		)
		(element CE_INT7 1
			(pin CE_INT7 output)
			(conn CE_INT7 CE_INT7 ==> CEINV7 CE_PREINV)
		)
		(element CE_INT8 1
			(pin CE_INT8 output)
			(conn CE_INT8 CE_INT8 ==> CEINV8 CE_PREINV)
		)
		(element CE_INT9 1
			(pin CE_INT9 output)
			(conn CE_INT9 CE_INT9 ==> CEINV9 CE_PREINV)
		)
		(element CLK_IN0 1
			(pin CLK_IN0 output)
			(conn CLK_IN0 CLK_IN0 ==> IINV0 I_PREINV)
		)
		(element CLK_IN1 1
			(pin CLK_IN1 output)
			(conn CLK_IN1 CLK_IN1 ==> IINV1 I_PREINV)
		)
		(element CLK_IN10 1
			(pin CLK_IN10 output)
			(conn CLK_IN10 CLK_IN10 ==> IINV10 I_PREINV)
		)
		(element CLK_IN11 1
			(pin CLK_IN11 output)
			(conn CLK_IN11 CLK_IN11 ==> IINV11 I_PREINV)
		)
		(element CLK_IN12 1
			(pin CLK_IN12 output)
			(conn CLK_IN12 CLK_IN12 ==> IINV12 I_PREINV)
		)
		(element CLK_IN13 1
			(pin CLK_IN13 output)
			(conn CLK_IN13 CLK_IN13 ==> IINV13 I_PREINV)
		)
		(element CLK_IN14 1
			(pin CLK_IN14 output)
			(conn CLK_IN14 CLK_IN14 ==> IINV14 I_PREINV)
		)
		(element CLK_IN15 1
			(pin CLK_IN15 output)
			(conn CLK_IN15 CLK_IN15 ==> IINV15 I_PREINV)
		)
		(element CLK_IN2 1
			(pin CLK_IN2 output)
			(conn CLK_IN2 CLK_IN2 ==> IINV2 I_PREINV)
		)
		(element CLK_IN3 1
			(pin CLK_IN3 output)
			(conn CLK_IN3 CLK_IN3 ==> IINV3 I_PREINV)
		)
		(element CLK_IN4 1
			(pin CLK_IN4 output)
			(conn CLK_IN4 CLK_IN4 ==> IINV4 I_PREINV)
		)
		(element CLK_IN5 1
			(pin CLK_IN5 output)
			(conn CLK_IN5 CLK_IN5 ==> IINV5 I_PREINV)
		)
		(element CLK_IN6 1
			(pin CLK_IN6 output)
			(conn CLK_IN6 CLK_IN6 ==> IINV6 I_PREINV)
		)
		(element CLK_IN7 1
			(pin CLK_IN7 output)
			(conn CLK_IN7 CLK_IN7 ==> IINV7 I_PREINV)
		)
		(element CLK_IN8 1
			(pin CLK_IN8 output)
			(conn CLK_IN8 CLK_IN8 ==> IINV8 I_PREINV)
		)
		(element CLK_IN9 1
			(pin CLK_IN9 output)
			(conn CLK_IN9 CLK_IN9 ==> IINV9 I_PREINV)
		)
		(element CLK_OUT0 1
			(pin CLK_OUT0 input)
			(conn CLK_OUT0 CLK_OUT0 <== BUFCE0 O)
		)
		(element CLK_OUT1 1
			(pin CLK_OUT1 input)
			(conn CLK_OUT1 CLK_OUT1 <== BUFCE1 O)
		)
		(element CLK_OUT10 1
			(pin CLK_OUT10 input)
			(conn CLK_OUT10 CLK_OUT10 <== BUFCE10 O)
		)
		(element CLK_OUT11 1
			(pin CLK_OUT11 input)
			(conn CLK_OUT11 CLK_OUT11 <== BUFCE11 O)
		)
		(element CLK_OUT12 1
			(pin CLK_OUT12 input)
			(conn CLK_OUT12 CLK_OUT12 <== BUFCE12 O)
		)
		(element CLK_OUT13 1
			(pin CLK_OUT13 input)
			(conn CLK_OUT13 CLK_OUT13 <== BUFCE13 O)
		)
		(element CLK_OUT14 1
			(pin CLK_OUT14 input)
			(conn CLK_OUT14 CLK_OUT14 <== BUFCE14 O)
		)
		(element CLK_OUT15 1
			(pin CLK_OUT15 input)
			(conn CLK_OUT15 CLK_OUT15 <== BUFCE15 O)
		)
		(element CLK_OUT2 1
			(pin CLK_OUT2 input)
			(conn CLK_OUT2 CLK_OUT2 <== BUFCE2 O)
		)
		(element CLK_OUT3 1
			(pin CLK_OUT3 input)
			(conn CLK_OUT3 CLK_OUT3 <== BUFCE3 O)
		)
		(element CLK_OUT4 1
			(pin CLK_OUT4 input)
			(conn CLK_OUT4 CLK_OUT4 <== BUFCE4 O)
		)
		(element CLK_OUT5 1
			(pin CLK_OUT5 input)
			(conn CLK_OUT5 CLK_OUT5 <== BUFCE5 O)
		)
		(element CLK_OUT6 1
			(pin CLK_OUT6 input)
			(conn CLK_OUT6 CLK_OUT6 <== BUFCE6 O)
		)
		(element CLK_OUT7 1
			(pin CLK_OUT7 input)
			(conn CLK_OUT7 CLK_OUT7 <== BUFCE7 O)
		)
		(element CLK_OUT8 1
			(pin CLK_OUT8 input)
			(conn CLK_OUT8 CLK_OUT8 <== BUFCE8 O)
		)
		(element CLK_OUT9 1
			(pin CLK_OUT9 input)
			(conn CLK_OUT9 CLK_OUT9 <== BUFCE9 O)
		)
		(element CEINV0 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV0 CE ==> BUFCE0 CE)
			(conn CEINV0 CE_PREINV <== CE_INT0 CE_INT0)
		)
		(element CEINV1 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV1 CE ==> BUFCE1 CE)
			(conn CEINV1 CE_PREINV <== CE_INT1 CE_INT1)
		)
		(element CEINV10 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV10 CE ==> BUFCE10 CE)
			(conn CEINV10 CE_PREINV <== CE_INT10 CE_INT10)
		)
		(element CEINV11 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV11 CE ==> BUFCE11 CE)
			(conn CEINV11 CE_PREINV <== CE_INT11 CE_INT11)
		)
		(element CEINV12 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV12 CE ==> BUFCE12 CE)
			(conn CEINV12 CE_PREINV <== CE_INT12 CE_INT12)
		)
		(element CEINV13 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV13 CE ==> BUFCE13 CE)
			(conn CEINV13 CE_PREINV <== CE_INT13 CE_INT13)
		)
		(element CEINV14 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV14 CE ==> BUFCE14 CE)
			(conn CEINV14 CE_PREINV <== CE_INT14 CE_INT14)
		)
		(element CEINV15 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV15 CE ==> BUFCE15 CE)
			(conn CEINV15 CE_PREINV <== CE_INT15 CE_INT15)
		)
		(element CEINV2 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV2 CE ==> BUFCE2 CE)
			(conn CEINV2 CE_PREINV <== CE_INT2 CE_INT2)
		)
		(element CEINV3 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV3 CE ==> BUFCE3 CE)
			(conn CEINV3 CE_PREINV <== CE_INT3 CE_INT3)
		)
		(element CEINV4 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV4 CE ==> BUFCE4 CE)
			(conn CEINV4 CE_PREINV <== CE_INT4 CE_INT4)
		)
		(element CEINV5 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV5 CE ==> BUFCE5 CE)
			(conn CEINV5 CE_PREINV <== CE_INT5 CE_INT5)
		)
		(element CEINV6 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV6 CE ==> BUFCE6 CE)
			(conn CEINV6 CE_PREINV <== CE_INT6 CE_INT6)
		)
		(element CEINV7 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV7 CE ==> BUFCE7 CE)
			(conn CEINV7 CE_PREINV <== CE_INT7 CE_INT7)
		)
		(element CEINV8 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV8 CE ==> BUFCE8 CE)
			(conn CEINV8 CE_PREINV <== CE_INT8 CE_INT8)
		)
		(element CEINV9 2
			(pin CE output)
			(pin CE_PREINV input)
			(cfg CE_PREINV)
			(conn CEINV9 CE ==> BUFCE9 CE)
			(conn CEINV9 CE_PREINV <== CE_INT9 CE_INT9)
		)
		(element IINV0 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV0 I ==> BUFCE0 I)
			(conn IINV0 I_PREINV <== CLK_IN0 CLK_IN0)
		)
		(element IINV1 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV1 I ==> BUFCE1 I)
			(conn IINV1 I_PREINV <== CLK_IN1 CLK_IN1)
		)
		(element IINV10 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV10 I ==> BUFCE10 I)
			(conn IINV10 I_PREINV <== CLK_IN10 CLK_IN10)
		)
		(element IINV11 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV11 I ==> BUFCE11 I)
			(conn IINV11 I_PREINV <== CLK_IN11 CLK_IN11)
		)
		(element IINV12 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV12 I ==> BUFCE12 I)
			(conn IINV12 I_PREINV <== CLK_IN12 CLK_IN12)
		)
		(element IINV13 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV13 I ==> BUFCE13 I)
			(conn IINV13 I_PREINV <== CLK_IN13 CLK_IN13)
		)
		(element IINV14 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV14 I ==> BUFCE14 I)
			(conn IINV14 I_PREINV <== CLK_IN14 CLK_IN14)
		)
		(element IINV15 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV15 I ==> BUFCE15 I)
			(conn IINV15 I_PREINV <== CLK_IN15 CLK_IN15)
		)
		(element IINV2 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV2 I ==> BUFCE2 I)
			(conn IINV2 I_PREINV <== CLK_IN2 CLK_IN2)
		)
		(element IINV3 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV3 I ==> BUFCE3 I)
			(conn IINV3 I_PREINV <== CLK_IN3 CLK_IN3)
		)
		(element IINV4 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV4 I ==> BUFCE4 I)
			(conn IINV4 I_PREINV <== CLK_IN4 CLK_IN4)
		)
		(element IINV5 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV5 I ==> BUFCE5 I)
			(conn IINV5 I_PREINV <== CLK_IN5 CLK_IN5)
		)
		(element IINV6 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV6 I ==> BUFCE6 I)
			(conn IINV6 I_PREINV <== CLK_IN6 CLK_IN6)
		)
		(element IINV7 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV7 I ==> BUFCE7 I)
			(conn IINV7 I_PREINV <== CLK_IN7 CLK_IN7)
		)
		(element IINV8 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV8 I ==> BUFCE8 I)
			(conn IINV8 I_PREINV <== CLK_IN8 CLK_IN8)
		)
		(element IINV9 2
			(pin I output)
			(pin I_PREINV input)
			(cfg I_PREINV)
			(conn IINV9 I ==> BUFCE9 I)
			(conn IINV9 I_PREINV <== CLK_IN9 CLK_IN9)
		)
		(element BUFCE0 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE0 CE <== CEINV0 CE)
			(conn BUFCE0 I <== IINV0 I)
			(conn BUFCE0 O ==> CLK_OUT0 CLK_OUT0)
		)
		(element BUFCE1 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE1 CE <== CEINV1 CE)
			(conn BUFCE1 I <== IINV1 I)
			(conn BUFCE1 O ==> CLK_OUT1 CLK_OUT1)
		)
		(element BUFCE10 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE10 CE <== CEINV10 CE)
			(conn BUFCE10 I <== IINV10 I)
			(conn BUFCE10 O ==> CLK_OUT10 CLK_OUT10)
		)
		(element BUFCE11 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE11 CE <== CEINV11 CE)
			(conn BUFCE11 I <== IINV11 I)
			(conn BUFCE11 O ==> CLK_OUT11 CLK_OUT11)
		)
		(element BUFCE12 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE12 CE <== CEINV12 CE)
			(conn BUFCE12 I <== IINV12 I)
			(conn BUFCE12 O ==> CLK_OUT12 CLK_OUT12)
		)
		(element BUFCE13 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE13 CE <== CEINV13 CE)
			(conn BUFCE13 I <== IINV13 I)
			(conn BUFCE13 O ==> CLK_OUT13 CLK_OUT13)
		)
		(element BUFCE14 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE14 CE <== CEINV14 CE)
			(conn BUFCE14 I <== IINV14 I)
			(conn BUFCE14 O ==> CLK_OUT14 CLK_OUT14)
		)
		(element BUFCE15 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE15 CE <== CEINV15 CE)
			(conn BUFCE15 I <== IINV15 I)
			(conn BUFCE15 O ==> CLK_OUT15 CLK_OUT15)
		)
		(element BUFCE2 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE2 CE <== CEINV2 CE)
			(conn BUFCE2 I <== IINV2 I)
			(conn BUFCE2 O ==> CLK_OUT2 CLK_OUT2)
		)
		(element BUFCE3 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE3 CE <== CEINV3 CE)
			(conn BUFCE3 I <== IINV3 I)
			(conn BUFCE3 O ==> CLK_OUT3 CLK_OUT3)
		)
		(element BUFCE4 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE4 CE <== CEINV4 CE)
			(conn BUFCE4 I <== IINV4 I)
			(conn BUFCE4 O ==> CLK_OUT4 CLK_OUT4)
		)
		(element BUFCE5 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE5 CE <== CEINV5 CE)
			(conn BUFCE5 I <== IINV5 I)
			(conn BUFCE5 O ==> CLK_OUT5 CLK_OUT5)
		)
		(element BUFCE6 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE6 CE <== CEINV6 CE)
			(conn BUFCE6 I <== IINV6 I)
			(conn BUFCE6 O ==> CLK_OUT6 CLK_OUT6)
		)
		(element BUFCE7 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE7 CE <== CEINV7 CE)
			(conn BUFCE7 I <== IINV7 I)
			(conn BUFCE7 O ==> CLK_OUT7 CLK_OUT7)
		)
		(element BUFCE8 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE8 CE <== CEINV8 CE)
			(conn BUFCE8 I <== IINV8 I)
			(conn BUFCE8 O ==> CLK_OUT8 CLK_OUT8)
		)
		(element BUFCE9 3 # BEL
			(pin CE input)
			(pin I input)
			(pin O output)
			(conn BUFCE9 CE <== CEINV9 CE)
			(conn BUFCE9 I <== IINV9 I)
			(conn BUFCE9 O ==> CLK_OUT9 CLK_OUT9)
		)
	)