<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\File\Micky\Github\T-FPGA\example\FPGA\i2c-slave\i2c-slave\impl\gwsynthesis\i2c-slave.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\File\Micky\Github\T-FPGA\example\FPGA\i2c-slave\i2c-slave\src\i2c-slave.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.01</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Feb 22 16:34:10 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2021 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>42</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>42</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>35</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>iic_scl</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>iic_scl_ibuf/I </td>
</tr>
<tr>
<td>slave/n5_8</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>slave/n5_s2/F </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>iic_scl</td>
<td>50.000(MHz)</td>
<td>136.200(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of slave/n5_8!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>iic_scl</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>iic_scl</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slave/n5_8</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>slave/n5_8</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>6.329</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/adr_match_s1/CE</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>3.761</td>
</tr>
<tr>
<td>2</td>
<td>14.255</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/mem_2_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.701</td>
</tr>
<tr>
<td>3</td>
<td>7.148</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_2_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>2.585</td>
</tr>
<tr>
<td>4</td>
<td>7.148</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_3_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>2.585</td>
</tr>
<tr>
<td>5</td>
<td>7.158</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_1_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>2.575</td>
</tr>
<tr>
<td>6</td>
<td>7.170</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_4_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>2.563</td>
</tr>
<tr>
<td>7</td>
<td>7.320</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_0_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>2.414</td>
</tr>
<tr>
<td>8</td>
<td>7.320</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_7_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>2.414</td>
</tr>
<tr>
<td>9</td>
<td>14.755</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/mem_7_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>5.202</td>
</tr>
<tr>
<td>10</td>
<td>15.253</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/mem_5_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.704</td>
</tr>
<tr>
<td>11</td>
<td>15.253</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/mem_6_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.704</td>
</tr>
<tr>
<td>12</td>
<td>15.260</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/mem_4_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.697</td>
</tr>
<tr>
<td>13</td>
<td>15.441</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/mem_1_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.516</td>
</tr>
<tr>
<td>14</td>
<td>15.441</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/mem_3_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.516</td>
</tr>
<tr>
<td>15</td>
<td>15.489</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/mem_0_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>4.467</td>
</tr>
<tr>
<td>16</td>
<td>7.825</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/op_read_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>1.908</td>
</tr>
<tr>
<td>17</td>
<td>8.221</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_5_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>1.512</td>
</tr>
<tr>
<td>18</td>
<td>8.221</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_6_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>1.512</td>
</tr>
<tr>
<td>19</td>
<td>8.224</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/got_ACK_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-0.133</td>
<td>1.509</td>
</tr>
<tr>
<td>20</td>
<td>16.540</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/op_read_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>3.417</td>
</tr>
<tr>
<td>21</td>
<td>17.165</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/bitcnt_3_s2/D</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.435</td>
</tr>
<tr>
<td>22</td>
<td>17.524</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/bitcnt_1_s1/D</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>2.076</td>
</tr>
<tr>
<td>23</td>
<td>17.601</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/bitcnt_2_s1/D</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.999</td>
</tr>
<tr>
<td>24</td>
<td>17.683</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/bitcnt_0_s1/D</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.917</td>
</tr>
<tr>
<td>25</td>
<td>18.332</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/got_ACK_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.624</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.712</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/bitcnt_3_s2/D</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>2</td>
<td>0.714</td>
<td>slave/bitcnt_2_s1/Q</td>
<td>slave/bitcnt_2_s1/D</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.714</td>
</tr>
<tr>
<td>3</td>
<td>0.828</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/data_phase_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.843</td>
</tr>
<tr>
<td>4</td>
<td>0.895</td>
<td>slave/bitcnt_1_s1/Q</td>
<td>slave/bitcnt_1_s1/D</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.895</td>
</tr>
<tr>
<td>5</td>
<td>1.064</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/bitcnt_0_s1/D</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.064</td>
</tr>
<tr>
<td>6</td>
<td>1.162</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/got_ACK_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.177</td>
</tr>
<tr>
<td>7</td>
<td>1.191</td>
<td>slave/bitcnt_2_s1/Q</td>
<td>slave/mem_0_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.206</td>
</tr>
<tr>
<td>8</td>
<td>1.366</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/op_read_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.381</td>
</tr>
<tr>
<td>9</td>
<td>1.525</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/mem_1_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.540</td>
</tr>
<tr>
<td>10</td>
<td>1.525</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/mem_3_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.540</td>
</tr>
<tr>
<td>11</td>
<td>1.700</td>
<td>slave/bitcnt_3_s2/Q</td>
<td>slave/adr_match_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.715</td>
</tr>
<tr>
<td>12</td>
<td>1.765</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/mem_5_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.780</td>
</tr>
<tr>
<td>13</td>
<td>1.765</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/mem_6_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.780</td>
</tr>
<tr>
<td>14</td>
<td>1.931</td>
<td>slave/bitcnt_2_s1/Q</td>
<td>slave/mem_4_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.946</td>
</tr>
<tr>
<td>15</td>
<td>2.118</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/mem_7_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.133</td>
</tr>
<tr>
<td>16</td>
<td>2.387</td>
<td>slave/bitcnt_0_s1/Q</td>
<td>slave/mem_2_s1/CE</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>2.402</td>
</tr>
<tr>
<td>17</td>
<td>10.830</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/got_ACK_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>0.950</td>
</tr>
<tr>
<td>18</td>
<td>10.837</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_5_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>0.957</td>
</tr>
<tr>
<td>19</td>
<td>10.837</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_6_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>0.957</td>
</tr>
<tr>
<td>20</td>
<td>11.178</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/op_read_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>1.297</td>
</tr>
<tr>
<td>21</td>
<td>11.375</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_0_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>1.494</td>
</tr>
<tr>
<td>22</td>
<td>11.375</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_7_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>1.494</td>
</tr>
<tr>
<td>23</td>
<td>11.389</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_1_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>1.509</td>
</tr>
<tr>
<td>24</td>
<td>11.395</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_2_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>1.515</td>
</tr>
<tr>
<td>25</td>
<td>11.395</td>
<td>slave/iic_sdar_s0/Q</td>
<td>slave/mem_3_s1/D</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>-10.000</td>
<td>-0.120</td>
<td>1.515</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>8.234</td>
<td>slave/start_or_stop_s1/I2</td>
<td>slave/incycle_s2/CLEAR</td>
<td>iic_scl:[R]</td>
<td>iic_scl:[F]</td>
<td>10.000</td>
<td>-1.079</td>
<td>2.802</td>
</tr>
<tr>
<td>2</td>
<td>18.158</td>
<td>slave/incycle_s2/Q</td>
<td>slave/bitcnt_3_s2/CLEAR</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.799</td>
</tr>
<tr>
<td>3</td>
<td>18.185</td>
<td>slave/incycle_s2/Q</td>
<td>slave/bitcnt_2_s1/PRESET</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.772</td>
</tr>
<tr>
<td>4</td>
<td>18.185</td>
<td>slave/incycle_s2/Q</td>
<td>slave/bitcnt_0_s1/PRESET</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.772</td>
</tr>
<tr>
<td>5</td>
<td>18.662</td>
<td>slave/incycle_s2/Q</td>
<td>slave/adr_match_s1/PRESET</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.295</td>
</tr>
<tr>
<td>6</td>
<td>18.662</td>
<td>slave/incycle_s2/Q</td>
<td>slave/got_ACK_s1/CLEAR</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.295</td>
</tr>
<tr>
<td>7</td>
<td>18.669</td>
<td>slave/incycle_s2/Q</td>
<td>slave/op_read_s1/CLEAR</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.287</td>
</tr>
<tr>
<td>8</td>
<td>18.669</td>
<td>slave/incycle_s2/Q</td>
<td>slave/data_phase_s1/CLEAR</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.287</td>
</tr>
<tr>
<td>9</td>
<td>18.669</td>
<td>slave/incycle_s2/Q</td>
<td>slave/bitcnt_1_s1/PRESET</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>20.000</td>
<td>0.000</td>
<td>1.287</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.826</td>
<td>slave/incycle_s2/Q</td>
<td>slave/adr_match_s1/PRESET</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.841</td>
</tr>
<tr>
<td>2</td>
<td>0.826</td>
<td>slave/incycle_s2/Q</td>
<td>slave/got_ACK_s1/CLEAR</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.841</td>
</tr>
<tr>
<td>3</td>
<td>0.904</td>
<td>slave/incycle_s2/Q</td>
<td>slave/op_read_s1/CLEAR</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.919</td>
</tr>
<tr>
<td>4</td>
<td>0.904</td>
<td>slave/incycle_s2/Q</td>
<td>slave/data_phase_s1/CLEAR</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.919</td>
</tr>
<tr>
<td>5</td>
<td>0.904</td>
<td>slave/incycle_s2/Q</td>
<td>slave/bitcnt_1_s1/PRESET</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.919</td>
</tr>
<tr>
<td>6</td>
<td>0.974</td>
<td>slave/iic_sda_shadow_s0/Q</td>
<td>slave/incycle_s2/CLEAR</td>
<td>slave/n5_8:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>-0.514</td>
<td>1.534</td>
</tr>
<tr>
<td>7</td>
<td>1.102</td>
<td>slave/incycle_s2/Q</td>
<td>slave/bitcnt_3_s2/CLEAR</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.117</td>
</tr>
<tr>
<td>8</td>
<td>1.167</td>
<td>slave/incycle_s2/Q</td>
<td>slave/bitcnt_2_s1/PRESET</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.182</td>
</tr>
<tr>
<td>9</td>
<td>1.167</td>
<td>slave/incycle_s2/Q</td>
<td>slave/bitcnt_0_s1/PRESET</td>
<td>iic_scl:[F]</td>
<td>iic_scl:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.182</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td>3</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/got_ACK_s1</td>
</tr>
<tr>
<td>4</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/mem_2_s1</td>
</tr>
<tr>
<td>5</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/mem_3_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/data_phase_s1</td>
</tr>
<tr>
<td>7</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/mem_4_s1</td>
</tr>
<tr>
<td>8</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/mem_5_s1</td>
</tr>
<tr>
<td>9</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td>10</td>
<td>8.217</td>
<td>9.467</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>iic_scl</td>
<td>slave/bitcnt_0_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>6.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/adr_match_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.210</td>
<td>0.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td>slave/n198_s1/I3</td>
</tr>
<tr>
<td>3.836</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][B]</td>
<td style=" background: #97FFFF;">slave/n198_s1/F</td>
</tr>
<tr>
<td>3.841</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>slave/n198_s0/I2</td>
</tr>
<tr>
<td>4.902</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">slave/n198_s0/F</td>
</tr>
<tr>
<td>5.689</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">slave/adr_match_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>slave/adr_match_s1/CLK</td>
</tr>
<tr>
<td>12.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>slave/adr_match_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.687, 44.853%; route: 1.616, 42.962%; tC2Q: 0.458, 12.186%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.762</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.359</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>slave/n223_s2/I0</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">slave/n223_s2/F</td>
</tr>
<tr>
<td>15.179</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>slave/n219_s0/I2</td>
</tr>
<tr>
<td>16.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">slave/n219_s0/F</td>
</tr>
<tr>
<td>17.762</td>
<td>1.522</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">slave/mem_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>slave/mem_2_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>slave/mem_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 33.028%; route: 3.360, 58.933%; tC2Q: 0.458, 8.039%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>4.513</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">slave/mem_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>slave/mem_2_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>slave/mem_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.127, 82.271%; tC2Q: 0.458, 17.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.513</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>4.513</td>
<td>2.127</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">slave/mem_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>slave/mem_3_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>slave/mem_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.127, 82.271%; tC2Q: 0.458, 17.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.503</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>4.503</td>
<td>2.117</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">slave/mem_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>slave/mem_1_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>slave/mem_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.117, 82.203%; tC2Q: 0.458, 17.797%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.170</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>4.490</td>
<td>2.105</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">slave/mem_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>slave/mem_4_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>slave/mem_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.105, 82.118%; tC2Q: 0.458, 17.882%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">slave/mem_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>slave/mem_0_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>slave/mem_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 81.012%; tC2Q: 0.458, 18.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.320</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.341</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>4.341</td>
<td>1.956</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">slave/mem_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>slave/mem_7_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>slave/mem_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.956, 81.012%; tC2Q: 0.458, 18.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>14.755</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.359</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>slave/n223_s2/I0</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">slave/n223_s2/F</td>
</tr>
<tr>
<td>15.000</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>slave/n209_s0/I2</td>
</tr>
<tr>
<td>16.061</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">slave/n209_s0/F</td>
</tr>
<tr>
<td>17.263</td>
<td>1.202</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">slave/mem_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>slave/mem_7_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>slave/mem_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 36.197%; route: 2.861, 54.993%; tC2Q: 0.458, 8.811%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.359</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>slave/n223_s2/I0</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">slave/n223_s2/F</td>
</tr>
<tr>
<td>15.000</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>slave/n213_s0/I2</td>
</tr>
<tr>
<td>16.061</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">slave/n213_s0/F</td>
</tr>
<tr>
<td>16.765</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">slave/mem_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>slave/mem_5_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>slave/mem_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 40.029%; route: 2.363, 50.228%; tC2Q: 0.458, 9.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.359</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>slave/n223_s2/I0</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">slave/n223_s2/F</td>
</tr>
<tr>
<td>15.000</td>
<td>0.819</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>slave/n211_s0/I2</td>
</tr>
<tr>
<td>16.061</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">slave/n211_s0/F</td>
</tr>
<tr>
<td>16.765</td>
<td>0.704</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">slave/mem_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>slave/mem_6_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>slave/mem_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 40.029%; route: 2.363, 50.228%; tC2Q: 0.458, 9.743%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.359</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>slave/n223_s2/I0</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">slave/n223_s2/F</td>
</tr>
<tr>
<td>15.012</td>
<td>0.831</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>slave/n215_s2/I1</td>
</tr>
<tr>
<td>15.637</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">slave/n215_s2/F</td>
</tr>
<tr>
<td>16.758</td>
<td>1.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">slave/mem_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>slave/mem_4_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>slave/mem_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.447, 30.807%; route: 2.792, 59.435%; tC2Q: 0.458, 9.758%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.359</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>slave/n223_s2/I0</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">slave/n223_s2/F</td>
</tr>
<tr>
<td>15.179</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>slave/n221_s0/I2</td>
</tr>
<tr>
<td>16.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">slave/n221_s0/F</td>
</tr>
<tr>
<td>16.577</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">slave/mem_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>slave/mem_1_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>slave/mem_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 41.697%; route: 2.175, 48.153%; tC2Q: 0.458, 10.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.441</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.359</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>slave/n223_s2/I0</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">slave/n223_s2/F</td>
</tr>
<tr>
<td>15.179</td>
<td>0.998</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>slave/n217_s0/I2</td>
</tr>
<tr>
<td>16.240</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">slave/n217_s0/F</td>
</tr>
<tr>
<td>16.577</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">slave/mem_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>slave/mem_3_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>slave/mem_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.883, 41.697%; route: 2.175, 48.153%; tC2Q: 0.458, 10.149%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.489</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.528</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.359</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][B]</td>
<td>slave/n223_s2/I0</td>
</tr>
<tr>
<td>14.181</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R9C14[0][B]</td>
<td style=" background: #97FFFF;">slave/n223_s2/F</td>
</tr>
<tr>
<td>15.166</td>
<td>0.985</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>slave/n223_s4/I1</td>
</tr>
<tr>
<td>16.192</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">slave/n223_s4/F</td>
</tr>
<tr>
<td>16.528</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">slave/mem_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>slave/mem_0_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>slave/mem_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.848, 41.368%; route: 2.161, 48.372%; tC2Q: 0.458, 10.260%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>7.825</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.836</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/op_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.836</td>
<td>1.450</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">slave/op_read_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.450, 75.981%; tC2Q: 0.458, 24.019%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.439</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">slave/mem_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>slave/mem_5_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>slave/mem_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 69.688%; tC2Q: 0.458, 30.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.439</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.439</td>
<td>1.054</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">slave/mem_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>slave/mem_6_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>slave/mem_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.054, 69.688%; tC2Q: 0.458, 30.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/got_ACK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.927</td>
<td>0.945</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>2.386</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>2.810</td>
<td>0.425</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/n96_s2/I0</td>
</tr>
<tr>
<td>3.436</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">slave/n96_s2/F</td>
</tr>
<tr>
<td>3.436</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">slave/got_ACK_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1/CLK</td>
</tr>
<tr>
<td>11.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.133</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 50.944%; route: 0.945, 49.056%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.626, 41.482%; route: 0.425, 28.147%; tC2Q: 0.458, 30.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.540</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>15.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/op_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>13.033</td>
<td>0.514</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][B]</td>
<td>slave/n223_s1/I0</td>
</tr>
<tr>
<td>14.094</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R9C12[1][B]</td>
<td style=" background: #97FFFF;">slave/n223_s1/F</td>
</tr>
<tr>
<td>14.517</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>slave/n93_s0/I3</td>
</tr>
<tr>
<td>15.142</td>
<td>0.625</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">slave/n93_s0/F</td>
</tr>
<tr>
<td>15.478</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">slave/op_read_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.686, 49.340%; route: 1.273, 37.247%; tC2Q: 0.458, 13.413%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.165</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.495</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>13.673</td>
<td>1.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/n27_s2/I2</td>
</tr>
<tr>
<td>14.495</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">slave/n27_s2/F</td>
</tr>
<tr>
<td>14.495</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>31.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.822, 33.763%; route: 1.154, 47.411%; tC2Q: 0.458, 18.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.524</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.136</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>13.037</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/n29_s1/I1</td>
</tr>
<tr>
<td>14.136</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">slave/n29_s1/F</td>
</tr>
<tr>
<td>14.136</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1/CLK</td>
</tr>
<tr>
<td>31.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 52.949%; route: 0.518, 24.969%; tC2Q: 0.458, 22.082%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>13.028</td>
<td>0.509</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/n28_s2/I2</td>
</tr>
<tr>
<td>14.060</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">slave/n28_s2/F</td>
</tr>
<tr>
<td>14.060</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1/CLK</td>
</tr>
<tr>
<td>31.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 51.614%; route: 0.509, 25.464%; tC2Q: 0.458, 22.923%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>31.661</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>12.946</td>
<td>0.426</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/n30_s1/I0</td>
</tr>
<tr>
<td>13.978</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">slave/n30_s1/F</td>
</tr>
<tr>
<td>13.978</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>31.661</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 53.843%; route: 0.426, 22.243%; tC2Q: 0.458, 23.913%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.332</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.685</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/got_ACK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>13.685</td>
<td>1.166</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">slave/got_ACK_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.166, 71.785%; tC2Q: 0.458, 28.215%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.360</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>11.988</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/n27_s2/I1</td>
</tr>
<tr>
<td>12.360</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" background: #97FFFF;">slave/n27_s2/F</td>
</tr>
<tr>
<td>12.360</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.714</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.361</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>9</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_2_s1/Q</td>
</tr>
<tr>
<td>11.989</td>
<td>0.008</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/n28_s2/I1</td>
</tr>
<tr>
<td>12.361</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" background: #97FFFF;">slave/n28_s2/F</td>
</tr>
<tr>
<td>12.361</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.130%; route: 0.008, 1.158%; tC2Q: 0.333, 46.712%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.828</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/data_phase_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>12.490</td>
<td>0.510</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">slave/data_phase_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>slave/data_phase_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>slave/data_phase_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.510, 60.465%; tC2Q: 0.333, 39.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.542</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>13</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_1_s1/Q</td>
</tr>
<tr>
<td>11.986</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/n29_s1/I2</td>
</tr>
<tr>
<td>12.542</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" background: #97FFFF;">slave/n29_s1/F</td>
</tr>
<tr>
<td>12.542</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 62.107%; route: 0.006, 0.659%; tC2Q: 0.333, 37.234%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.647</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>11.988</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/n30_s1/I1</td>
</tr>
<tr>
<td>12.712</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" background: #97FFFF;">slave/n30_s1/F</td>
</tr>
<tr>
<td>12.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.647</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.018%; route: 0.007, 0.665%; tC2Q: 0.333, 31.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.162</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.824</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/got_ACK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>12.824</td>
<td>0.844</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">slave/got_ACK_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.844, 71.682%; tC2Q: 0.333, 28.318%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.191</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.853</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_2_s1/Q</td>
</tr>
<tr>
<td>12.231</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td>slave/n223_s4/I2</td>
</tr>
<tr>
<td>12.616</td>
<td>0.385</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C12[2][B]</td>
<td style=" background: #97FFFF;">slave/n223_s4/F</td>
</tr>
<tr>
<td>12.853</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">slave/mem_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>slave/mem_0_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>slave/mem_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 31.930%; route: 0.487, 40.425%; tC2Q: 0.333, 27.645%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.366</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.028</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/op_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>12.235</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td>slave/n93_s0/I1</td>
</tr>
<tr>
<td>12.791</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[0][B]</td>
<td style=" background: #97FFFF;">slave/n93_s0/F</td>
</tr>
<tr>
<td>13.028</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">slave/op_read_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 40.274%; route: 0.491, 35.581%; tC2Q: 0.333, 24.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>12.566</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td>slave/n221_s0/I1</td>
</tr>
<tr>
<td>12.951</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][B]</td>
<td style=" background: #97FFFF;">slave/n221_s0/F</td>
</tr>
<tr>
<td>13.188</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">slave/mem_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>slave/mem_1_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>slave/mem_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.994%; route: 0.822, 53.367%; tC2Q: 0.333, 21.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.188</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>12.566</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td>slave/n217_s0/I0</td>
</tr>
<tr>
<td>12.951</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][B]</td>
<td style=" background: #97FFFF;">slave/n217_s0/F</td>
</tr>
<tr>
<td>13.188</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">slave/mem_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>slave/mem_3_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>slave/mem_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 24.994%; route: 0.822, 53.367%; tC2Q: 0.333, 21.640%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.700</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.362</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/adr_match_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/Q</td>
</tr>
<tr>
<td>12.235</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td>slave/n198_s0/I0</td>
</tr>
<tr>
<td>12.791</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C13[2][B]</td>
<td style=" background: #97FFFF;">slave/n198_s0/F</td>
</tr>
<tr>
<td>13.362</td>
<td>0.571</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">slave/adr_match_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>slave/adr_match_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>slave/adr_match_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 32.428%; route: 0.825, 48.130%; tC2Q: 0.333, 19.441%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>12.542</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td>slave/n213_s0/I1</td>
</tr>
<tr>
<td>12.927</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][B]</td>
<td style=" background: #97FFFF;">slave/n213_s0/F</td>
</tr>
<tr>
<td>13.427</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">slave/mem_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>slave/mem_5_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>slave/mem_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.629%; route: 1.062, 59.645%; tC2Q: 0.333, 18.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.427</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>12.542</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td>slave/n211_s0/I0</td>
</tr>
<tr>
<td>12.927</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[3][A]</td>
<td style=" background: #97FFFF;">slave/n211_s0/F</td>
</tr>
<tr>
<td>13.427</td>
<td>0.501</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">slave/mem_6_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>slave/mem_6_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>slave/mem_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 21.629%; route: 1.062, 59.645%; tC2Q: 0.333, 18.726%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.931</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FF</td>
<td>9</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_2_s1/Q</td>
</tr>
<tr>
<td>12.231</td>
<td>0.251</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td>slave/n215_s2/I3</td>
</tr>
<tr>
<td>12.787</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R9C12[3][A]</td>
<td style=" background: #97FFFF;">slave/n215_s2/F</td>
</tr>
<tr>
<td>13.593</td>
<td>0.806</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td style=" font-weight:bold;">slave/mem_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>slave/mem_4_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[1][A]</td>
<td>slave/mem_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 28.572%; route: 1.057, 54.299%; tC2Q: 0.333, 17.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.118</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>12.542</td>
<td>0.561</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td>slave/n209_s0/I0</td>
</tr>
<tr>
<td>12.927</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C17[2][B]</td>
<td style=" background: #97FFFF;">slave/n209_s0/F</td>
</tr>
<tr>
<td>13.780</td>
<td>0.854</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">slave/mem_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>slave/mem_7_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>slave/mem_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 18.049%; route: 1.415, 66.324%; tC2Q: 0.333, 15.627%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.387</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.049</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>16</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/Q</td>
</tr>
<tr>
<td>12.566</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td>slave/n219_s0/I0</td>
</tr>
<tr>
<td>12.951</td>
<td>0.385</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][B]</td>
<td style=" background: #97FFFF;">slave/n219_s0/F</td>
</tr>
<tr>
<td>14.049</td>
<td>1.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">slave/mem_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>slave/mem_2_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>slave/mem_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.385, 16.029%; route: 1.684, 70.093%; tC2Q: 0.333, 13.878%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/got_ACK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>2.105</td>
<td>0.244</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/n96_s2/I0</td>
</tr>
<tr>
<td>2.477</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" background: #97FFFF;">slave/n96_s2/F</td>
</tr>
<tr>
<td>2.477</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">slave/got_ACK_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 39.178%; route: 0.244, 25.716%; tC2Q: 0.333, 35.106%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td style=" font-weight:bold;">slave/mem_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>slave/mem_5_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[1][A]</td>
<td>slave/mem_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 65.152%; tC2Q: 0.333, 34.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>10.837</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>0.623</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td style=" font-weight:bold;">slave/mem_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>slave/mem_6_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C15[0][A]</td>
<td>slave/mem_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.623, 65.152%; tC2Q: 0.333, 34.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.178</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.825</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/op_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>2.825</td>
<td>0.964</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">slave/op_read_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.964, 74.304%; tC2Q: 0.333, 25.696%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.022</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td style=" font-weight:bold;">slave/mem_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>slave/mem_0_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[0][B]</td>
<td>slave/mem_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 77.695%; tC2Q: 0.333, 22.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.022</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.022</td>
<td>1.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td style=" font-weight:bold;">slave/mem_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>slave/mem_7_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[2][A]</td>
<td>slave/mem_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.161, 77.695%; tC2Q: 0.333, 22.305%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.389</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.036</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.036</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td style=" font-weight:bold;">slave/mem_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>slave/mem_1_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[2][A]</td>
<td>slave/mem_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.175, 77.908%; tC2Q: 0.333, 22.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td style=" font-weight:bold;">slave/mem_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>slave/mem_2_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[1][A]</td>
<td>slave/mem_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 77.998%; tC2Q: 0.333, 22.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>11.395</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-8.353</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sdar_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/mem_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>1.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[2][A]</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
<tr>
<td>1.861</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R9C16[2][A]</td>
<td style=" font-weight:bold;">slave/iic_sdar_s0/Q</td>
</tr>
<tr>
<td>3.043</td>
<td>1.182</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td style=" font-weight:bold;">slave/mem_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-10.000</td>
<td>-10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>-10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>-9.153</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>slave/mem_3_s1/CLK</td>
</tr>
<tr>
<td>-8.353</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C10[0][A]</td>
<td>slave/mem_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.120</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 55.278%; route: 0.683, 44.722%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 77.998%; tC2Q: 0.333, 22.002%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>8.234</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/start_or_stop_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>2.348</td>
<td>1.366</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" font-weight:bold;">slave/start_or_stop_s1/I2</td>
</tr>
<tr>
<td>3.447</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">slave/start_or_stop_s1/F</td>
</tr>
<tr>
<td>3.784</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.079</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 39.226%; route: 0.336, 12.003%; tC2Q: 1.366, 48.771%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.158</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.860</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>13.860</td>
<td>1.340</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.340, 74.520%; tC2Q: 0.458, 25.480%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>13.833</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 74.132%; tC2Q: 0.458, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.185</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.833</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>13.833</td>
<td>1.313</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.313, 74.132%; tC2Q: 0.458, 25.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/adr_match_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>13.355</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">slave/adr_match_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>slave/adr_match_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>slave/adr_match_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 64.598%; tC2Q: 0.458, 35.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.662</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.355</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/got_ACK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>13.355</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">slave/got_ACK_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 64.598%; tC2Q: 0.458, 35.402%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/op_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>13.348</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">slave/op_read_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.829, 64.395%; tC2Q: 0.458, 35.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/data_phase_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>13.348</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">slave/data_phase_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>slave/data_phase_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>slave/data_phase_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.829, 64.395%; tC2Q: 0.458, 35.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.348</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>32.018</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>12.519</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>13.348</td>
<td>0.829</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.000</td>
<td>30.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>30.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>30.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>32.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1/CLK</td>
</tr>
<tr>
<td>32.018</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.829, 64.395%; tC2Q: 0.458, 35.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.984, 47.766%; route: 1.076, 52.234%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/adr_match_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>12.488</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td style=" font-weight:bold;">slave/adr_match_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>slave/adr_match_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C14[0][A]</td>
<td>slave/adr_match_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.354%; tC2Q: 0.333, 39.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.826</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.488</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/got_ACK_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>12.488</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td style=" font-weight:bold;">slave/got_ACK_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C17[0][A]</td>
<td>slave/got_ACK_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.354%; tC2Q: 0.333, 39.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/op_read_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>12.566</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td style=" font-weight:bold;">slave/op_read_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[0][A]</td>
<td>slave/op_read_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.585, 63.709%; tC2Q: 0.333, 36.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/data_phase_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>12.566</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td style=" font-weight:bold;">slave/data_phase_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>slave/data_phase_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[1][A]</td>
<td>slave/data_phase_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.585, 63.709%; tC2Q: 0.333, 36.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.904</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.566</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>12.566</td>
<td>0.585</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C13[2][A]</td>
<td>slave/bitcnt_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.585, 63.709%; tC2Q: 0.333, 36.291%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.974</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.692</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/iic_sda_shadow_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>slave/n5_8:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>slave/n5_8</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][B]</td>
<td>slave/n5_s2/F</td>
</tr>
<tr>
<td>11.133</td>
<td>1.133</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[0][A]</td>
<td>slave/iic_sda_shadow_s0/G</td>
</tr>
<tr>
<td>11.466</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>2</td>
<td>R9C16[0][A]</td>
<td style=" font-weight:bold;">slave/iic_sda_shadow_s0/Q</td>
</tr>
<tr>
<td>11.704</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td>slave/start_or_stop_s1/I1</td>
</tr>
<tr>
<td>12.430</td>
<td>0.726</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R9C16[0][B]</td>
<td style=" background: #97FFFF;">slave/start_or_stop_s1/F</td>
</tr>
<tr>
<td>12.667</td>
<td>0.237</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.677</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td>11.692</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.514</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.133, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.726, 47.336%; route: 0.474, 30.930%; tC2Q: 0.333, 21.734%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.102</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>12.764</td>
<td>0.784</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_3_s2/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C12[1][A]</td>
<td>slave/bitcnt_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.784, 70.157%; tC2Q: 0.333, 29.843%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>12.829</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td style=" font-weight:bold;">slave/bitcnt_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][A]</td>
<td>slave/bitcnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.849, 71.806%; tC2Q: 0.333, 28.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.167</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.662</td>
</tr>
<tr>
<td class="label">From</td>
<td>slave/incycle_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>slave/bitcnt_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>iic_scl:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>iic_scl:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C16[1][A]</td>
<td>slave/incycle_s2/CLK</td>
</tr>
<tr>
<td>11.981</td>
<td>0.333</td>
<td>tC2Q</td>
<td>FR</td>
<td>12</td>
<td>R9C16[1][A]</td>
<td style=" font-weight:bold;">slave/incycle_s2/Q</td>
</tr>
<tr>
<td>12.829</td>
<td>0.849</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td style=" font-weight:bold;">slave/bitcnt_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>1</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.847</td>
<td>0.847</td>
<td>tINS</td>
<td>FF</td>
<td>20</td>
<td>IOT17[B]</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>11.647</td>
<td>0.800</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
<tr>
<td>11.662</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C11[0][B]</td>
<td>slave/bitcnt_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.849, 71.806%; tC2Q: 0.333, 28.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.847, 51.414%; route: 0.800, 48.586%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/iic_sdar_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/iic_sdar_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/bitcnt_3_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/bitcnt_3_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/got_ACK_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/got_ACK_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/got_ACK_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/mem_2_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/mem_2_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/mem_2_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/mem_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/mem_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/mem_3_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/data_phase_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/data_phase_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/data_phase_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/mem_4_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/mem_4_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/mem_4_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/mem_5_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/mem_5_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/mem_5_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/incycle_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/incycle_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/incycle_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.217</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.467</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>iic_scl</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>slave/bitcnt_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>12.061</td>
<td>1.076</td>
<td>tNET</td>
<td>FF</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>iic_scl</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>iic_scl_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>iic_scl_ibuf/O</td>
</tr>
<tr>
<td>21.528</td>
<td>0.683</td>
<td>tNET</td>
<td>RR</td>
<td>slave/bitcnt_0_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>20</td>
<td>iic_scl_d</td>
<td>6.329</td>
<td>1.402</td>
</tr>
<tr>
<td>16</td>
<td>bitcnt[0]</td>
<td>15.687</td>
<td>1.167</td>
</tr>
<tr>
<td>13</td>
<td>bitcnt[1]</td>
<td>15.835</td>
<td>0.999</td>
</tr>
<tr>
<td>12</td>
<td>incycle</td>
<td>14.909</td>
<td>1.340</td>
</tr>
<tr>
<td>11</td>
<td>iic_sdar</td>
<td>6.329</td>
<td>2.127</td>
</tr>
<tr>
<td>10</td>
<td>bitcnt[3]</td>
<td>14.255</td>
<td>1.313</td>
</tr>
<tr>
<td>9</td>
<td>bitcnt[2]</td>
<td>15.212</td>
<td>1.167</td>
</tr>
<tr>
<td>8</td>
<td>n223_5</td>
<td>14.255</td>
<td>0.998</td>
</tr>
<tr>
<td>4</td>
<td>data_phase</td>
<td>14.390</td>
<td>0.807</td>
</tr>
<tr>
<td>3</td>
<td>n223_4</td>
<td>15.687</td>
<td>0.423</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R9C12</td>
<td>30.56%</td>
</tr>
<tr>
<td>R9C13</td>
<td>29.17%</td>
</tr>
<tr>
<td>R9C11</td>
<td>26.39%</td>
</tr>
<tr>
<td>R9C16</td>
<td>22.22%</td>
</tr>
<tr>
<td>R9C10</td>
<td>19.44%</td>
</tr>
<tr>
<td>R9C15</td>
<td>18.06%</td>
</tr>
<tr>
<td>R9C14</td>
<td>16.67%</td>
</tr>
<tr>
<td>R9C17</td>
<td>8.33%</td>
</tr>
<tr>
<td>R10C18</td>
<td>6.94%</td>
</tr>
<tr>
<td>R10C17</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
