{ "Info" "IDMS_INIT_MSG_DB" "" "Initialized Quartus Message Database" {  } {  } 0 21958 "Initialized Quartus Message Database" 0 0 "Design Software" 0 -1 0 ""}
{ "Info" "0" "" "Analyzing source files" {  } {  } 0 0 "Analyzing source files" 0 0 "0" 0 0 1701147903634 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701147903643 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_compare/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701147903643 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701147903646 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_mult/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701147903646 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701147903651 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_div/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701147903651 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library_package.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library_package.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701147903654 ""}
{ "Info" "IQIS_SKIPPING_DUP_FILE" "D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd " "File \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_sqrt/altera_fp_functions_1917/synth/dspba_library.vhd\" is a duplicate of already analyzed file \"D:/School/Grad/Code/my_hdc/hdl/rtl/floating_point/fp_add/altera_fp_functions_1917/synth/dspba_library.vhd\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 18237 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Design Software" 0 -1 1701147903654 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701147904454 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv ElementAdditionCutBipolar_F.sv(3) " "Verilog HDL info at ElementAdditionCutBipolar_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/bundling/element_addition_cut/ElementAdditionCutBipolar_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701147904455 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h BundleLinearMapper.sv(3) " "Verilog HDL info at BundleLinearMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701147904466 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv BundleLinearMapper.sv(3) " "Verilog HDL info at BundleLinearMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bundle/BundleLinearMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701147904466 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h BundleKernelMapper.sv(3) " "Verilog HDL info at BundleKernelMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701147904467 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv BundleKernelMapper.sv(3) " "Verilog HDL info at BundleKernelMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BundleKernelMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701147904467 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h ElementMultiplication_F.sv(3) " "Verilog HDL info at ElementMultiplication_F.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701147904469 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv ElementMultiplication_F.sv(3) " "Verilog HDL info at ElementMultiplication_F.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/binding/element_multiplication/ElementMultiplication_F.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701147904470 ""}
{ "Info" "IVRFX2_VERI_1328_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h BindDirectMapper.sv(3) " "Verilog HDL info at BindDirectMapper.sv(3): analyzing included file D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 3 0 0 0 } }  } 0 16884 "Verilog HDL info at %2!s!: analyzing included file %1!s!" 0 0 "Design Software" 0 -1 1701147904474 ""}
{ "Info" "IVRFX2_VERI_2320_UNCONVERTED" "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv BindDirectMapper.sv(3) " "Verilog HDL info at BindDirectMapper.sv(3): back to file 'D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv'" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 3 0 0 0 } }  } 0 19624 "Verilog HDL info at %2!s!: back to file '%1!s!'" 0 0 "Design Software" 0 -1 1701147904474 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "state BindDirectMapper.sv(99) " "Verilog HDL warning at BindDirectMapper.sv(99): identifier state is used before its declaration" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 99 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1701147904502 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "state BindDirectMapper.sv(100) " "Verilog HDL warning at BindDirectMapper.sv(100): identifier state is used before its declaration" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 100 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "state BindDirectMapper.sv(101) " "Verilog HDL warning at BindDirectMapper.sv(101): identifier state is used before its declaration" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 101 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "state BindDirectMapper.sv(103) " "Verilog HDL warning at BindDirectMapper.sv(103): identifier state is used before its declaration" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 103 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "state BindDirectMapper.sv(105) " "Verilog HDL warning at BindDirectMapper.sv(105): identifier state is used before its declaration" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 105 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "state BindDirectMapper.sv(106) " "Verilog HDL warning at BindDirectMapper.sv(106): identifier state is used before its declaration" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 106 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Warning" "WVRFX2_VERI_IDENTIFIER_USED_BEFORE_DECL" "state BindDirectMapper.sv(108) " "Verilog HDL warning at BindDirectMapper.sv(108): identifier state is used before its declaration" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 108 0 0 0 } }  } 0 16749 "Verilog HDL warning at %2!s!: identifier %1!s! is used before its declaration" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "buff_loaded BindDirectMapper.sv(127) " "Verilog HDL error at BindDirectMapper.sv(127): object \"buff_loaded\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 127 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "buf_loaded BindDirectMapper.sv(136) " "Verilog HDL error at BindDirectMapper.sv(136): object \"buf_loaded\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 136 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPA_1 BindDirectMapper.sv(158) " "Verilog HDL error at BindDirectMapper.sv(158): object \"S_MAPA_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 158 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Error" "EVRFX2_VERI_DESIGN_UNIT_IGNORED" "module BindDirectMapper BindDirectMapper.sv(198) " "Verilog HDL error at BindDirectMapper.sv(198): module \"BindDirectMapper\" ignored due to previous errors" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/bind/BindDirectMapper.sv" 198 0 0 0 } }  } 0 13363 "Verilog HDL error at %3!s!: %1!s! \"%2!s!\" ignored due to previous errors" 0 0 "Design Software" 0 -1 1701147904503 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "BindKernelMapper_State.h BindKernelMapper.sv(3) " "Verilog HDL error at BindKernelMapper.sv(3): cannot open include file BindKernelMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 3 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1701147904504 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE BindKernelMapper.sv(82) " "Verilog HDL error at BindKernelMapper.sv(82): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 82 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "mode_latch BindKernelMapper.sv(90) " "Verilog HDL error at BindKernelMapper.sv(90): object \"mode_latch\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 90 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE BindKernelMapper.sv(99) " "Verilog HDL error at BindKernelMapper.sv(99): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 99 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_3 BindKernelMapper.sv(111) " "Verilog HDL error at BindKernelMapper.sv(111): object \"S_MAP_3\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 111 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_0 BindKernelMapper.sv(113) " "Verilog HDL error at BindKernelMapper.sv(113): object \"S_MAP_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 113 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_0 BindKernelMapper.sv(120) " "Verilog HDL error at BindKernelMapper.sv(120): object \"S_MAP_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 120 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_1 BindKernelMapper.sv(129) " "Verilog HDL error at BindKernelMapper.sv(129): object \"S_MAP_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 129 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_1 BindKernelMapper.sv(133) " "Verilog HDL error at BindKernelMapper.sv(133): object \"S_MAP_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 133 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_2 BindKernelMapper.sv(139) " "Verilog HDL error at BindKernelMapper.sv(139): object \"S_MAP_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 139 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_2 BindKernelMapper.sv(143) " "Verilog HDL error at BindKernelMapper.sv(143): object \"S_MAP_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 143 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_0 BindKernelMapper.sv(148) " "Verilog HDL error at BindKernelMapper.sv(148): object \"S_MAP_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 148 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_3 BindKernelMapper.sv(150) " "Verilog HDL error at BindKernelMapper.sv(150): object \"S_MAP_3\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 150 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE BindKernelMapper.sv(153) " "Verilog HDL error at BindKernelMapper.sv(153): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 153 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_3 BindKernelMapper.sv(159) " "Verilog HDL error at BindKernelMapper.sv(159): object \"S_MAP_3\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 159 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_4 BindKernelMapper.sv(170) " "Verilog HDL error at BindKernelMapper.sv(170): object \"S_MAP_4\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 170 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_4 BindKernelMapper.sv(174) " "Verilog HDL error at BindKernelMapper.sv(174): object \"S_MAP_4\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 174 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_5 BindKernelMapper.sv(180) " "Verilog HDL error at BindKernelMapper.sv(180): object \"S_MAP_5\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 180 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAP_5 BindKernelMapper.sv(184) " "Verilog HDL error at BindKernelMapper.sv(184): object \"S_MAP_5\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/kernel/BindKernelMapper.sv" 184 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904505 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "CosineSimilarity_State.h CosineSimilarity_F.sv(3) " "Verilog HDL error at CosineSimilarity_F.sv(3): cannot open include file CosineSimilarity_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 3 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1701147904507 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "  case (state):  CosineSimilarity_F.sv(125) " "Verilog HDL info at CosineSimilarity_F.sv(125):   case (state): " {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 125 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1701147904507 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "               ^ CosineSimilarity_F.sv(125) " "Verilog HDL info at CosineSimilarity_F.sv(125):                ^" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 125 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1701147904507 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ": CosineSimilarity_F.sv(125) " "Verilog HDL syntax error at CosineSimilarity_F.sv(125) near text :" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 125 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1701147904507 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "         state <= S_MAC_3; CosineSimilarity_F.sv(212) " "Verilog HDL info at CosineSimilarity_F.sv(212):          state <= S_MAC_3;" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 212 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1701147904507 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "              ^ CosineSimilarity_F.sv(212) " "Verilog HDL info at CosineSimilarity_F.sv(212):               ^" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 212 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1701147904507 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" "state', expecting '; CosineSimilarity_F.sv(212) " "Verilog HDL syntax error at CosineSimilarity_F.sv(212) near text state', expecting ';" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 212 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1701147904507 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_1 CosineSimilarity_F.sv(137) " "Verilog HDL error at CosineSimilarity_F.sv(137): object \"S_DATA_WAIT_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 137 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_0 CosineSimilarity_F.sv(144) " "Verilog HDL error at CosineSimilarity_F.sv(144): object \"S_DATA_WAIT_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 144 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_1 CosineSimilarity_F.sv(152) " "Verilog HDL error at CosineSimilarity_F.sv(152): object \"S_DATA_WAIT_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 152 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_0 CosineSimilarity_F.sv(154) " "Verilog HDL error at CosineSimilarity_F.sv(154): object \"S_DATA_WAIT_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 154 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_1 CosineSimilarity_F.sv(159) " "Verilog HDL error at CosineSimilarity_F.sv(159): object \"S_DATA_WAIT_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 159 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_0 CosineSimilarity_F.sv(173) " "Verilog HDL error at CosineSimilarity_F.sv(173): object \"S_MAC_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 173 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_DATA_WAIT_1 CosineSimilarity_F.sv(176) " "Verilog HDL error at CosineSimilarity_F.sv(176): object \"S_DATA_WAIT_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 176 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_0 CosineSimilarity_F.sv(181) " "Verilog HDL error at CosineSimilarity_F.sv(181): object \"S_MAC_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 181 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_1 CosineSimilarity_F.sv(188) " "Verilog HDL error at CosineSimilarity_F.sv(188): object \"S_MAC_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 188 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_1 CosineSimilarity_F.sv(192) " "Verilog HDL error at CosineSimilarity_F.sv(192): object \"S_MAC_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 192 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_2 CosineSimilarity_F.sv(200) " "Verilog HDL error at CosineSimilarity_F.sv(200): object \"S_MAC_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 200 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_2 CosineSimilarity_F.sv(204) " "Verilog HDL error at CosineSimilarity_F.sv(204): object \"S_MAC_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 204 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_3 CosineSimilarity_F.sv(212) " "Verilog HDL error at CosineSimilarity_F.sv(212): object \"S_MAC_3\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 212 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_3 CosineSimilarity_F.sv(216) " "Verilog HDL error at CosineSimilarity_F.sv(216): object \"S_MAC_3\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 216 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_4 CosineSimilarity_F.sv(224) " "Verilog HDL error at CosineSimilarity_F.sv(224): object \"S_MAC_4\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 224 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAC_4 CosineSimilarity_F.sv(228) " "Verilog HDL error at CosineSimilarity_F.sv(228): object \"S_MAC_4\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/similarity/cosine_similarity/CosineSimilarity_F.sv" 228 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904508 ""}
{ "Error" "EVRFX2_VERI_1245_UNCONVERTED" "BundleLinearMapper_State.h SimilarityDirectMapper.sv(3) " "Verilog HDL error at SimilarityDirectMapper.sv(3): cannot open include file BundleLinearMapper_State.h" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 3 0 0 0 } }  } 0 16827 "Verilog HDL error at %2!s!: cannot open include file %1!s!" 0 0 "Design Software" 0 -1 1701147904519 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "      ) : 1'b1 : 1'b0; SimilarityDirectMapper.sv(108) " "Verilog HDL info at SimilarityDirectMapper.sv(108):       ) : 1'b1 : 1'b0;" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 108 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1701147904519 ""}
{ "Info" "IVRFX2_VERI_2124_UNCONVERTED" "         ^ SimilarityDirectMapper.sv(108) " "Verilog HDL info at SimilarityDirectMapper.sv(108):          ^" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 108 0 0 0 } }  } 0 19551 "Verilog HDL info at %2!s!: %1!s!" 0 0 "Design Software" 0 -1 1701147904519 ""}
{ "Error" "EVRFX2_VERI_SYNTAX_ERROR" ":', expecting ';' or '\",\" SimilarityDirectMapper.sv(108) " "Verilog HDL syntax error at SimilarityDirectMapper.sv(108) near text :', expecting ';' or '\",\"" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 108 0 0 0 } }  } 0 13411 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Design Software" 0 -1 1701147904519 ""}
{ "Error" "EVRFX2_VERI_UNDEF_TOP_PORT" "mode SimilarityDirectMapper.sv(71) " "Verilog HDL Module Declaration error at SimilarityDirectMapper.sv(71): top module port \"mode\" is not found in the port list" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 71 0 0 0 } }  } 0 13445 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Design Software" 0 -1 1701147904519 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(100) " "Verilog HDL error at SimilarityDirectMapper.sv(100): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 100 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904519 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_2 SimilarityDirectMapper.sv(101) " "Verilog HDL error at SimilarityDirectMapper.sv(101): object \"S_MAPB_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 101 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904519 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_WRITE_0 SimilarityDirectMapper.sv(102) " "Verilog HDL error at SimilarityDirectMapper.sv(102): object \"S_WRITE_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 102 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904519 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(104) " "Verilog HDL error at SimilarityDirectMapper.sv(104): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 104 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(109) " "Verilog HDL error at SimilarityDirectMapper.sv(109): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 109 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE SimilarityDirectMapper.sv(117) " "Verilog HDL error at SimilarityDirectMapper.sv(117): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 117 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "buff_loaded SimilarityDirectMapper.sv(128) " "Verilog HDL error at SimilarityDirectMapper.sv(128): object \"buff_loaded\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 128 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE SimilarityDirectMapper.sv(134) " "Verilog HDL error at SimilarityDirectMapper.sv(134): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 134 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "buf_loaded SimilarityDirectMapper.sv(137) " "Verilog HDL error at SimilarityDirectMapper.sv(137): object \"buf_loaded\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 137 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(145) " "Verilog HDL error at SimilarityDirectMapper.sv(145): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 145 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_IDLE SimilarityDirectMapper.sv(147) " "Verilog HDL error at SimilarityDirectMapper.sv(147): object \"S_IDLE\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 147 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_0 SimilarityDirectMapper.sv(152) " "Verilog HDL error at SimilarityDirectMapper.sv(152): object \"S_MAPB_0\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 152 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_1 SimilarityDirectMapper.sv(160) " "Verilog HDL error at SimilarityDirectMapper.sv(160): object \"S_MAPB_1\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 160 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPA_2 SimilarityDirectMapper.sv(167) " "Verilog HDL error at SimilarityDirectMapper.sv(167): object \"S_MAPA_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 167 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_2 SimilarityDirectMapper.sv(171) " "Verilog HDL error at SimilarityDirectMapper.sv(171): object \"S_MAPB_2\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 171 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "EVRFX2_VERI_UNDECLARED_OBJECT" "S_MAPB_3 SimilarityDirectMapper.sv(176) " "Verilog HDL error at SimilarityDirectMapper.sv(176): object \"S_MAPB_3\" is not declared" {  } { { "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" "" { Text "D:/School/Grad/Code/my_hdc/hdl/rtl/mapping/memory/similarity/SimilarityDirectMapper.sv" 176 0 0 0 } }  } 0 13406 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Design Software" 0 -1 1701147904521 ""}
{ "Error" "0" "" "Failed to elaborate design: " {  } {  } 0 0 "Failed to elaborate design: " 0 0 "0" 0 0 1701147904538 ""}
