Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /mnt/pollux/software/xilinx/2020.2/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_encoding_top glbl -prj encoding.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_18 -L floating_point_v7_1_11 --lib ieee_proposed=./ieee_proposed -s encoding 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_encoding_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/AESL_axi_master_p0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_p0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/AESL_axi_master_p1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_p1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/AESL_axi_master_p2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_p2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/AESL_axi_master_p3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_p3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_load6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_load6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_hash_func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_hash_func
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_hash_search.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_hash_search
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_lzw_compute.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_store.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_store
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_hash_func_temp_key.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_hash_func_temp_key_ram
INFO: [VRFC 10-311] analyzing module encoding_hash_func_temp_key
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_hash_search_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_hash_search_temp_ram
INFO: [VRFC 10-311] analyzing module encoding_hash_search_temp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_hash_search_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_hash_search_flag_ram
INFO: [VRFC 10-311] analyzing module encoding_hash_search_flag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_lzw_compute_table_location.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute_table_location_ram
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute_table_location
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_lzw_compute_table_start.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute_table_start_ram
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute_table_start
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_lzw_compute_table_empty_flag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute_table_empty_flag_ram
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute_table_empty_flag
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_lzw_compute_chunk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute_chunk_ram
INFO: [VRFC 10-311] analyzing module encoding_lzw_compute_chunk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_fifo_w8_d8192_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_fifo_w8_d8192_A_ram
INFO: [VRFC 10-311] analyzing module encoding_fifo_w8_d8192_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_fifo_w32_d8192_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_fifo_w32_d8192_A_ram
INFO: [VRFC 10-311] analyzing module encoding_fifo_w32_d8192_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_fifo_w64_d3_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_fifo_w64_d3_S_shiftReg
INFO: [VRFC 10-311] analyzing module encoding_fifo_w64_d3_S
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_fifo_w16_d8192_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_fifo_w16_d8192_A_ram
INFO: [VRFC 10-311] analyzing module encoding_fifo_w16_d8192_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_start_for_lzw_compute_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_start_for_lzw_compute_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encoding_start_for_lzw_compute_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_start_for_store_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_start_for_store_U0_shiftReg
INFO: [VRFC 10-311] analyzing module encoding_start_for_store_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_p0_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_p0_m_axi
INFO: [VRFC 10-311] analyzing module encoding_p0_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module encoding_p0_m_axi_fifo
INFO: [VRFC 10-311] analyzing module encoding_p0_m_axi_buffer
INFO: [VRFC 10-311] analyzing module encoding_p0_m_axi_decoder
INFO: [VRFC 10-311] analyzing module encoding_p0_m_axi_throttle
INFO: [VRFC 10-311] analyzing module encoding_p0_m_axi_read
INFO: [VRFC 10-311] analyzing module encoding_p0_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_p1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_p1_m_axi
INFO: [VRFC 10-311] analyzing module encoding_p1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module encoding_p1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module encoding_p1_m_axi_buffer
INFO: [VRFC 10-311] analyzing module encoding_p1_m_axi_decoder
INFO: [VRFC 10-311] analyzing module encoding_p1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module encoding_p1_m_axi_read
INFO: [VRFC 10-311] analyzing module encoding_p1_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_p2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_p2_m_axi
INFO: [VRFC 10-311] analyzing module encoding_p2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module encoding_p2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module encoding_p2_m_axi_buffer
INFO: [VRFC 10-311] analyzing module encoding_p2_m_axi_decoder
INFO: [VRFC 10-311] analyzing module encoding_p2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module encoding_p2_m_axi_read
INFO: [VRFC 10-311] analyzing module encoding_p2_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/encoding_p3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoding_p3_m_axi
INFO: [VRFC 10-311] analyzing module encoding_p3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module encoding_p3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module encoding_p3_m_axi_buffer
INFO: [VRFC 10-311] analyzing module encoding_p3_m_axi_decoder
INFO: [VRFC 10-311] analyzing module encoding_p3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module encoding_p3_m_axi_read
INFO: [VRFC 10-311] analyzing module encoding_p3_m_axi_write
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/df_fifo_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/df_process_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/nodf_module_interface.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/dump_file_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/csv_file_dump.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/sample_agent.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/df_fifo_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/df_process_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/nodf_module_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/sample_manager.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_fifo_intf' [df_fifo_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'df_process_intf' [df_process_interface.sv:4]
WARNING: [VRFC 10-3609] overwriting previous definition of interface 'nodf_module_intf' [nodf_module_interface.sv:4]
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.encoding_control_s_axi
Compiling module xil_defaultlib.encoding_p0_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.encoding_p0_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p0_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.encoding_p0_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p0_m_axi_decoder(DIN_WI...
Compiling module xil_defaultlib.encoding_p0_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p0_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p0_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.encoding_p0_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.encoding_p0_m_axi_reg_slice(N=10...
Compiling module xil_defaultlib.encoding_p0_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.encoding_p0_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.encoding_p0_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.encoding_p1_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.encoding_p1_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p1_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.encoding_p1_m_axi_fifo(DEPTH=69,...
Compiling module xil_defaultlib.encoding_p1_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p1_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p1_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.encoding_p1_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.encoding_p1_m_axi_reg_slice(N=34...
Compiling module xil_defaultlib.encoding_p1_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.encoding_p1_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.encoding_p1_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.encoding_p2_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.encoding_p2_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p2_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.encoding_p2_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p2_m_axi_decoder(DIN_WI...
Compiling module xil_defaultlib.encoding_p2_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p2_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p2_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.encoding_p2_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.encoding_p2_m_axi_reg_slice(N=18...
Compiling module xil_defaultlib.encoding_p2_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.encoding_p2_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.encoding_p2_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.encoding_p3_m_axi_reg_slice(N=96...
Compiling module xil_defaultlib.encoding_p3_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p3_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.encoding_p3_m_axi_fifo(DEPTH=69,...
Compiling module xil_defaultlib.encoding_p3_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p3_m_axi_fifo(DATA_BITS...
Compiling module xil_defaultlib.encoding_p3_m_axi_write(NUM_WRIT...
Compiling module xil_defaultlib.encoding_p3_m_axi_buffer(DATA_WI...
Compiling module xil_defaultlib.encoding_p3_m_axi_reg_slice(N=34...
Compiling module xil_defaultlib.encoding_p3_m_axi_read(NUM_READ_...
Compiling module xil_defaultlib.encoding_p3_m_axi_throttle(ADDR_...
Compiling module xil_defaultlib.encoding_p3_m_axi(NUM_READ_OUTST...
Compiling module xil_defaultlib.encoding_load6
Compiling module xil_defaultlib.encoding_lzw_compute_table_locat...
Compiling module xil_defaultlib.encoding_lzw_compute_table_locat...
Compiling module xil_defaultlib.encoding_lzw_compute_table_start...
Compiling module xil_defaultlib.encoding_lzw_compute_table_start...
Compiling module xil_defaultlib.encoding_lzw_compute_table_empty...
Compiling module xil_defaultlib.encoding_lzw_compute_table_empty...
Compiling module xil_defaultlib.encoding_lzw_compute_chunk_ram
Compiling module xil_defaultlib.encoding_lzw_compute_chunk(DataW...
Compiling module xil_defaultlib.encoding_hash_search_temp_ram
Compiling module xil_defaultlib.encoding_hash_search_temp(DataWi...
Compiling module xil_defaultlib.encoding_hash_search_flag_ram
Compiling module xil_defaultlib.encoding_hash_search_flag(DataWi...
Compiling module xil_defaultlib.encoding_hash_search
Compiling module xil_defaultlib.encoding_hash_func_temp_key_ram
Compiling module xil_defaultlib.encoding_hash_func_temp_key(Data...
Compiling module xil_defaultlib.encoding_hash_func
Compiling module xil_defaultlib.encoding_lzw_compute
Compiling module xil_defaultlib.encoding_store
Compiling module xil_defaultlib.encoding_fifo_w8_d8192_A_ram
Compiling module xil_defaultlib.encoding_fifo_w8_d8192_A
Compiling module xil_defaultlib.encoding_fifo_w32_d8192_A_ram
Compiling module xil_defaultlib.encoding_fifo_w32_d8192_A
Compiling module xil_defaultlib.encoding_fifo_w64_d3_S_shiftReg
Compiling module xil_defaultlib.encoding_fifo_w64_d3_S
Compiling module xil_defaultlib.encoding_fifo_w16_d8192_A_ram
Compiling module xil_defaultlib.encoding_fifo_w16_d8192_A
Compiling module xil_defaultlib.encoding_start_for_lzw_compute_U...
Compiling module xil_defaultlib.encoding_start_for_lzw_compute_U...
Compiling module xil_defaultlib.encoding_start_for_store_U0_shif...
Compiling module xil_defaultlib.encoding_start_for_store_U0
Compiling module xil_defaultlib.encoding
Compiling module xil_defaultlib.AESL_axi_master_p0
Compiling module xil_defaultlib.AESL_axi_master_p1
Compiling module xil_defaultlib.AESL_axi_master_p2
Compiling module xil_defaultlib.AESL_axi_master_p3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.df_fifo_intf
Compiling module xil_defaultlib.df_process_intf
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_encoding_top
Compiling module work.glbl
Built simulation snapshot encoding

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /mnt/castor/seas_home/q/qiansh/Documents/532_prj/lzw_final/solution1/sim/verilog/xsim.dir/encoding/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Dec  7 20:45:36 2022...

****** xsim v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/encoding/xsim_script.tcl
# xsim {encoding} -autoloadwcfg -tclbatch {encoding.tcl}
Vivado Simulator 2020.2
Time resolution is 1 ps
source encoding.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "137000"
// RTL Simulation : 0 / 1 [n/a] @ "66600150000"
// RTL Simulation : 0 / 1 [n/a] @ "133200157000"
// RTL Simulation : 0 / 1 [n/a] @ "199800163000"
// RTL Simulation : 0 / 1 [n/a] @ "266400170000"
// RTL Simulation : 0 / 1 [n/a] @ "333000176000"
// RTL Simulation : 0 / 1 [n/a] @ "399600183000"
// RTL Simulation : 0 / 1 [n/a] @ "466200190000"
