#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Jul 06 11:15:47 2021
# Process ID: 15728
# Current directory: C:/Users/033-16-0017/lab_04/lab_04.runs/synth_1
# Command line: vivado.exe -log Time_multiplexing.vds -mode batch -messageDb vivado.pb -notrace -source Time_multiplexing.tcl
# Log file: C:/Users/033-16-0017/lab_04/lab_04.runs/synth_1/Time_multiplexing.vds
# Journal file: C:/Users/033-16-0017/lab_04/lab_04.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Time_multiplexing.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2016.2/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top Time_multiplexing -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15544 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 299.621 ; gain = 93.047
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Time_multiplexing' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:5]
INFO: [Synth 8-638] synthesizing module 'Blinky_1Hz' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:469]
INFO: [Synth 8-256] done synthesizing module 'Blinky_1Hz' (1#1) [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:469]
INFO: [Synth 8-638] synthesizing module 'Seconds_counter' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:322]
INFO: [Synth 8-256] done synthesizing module 'Seconds_counter' (2#1) [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:322]
INFO: [Synth 8-638] synthesizing module 'Segment_Seconds' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:229]
INFO: [Synth 8-256] done synthesizing module 'Segment_Seconds' (3#1) [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:229]
INFO: [Synth 8-638] synthesizing module 'Minuts_counter' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:357]
WARNING: [Synth 8-5788] Register enable_reg in module Minuts_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:389]
INFO: [Synth 8-256] done synthesizing module 'Minuts_counter' (4#1) [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:357]
INFO: [Synth 8-638] synthesizing module 'Segments_Minuts' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:141]
INFO: [Synth 8-256] done synthesizing module 'Segments_Minuts' (5#1) [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:141]
INFO: [Synth 8-638] synthesizing module 'Hour_Counter' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:414]
WARNING: [Synth 8-5788] Register enable_reg in module Hour_Counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:445]
INFO: [Synth 8-256] done synthesizing module 'Hour_Counter' (6#1) [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:414]
INFO: [Synth 8-638] synthesizing module 'Hours_segment' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:107]
INFO: [Synth 8-256] done synthesizing module 'Hours_segment' (7#1) [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:107]
INFO: [Synth 8-256] done synthesizing module 'Time_multiplexing' (8#1) [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 336.984 ; gain = 130.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 336.984 ; gain = 130.410
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/033-16-0017/lab_04/lab_04.srcs/constrs_1/new/Time_Multi.xdc]
Finished Parsing XDC File [C:/Users/033-16-0017/lab_04/lab_04.srcs/constrs_1/new/Time_Multi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/033-16-0017/lab_04/lab_04.srcs/constrs_1/new/Time_Multi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Time_multiplexing_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Time_multiplexing_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 638.941 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'LED_out_reg' [C:/Users/033-16-0017/lab_04/lab_04.srcs/sources_1/new/Time_multiplexing.v:51]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  14 Input     14 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Time_multiplexing 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module Blinky_1Hz 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module Seconds_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
Module Minuts_counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	                6 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module Hour_Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Hours_segment 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input     14 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Time_multiplexing has port Anode_Activate[1] driven by constant 1
WARNING: [Synth 8-3917] design Time_multiplexing has port Anode_Activate[0] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------+------------+---------------+----------------+
|Module Name       | RTL Object | Depth x Width | Implemented As | 
+------------------+------------+---------------+----------------+
|Segment_Seconds   | seg1       | 64x14         | LUT            | 
|Segments_Minuts   | seg2       | 64x14         | LUT            | 
|Time_multiplexing | inst2/seg1 | 64x14         | LUT            | 
|Time_multiplexing | inst4/seg2 | 64x14         | LUT            | 
+------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 638.941 ; gain = 432.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    16|
|3     |LUT1   |    52|
|4     |LUT2   |    18|
|5     |LUT3   |     9|
|6     |LUT4   |    14|
|7     |LUT5   |    26|
|8     |LUT6   |    45|
|9     |MUXF7  |    12|
|10    |MUXF8  |     1|
|11    |FDCE   |    54|
|12    |FDRE   |    35|
|13    |LD     |     7|
|14    |IBUF   |     3|
|15    |OBUF   |    15|
+------+-------+------+

Report Instance Areas: 
+------+---------+----------------+------+
|      |Instance |Module          |Cells |
+------+---------+----------------+------+
|1     |top      |                |   309|
|2     |  inst0  |Blinky_1Hz      |    90|
|3     |  inst1  |Seconds_counter |    31|
|4     |  inst3  |Minuts_counter  |    52|
|5     |  inst5  |Hour_Counter    |    57|
+------+---------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 638.941 ; gain = 432.367
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 638.941 ; gain = 113.430
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 638.941 ; gain = 432.367
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 7 instances were transformed.
  LD => LDCE: 7 instances

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 12 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 638.941 ; gain = 419.047
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 638.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jul 06 11:16:09 2021...
