// Copyright (c) 2004-2020 Microchip Technology Inc. and its subsidiaries.
// SPDX-License-Identifier: MIT

/*
 * This file is autogenerated by cml-utils 2020-05-20 11:49:50 +0000.
 * Commit ID: 13d3a8a7d35be05855bd1b5fc4215e7492774407 (dirty)
 */

#ifndef _LAN966X_MESA_REGS_H_
#define _LAN966X_MESA_REGS_H_

#define GENMASK(h, l) VTSS_ENCODE_BITMASK(l, (h) - (l) + 1)
#define LAN966x_BUILD_ID 1586530439

enum lan966x_target {
	TARGET_AFI = 0,
	TARGET_ANA = 1,
	TARGET_DEV = 2,
	TARGET_GCB = 10,
	TARGET_MEP = 12,
	TARGET_ORG = 13,
	TARGET_PTP = 14,
	TARGET_QS = 15,
	TARGET_QSYS = 16,
	TARGET_REW = 17,
	TARGET_RTE = 18,
	TARGET_SYS = 19,
	TARGET_VCAP = 20,
	NUM_TARGET = 23,
};

/*      AFI:MISC:MISC_CTRL */
#define AFI_MISC_CTRL             TARGET_AFI,0,1,3664,0,1,32,0,0,1,4

#define AFI_MISC_CTRL_AFI_ENA(x)                 ((x) & GENMASK(0, 0))
#define AFI_MISC_CTRL_AFI_ENA_M                  GENMASK(0, 0)
#define AFI_MISC_CTRL_AFI_ENA_X(x)               ((x) & GENMASK(0, 0))

/*      AFI:MISC:NEW_FRM_CTRL */
#define AFI_NEW_FRM_CTRL          TARGET_AFI,0,1,3664,0,1,32,4,0,1,4

#define AFI_NEW_FRM_CTRL_VLD(x)                  ((x) & GENMASK(0, 0))
#define AFI_NEW_FRM_CTRL_VLD_M                   GENMASK(0, 0)
#define AFI_NEW_FRM_CTRL_VLD_X(x)                ((x) & GENMASK(0, 0))

/*      AFI:MISC:NEW_FRM_INFO */
#define AFI_NEW_FRM_INFO          TARGET_AFI,0,1,3664,0,1,32,8,0,1,4

#define AFI_NEW_FRM_INFO_FRM_INFO(x)             ((x) & GENMASK(16, 0))
#define AFI_NEW_FRM_INFO_FRM_INFO_M              GENMASK(16, 0)
#define AFI_NEW_FRM_INFO_FRM_INFO_X(x)           ((x) & GENMASK(16, 0))

/*      AFI:MISC:ERR */
#define AFI_ERR                   TARGET_AFI,0,1,3664,0,1,32,12,0,1,4

#define AFI_ERR_ERR_FRM_OUT_NEG_STICKY(x)        ((x) & GENMASK(0, 0))
#define AFI_ERR_ERR_FRM_OUT_NEG_STICKY_M         GENMASK(0, 0)
#define AFI_ERR_ERR_FRM_OUT_NEG_STICKY_X(x)      ((x) & GENMASK(0, 0))

/*      AFI:MISC:WARN */
#define AFI_WARN                  TARGET_AFI,0,1,3664,0,1,32,16,0,1,4

#define AFI_WARN_WARN_NEW_FRM_VLD_STICKY(x)      ((x) & GENMASK(0, 0))
#define AFI_WARN_WARN_NEW_FRM_VLD_STICKY_M       GENMASK(0, 0)
#define AFI_WARN_WARN_NEW_FRM_VLD_STICKY_X(x)    ((x) & GENMASK(0, 0))

#define AFI_WARN_WARN_FRM_OUT_MAX_STICKY(x)      (((x) << 1) & GENMASK(1, 1))
#define AFI_WARN_WARN_FRM_OUT_MAX_STICKY_M       GENMASK(1, 1)
#define AFI_WARN_WARN_FRM_OUT_MAX_STICKY_X(x)    (((x) & GENMASK(1, 1)) >> 1)

#define AFI_WARN_WARN_ENQ_STOP_STICKY(x)         (((x) << 2) & GENMASK(2, 2))
#define AFI_WARN_WARN_ENQ_STOP_STICKY_M          GENMASK(2, 2)
#define AFI_WARN_WARN_ENQ_STOP_STICKY_X(x)       (((x) & GENMASK(2, 2)) >> 2)

#define AFI_WARN_WARN_TTI_BUSY_STICKY(x)         (((x) << 3) & GENMASK(3, 3))
#define AFI_WARN_WARN_TTI_BUSY_STICKY_M          GENMASK(3, 3)
#define AFI_WARN_WARN_TTI_BUSY_STICKY_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define AFI_WARN_WARN_DTI_CD_MAX_NEG_STICKY(x)   (((x) << 4) & GENMASK(4, 4))
#define AFI_WARN_WARN_DTI_CD_MAX_NEG_STICKY_M    GENMASK(4, 4)
#define AFI_WARN_WARN_DTI_CD_MAX_NEG_STICKY_X(x) (((x) & GENMASK(4, 4)) >> 4)

/*      AFI:MISC:STICKY_INFO */
#define AFI_STICKY_INFO           TARGET_AFI,0,1,3664,0,1,32,20,0,1,4

#define AFI_STICKY_INFO_PORT_NUM(x)              ((x) & GENMASK(3, 0))
#define AFI_STICKY_INFO_PORT_NUM_M               GENMASK(3, 0)
#define AFI_STICKY_INFO_PORT_NUM_X(x)            ((x) & GENMASK(3, 0))

#define AFI_STICKY_INFO_TTI_PTR(x)               (((x) << 8) & GENMASK(13, 8))
#define AFI_STICKY_INFO_TTI_PTR_M                GENMASK(13, 8)
#define AFI_STICKY_INFO_TTI_PTR_X(x)             (((x) & GENMASK(13, 8)) >> 8)

#define AFI_STICKY_INFO_STICKY_INFO_WR_CNT(x)    (((x) << 28) & GENMASK(31, 28))
#define AFI_STICKY_INFO_STICKY_INFO_WR_CNT_M     GENMASK(31, 28)
#define AFI_STICKY_INFO_STICKY_INFO_WR_CNT_X(x)  (((x) & GENMASK(31, 28)) >> 28)

/*      AFI:MISC:STICKY_INFO_ENA */
#define AFI_STICKY_INFO_ENA       TARGET_AFI,0,1,3664,0,1,32,24,0,1,4

#define AFI_STICKY_INFO_ENA_FRM_OUT_NEG(x)       ((x) & GENMASK(0, 0))
#define AFI_STICKY_INFO_ENA_FRM_OUT_NEG_M        GENMASK(0, 0)
#define AFI_STICKY_INFO_ENA_FRM_OUT_NEG_X(x)     ((x) & GENMASK(0, 0))

#define AFI_STICKY_INFO_ENA_FRM_OUT_MAX(x)       (((x) << 1) & GENMASK(1, 1))
#define AFI_STICKY_INFO_ENA_FRM_OUT_MAX_M        GENMASK(1, 1)
#define AFI_STICKY_INFO_ENA_FRM_OUT_MAX_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define AFI_STICKY_INFO_ENA_ENQ_STOP(x)          (((x) << 2) & GENMASK(2, 2))
#define AFI_STICKY_INFO_ENA_ENQ_STOP_M           GENMASK(2, 2)
#define AFI_STICKY_INFO_ENA_ENQ_STOP_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define AFI_STICKY_INFO_ENA_TTI_BUSY(x)          (((x) << 3) & GENMASK(3, 3))
#define AFI_STICKY_INFO_ENA_TTI_BUSY_M           GENMASK(3, 3)
#define AFI_STICKY_INFO_ENA_TTI_BUSY_X(x)        (((x) & GENMASK(3, 3)) >> 3)

/*      AFI:MISC:DTI_DUR_TICK_LEN */
#define AFI_DTI_DUR_TICK_LEN      TARGET_AFI,0,1,3664,0,1,32,28,0,1,4

#define AFI_DTI_DUR_TICK_LEN_DUR_TICK_LEN(x)     ((x) & GENMASK(16, 0))
#define AFI_DTI_DUR_TICK_LEN_DUR_TICK_LEN_M      GENMASK(16, 0)
#define AFI_DTI_DUR_TICK_LEN_DUR_TICK_LEN_X(x)   ((x) & GENMASK(16, 0))

/*      AFI:FRM_TBL:FRM_NXT_AND_TYPE */
#define AFI_FRM_NXT_AND_TYPE(g)   TARGET_AFI,0,1,2048,g,64,16,0,0,1,4

#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR(x)         ((x) & GENMASK(5, 0))
#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR_M          GENMASK(5, 0)
#define AFI_FRM_NXT_AND_TYPE_NEXT_PTR_X(x)       ((x) & GENMASK(5, 0))

#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE(x)       (((x) << 16) & GENMASK(16, 16))
#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE_M        GENMASK(16, 16)
#define AFI_FRM_NXT_AND_TYPE_ENTRY_TYPE_X(x)     (((x) & GENMASK(16, 16)) >> 16)

/*      AFI:FRM_TBL:FRM_ENTRY_PART0 */
#define AFI_FRM_ENTRY_PART0(g)    TARGET_AFI,0,1,2048,g,64,16,4,0,1,4

#define AFI_FRM_ENTRY_PART0_PART0(x)             ((x) & GENMASK(29, 0))
#define AFI_FRM_ENTRY_PART0_PART0_M              GENMASK(29, 0)
#define AFI_FRM_ENTRY_PART0_PART0_X(x)           ((x) & GENMASK(29, 0))

/*      AFI:FRM_TBL:FRM_ENTRY_PART1 */
#define AFI_FRM_ENTRY_PART1(g)    TARGET_AFI,0,1,2048,g,64,16,8,0,1,4

#define AFI_FRM_ENTRY_PART1_PART1(x)             ((x) & GENMASK(5, 0))
#define AFI_FRM_ENTRY_PART1_PART1_M              GENMASK(5, 0)
#define AFI_FRM_ENTRY_PART1_PART1_X(x)           ((x) & GENMASK(5, 0))

/*      AFI:DTI_TBL:DTI_MODE */
#define AFI_DTI_MODE(g)           TARGET_AFI,0,1,3072,g,16,32,0,0,1,4

#define AFI_DTI_MODE_MODE(x)                     ((x) & GENMASK(1, 0))
#define AFI_DTI_MODE_MODE_M                      GENMASK(1, 0)
#define AFI_DTI_MODE_MODE_X(x)                   ((x) & GENMASK(1, 0))

#define AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT(x)   (((x) << 2) & GENMASK(7, 2))
#define AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT_M    GENMASK(7, 2)
#define AFI_DTI_MODE_TRAILING_DELAY_SEQ_CNT_X(x) (((x) & GENMASK(7, 2)) >> 2)

#define AFI_DTI_MODE_FRM_INJ_CNT(x)              (((x) << 8) & GENMASK(15, 8))
#define AFI_DTI_MODE_FRM_INJ_CNT_M               GENMASK(15, 8)
#define AFI_DTI_MODE_FRM_INJ_CNT_X(x)            (((x) & GENMASK(15, 8)) >> 8)

#define AFI_DTI_MODE_FC_POSTPONE_LEN(x)          (((x) << 16) & GENMASK(23, 16))
#define AFI_DTI_MODE_FC_POSTPONE_LEN_M           GENMASK(23, 16)
#define AFI_DTI_MODE_FC_POSTPONE_LEN_X(x)        (((x) & GENMASK(23, 16)) >> 16)

#define AFI_DTI_MODE_DTI_NEXT(x)                 (((x) << 24) & GENMASK(27, 24))
#define AFI_DTI_MODE_DTI_NEXT_M                  GENMASK(27, 24)
#define AFI_DTI_MODE_DTI_NEXT_X(x)               (((x) & GENMASK(27, 24)) >> 24)

#define AFI_DTI_MODE_FC_POSTPONE_MODE(x)         (((x) << 31) & GENMASK(31, 31))
#define AFI_DTI_MODE_FC_POSTPONE_MODE_M          GENMASK(31, 31)
#define AFI_DTI_MODE_FC_POSTPONE_MODE_X(x)       (((x) & GENMASK(31, 31)) >> 31)

/*      AFI:DTI_TBL:DTI_PORT_QU */
#define AFI_DTI_PORT_QU(g)        TARGET_AFI,0,1,3072,g,16,32,4,0,1,4

#define AFI_DTI_PORT_QU_PORT_NUM(x)              ((x) & GENMASK(3, 0))
#define AFI_DTI_PORT_QU_PORT_NUM_M               GENMASK(3, 0)
#define AFI_DTI_PORT_QU_PORT_NUM_X(x)            ((x) & GENMASK(3, 0))

#define AFI_DTI_PORT_QU_QU_NUM(x)                (((x) << 8) & GENMASK(17, 8))
#define AFI_DTI_PORT_QU_QU_NUM_M                 GENMASK(17, 8)
#define AFI_DTI_PORT_QU_QU_NUM_X(x)              (((x) & GENMASK(17, 8)) >> 8)

/*      AFI:DTI_TBL:DTI_FRM */
#define AFI_DTI_FRM(g)            TARGET_AFI,0,1,3072,g,16,32,8,0,1,4

#define AFI_DTI_FRM_FIRST_FRM_PTR(x)             ((x) & GENMASK(5, 0))
#define AFI_DTI_FRM_FIRST_FRM_PTR_M              GENMASK(5, 0)
#define AFI_DTI_FRM_FIRST_FRM_PTR_X(x)           ((x) & GENMASK(5, 0))

#define AFI_DTI_FRM_NEXT_FRM_PTR(x)              (((x) << 16) & GENMASK(21, 16))
#define AFI_DTI_FRM_NEXT_FRM_PTR_M               GENMASK(21, 16)
#define AFI_DTI_FRM_NEXT_FRM_PTR_X(x)            (((x) & GENMASK(21, 16)) >> 16)

/*      AFI:DTI_TBL:DTI_CNT */
#define AFI_DTI_CNT(g)            TARGET_AFI,0,1,3072,g,16,32,12,0,1,4

#define AFI_DTI_CNT_CNT(x)                       ((x) & GENMASK(30, 0))
#define AFI_DTI_CNT_CNT_M                        GENMASK(30, 0)
#define AFI_DTI_CNT_CNT_X(x)                     ((x) & GENMASK(30, 0))

/*      AFI:DTI_TBL:DTI_DURATION */
#define AFI_DTI_DURATION(g)       TARGET_AFI,0,1,3072,g,16,32,16,0,1,4

#define AFI_DTI_DURATION_DURATION(x)             ((x) & GENMASK(30, 0))
#define AFI_DTI_DURATION_DURATION_M              GENMASK(30, 0)
#define AFI_DTI_DURATION_DURATION_X(x)           ((x) & GENMASK(30, 0))

/*      AFI:DTI_MISC:DTI_FC_CNT_DOWN */
#define AFI_DTI_FC_CNT_DOWN(g)    TARGET_AFI,0,1,3696,g,16,12,0,0,1,4

#define AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN(x)       ((x) & GENMASK(7, 0))
#define AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN_M        GENMASK(7, 0)
#define AFI_DTI_FC_CNT_DOWN_FC_CNT_DOWN_X(x)     ((x) & GENMASK(7, 0))

/*      AFI:DTI_MISC:DTI_CNT_DOWN */
#define AFI_DTI_CNT_DOWN(g)       TARGET_AFI,0,1,3696,g,16,12,4,0,1,4

#define AFI_DTI_CNT_DOWN_CNT_DOWN(x)             ((x) & GENMASK(30, 0))
#define AFI_DTI_CNT_DOWN_CNT_DOWN_M              GENMASK(30, 0)
#define AFI_DTI_CNT_DOWN_CNT_DOWN_X(x)           ((x) & GENMASK(30, 0))

/*      AFI:DTI_MISC:DTI_CTRL */
#define AFI_DTI_CTRL(g)           TARGET_AFI,0,1,3696,g,16,12,8,0,1,4

#define AFI_DTI_CTRL_ENA(x)                      ((x) & GENMASK(0, 0))
#define AFI_DTI_CTRL_ENA_M                       GENMASK(0, 0)
#define AFI_DTI_CTRL_ENA_X(x)                    ((x) & GENMASK(0, 0))

#define AFI_DTI_CTRL_BW(x)                       (((x) << 1) & GENMASK(1, 1))
#define AFI_DTI_CTRL_BW_M                        GENMASK(1, 1)
#define AFI_DTI_CTRL_BW_X(x)                     (((x) & GENMASK(1, 1)) >> 1)

/*      AFI:TTI_TBL:TTI_PORT_QU */
#define AFI_TTI_PORT_QU(g)        TARGET_AFI,0,1,0,g,64,32,0,0,1,4

#define AFI_TTI_PORT_QU_PORT_NUM(x)              ((x) & GENMASK(3, 0))
#define AFI_TTI_PORT_QU_PORT_NUM_M               GENMASK(3, 0)
#define AFI_TTI_PORT_QU_PORT_NUM_X(x)            ((x) & GENMASK(3, 0))

#define AFI_TTI_PORT_QU_QU_NUM(x)                (((x) << 8) & GENMASK(17, 8))
#define AFI_TTI_PORT_QU_QU_NUM_M                 GENMASK(17, 8)
#define AFI_TTI_PORT_QU_QU_NUM_X(x)              (((x) & GENMASK(17, 8)) >> 8)

/*      AFI:TTI_TBL:TTI_TIMER */
#define AFI_TTI_TIMER(g)          TARGET_AFI,0,1,0,g,64,32,4,0,1,4

#define AFI_TTI_TIMER_TICK_IDX(x)                ((x) & GENMASK(2, 0))
#define AFI_TTI_TIMER_TICK_IDX_M                 GENMASK(2, 0)
#define AFI_TTI_TIMER_TICK_IDX_X(x)              ((x) & GENMASK(2, 0))

#define AFI_TTI_TIMER_JITTER(x)                  (((x) << 4) & GENMASK(5, 4))
#define AFI_TTI_TIMER_JITTER_M                   GENMASK(5, 4)
#define AFI_TTI_TIMER_JITTER_X(x)                (((x) & GENMASK(5, 4)) >> 4)

#define AFI_TTI_TIMER_TIMER_ENA(x)               (((x) << 6) & GENMASK(6, 6))
#define AFI_TTI_TIMER_TIMER_ENA_M                GENMASK(6, 6)
#define AFI_TTI_TIMER_TIMER_ENA_X(x)             (((x) & GENMASK(6, 6)) >> 6)

#define AFI_TTI_TIMER_TIMER_LEN(x)               (((x) << 16) & GENMASK(24, 16))
#define AFI_TTI_TIMER_TIMER_LEN_M                GENMASK(24, 16)
#define AFI_TTI_TIMER_TIMER_LEN_X(x)             (((x) & GENMASK(24, 16)) >> 16)

/*      AFI:TTI_TBL:TTI_FRM */
#define AFI_TTI_FRM(g)            TARGET_AFI,0,1,0,g,64,32,8,0,1,4

#define AFI_TTI_FRM_FRM_PTR(x)                   ((x) & GENMASK(5, 0))
#define AFI_TTI_FRM_FRM_PTR_M                    GENMASK(5, 0)
#define AFI_TTI_FRM_FRM_PTR_X(x)                 ((x) & GENMASK(5, 0))

/*      AFI:TTI_TBL:TTI_TICKS */
#define AFI_TTI_TICKS(g)          TARGET_AFI,0,1,0,g,64,32,12,0,1,4

#define AFI_TTI_TICKS_TICK_CNT(x)                ((x) & GENMASK(8, 0))
#define AFI_TTI_TICKS_TICK_CNT_M                 GENMASK(8, 0)
#define AFI_TTI_TICKS_TICK_CNT_X(x)              ((x) & GENMASK(8, 0))

#define AFI_TTI_TICKS_LAST_TICK_ERA(x)           (((x) << 16) & GENMASK(16, 16))
#define AFI_TTI_TICKS_LAST_TICK_ERA_M            GENMASK(16, 16)
#define AFI_TTI_TICKS_LAST_TICK_ERA_X(x)         (((x) & GENMASK(16, 16)) >> 16)

/*      AFI:TTI_TBL:TTI_MISC_CFG */
#define AFI_TTI_MISC_CFG(g)       TARGET_AFI,0,1,0,g,64,32,16,0,1,4

#define AFI_TTI_MISC_CFG_INJ_CNT_ENA(x)          ((x) & GENMASK(0, 0))
#define AFI_TTI_MISC_CFG_INJ_CNT_ENA_M           GENMASK(0, 0)
#define AFI_TTI_MISC_CFG_INJ_CNT_ENA_X(x)        ((x) & GENMASK(0, 0))

/*      AFI:TTI_TICKS:TTI_TICK_BASE */
#define AFI_TTI_TICK_BASE         TARGET_AFI,0,1,3888,0,1,44,0,0,1,4

#define AFI_TTI_TICK_BASE_BASE_LEN(x)            ((x) & GENMASK(11, 0))
#define AFI_TTI_TICK_BASE_BASE_LEN_M             GENMASK(11, 0)
#define AFI_TTI_TICK_BASE_BASE_LEN_X(x)          ((x) & GENMASK(11, 0))

#define AFI_TTI_TICK_BASE_BASE_CNT(x)            (((x) << 16) & GENMASK(27, 16))
#define AFI_TTI_TICK_BASE_BASE_CNT_M             GENMASK(27, 16)
#define AFI_TTI_TICK_BASE_BASE_CNT_X(x)          (((x) & GENMASK(27, 16)) >> 16)

/*      AFI:TTI_TICKS:TTI_TICK_LEN_0_3 */
#define AFI_TTI_TICK_LEN_0_3      TARGET_AFI,0,1,3888,0,1,44,4,0,1,4

#define AFI_TTI_TICK_LEN_0_3_LEN0(x)             ((x) & GENMASK(7, 0))
#define AFI_TTI_TICK_LEN_0_3_LEN0_M              GENMASK(7, 0)
#define AFI_TTI_TICK_LEN_0_3_LEN0_X(x)           ((x) & GENMASK(7, 0))

#define AFI_TTI_TICK_LEN_0_3_LEN1(x)             (((x) << 8) & GENMASK(15, 8))
#define AFI_TTI_TICK_LEN_0_3_LEN1_M              GENMASK(15, 8)
#define AFI_TTI_TICK_LEN_0_3_LEN1_X(x)           (((x) & GENMASK(15, 8)) >> 8)

#define AFI_TTI_TICK_LEN_0_3_LEN2(x)             (((x) << 16) & GENMASK(23, 16))
#define AFI_TTI_TICK_LEN_0_3_LEN2_M              GENMASK(23, 16)
#define AFI_TTI_TICK_LEN_0_3_LEN2_X(x)           (((x) & GENMASK(23, 16)) >> 16)

#define AFI_TTI_TICK_LEN_0_3_LEN3(x)             (((x) << 24) & GENMASK(31, 24))
#define AFI_TTI_TICK_LEN_0_3_LEN3_M              GENMASK(31, 24)
#define AFI_TTI_TICK_LEN_0_3_LEN3_X(x)           (((x) & GENMASK(31, 24)) >> 24)

/*      AFI:TTI_TICKS:TTI_TICK_LEN_4_7 */
#define AFI_TTI_TICK_LEN_4_7      TARGET_AFI,0,1,3888,0,1,44,8,0,1,4

#define AFI_TTI_TICK_LEN_4_7_LEN4(x)             ((x) & GENMASK(7, 0))
#define AFI_TTI_TICK_LEN_4_7_LEN4_M              GENMASK(7, 0)
#define AFI_TTI_TICK_LEN_4_7_LEN4_X(x)           ((x) & GENMASK(7, 0))

#define AFI_TTI_TICK_LEN_4_7_LEN5(x)             (((x) << 8) & GENMASK(15, 8))
#define AFI_TTI_TICK_LEN_4_7_LEN5_M              GENMASK(15, 8)
#define AFI_TTI_TICK_LEN_4_7_LEN5_X(x)           (((x) & GENMASK(15, 8)) >> 8)

#define AFI_TTI_TICK_LEN_4_7_LEN6(x)             (((x) << 16) & GENMASK(23, 16))
#define AFI_TTI_TICK_LEN_4_7_LEN6_M              GENMASK(23, 16)
#define AFI_TTI_TICK_LEN_4_7_LEN6_X(x)           (((x) & GENMASK(23, 16)) >> 16)

#define AFI_TTI_TICK_LEN_4_7_LEN7(x)             (((x) << 24) & GENMASK(31, 24))
#define AFI_TTI_TICK_LEN_4_7_LEN7_M              GENMASK(31, 24)
#define AFI_TTI_TICK_LEN_4_7_LEN7_X(x)           (((x) & GENMASK(31, 24)) >> 24)

/*      AFI:TTI_TICKS:TTI_TICK_STATE */
#define AFI_TTI_TICK_STATE(r)     TARGET_AFI,0,1,3888,0,1,44,12,r,8,4

#define AFI_TTI_TICK_STATE_TICK_CNT(x)           ((x) & GENMASK(7, 0))
#define AFI_TTI_TICK_STATE_TICK_CNT_M            GENMASK(7, 0)
#define AFI_TTI_TICK_STATE_TICK_CNT_X(x)         ((x) & GENMASK(7, 0))

#define AFI_TTI_TICK_STATE_TICK_ERA(x)           (((x) << 16) & GENMASK(16, 16))
#define AFI_TTI_TICK_STATE_TICK_ERA_M            GENMASK(16, 16)
#define AFI_TTI_TICK_STATE_TICK_ERA_X(x)         (((x) & GENMASK(16, 16)) >> 16)

/*      AFI:TTI_MISC:TTI_CAL_SLOT_PTR */
#define AFI_TTI_CAL_SLOT_PTR(r)   TARGET_AFI,0,1,3932,0,1,64,0,r,4,4

#define AFI_TTI_CAL_SLOT_PTR_SLOT_START_PTR(x)   ((x) & GENMASK(5, 0))
#define AFI_TTI_CAL_SLOT_PTR_SLOT_START_PTR_M    GENMASK(5, 0)
#define AFI_TTI_CAL_SLOT_PTR_SLOT_START_PTR_X(x) ((x) & GENMASK(5, 0))

#define AFI_TTI_CAL_SLOT_PTR_SLOT_END_PTR(x)     (((x) << 16) & GENMASK(21, 16))
#define AFI_TTI_CAL_SLOT_PTR_SLOT_END_PTR_M      GENMASK(21, 16)
#define AFI_TTI_CAL_SLOT_PTR_SLOT_END_PTR_X(x)   (((x) & GENMASK(21, 16)) >> 16)

/*      AFI:TTI_MISC:TTI_CAL_SLOT_CNT */
#define AFI_TTI_CAL_SLOT_CNT(r)   TARGET_AFI,0,1,3932,0,1,64,16,r,4,4

#define AFI_TTI_CAL_SLOT_CNT_SLOT_CNT(x)         ((x) & GENMASK(7, 0))
#define AFI_TTI_CAL_SLOT_CNT_SLOT_CNT_M          GENMASK(7, 0)
#define AFI_TTI_CAL_SLOT_CNT_SLOT_CNT_X(x)       ((x) & GENMASK(7, 0))

/*      AFI:TTI_MISC:TTI_CAL_STATE */
#define AFI_TTI_CAL_STATE(r)      TARGET_AFI,0,1,3932,0,1,64,32,r,4,4

#define AFI_TTI_CAL_STATE_SLOT_TIME_MAX(x)       (((x) << 16) & GENMASK(25, 16))
#define AFI_TTI_CAL_STATE_SLOT_TIME_MAX_M        GENMASK(25, 16)
#define AFI_TTI_CAL_STATE_SLOT_TIME_MAX_X(x)     (((x) & GENMASK(25, 16)) >> 16)

#define AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR(x)    ((x) & GENMASK(5, 0))
#define AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR_M     GENMASK(5, 0)
#define AFI_TTI_CAL_STATE_SLOT_TTI_TBL_PTR_X(x)  ((x) & GENMASK(5, 0))

/*      AFI:TTI_MISC:TTI_CTRL */
#define AFI_TTI_CTRL              TARGET_AFI,0,1,3932,0,1,64,48,0,1,4

#define AFI_TTI_CTRL_TTI_ENA(x)                  ((x) & GENMASK(0, 0))
#define AFI_TTI_CTRL_TTI_ENA_M                   GENMASK(0, 0)
#define AFI_TTI_CTRL_TTI_ENA_X(x)                ((x) & GENMASK(0, 0))

#define AFI_TTI_CTRL_TTI_INIT(x)                 (((x) << 1) & GENMASK(1, 1))
#define AFI_TTI_CTRL_TTI_INIT_M                  GENMASK(1, 1)
#define AFI_TTI_CTRL_TTI_INIT_X(x)               (((x) & GENMASK(1, 1)) >> 1)

#define AFI_TTI_CTRL_TTI_SERIAL_ENA(x)           (((x) << 2) & GENMASK(2, 2))
#define AFI_TTI_CTRL_TTI_SERIAL_ENA_M            GENMASK(2, 2)
#define AFI_TTI_CTRL_TTI_SERIAL_ENA_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define AFI_TTI_CTRL_TTI_CAL_LEN(x)              (((x) << 4) & GENMASK(5, 4))
#define AFI_TTI_CTRL_TTI_CAL_LEN_M               GENMASK(5, 4)
#define AFI_TTI_CTRL_TTI_CAL_LEN_X(x)            (((x) & GENMASK(5, 4)) >> 4)

#define AFI_TTI_CTRL_TTI_CSR_RSV(x)              (((x) << 8) & GENMASK(15, 8))
#define AFI_TTI_CTRL_TTI_CSR_RSV_M               GENMASK(15, 8)
#define AFI_TTI_CTRL_TTI_CSR_RSV_X(x)            (((x) & GENMASK(15, 8)) >> 8)

#define AFI_TTI_CTRL_TTI_CAL_PTR(x)              (((x) << 16) & GENMASK(17, 16))
#define AFI_TTI_CTRL_TTI_CAL_PTR_M               GENMASK(17, 16)
#define AFI_TTI_CTRL_TTI_CAL_PTR_X(x)            (((x) & GENMASK(17, 16)) >> 16)

#define AFI_TTI_CTRL_TTI_CAL_CNT(x)              (((x) << 20) & GENMASK(27, 20))
#define AFI_TTI_CTRL_TTI_CAL_CNT_M               GENMASK(27, 20)
#define AFI_TTI_CTRL_TTI_CAL_CNT_X(x)            (((x) & GENMASK(27, 20)) >> 20)

/*      AFI:TTI_MISC:TTI_INJ_CNT */
#define AFI_TTI_INJ_CNT           TARGET_AFI,0,1,3932,0,1,64,52,0,1,4

#define AFI_TTI_INJ_CNT_TTI_INJ_CNT(x)           ((x) & GENMASK(29, 0))
#define AFI_TTI_INJ_CNT_TTI_INJ_CNT_M            GENMASK(29, 0)
#define AFI_TTI_INJ_CNT_TTI_INJ_CNT_X(x)         ((x) & GENMASK(29, 0))

/*      AFI:TTI_MISC:TTI_RAND_STATE */
#define AFI_TTI_RAND_STATE        TARGET_AFI,0,1,3932,0,1,64,56,0,1,4

#define AFI_TTI_RAND_STATE_TTI_RAND_STATE(x)     ((x) & GENMASK(17, 0))
#define AFI_TTI_RAND_STATE_TTI_RAND_STATE_M      GENMASK(17, 0)
#define AFI_TTI_RAND_STATE_TTI_RAND_STATE_X(x)   ((x) & GENMASK(17, 0))

/*      AFI:TTI_MISC:TTI_PORT_FRM_OUT */
#define AFI_TTI_PORT_FRM_OUT      TARGET_AFI,0,1,3932,0,1,64,60,0,1,4

#define AFI_TTI_PORT_FRM_OUT_MAX(x)              ((x) & GENMASK(9, 0))
#define AFI_TTI_PORT_FRM_OUT_MAX_M               GENMASK(9, 0)
#define AFI_TTI_PORT_FRM_OUT_MAX_X(x)            ((x) & GENMASK(9, 0))

/*      AFI:PORT_TBL:PORT_FRM_OUT */
#define AFI_PORT_FRM_OUT(g)       TARGET_AFI,0,1,3584,g,10,8,0,0,1,4

#define AFI_PORT_FRM_OUT_FRM_OUT_CNT(x)          (((x) << 16) & GENMASK(26, 16))
#define AFI_PORT_FRM_OUT_FRM_OUT_CNT_M           GENMASK(26, 16)
#define AFI_PORT_FRM_OUT_FRM_OUT_CNT_X(x)        (((x) & GENMASK(26, 16)) >> 16)

/*      AFI:PORT_TBL:PORT_CFG */
#define AFI_PORT_CFG(g)           TARGET_AFI,0,1,3584,g,10,8,4,0,1,4

#define AFI_PORT_CFG_FRM_OUT_MAX(x)              ((x) & GENMASK(9, 0))
#define AFI_PORT_CFG_FRM_OUT_MAX_M               GENMASK(9, 0)
#define AFI_PORT_CFG_FRM_OUT_MAX_X(x)            ((x) & GENMASK(9, 0))

#define AFI_PORT_CFG_FC_SKIP_TTI_INJ(x)          (((x) << 16) & GENMASK(16, 16))
#define AFI_PORT_CFG_FC_SKIP_TTI_INJ_M           GENMASK(16, 16)
#define AFI_PORT_CFG_FC_SKIP_TTI_INJ_X(x)        (((x) & GENMASK(16, 16)) >> 16)

/*      ANA:ANA:ADVLEARN */
#define ANA_ADVLEARN              TARGET_ANA,0,1,31744,0,1,240,0,0,1,4

#define ANA_ADVLEARN_VLAN_CHK(x)                 (((x) << 8) & GENMASK(8, 8))
#define ANA_ADVLEARN_VLAN_CHK_M                  GENMASK(8, 8)
#define ANA_ADVLEARN_VLAN_CHK_X(x)               (((x) & GENMASK(8, 8)) >> 8)

#define ANA_ADVLEARN_LEARN_MIRROR(x)             ((x) & GENMASK(7, 0))
#define ANA_ADVLEARN_LEARN_MIRROR_M              GENMASK(7, 0)
#define ANA_ADVLEARN_LEARN_MIRROR_X(x)           ((x) & GENMASK(7, 0))

/*      ANA:ANA:VLANMASK */
#define ANA_VLANMASK              TARGET_ANA,0,1,31744,0,1,240,4,0,1,4

#define ANA_VLANMASK_VLANMASK(x)                 ((x) & GENMASK(8, 0))
#define ANA_VLANMASK_VLANMASK_M                  GENMASK(8, 0)
#define ANA_VLANMASK_VLANMASK_X(x)               ((x) & GENMASK(8, 0))

/*      ANA:ANA:ANAGEFIL */
#define ANA_ANAGEFIL              TARGET_ANA,0,1,31744,0,1,240,8,0,1,4

#define ANA_ANAGEFIL_AGE_LOCKED(x)               (((x) << 20) & GENMASK(20, 20))
#define ANA_ANAGEFIL_AGE_LOCKED_M                GENMASK(20, 20)
#define ANA_ANAGEFIL_AGE_LOCKED_X(x)             (((x) & GENMASK(20, 20)) >> 20)

#define ANA_ANAGEFIL_PID_EN(x)                   (((x) << 19) & GENMASK(19, 19))
#define ANA_ANAGEFIL_PID_EN_M                    GENMASK(19, 19)
#define ANA_ANAGEFIL_PID_EN_X(x)                 (((x) & GENMASK(19, 19)) >> 19)

#define ANA_ANAGEFIL_PID_VAL(x)                  (((x) << 14) & GENMASK(18, 14))
#define ANA_ANAGEFIL_PID_VAL_M                   GENMASK(18, 14)
#define ANA_ANAGEFIL_PID_VAL_X(x)                (((x) & GENMASK(18, 14)) >> 14)

#define ANA_ANAGEFIL_VID_EN(x)                   (((x) << 13) & GENMASK(13, 13))
#define ANA_ANAGEFIL_VID_EN_M                    GENMASK(13, 13)
#define ANA_ANAGEFIL_VID_EN_X(x)                 (((x) & GENMASK(13, 13)) >> 13)

#define ANA_ANAGEFIL_VID_VAL(x)                  ((x) & GENMASK(12, 0))
#define ANA_ANAGEFIL_VID_VAL_M                   GENMASK(12, 0)
#define ANA_ANAGEFIL_VID_VAL_X(x)                ((x) & GENMASK(12, 0))

/*      ANA:ANA:ANAINTR */
#define ANA_ANAINTR               TARGET_ANA,0,1,31744,0,1,240,12,0,1,4

#define ANA_ANAINTR_INTR(x)                      (((x) << 1) & GENMASK(1, 1))
#define ANA_ANAINTR_INTR_M                       GENMASK(1, 1)
#define ANA_ANAINTR_INTR_X(x)                    (((x) & GENMASK(1, 1)) >> 1)

#define ANA_ANAINTR_INTR_ENA(x)                  ((x) & GENMASK(0, 0))
#define ANA_ANAINTR_INTR_ENA_M                   GENMASK(0, 0)
#define ANA_ANAINTR_INTR_ENA_X(x)                ((x) & GENMASK(0, 0))

/*      ANA:ANA:ANEVENTS */
#define ANA_ANEVENTS              TARGET_ANA,0,1,31744,0,1,240,16,0,1,4

#define ANA_ANEVENTS_CHANGE2SW(x)                (((x) << 31) & GENMASK(31, 31))
#define ANA_ANEVENTS_CHANGE2SW_M                 GENMASK(31, 31)
#define ANA_ANEVENTS_CHANGE2SW_X(x)              (((x) & GENMASK(31, 31)) >> 31)

#define ANA_ANEVENTS_LLCT_PORT_ERR(x)            (((x) << 30) & GENMASK(30, 30))
#define ANA_ANEVENTS_LLCT_PORT_ERR_M             GENMASK(30, 30)
#define ANA_ANEVENTS_LLCT_PORT_ERR_X(x)          (((x) & GENMASK(30, 30)) >> 30)

#define ANA_ANEVENTS_RT_FWD(x)                   (((x) << 29) & GENMASK(29, 29))
#define ANA_ANEVENTS_RT_FWD_M                    GENMASK(29, 29)
#define ANA_ANEVENTS_RT_FWD_X(x)                 (((x) & GENMASK(29, 29)) >> 29)

#define ANA_ANEVENTS_FLOOD_DISCARD(x)            (((x) << 28) & GENMASK(28, 28))
#define ANA_ANEVENTS_FLOOD_DISCARD_M             GENMASK(28, 28)
#define ANA_ANEVENTS_FLOOD_DISCARD_X(x)          (((x) & GENMASK(28, 28)) >> 28)

#define ANA_ANEVENTS_MSTI_DROP(x)                (((x) << 27) & GENMASK(27, 27))
#define ANA_ANEVENTS_MSTI_DROP_M                 GENMASK(27, 27)
#define ANA_ANEVENTS_MSTI_DROP_X(x)              (((x) & GENMASK(27, 27)) >> 27)

#define ANA_ANEVENTS_ACLKILL(x)                  (((x) << 26) & GENMASK(26, 26))
#define ANA_ANEVENTS_ACLKILL_M                   GENMASK(26, 26)
#define ANA_ANEVENTS_ACLKILL_X(x)                (((x) & GENMASK(26, 26)) >> 26)

#define ANA_ANEVENTS_ACLUSED(x)                  (((x) << 25) & GENMASK(25, 25))
#define ANA_ANEVENTS_ACLUSED_M                   GENMASK(25, 25)
#define ANA_ANEVENTS_ACLUSED_X(x)                (((x) & GENMASK(25, 25)) >> 25)

#define ANA_ANEVENTS_AUTOAGE(x)                  (((x) << 24) & GENMASK(24, 24))
#define ANA_ANEVENTS_AUTOAGE_M                   GENMASK(24, 24)
#define ANA_ANEVENTS_AUTOAGE_X(x)                (((x) & GENMASK(24, 24)) >> 24)

#define ANA_ANEVENTS_LEARN_DROP(x)               (((x) << 23) & GENMASK(23, 23))
#define ANA_ANEVENTS_LEARN_DROP_M                GENMASK(23, 23)
#define ANA_ANEVENTS_LEARN_DROP_X(x)             (((x) & GENMASK(23, 23)) >> 23)

#define ANA_ANEVENTS_AGED_ENTRY(x)               (((x) << 22) & GENMASK(22, 22))
#define ANA_ANEVENTS_AGED_ENTRY_M                GENMASK(22, 22)
#define ANA_ANEVENTS_AGED_ENTRY_X(x)             (((x) & GENMASK(22, 22)) >> 22)

#define ANA_ANEVENTS_CPU_LEARN_FAILED(x)         (((x) << 21) & GENMASK(21, 21))
#define ANA_ANEVENTS_CPU_LEARN_FAILED_M          GENMASK(21, 21)
#define ANA_ANEVENTS_CPU_LEARN_FAILED_X(x)       (((x) & GENMASK(21, 21)) >> 21)

#define ANA_ANEVENTS_AUTO_LEARN_FAILED(x)        (((x) << 20) & GENMASK(20, 20))
#define ANA_ANEVENTS_AUTO_LEARN_FAILED_M         GENMASK(20, 20)
#define ANA_ANEVENTS_AUTO_LEARN_FAILED_X(x)      (((x) & GENMASK(20, 20)) >> 20)

#define ANA_ANEVENTS_LEARN_REMOVE(x)             (((x) << 19) & GENMASK(19, 19))
#define ANA_ANEVENTS_LEARN_REMOVE_M              GENMASK(19, 19)
#define ANA_ANEVENTS_LEARN_REMOVE_X(x)           (((x) & GENMASK(19, 19)) >> 19)

#define ANA_ANEVENTS_AUTO_LEARNED(x)             (((x) << 18) & GENMASK(18, 18))
#define ANA_ANEVENTS_AUTO_LEARNED_M              GENMASK(18, 18)
#define ANA_ANEVENTS_AUTO_LEARNED_X(x)           (((x) & GENMASK(18, 18)) >> 18)

#define ANA_ANEVENTS_AUTO_MOVED(x)               (((x) << 17) & GENMASK(17, 17))
#define ANA_ANEVENTS_AUTO_MOVED_M                GENMASK(17, 17)
#define ANA_ANEVENTS_AUTO_MOVED_X(x)             (((x) & GENMASK(17, 17)) >> 17)

#define ANA_ANEVENTS_DROPPED(x)                  (((x) << 16) & GENMASK(16, 16))
#define ANA_ANEVENTS_DROPPED_M                   GENMASK(16, 16)
#define ANA_ANEVENTS_DROPPED_X(x)                (((x) & GENMASK(16, 16)) >> 16)

#define ANA_ANEVENTS_CLASSIFIED_DROP(x)          (((x) << 15) & GENMASK(15, 15))
#define ANA_ANEVENTS_CLASSIFIED_DROP_M           GENMASK(15, 15)
#define ANA_ANEVENTS_CLASSIFIED_DROP_X(x)        (((x) & GENMASK(15, 15)) >> 15)

#define ANA_ANEVENTS_CLASSIFIED_COPY(x)          (((x) << 14) & GENMASK(14, 14))
#define ANA_ANEVENTS_CLASSIFIED_COPY_M           GENMASK(14, 14)
#define ANA_ANEVENTS_CLASSIFIED_COPY_X(x)        (((x) & GENMASK(14, 14)) >> 14)

#define ANA_ANEVENTS_VLAN_DISCARD(x)             (((x) << 13) & GENMASK(13, 13))
#define ANA_ANEVENTS_VLAN_DISCARD_M              GENMASK(13, 13)
#define ANA_ANEVENTS_VLAN_DISCARD_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define ANA_ANEVENTS_FWD_DISCARD(x)              (((x) << 12) & GENMASK(12, 12))
#define ANA_ANEVENTS_FWD_DISCARD_M               GENMASK(12, 12)
#define ANA_ANEVENTS_FWD_DISCARD_X(x)            (((x) & GENMASK(12, 12)) >> 12)

#define ANA_ANEVENTS_MULTICAST_FLOOD(x)          (((x) << 11) & GENMASK(11, 11))
#define ANA_ANEVENTS_MULTICAST_FLOOD_M           GENMASK(11, 11)
#define ANA_ANEVENTS_MULTICAST_FLOOD_X(x)        (((x) & GENMASK(11, 11)) >> 11)

#define ANA_ANEVENTS_UNICAST_FLOOD(x)            (((x) << 10) & GENMASK(10, 10))
#define ANA_ANEVENTS_UNICAST_FLOOD_M             GENMASK(10, 10)
#define ANA_ANEVENTS_UNICAST_FLOOD_X(x)          (((x) & GENMASK(10, 10)) >> 10)

#define ANA_ANEVENTS_DEST_KNOWN(x)               (((x) << 9) & GENMASK(9, 9))
#define ANA_ANEVENTS_DEST_KNOWN_M                GENMASK(9, 9)
#define ANA_ANEVENTS_DEST_KNOWN_X(x)             (((x) & GENMASK(9, 9)) >> 9)

#define ANA_ANEVENTS_BUCKET3_MATCH(x)            (((x) << 8) & GENMASK(8, 8))
#define ANA_ANEVENTS_BUCKET3_MATCH_M             GENMASK(8, 8)
#define ANA_ANEVENTS_BUCKET3_MATCH_X(x)          (((x) & GENMASK(8, 8)) >> 8)

#define ANA_ANEVENTS_BUCKET2_MATCH(x)            (((x) << 7) & GENMASK(7, 7))
#define ANA_ANEVENTS_BUCKET2_MATCH_M             GENMASK(7, 7)
#define ANA_ANEVENTS_BUCKET2_MATCH_X(x)          (((x) & GENMASK(7, 7)) >> 7)

#define ANA_ANEVENTS_BUCKET1_MATCH(x)            (((x) << 6) & GENMASK(6, 6))
#define ANA_ANEVENTS_BUCKET1_MATCH_M             GENMASK(6, 6)
#define ANA_ANEVENTS_BUCKET1_MATCH_X(x)          (((x) & GENMASK(6, 6)) >> 6)

#define ANA_ANEVENTS_BUCKET0_MATCH(x)            (((x) << 5) & GENMASK(5, 5))
#define ANA_ANEVENTS_BUCKET0_MATCH_M             GENMASK(5, 5)
#define ANA_ANEVENTS_BUCKET0_MATCH_X(x)          (((x) & GENMASK(5, 5)) >> 5)

#define ANA_ANEVENTS_CPU_OPERATION(x)            (((x) << 4) & GENMASK(4, 4))
#define ANA_ANEVENTS_CPU_OPERATION_M             GENMASK(4, 4)
#define ANA_ANEVENTS_CPU_OPERATION_X(x)          (((x) & GENMASK(4, 4)) >> 4)

#define ANA_ANEVENTS_DMAC_LOOKUP(x)              (((x) << 3) & GENMASK(3, 3))
#define ANA_ANEVENTS_DMAC_LOOKUP_M               GENMASK(3, 3)
#define ANA_ANEVENTS_DMAC_LOOKUP_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define ANA_ANEVENTS_SMAC_LOOKUP(x)              (((x) << 2) & GENMASK(2, 2))
#define ANA_ANEVENTS_SMAC_LOOKUP_M               GENMASK(2, 2)
#define ANA_ANEVENTS_SMAC_LOOKUP_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define ANA_ANEVENTS_SEQ_GEN_ERR_0(x)            (((x) << 1) & GENMASK(1, 1))
#define ANA_ANEVENTS_SEQ_GEN_ERR_0_M             GENMASK(1, 1)
#define ANA_ANEVENTS_SEQ_GEN_ERR_0_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define ANA_ANEVENTS_SEQ_GEN_ERR_1(x)            ((x) & GENMASK(0, 0))
#define ANA_ANEVENTS_SEQ_GEN_ERR_1_M             GENMASK(0, 0)
#define ANA_ANEVENTS_SEQ_GEN_ERR_1_X(x)          ((x) & GENMASK(0, 0))

/*      ANA:ANA:ANEVENTS2 */
#define ANA_ANEVENTS2             TARGET_ANA,0,1,31744,0,1,240,20,0,1,4

#define ANA_ANEVENTS2_PMAC_DEST_KNOWN(x)         ((x) & GENMASK(0, 0))
#define ANA_ANEVENTS2_PMAC_DEST_KNOWN_M          GENMASK(0, 0)
#define ANA_ANEVENTS2_PMAC_DEST_KNOWN_X(x)       ((x) & GENMASK(0, 0))

/*      ANA:ANA:RT_EVENTS */
#define ANA_RT_EVENTS(r)          TARGET_ANA,0,1,31744,0,1,240,24,r,2,4

#define ANA_RT_EVENTS_LLCT_ERR(x)                (((x) << 7) & GENMASK(7, 7))
#define ANA_RT_EVENTS_LLCT_ERR_M                 GENMASK(7, 7)
#define ANA_RT_EVENTS_LLCT_ERR_X(x)              (((x) & GENMASK(7, 7)) >> 7)

#define ANA_RT_EVENTS_PORTMOVE(x)                (((x) << 6) & GENMASK(6, 6))
#define ANA_RT_EVENTS_PORTMOVE_M                 GENMASK(6, 6)
#define ANA_RT_EVENTS_PORTMOVE_X(x)              (((x) & GENMASK(6, 6)) >> 6)

#define ANA_RT_EVENTS_DST_FILTER(x)              (((x) << 5) & GENMASK(5, 5))
#define ANA_RT_EVENTS_DST_FILTER_M               GENMASK(5, 5)
#define ANA_RT_EVENTS_DST_FILTER_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define ANA_RT_EVENTS_SRC_FILTER(x)              (((x) << 4) & GENMASK(4, 4))
#define ANA_RT_EVENTS_SRC_FILTER_M               GENMASK(4, 4)
#define ANA_RT_EVENTS_SRC_FILTER_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define ANA_RT_EVENTS_DA_UC_UNKNOWN(x)           (((x) << 3) & GENMASK(3, 3))
#define ANA_RT_EVENTS_DA_UC_UNKNOWN_M            GENMASK(3, 3)
#define ANA_RT_EVENTS_DA_UC_UNKNOWN_X(x)         (((x) & GENMASK(3, 3)) >> 3)

#define ANA_RT_EVENTS_DA_MC_UNKNOWN(x)           (((x) << 2) & GENMASK(2, 2))
#define ANA_RT_EVENTS_DA_MC_UNKNOWN_M            GENMASK(2, 2)
#define ANA_RT_EVENTS_DA_MC_UNKNOWN_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define ANA_RT_EVENTS_SA_UNKNOWN(x)              (((x) << 1) & GENMASK(1, 1))
#define ANA_RT_EVENTS_SA_UNKNOWN_M               GENMASK(1, 1)
#define ANA_RT_EVENTS_SA_UNKNOWN_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define ANA_RT_EVENTS_SA_FWD(x)                  ((x) & GENMASK(0, 0))
#define ANA_RT_EVENTS_SA_FWD_M                   GENMASK(0, 0)
#define ANA_RT_EVENTS_SA_FWD_X(x)                ((x) & GENMASK(0, 0))

/*      ANA:ANA:ISOLATED_PORTS */
#define ANA_ISOLATED_PORTS        TARGET_ANA,0,1,31744,0,1,240,32,0,1,4

#define ANA_ISOLATED_PORTS_ISOL_PORTS(x)         ((x) & GENMASK(8, 0))
#define ANA_ISOLATED_PORTS_ISOL_PORTS_M          GENMASK(8, 0)
#define ANA_ISOLATED_PORTS_ISOL_PORTS_X(x)       ((x) & GENMASK(8, 0))

/*      ANA:ANA:COMMUNITY_PORTS */
#define ANA_COMMUNITY_PORTS       TARGET_ANA,0,1,31744,0,1,240,36,0,1,4

#define ANA_COMMUNITY_PORTS_COMM_PORTS(x)        ((x) & GENMASK(8, 0))
#define ANA_COMMUNITY_PORTS_COMM_PORTS_M         GENMASK(8, 0)
#define ANA_COMMUNITY_PORTS_COMM_PORTS_X(x)      ((x) & GENMASK(8, 0))

/*      ANA:ANA:AUTOAGE */
#define ANA_AUTOAGE               TARGET_ANA,0,1,31744,0,1,240,40,0,1,4

#define ANA_AUTOAGE_AGE_FAST(x)                  (((x) << 21) & GENMASK(21, 21))
#define ANA_AUTOAGE_AGE_FAST_M                   GENMASK(21, 21)
#define ANA_AUTOAGE_AGE_FAST_X(x)                (((x) & GENMASK(21, 21)) >> 21)

#define ANA_AUTOAGE_AGE_PERIOD(x)                (((x) << 1) & GENMASK(20, 1))
#define ANA_AUTOAGE_AGE_PERIOD_M                 GENMASK(20, 1)
#define ANA_AUTOAGE_AGE_PERIOD_X(x)              (((x) & GENMASK(20, 1)) >> 1)

#define ANA_AUTOAGE_AUTOAGE_LOCKED(x)            ((x) & GENMASK(0, 0))
#define ANA_AUTOAGE_AUTOAGE_LOCKED_M             GENMASK(0, 0)
#define ANA_AUTOAGE_AUTOAGE_LOCKED_X(x)          ((x) & GENMASK(0, 0))

/*      ANA:ANA:MACTOPTIONS */
#define ANA_MACTOPTIONS           TARGET_ANA,0,1,31744,0,1,240,44,0,1,4

#define ANA_MACTOPTIONS_REDUCED_TABLE(x)         (((x) << 1) & GENMASK(1, 1))
#define ANA_MACTOPTIONS_REDUCED_TABLE_M          GENMASK(1, 1)
#define ANA_MACTOPTIONS_REDUCED_TABLE_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define ANA_MACTOPTIONS_SHADOW(x)                ((x) & GENMASK(0, 0))
#define ANA_MACTOPTIONS_SHADOW_M                 GENMASK(0, 0)
#define ANA_MACTOPTIONS_SHADOW_X(x)              ((x) & GENMASK(0, 0))

/*      ANA:ANA:LEARNDISC */
#define ANA_LEARNDISC             TARGET_ANA,0,1,31744,0,1,240,48,0,1,4

/*      ANA:ANA:AGENCTRL */
#define ANA_AGENCTRL              TARGET_ANA,0,1,31744,0,1,240,52,0,1,4

#define ANA_AGENCTRL_FID_MASK(x)                 (((x) << 12) & GENMASK(23, 12))
#define ANA_AGENCTRL_FID_MASK_M                  GENMASK(23, 12)
#define ANA_AGENCTRL_FID_MASK_X(x)               (((x) & GENMASK(23, 12)) >> 12)

#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS(x)        (((x) << 11) & GENMASK(11, 11))
#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS_M         GENMASK(11, 11)
#define ANA_AGENCTRL_IGNORE_DMAC_FLAGS_X(x)      (((x) & GENMASK(11, 11)) >> 11)

#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS(x)        (((x) << 10) & GENMASK(10, 10))
#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS_M         GENMASK(10, 10)
#define ANA_AGENCTRL_IGNORE_SMAC_FLAGS_X(x)      (((x) & GENMASK(10, 10)) >> 10)

#define ANA_AGENCTRL_FLOOD_SPECIAL(x)            (((x) << 9) & GENMASK(9, 9))
#define ANA_AGENCTRL_FLOOD_SPECIAL_M             GENMASK(9, 9)
#define ANA_AGENCTRL_FLOOD_SPECIAL_X(x)          (((x) & GENMASK(9, 9)) >> 9)

#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN(x)        (((x) << 8) & GENMASK(8, 8))
#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN_M         GENMASK(8, 8)
#define ANA_AGENCTRL_FLOOD_IGNORE_VLAN_X(x)      (((x) & GENMASK(8, 8)) >> 8)

#define ANA_AGENCTRL_MIRROR_CPU(x)               (((x) << 7) & GENMASK(7, 7))
#define ANA_AGENCTRL_MIRROR_CPU_M                GENMASK(7, 7)
#define ANA_AGENCTRL_MIRROR_CPU_X(x)             (((x) & GENMASK(7, 7)) >> 7)

#define ANA_AGENCTRL_LEARN_CPU_COPY(x)           (((x) << 6) & GENMASK(6, 6))
#define ANA_AGENCTRL_LEARN_CPU_COPY_M            GENMASK(6, 6)
#define ANA_AGENCTRL_LEARN_CPU_COPY_X(x)         (((x) & GENMASK(6, 6)) >> 6)

#define ANA_AGENCTRL_LEARN_FWD_KILL(x)           (((x) << 5) & GENMASK(5, 5))
#define ANA_AGENCTRL_LEARN_FWD_KILL_M            GENMASK(5, 5)
#define ANA_AGENCTRL_LEARN_FWD_KILL_X(x)         (((x) & GENMASK(5, 5)) >> 5)

#define ANA_AGENCTRL_LEARN_IGNORE_VLAN(x)        (((x) << 4) & GENMASK(4, 4))
#define ANA_AGENCTRL_LEARN_IGNORE_VLAN_M         GENMASK(4, 4)
#define ANA_AGENCTRL_LEARN_IGNORE_VLAN_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define ANA_AGENCTRL_CPU_CPU_KILL_ENA(x)         (((x) << 3) & GENMASK(3, 3))
#define ANA_AGENCTRL_CPU_CPU_KILL_ENA_M          GENMASK(3, 3)
#define ANA_AGENCTRL_CPU_CPU_KILL_ENA_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define ANA_AGENCTRL_GREEN_COUNT_MODE(x)         (((x) << 2) & GENMASK(2, 2))
#define ANA_AGENCTRL_GREEN_COUNT_MODE_M          GENMASK(2, 2)
#define ANA_AGENCTRL_GREEN_COUNT_MODE_X(x)       (((x) & GENMASK(2, 2)) >> 2)

#define ANA_AGENCTRL_YELLOW_COUNT_MODE(x)        (((x) << 1) & GENMASK(1, 1))
#define ANA_AGENCTRL_YELLOW_COUNT_MODE_M         GENMASK(1, 1)
#define ANA_AGENCTRL_YELLOW_COUNT_MODE_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define ANA_AGENCTRL_RED_COUNT_MODE(x)           ((x) & GENMASK(0, 0))
#define ANA_AGENCTRL_RED_COUNT_MODE_M            GENMASK(0, 0)
#define ANA_AGENCTRL_RED_COUNT_MODE_X(x)         ((x) & GENMASK(0, 0))

/*      ANA:ANA:MIRRORPORTS */
#define ANA_MIRRORPORTS           TARGET_ANA,0,1,31744,0,1,240,56,0,1,4

#define ANA_MIRRORPORTS_MIRRORPORTS(x)           ((x) & GENMASK(8, 0))
#define ANA_MIRRORPORTS_MIRRORPORTS_M            GENMASK(8, 0)
#define ANA_MIRRORPORTS_MIRRORPORTS_X(x)         ((x) & GENMASK(8, 0))

/*      ANA:ANA:EMIRRORPORTS */
#define ANA_EMIRRORPORTS          TARGET_ANA,0,1,31744,0,1,240,60,0,1,4

#define ANA_EMIRRORPORTS_EMIRRORPORTS(x)         ((x) & GENMASK(8, 0))
#define ANA_EMIRRORPORTS_EMIRRORPORTS_M          GENMASK(8, 0)
#define ANA_EMIRRORPORTS_EMIRRORPORTS_X(x)       ((x) & GENMASK(8, 0))

/*      ANA:ANA:FLOODING */
#define ANA_FLOODING(r)           TARGET_ANA,0,1,31744,0,1,240,64,r,8,4

#define ANA_FLOODING_FLD_UNICAST(x)              (((x) << 12) & GENMASK(17, 12))
#define ANA_FLOODING_FLD_UNICAST_M               GENMASK(17, 12)
#define ANA_FLOODING_FLD_UNICAST_X(x)            (((x) & GENMASK(17, 12)) >> 12)

#define ANA_FLOODING_FLD_BROADCAST(x)            (((x) << 6) & GENMASK(11, 6))
#define ANA_FLOODING_FLD_BROADCAST_M             GENMASK(11, 6)
#define ANA_FLOODING_FLD_BROADCAST_X(x)          (((x) & GENMASK(11, 6)) >> 6)

#define ANA_FLOODING_FLD_MULTICAST(x)            ((x) & GENMASK(5, 0))
#define ANA_FLOODING_FLD_MULTICAST_M             GENMASK(5, 0)
#define ANA_FLOODING_FLD_MULTICAST_X(x)          ((x) & GENMASK(5, 0))

/*      ANA:ANA:FLOODING_IPMC */
#define ANA_FLOODING_IPMC         TARGET_ANA,0,1,31744,0,1,240,96,0,1,4

#define ANA_FLOODING_IPMC_FLD_MC4_CTRL(x)        (((x) << 18) & GENMASK(23, 18))
#define ANA_FLOODING_IPMC_FLD_MC4_CTRL_M         GENMASK(23, 18)
#define ANA_FLOODING_IPMC_FLD_MC4_CTRL_X(x)      (((x) & GENMASK(23, 18)) >> 18)

#define ANA_FLOODING_IPMC_FLD_MC4_DATA(x)        (((x) << 12) & GENMASK(17, 12))
#define ANA_FLOODING_IPMC_FLD_MC4_DATA_M         GENMASK(17, 12)
#define ANA_FLOODING_IPMC_FLD_MC4_DATA_X(x)      (((x) & GENMASK(17, 12)) >> 12)

#define ANA_FLOODING_IPMC_FLD_MC6_CTRL(x)        (((x) << 6) & GENMASK(11, 6))
#define ANA_FLOODING_IPMC_FLD_MC6_CTRL_M         GENMASK(11, 6)
#define ANA_FLOODING_IPMC_FLD_MC6_CTRL_X(x)      (((x) & GENMASK(11, 6)) >> 6)

#define ANA_FLOODING_IPMC_FLD_MC6_DATA(x)        ((x) & GENMASK(5, 0))
#define ANA_FLOODING_IPMC_FLD_MC6_DATA_M         GENMASK(5, 0)
#define ANA_FLOODING_IPMC_FLD_MC6_DATA_X(x)      ((x) & GENMASK(5, 0))

/*      ANA:ANA:STORM_CFG */
#define ANA_STORM_CFG             TARGET_ANA,0,1,31744,0,1,240,100,0,1,4

#define ANA_STORM_CFG_STORM_NO_POL_DIS(x)        (((x) << 8) & GENMASK(8, 8))
#define ANA_STORM_CFG_STORM_NO_POL_DIS_M         GENMASK(8, 8)
#define ANA_STORM_CFG_STORM_NO_POL_DIS_X(x)      (((x) & GENMASK(8, 8)) >> 8)

#define ANA_STORM_CFG_STORM_IPMC_MASK(x)         (((x) << 6) & GENMASK(7, 6))
#define ANA_STORM_CFG_STORM_IPMC_MASK_M          GENMASK(7, 6)
#define ANA_STORM_CFG_STORM_IPMC_MASK_X(x)       (((x) & GENMASK(7, 6)) >> 6)

#define ANA_STORM_CFG_STORM_MC_MASK(x)           (((x) << 4) & GENMASK(5, 4))
#define ANA_STORM_CFG_STORM_MC_MASK_M            GENMASK(5, 4)
#define ANA_STORM_CFG_STORM_MC_MASK_X(x)         (((x) & GENMASK(5, 4)) >> 4)

#define ANA_STORM_CFG_STORM_BC_MASK(x)           (((x) << 2) & GENMASK(3, 2))
#define ANA_STORM_CFG_STORM_BC_MASK_M            GENMASK(3, 2)
#define ANA_STORM_CFG_STORM_BC_MASK_X(x)         (((x) & GENMASK(3, 2)) >> 2)

#define ANA_STORM_CFG_STORM_UC_MASK(x)           ((x) & GENMASK(1, 0))
#define ANA_STORM_CFG_STORM_UC_MASK_M            GENMASK(1, 0)
#define ANA_STORM_CFG_STORM_UC_MASK_X(x)         ((x) & GENMASK(1, 0))

/*      ANA:ANA:SFLOW_CFG */
#define ANA_SFLOW_CFG(r)          TARGET_ANA,0,1,31744,0,1,240,104,r,9,4

#define ANA_SFLOW_CFG_SF_RATE(x)                 (((x) << 2) & GENMASK(13, 2))
#define ANA_SFLOW_CFG_SF_RATE_M                  GENMASK(13, 2)
#define ANA_SFLOW_CFG_SF_RATE_X(x)               (((x) & GENMASK(13, 2)) >> 2)

#define ANA_SFLOW_CFG_SF_SAMPLE_RX(x)            (((x) << 1) & GENMASK(1, 1))
#define ANA_SFLOW_CFG_SF_SAMPLE_RX_M             GENMASK(1, 1)
#define ANA_SFLOW_CFG_SF_SAMPLE_RX_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define ANA_SFLOW_CFG_SF_SAMPLE_TX(x)            ((x) & GENMASK(0, 0))
#define ANA_SFLOW_CFG_SF_SAMPLE_TX_M             GENMASK(0, 0)
#define ANA_SFLOW_CFG_SF_SAMPLE_TX_X(x)          ((x) & GENMASK(0, 0))

/*      ANA:ANA:PORT_MODE */
#define ANA_PORT_MODE(r)          TARGET_ANA,0,1,31744,0,1,240,140,r,10,4

#define ANA_PORT_MODE_REDTAG_PARSE_CFG(x)        (((x) << 3) & GENMASK(3, 3))
#define ANA_PORT_MODE_REDTAG_PARSE_CFG_M         GENMASK(3, 3)
#define ANA_PORT_MODE_REDTAG_PARSE_CFG_X(x)      (((x) & GENMASK(3, 3)) >> 3)

#define ANA_PORT_MODE_VLAN_PARSE_CFG(x)          (((x) << 1) & GENMASK(2, 1))
#define ANA_PORT_MODE_VLAN_PARSE_CFG_M           GENMASK(2, 1)
#define ANA_PORT_MODE_VLAN_PARSE_CFG_X(x)        (((x) & GENMASK(2, 1)) >> 1)

#define ANA_PORT_MODE_L3_PARSE_CFG(x)            ((x) & GENMASK(0, 0))
#define ANA_PORT_MODE_L3_PARSE_CFG_M             GENMASK(0, 0)
#define ANA_PORT_MODE_L3_PARSE_CFG_X(x)          ((x) & GENMASK(0, 0))

/*      ANA:ANA:CUT_THRU_CFG */
#define ANA_CUT_THRU_CFG(r)       TARGET_ANA,0,1,31744,0,1,240,180,r,9,4

#define ANA_CUT_THRU_CFG_CUT_THRU_ENA(x)         ((x) & GENMASK(7, 0))
#define ANA_CUT_THRU_CFG_CUT_THRU_ENA_M          GENMASK(7, 0)
#define ANA_CUT_THRU_CFG_CUT_THRU_ENA_X(x)       ((x) & GENMASK(7, 0))

/*      ANA:ANA:TEST_UTIL */
#define ANA_TEST_UTIL             TARGET_ANA,0,1,31744,0,1,240,216,0,1,4

#define ANA_TEST_UTIL_DST_BY_DMAC(x)             (((x) << 1) & GENMASK(1, 1))
#define ANA_TEST_UTIL_DST_BY_DMAC_M              GENMASK(1, 1)
#define ANA_TEST_UTIL_DST_BY_DMAC_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define ANA_TEST_UTIL_REWCMD_BY_DMAC(x)          ((x) & GENMASK(0, 0))
#define ANA_TEST_UTIL_REWCMD_BY_DMAC_M           GENMASK(0, 0)
#define ANA_TEST_UTIL_REWCMD_BY_DMAC_X(x)        ((x) & GENMASK(0, 0))

/*      ANA:ANA:PMAC_CFG */
#define ANA_PMAC_CFG              TARGET_ANA,0,1,31744,0,1,240,220,0,1,4

#define ANA_PMAC_CFG_PMAC_ENA(x)                 (((x) << 24) & GENMASK(24, 24))
#define ANA_PMAC_CFG_PMAC_ENA_M                  GENMASK(24, 24)
#define ANA_PMAC_CFG_PMAC_ENA_X(x)               (((x) & GENMASK(24, 24)) >> 24)

#define ANA_PMAC_CFG_PMAC_OUI(x)                 ((x) & GENMASK(23, 0))
#define ANA_PMAC_CFG_PMAC_OUI_M                  GENMASK(23, 0)
#define ANA_PMAC_CFG_PMAC_OUI_X(x)               ((x) & GENMASK(23, 0))

/*      ANA:ANA:PMAC_VLAN_CFG */
#define ANA_PMAC_VLAN_CFG(r)      TARGET_ANA,0,1,31744,0,1,240,224,r,4,4

#define ANA_PMAC_VLAN_CFG_PMAC_VLAN_ENA(x)       (((x) << 12) & GENMASK(12, 12))
#define ANA_PMAC_VLAN_CFG_PMAC_VLAN_ENA_M        GENMASK(12, 12)
#define ANA_PMAC_VLAN_CFG_PMAC_VLAN_ENA_X(x)     (((x) & GENMASK(12, 12)) >> 12)

#define ANA_PMAC_VLAN_CFG_PMAC_VLAN_ID(x)        ((x) & GENMASK(11, 0))
#define ANA_PMAC_VLAN_CFG_PMAC_VLAN_ID_M         GENMASK(11, 0)
#define ANA_PMAC_VLAN_CFG_PMAC_VLAN_ID_X(x)      ((x) & GENMASK(11, 0))

/*      ANA:PGID:PGID */
#define ANA_PGID(r)               TARGET_ANA,0,1,27648,0,1,512,0,r,89,4

#define ANA_PGID_PGID(x)                         ((x) & GENMASK(8, 0))
#define ANA_PGID_PGID_M                          GENMASK(8, 0)
#define ANA_PGID_PGID_X(x)                       ((x) & GENMASK(8, 0))

#define ANA_PGID_CPUQ_DST_PGID(x)                (((x) << 27) & GENMASK(29, 27))
#define ANA_PGID_CPUQ_DST_PGID_M                 GENMASK(29, 27)
#define ANA_PGID_CPUQ_DST_PGID_X(x)              (((x) & GENMASK(29, 27)) >> 27)

#define ANA_PGID_OBEY_VLAN(x)                    (((x) << 30) & GENMASK(30, 30))
#define ANA_PGID_OBEY_VLAN_M                     GENMASK(30, 30)
#define ANA_PGID_OBEY_VLAN_X(x)                  (((x) & GENMASK(30, 30)) >> 30)

/*      ANA:ANA_TABLES:ANMOVED */
#define ANA_ANMOVED               TARGET_ANA,0,1,27520,0,1,128,36,0,1,4

#define ANA_ANMOVED_ANMOVED(x)                   ((x) & GENMASK(8, 0))
#define ANA_ANMOVED_ANMOVED_M                    GENMASK(8, 0)
#define ANA_ANMOVED_ANMOVED_X(x)                 ((x) & GENMASK(8, 0))

/*      ANA:ANA_TABLES:MACHDATA */
#define ANA_MACHDATA              TARGET_ANA,0,1,27520,0,1,128,40,0,1,4

#define ANA_MACHDATA_VID(x)                      (((x) << 16) & GENMASK(28, 16))
#define ANA_MACHDATA_VID_M                       GENMASK(28, 16)
#define ANA_MACHDATA_VID_X(x)                    (((x) & GENMASK(28, 16)) >> 16)

#define ANA_MACHDATA_MACHDATA(x)                 ((x) & GENMASK(15, 0))
#define ANA_MACHDATA_MACHDATA_M                  GENMASK(15, 0)
#define ANA_MACHDATA_MACHDATA_X(x)               ((x) & GENMASK(15, 0))

/*      ANA:ANA_TABLES:MACLDATA */
#define ANA_MACLDATA              TARGET_ANA,0,1,27520,0,1,128,44,0,1,4

/*      ANA:ANA_TABLES:MACACCESS */
#define ANA_MACACCESS             TARGET_ANA,0,1,27520,0,1,128,48,0,1,4

#define ANA_MACACCESS_CHANGE2SW(x)               (((x) << 17) & GENMASK(17, 17))
#define ANA_MACACCESS_CHANGE2SW_M                GENMASK(17, 17)
#define ANA_MACACCESS_CHANGE2SW_X(x)             (((x) & GENMASK(17, 17)) >> 17)

#define ANA_MACACCESS_MAC_CPU_COPY(x)            (((x) << 16) & GENMASK(16, 16))
#define ANA_MACACCESS_MAC_CPU_COPY_M             GENMASK(16, 16)
#define ANA_MACACCESS_MAC_CPU_COPY_X(x)          (((x) & GENMASK(16, 16)) >> 16)

#define ANA_MACACCESS_SRC_KILL(x)                (((x) << 15) & GENMASK(15, 15))
#define ANA_MACACCESS_SRC_KILL_M                 GENMASK(15, 15)
#define ANA_MACACCESS_SRC_KILL_X(x)              (((x) & GENMASK(15, 15)) >> 15)

#define ANA_MACACCESS_IGNORE_VLAN(x)             (((x) << 14) & GENMASK(14, 14))
#define ANA_MACACCESS_IGNORE_VLAN_M              GENMASK(14, 14)
#define ANA_MACACCESS_IGNORE_VLAN_X(x)           (((x) & GENMASK(14, 14)) >> 14)

#define ANA_MACACCESS_AGED_FLAG(x)               (((x) << 13) & GENMASK(13, 13))
#define ANA_MACACCESS_AGED_FLAG_M                GENMASK(13, 13)
#define ANA_MACACCESS_AGED_FLAG_X(x)             (((x) & GENMASK(13, 13)) >> 13)

#define ANA_MACACCESS_VALID(x)                   (((x) << 12) & GENMASK(12, 12))
#define ANA_MACACCESS_VALID_M                    GENMASK(12, 12)
#define ANA_MACACCESS_VALID_X(x)                 (((x) & GENMASK(12, 12)) >> 12)

#define ANA_MACACCESS_ENTRYTYPE(x)               (((x) << 10) & GENMASK(11, 10))
#define ANA_MACACCESS_ENTRYTYPE_M                GENMASK(11, 10)
#define ANA_MACACCESS_ENTRYTYPE_X(x)             (((x) & GENMASK(11, 10)) >> 10)

#define ANA_MACACCESS_DEST_IDX(x)                (((x) << 4) & GENMASK(9, 4))
#define ANA_MACACCESS_DEST_IDX_M                 GENMASK(9, 4)
#define ANA_MACACCESS_DEST_IDX_X(x)              (((x) & GENMASK(9, 4)) >> 4)

#define ANA_MACACCESS_MAC_TABLE_CMD(x)           ((x) & GENMASK(3, 0))
#define ANA_MACACCESS_MAC_TABLE_CMD_M            GENMASK(3, 0)
#define ANA_MACACCESS_MAC_TABLE_CMD_X(x)         ((x) & GENMASK(3, 0))

/*      ANA:ANA_TABLES:MACTINDX */
#define ANA_MACTINDX              TARGET_ANA,0,1,27520,0,1,128,52,0,1,4

#define ANA_MACTINDX_BUCKET(x)                   (((x) << 9) & GENMASK(10, 9))
#define ANA_MACTINDX_BUCKET_M                    GENMASK(10, 9)
#define ANA_MACTINDX_BUCKET_X(x)                 (((x) & GENMASK(10, 9)) >> 9)

#define ANA_MACTINDX_M_INDEX(x)                  ((x) & GENMASK(8, 0))
#define ANA_MACTINDX_M_INDEX_M                   GENMASK(8, 0)
#define ANA_MACTINDX_M_INDEX_X(x)                ((x) & GENMASK(8, 0))

/*      ANA:ANA_TABLES:VLANACCESS */
#define ANA_VLANACCESS            TARGET_ANA,0,1,27520,0,1,128,56,0,1,4

#define ANA_VLANACCESS_VLAN_PORT_MASK(x)         (((x) << 2) & GENMASK(10, 2))
#define ANA_VLANACCESS_VLAN_PORT_MASK_M          GENMASK(10, 2)
#define ANA_VLANACCESS_VLAN_PORT_MASK_X(x)       (((x) & GENMASK(10, 2)) >> 2)

#define ANA_VLANACCESS_VLAN_TBL_CMD(x)           ((x) & GENMASK(1, 0))
#define ANA_VLANACCESS_VLAN_TBL_CMD_M            GENMASK(1, 0)
#define ANA_VLANACCESS_VLAN_TBL_CMD_X(x)         ((x) & GENMASK(1, 0))

/*      ANA:ANA_TABLES:VLANTIDX */
#define ANA_VLANTIDX              TARGET_ANA,0,1,27520,0,1,128,60,0,1,4

#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS(x)        (((x) << 18) & GENMASK(18, 18))
#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS_M         GENMASK(18, 18)
#define ANA_VLANTIDX_VLAN_PGID_CPU_DIS_X(x)      (((x) & GENMASK(18, 18)) >> 18)

#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA(x)         (((x) << 17) & GENMASK(17, 17))
#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA_M          GENMASK(17, 17)
#define ANA_VLANTIDX_VLAN_SEC_FWD_ENA_X(x)       (((x) & GENMASK(17, 17)) >> 17)

#define ANA_VLANTIDX_VLAN_FLOOD_DIS(x)           (((x) << 16) & GENMASK(16, 16))
#define ANA_VLANTIDX_VLAN_FLOOD_DIS_M            GENMASK(16, 16)
#define ANA_VLANTIDX_VLAN_FLOOD_DIS_X(x)         (((x) & GENMASK(16, 16)) >> 16)

#define ANA_VLANTIDX_VLAN_PRIV_VLAN(x)           (((x) << 15) & GENMASK(15, 15))
#define ANA_VLANTIDX_VLAN_PRIV_VLAN_M            GENMASK(15, 15)
#define ANA_VLANTIDX_VLAN_PRIV_VLAN_X(x)         (((x) & GENMASK(15, 15)) >> 15)

#define ANA_VLANTIDX_VLAN_LEARN_DISABLED(x)      (((x) << 14) & GENMASK(14, 14))
#define ANA_VLANTIDX_VLAN_LEARN_DISABLED_M       GENMASK(14, 14)
#define ANA_VLANTIDX_VLAN_LEARN_DISABLED_X(x)    (((x) & GENMASK(14, 14)) >> 14)

#define ANA_VLANTIDX_VLAN_MIRROR(x)              (((x) << 13) & GENMASK(13, 13))
#define ANA_VLANTIDX_VLAN_MIRROR_M               GENMASK(13, 13)
#define ANA_VLANTIDX_VLAN_MIRROR_X(x)            (((x) & GENMASK(13, 13)) >> 13)

#define ANA_VLANTIDX_VLAN_SRC_CHK(x)             (((x) << 12) & GENMASK(12, 12))
#define ANA_VLANTIDX_VLAN_SRC_CHK_M              GENMASK(12, 12)
#define ANA_VLANTIDX_VLAN_SRC_CHK_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define ANA_VLANTIDX_V_INDEX(x)                  ((x) & GENMASK(11, 0))
#define ANA_VLANTIDX_V_INDEX_M                   GENMASK(11, 0)
#define ANA_VLANTIDX_V_INDEX_X(x)                ((x) & GENMASK(11, 0))

/*      ANA:ANA_TABLES:ENTRYLIM */
#define ANA_ENTRYLIM(r)           TARGET_ANA,0,1,27520,0,1,128,0,r,9,4

#define ANA_ENTRYLIM_ENTRYLIM(x)                 (((x) << 14) & GENMASK(17, 14))
#define ANA_ENTRYLIM_ENTRYLIM_M                  GENMASK(17, 14)
#define ANA_ENTRYLIM_ENTRYLIM_X(x)               (((x) & GENMASK(17, 14)) >> 14)

#define ANA_ENTRYLIM_ENTRYSTAT(x)                ((x) & GENMASK(13, 0))
#define ANA_ENTRYLIM_ENTRYSTAT_M                 GENMASK(13, 0)
#define ANA_ENTRYLIM_ENTRYSTAT_X(x)              ((x) & GENMASK(13, 0))

/*      ANA:ANA_TABLES:STREAMACCESS */
#define ANA_STREAMACCESS          TARGET_ANA,0,1,27520,0,1,128,64,0,1,4

#define ANA_STREAMACCESS_GEN_SEQ_NUM(x)          (((x) << 4) & GENMASK(19, 4))
#define ANA_STREAMACCESS_GEN_SEQ_NUM_M           GENMASK(19, 4)
#define ANA_STREAMACCESS_GEN_SEQ_NUM_X(x)        (((x) & GENMASK(19, 4)) >> 4)

#define ANA_STREAMACCESS_RTAG_POP_ENA(x)         (((x) << 3) & GENMASK(3, 3))
#define ANA_STREAMACCESS_RTAG_POP_ENA_M          GENMASK(3, 3)
#define ANA_STREAMACCESS_RTAG_POP_ENA_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define ANA_STREAMACCESS_SEQ_GEN_ENA(x)          (((x) << 2) & GENMASK(2, 2))
#define ANA_STREAMACCESS_SEQ_GEN_ENA_M           GENMASK(2, 2)
#define ANA_STREAMACCESS_SEQ_GEN_ENA_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define ANA_STREAMACCESS_STREAM_TBL_CMD(x)       ((x) & GENMASK(1, 0))
#define ANA_STREAMACCESS_STREAM_TBL_CMD_M        GENMASK(1, 0)
#define ANA_STREAMACCESS_STREAM_TBL_CMD_X(x)     ((x) & GENMASK(1, 0))

/*      ANA:ANA_TABLES:STREAMTIDX */
#define ANA_STREAMTIDX            TARGET_ANA,0,1,27520,0,1,128,68,0,1,4

#define ANA_STREAMTIDX_SEQ_GEN_ERR_STATUS(x)     (((x) << 30) & GENMASK(31, 30))
#define ANA_STREAMTIDX_SEQ_GEN_ERR_STATUS_M      GENMASK(31, 30)
#define ANA_STREAMTIDX_SEQ_GEN_ERR_STATUS_X(x)   (((x) & GENMASK(31, 30)) >> 30)

#define ANA_STREAMTIDX_S_INDEX(x)                (((x) << 16) & GENMASK(23, 16))
#define ANA_STREAMTIDX_S_INDEX_M                 GENMASK(23, 16)
#define ANA_STREAMTIDX_S_INDEX_X(x)              (((x) & GENMASK(23, 16)) >> 16)

#define ANA_STREAMTIDX_STREAM_SPLIT(x)           ((x) & GENMASK(0, 0))
#define ANA_STREAMTIDX_STREAM_SPLIT_M            GENMASK(0, 0)
#define ANA_STREAMTIDX_STREAM_SPLIT_X(x)         ((x) & GENMASK(0, 0))

/*      ANA:ANA_TABLES:SEQ_MASK */
#define ANA_SEQ_MASK              TARGET_ANA,0,1,27520,0,1,128,72,0,1,4

#define ANA_SEQ_MASK_SPLIT_MASK(x)               (((x) << 16) & GENMASK(24, 16))
#define ANA_SEQ_MASK_SPLIT_MASK_M                GENMASK(24, 16)
#define ANA_SEQ_MASK_SPLIT_MASK_X(x)             (((x) & GENMASK(24, 16)) >> 16)

#define ANA_SEQ_MASK_INPUT_PORT_MASK(x)          ((x) & GENMASK(8, 0))
#define ANA_SEQ_MASK_INPUT_PORT_MASK_M           GENMASK(8, 0)
#define ANA_SEQ_MASK_INPUT_PORT_MASK_X(x)        ((x) & GENMASK(8, 0))

/*      ANA:ANA_TABLES:SFIDACCESS */
#define ANA_SFIDACCESS            TARGET_ANA,0,1,27520,0,1,128,76,0,1,4

#define ANA_SFIDACCESS_B_O_FRM(x)                (((x) << 24) & GENMASK(24, 24))
#define ANA_SFIDACCESS_B_O_FRM_M                 GENMASK(24, 24)
#define ANA_SFIDACCESS_B_O_FRM_X(x)              (((x) & GENMASK(24, 24)) >> 24)

#define ANA_SFIDACCESS_B_O_FRM_ENA(x)            (((x) << 23) & GENMASK(23, 23))
#define ANA_SFIDACCESS_B_O_FRM_ENA_M             GENMASK(23, 23)
#define ANA_SFIDACCESS_B_O_FRM_ENA_X(x)          (((x) & GENMASK(23, 23)) >> 23)

#define ANA_SFIDACCESS_FORCE_BLOCK(x)            (((x) << 18) & GENMASK(18, 18))
#define ANA_SFIDACCESS_FORCE_BLOCK_M             GENMASK(18, 18)
#define ANA_SFIDACCESS_FORCE_BLOCK_X(x)          (((x) & GENMASK(18, 18)) >> 18)

#define ANA_SFIDACCESS_MAX_SDU_LEN(x)            (((x) << 2) & GENMASK(17, 2))
#define ANA_SFIDACCESS_MAX_SDU_LEN_M             GENMASK(17, 2)
#define ANA_SFIDACCESS_MAX_SDU_LEN_X(x)          (((x) & GENMASK(17, 2)) >> 2)

#define ANA_SFIDACCESS_SFID_TBL_CMD(x)           ((x) & GENMASK(1, 0))
#define ANA_SFIDACCESS_SFID_TBL_CMD_M            GENMASK(1, 0)
#define ANA_SFIDACCESS_SFID_TBL_CMD_X(x)         ((x) & GENMASK(1, 0))

/*      ANA:ANA_TABLES:SFIDTIDX */
#define ANA_SFIDTIDX              TARGET_ANA,0,1,27520,0,1,128,80,0,1,4

#define ANA_SFIDTIDX_SFID_INDEX(x)               ((x) & GENMASK(7, 0))
#define ANA_SFIDTIDX_SFID_INDEX_M                GENMASK(7, 0)
#define ANA_SFIDTIDX_SFID_INDEX_X(x)             ((x) & GENMASK(7, 0))

/*      ANA:ANA_TABLES:PMACACCESS */
#define ANA_PMACACCESS            TARGET_ANA,0,1,27520,0,1,128,84,0,1,4

#define ANA_PMACACCESS_PMAC_CPU_COPY(x)          (((x) << 16) & GENMASK(16, 16))
#define ANA_PMACACCESS_PMAC_CPU_COPY_M           GENMASK(16, 16)
#define ANA_PMACACCESS_PMAC_CPU_COPY_X(x)        (((x) & GENMASK(16, 16)) >> 16)

#define ANA_PMACACCESS_PMAC_IGNORE_VLAN(x)       (((x) << 14) & GENMASK(14, 14))
#define ANA_PMACACCESS_PMAC_IGNORE_VLAN_M        GENMASK(14, 14)
#define ANA_PMACACCESS_PMAC_IGNORE_VLAN_X(x)     (((x) & GENMASK(14, 14)) >> 14)

#define ANA_PMACACCESS_PMAC_VALID(x)             (((x) << 12) & GENMASK(12, 12))
#define ANA_PMACACCESS_PMAC_VALID_M              GENMASK(12, 12)
#define ANA_PMACACCESS_PMAC_VALID_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define ANA_PMACACCESS_PMAC_DEST_IDX(x)          (((x) << 4) & GENMASK(9, 4))
#define ANA_PMACACCESS_PMAC_DEST_IDX_M           GENMASK(9, 4)
#define ANA_PMACACCESS_PMAC_DEST_IDX_X(x)        (((x) & GENMASK(9, 4)) >> 4)

#define ANA_PMACACCESS_PMAC_TBL_CMD(x)           ((x) & GENMASK(1, 0))
#define ANA_PMACACCESS_PMAC_TBL_CMD_M            GENMASK(1, 0)
#define ANA_PMACACCESS_PMAC_TBL_CMD_X(x)         ((x) & GENMASK(1, 0))

/*      ANA:ANA_TABLES:PMACTIDX */
#define ANA_PMACTIDX              TARGET_ANA,0,1,27520,0,1,128,88,0,1,4

#define ANA_PMACTIDX_PMAC_INDEX(x)               ((x) & GENMASK(10, 0))
#define ANA_PMACTIDX_PMAC_INDEX_M                GENMASK(10, 0)
#define ANA_PMACTIDX_PMAC_INDEX_X(x)             ((x) & GENMASK(10, 0))

/*      ANA:MSTI_STATE:MSTI_STATE */
#define ANA_MSTI_STATE(r)         TARGET_ANA,0,1,28160,0,1,512,0,r,128,4

#define ANA_MSTI_STATE_MSTI_FWD_ENA(x)           ((x) & GENMASK(7, 0))
#define ANA_MSTI_STATE_MSTI_FWD_ENA_M            GENMASK(7, 0)
#define ANA_MSTI_STATE_MSTI_FWD_ENA_X(x)         ((x) & GENMASK(7, 0))

/*      ANA:SG_ACCESS:SG_ACCESS_CTRL */
#define ANA_SG_ACCESS_CTRL        TARGET_ANA,0,1,27440,0,1,8,0,0,1,4

#define ANA_SG_ACCESS_CTRL_SGID(x)               ((x) & GENMASK(7, 0))
#define ANA_SG_ACCESS_CTRL_SGID_M                GENMASK(7, 0)
#define ANA_SG_ACCESS_CTRL_SGID_X(x)             ((x) & GENMASK(7, 0))

#define ANA_SG_ACCESS_CTRL_CONFIG_CHANGE(x)      (((x) << 28) & GENMASK(28, 28))
#define ANA_SG_ACCESS_CTRL_CONFIG_CHANGE_M       GENMASK(28, 28)
#define ANA_SG_ACCESS_CTRL_CONFIG_CHANGE_X(x)    (((x) & GENMASK(28, 28)) >> 28)

/*      ANA:SG_ACCESS:SG_PTP_DOMAIN_CFG */
#define ANA_SG_PTP_DOMAIN_CFG     TARGET_ANA,0,1,27440,0,1,8,4,0,1,4

#define ANA_SG_PTP_DOMAIN_CFG_PTP_DOMAIN(x)      ((x) & GENMASK(1, 0))
#define ANA_SG_PTP_DOMAIN_CFG_PTP_DOMAIN_M       GENMASK(1, 0)
#define ANA_SG_PTP_DOMAIN_CFG_PTP_DOMAIN_X(x)    ((x) & GENMASK(1, 0))

/*      ANA:SG_CONFIG:SG_CFG_1 */
#define ANA_SG_CFG_1              TARGET_ANA,0,1,30976,0,1,128,48,0,1,4

/*      ANA:SG_CONFIG:SG_CFG_2 */
#define ANA_SG_CFG_2              TARGET_ANA,0,1,30976,0,1,128,52,0,1,4

/*      ANA:SG_CONFIG:SG_CFG_3 */
#define ANA_SG_CFG_3              TARGET_ANA,0,1,30976,0,1,128,56,0,1,4

#define ANA_SG_CFG_3_BASE_TIME_SEC_MSB(x)        ((x) & GENMASK(15, 0))
#define ANA_SG_CFG_3_BASE_TIME_SEC_MSB_M         GENMASK(15, 0)
#define ANA_SG_CFG_3_BASE_TIME_SEC_MSB_X(x)      ((x) & GENMASK(15, 0))

#define ANA_SG_CFG_3_LIST_LENGTH(x)              (((x) << 16) & GENMASK(18, 16))
#define ANA_SG_CFG_3_LIST_LENGTH_M               GENMASK(18, 16)
#define ANA_SG_CFG_3_LIST_LENGTH_X(x)            (((x) & GENMASK(18, 16)) >> 16)

#define ANA_SG_CFG_3_GATE_ENABLE(x)              (((x) << 20) & GENMASK(20, 20))
#define ANA_SG_CFG_3_GATE_ENABLE_M               GENMASK(20, 20)
#define ANA_SG_CFG_3_GATE_ENABLE_X(x)            (((x) & GENMASK(20, 20)) >> 20)

#define ANA_SG_CFG_3_INIT_IPS(x)                 (((x) << 21) & GENMASK(24, 21))
#define ANA_SG_CFG_3_INIT_IPS_M                  GENMASK(24, 21)
#define ANA_SG_CFG_3_INIT_IPS_X(x)               (((x) & GENMASK(24, 21)) >> 21)

#define ANA_SG_CFG_3_INIT_GATE_STATE(x)          (((x) << 25) & GENMASK(25, 25))
#define ANA_SG_CFG_3_INIT_GATE_STATE_M           GENMASK(25, 25)
#define ANA_SG_CFG_3_INIT_GATE_STATE_X(x)        (((x) & GENMASK(25, 25)) >> 25)

#define ANA_SG_CFG_3_INVALID_RX_ENA(x)           (((x) << 26) & GENMASK(26, 26))
#define ANA_SG_CFG_3_INVALID_RX_ENA_M            GENMASK(26, 26)
#define ANA_SG_CFG_3_INVALID_RX_ENA_X(x)         (((x) & GENMASK(26, 26)) >> 26)

#define ANA_SG_CFG_3_INVALID_RX(x)               (((x) << 27) & GENMASK(27, 27))
#define ANA_SG_CFG_3_INVALID_RX_M                GENMASK(27, 27)
#define ANA_SG_CFG_3_INVALID_RX_X(x)             (((x) & GENMASK(27, 27)) >> 27)

#define ANA_SG_CFG_3_OCTETS_EXCEEDED_ENA(x)      (((x) << 28) & GENMASK(28, 28))
#define ANA_SG_CFG_3_OCTETS_EXCEEDED_ENA_M       GENMASK(28, 28)
#define ANA_SG_CFG_3_OCTETS_EXCEEDED_ENA_X(x)    (((x) & GENMASK(28, 28)) >> 28)

#define ANA_SG_CFG_3_OCTETS_EXCEEDED(x)          (((x) << 29) & GENMASK(29, 29))
#define ANA_SG_CFG_3_OCTETS_EXCEEDED_M           GENMASK(29, 29)
#define ANA_SG_CFG_3_OCTETS_EXCEEDED_X(x)        (((x) & GENMASK(29, 29)) >> 29)

/*      ANA:SG_CONFIG:SG_CFG_4 */
#define ANA_SG_CFG_4              TARGET_ANA,0,1,30976,0,1,128,60,0,1,4

/*      ANA:SG_CONFIG:SG_CFG_5 */
#define ANA_SG_CFG_5              TARGET_ANA,0,1,30976,0,1,128,64,0,1,4

/*      ANA:SG_CONFIG:SG_GCL_GS_CFG */
#define ANA_SG_GCL_GS_CFG(r)      TARGET_ANA,0,1,30976,0,1,128,0,r,4,4

#define ANA_SG_GCL_GS_CFG_IPS(x)                 ((x) & GENMASK(3, 0))
#define ANA_SG_GCL_GS_CFG_IPS_M                  GENMASK(3, 0)
#define ANA_SG_GCL_GS_CFG_IPS_X(x)               ((x) & GENMASK(3, 0))

#define ANA_SG_GCL_GS_CFG_GATE_STATE(x)          (((x) << 4) & GENMASK(4, 4))
#define ANA_SG_GCL_GS_CFG_GATE_STATE_M           GENMASK(4, 4)
#define ANA_SG_GCL_GS_CFG_GATE_STATE_X(x)        (((x) & GENMASK(4, 4)) >> 4)

/*      ANA:SG_CONFIG:SG_GCL_TI_CFG */
#define ANA_SG_GCL_TI_CFG(r)      TARGET_ANA,0,1,30976,0,1,128,16,r,4,4

/*      ANA:SG_CONFIG:SG_GCL_OCT_CFG */
#define ANA_SG_GCL_OCT_CFG(r)     TARGET_ANA,0,1,30976,0,1,128,32,r,4,4

/*      ANA:SG_STATUS:SG_STS_1 */
#define ANA_SG_STS_1              TARGET_ANA,0,1,27424,0,1,16,0,0,1,4

/*      ANA:SG_STATUS:SG_STS_2 */
#define ANA_SG_STS_2              TARGET_ANA,0,1,27424,0,1,16,4,0,1,4

/*      ANA:SG_STATUS:SG_STS_3 */
#define ANA_SG_STS_3              TARGET_ANA,0,1,27424,0,1,16,8,0,1,4

#define ANA_SG_STS_3_CFG_CHG_TIME_SEC_MSB(x)     ((x) & GENMASK(15, 0))
#define ANA_SG_STS_3_CFG_CHG_TIME_SEC_MSB_M      GENMASK(15, 0)
#define ANA_SG_STS_3_CFG_CHG_TIME_SEC_MSB_X(x)   ((x) & GENMASK(15, 0))

#define ANA_SG_STS_3_GATE_STATE(x)               (((x) << 16) & GENMASK(16, 16))
#define ANA_SG_STS_3_GATE_STATE_M                GENMASK(16, 16)
#define ANA_SG_STS_3_GATE_STATE_X(x)             (((x) & GENMASK(16, 16)) >> 16)

#define ANA_SG_STS_3_IPS(x)                      (((x) << 20) & GENMASK(23, 20))
#define ANA_SG_STS_3_IPS_M                       GENMASK(23, 20)
#define ANA_SG_STS_3_IPS_X(x)                    (((x) & GENMASK(23, 20)) >> 20)

#define ANA_SG_STS_3_CONFIG_PENDING(x)           (((x) << 24) & GENMASK(24, 24))
#define ANA_SG_STS_3_CONFIG_PENDING_M            GENMASK(24, 24)
#define ANA_SG_STS_3_CONFIG_PENDING_X(x)         (((x) & GENMASK(24, 24)) >> 24)

#define ANA_SG_STS_3_GCL_OCTET_INDEX(x)          (((x) << 25) & GENMASK(27, 25))
#define ANA_SG_STS_3_GCL_OCTET_INDEX_M           GENMASK(27, 25)
#define ANA_SG_STS_3_GCL_OCTET_INDEX_X(x)        (((x) & GENMASK(27, 25)) >> 25)

/*      ANA:SG_STATUS:SG_STS_4 */
#define ANA_SG_STS_4              TARGET_ANA,0,1,27424,0,1,16,12,0,1,4

/*      ANA:PORT:VLAN_CFG */
#define ANA_VLAN_CFG(g)           TARGET_ANA,0,1,28672,g,9,256,0,0,1,4

#define ANA_VLAN_CFG_VLAN_PFC_ENA(x)             (((x) << 21) & GENMASK(21, 21))
#define ANA_VLAN_CFG_VLAN_PFC_ENA_M              GENMASK(21, 21)
#define ANA_VLAN_CFG_VLAN_PFC_ENA_X(x)           (((x) & GENMASK(21, 21)) >> 21)

#define ANA_VLAN_CFG_VLAN_AWARE_ENA(x)           (((x) << 20) & GENMASK(20, 20))
#define ANA_VLAN_CFG_VLAN_AWARE_ENA_M            GENMASK(20, 20)
#define ANA_VLAN_CFG_VLAN_AWARE_ENA_X(x)         (((x) & GENMASK(20, 20)) >> 20)

#define ANA_VLAN_CFG_VLAN_POP_CNT(x)             (((x) << 18) & GENMASK(19, 18))
#define ANA_VLAN_CFG_VLAN_POP_CNT_M              GENMASK(19, 18)
#define ANA_VLAN_CFG_VLAN_POP_CNT_X(x)           (((x) & GENMASK(19, 18)) >> 18)

#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA(x)       (((x) << 17) & GENMASK(17, 17))
#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA_M        GENMASK(17, 17)
#define ANA_VLAN_CFG_VLAN_INNER_TAG_ENA_X(x)     (((x) & GENMASK(17, 17)) >> 17)

#define ANA_VLAN_CFG_VLAN_TAG_TYPE(x)            (((x) << 16) & GENMASK(16, 16))
#define ANA_VLAN_CFG_VLAN_TAG_TYPE_M             GENMASK(16, 16)
#define ANA_VLAN_CFG_VLAN_TAG_TYPE_X(x)          (((x) & GENMASK(16, 16)) >> 16)

#define ANA_VLAN_CFG_VLAN_PCP(x)                 (((x) << 13) & GENMASK(15, 13))
#define ANA_VLAN_CFG_VLAN_PCP_M                  GENMASK(15, 13)
#define ANA_VLAN_CFG_VLAN_PCP_X(x)               (((x) & GENMASK(15, 13)) >> 13)

#define ANA_VLAN_CFG_VLAN_DEI(x)                 (((x) << 12) & GENMASK(12, 12))
#define ANA_VLAN_CFG_VLAN_DEI_M                  GENMASK(12, 12)
#define ANA_VLAN_CFG_VLAN_DEI_X(x)               (((x) & GENMASK(12, 12)) >> 12)

#define ANA_VLAN_CFG_VLAN_VID(x)                 ((x) & GENMASK(11, 0))
#define ANA_VLAN_CFG_VLAN_VID_M                  GENMASK(11, 0)
#define ANA_VLAN_CFG_VLAN_VID_X(x)               ((x) & GENMASK(11, 0))

/*      ANA:PORT:DROP_CFG */
#define ANA_DROP_CFG(g)           TARGET_ANA,0,1,28672,g,9,256,4,0,1,4

#define ANA_DROP_CFG_DROP_UNTAGGED_ENA(x)        (((x) << 6) & GENMASK(6, 6))
#define ANA_DROP_CFG_DROP_UNTAGGED_ENA_M         GENMASK(6, 6)
#define ANA_DROP_CFG_DROP_UNTAGGED_ENA_X(x)      (((x) & GENMASK(6, 6)) >> 6)

#define ANA_DROP_CFG_DROP_S_TAGGED_ENA(x)        (((x) << 5) & GENMASK(5, 5))
#define ANA_DROP_CFG_DROP_S_TAGGED_ENA_M         GENMASK(5, 5)
#define ANA_DROP_CFG_DROP_S_TAGGED_ENA_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define ANA_DROP_CFG_DROP_C_TAGGED_ENA(x)        (((x) << 4) & GENMASK(4, 4))
#define ANA_DROP_CFG_DROP_C_TAGGED_ENA_M         GENMASK(4, 4)
#define ANA_DROP_CFG_DROP_C_TAGGED_ENA_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA(x)   (((x) << 3) & GENMASK(3, 3))
#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA_M    GENMASK(3, 3)
#define ANA_DROP_CFG_DROP_PRIO_S_TAGGED_ENA_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA(x)   (((x) << 2) & GENMASK(2, 2))
#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA_M    GENMASK(2, 2)
#define ANA_DROP_CFG_DROP_PRIO_C_TAGGED_ENA_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define ANA_DROP_CFG_DROP_NULL_MAC_ENA(x)        (((x) << 1) & GENMASK(1, 1))
#define ANA_DROP_CFG_DROP_NULL_MAC_ENA_M         GENMASK(1, 1)
#define ANA_DROP_CFG_DROP_NULL_MAC_ENA_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define ANA_DROP_CFG_DROP_MC_SMAC_ENA(x)         ((x) & GENMASK(0, 0))
#define ANA_DROP_CFG_DROP_MC_SMAC_ENA_M          GENMASK(0, 0)
#define ANA_DROP_CFG_DROP_MC_SMAC_ENA_X(x)       ((x) & GENMASK(0, 0))

/*      ANA:PORT:QOS_CFG */
#define ANA_QOS_CFG(g)            TARGET_ANA,0,1,28672,g,9,256,8,0,1,4

#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA(x)         (((x) << 9) & GENMASK(9, 9))
#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA_M          GENMASK(9, 9)
#define ANA_QOS_CFG_DEI_STAG_ONLY_ENA_X(x)       (((x) & GENMASK(9, 9)) >> 9)

#define ANA_QOS_CFG_DP_DEFAULT_VAL(x)            (((x) << 8) & GENMASK(8, 8))
#define ANA_QOS_CFG_DP_DEFAULT_VAL_M             GENMASK(8, 8)
#define ANA_QOS_CFG_DP_DEFAULT_VAL_X(x)          (((x) & GENMASK(8, 8)) >> 8)

#define ANA_QOS_CFG_QOS_DEFAULT_VAL(x)           (((x) << 5) & GENMASK(7, 5))
#define ANA_QOS_CFG_QOS_DEFAULT_VAL_M            GENMASK(7, 5)
#define ANA_QOS_CFG_QOS_DEFAULT_VAL_X(x)         (((x) & GENMASK(7, 5)) >> 5)

#define ANA_QOS_CFG_QOS_DSCP_ENA(x)              (((x) << 4) & GENMASK(4, 4))
#define ANA_QOS_CFG_QOS_DSCP_ENA_M               GENMASK(4, 4)
#define ANA_QOS_CFG_QOS_DSCP_ENA_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define ANA_QOS_CFG_QOS_PCP_ENA(x)               (((x) << 3) & GENMASK(3, 3))
#define ANA_QOS_CFG_QOS_PCP_ENA_M                GENMASK(3, 3)
#define ANA_QOS_CFG_QOS_PCP_ENA_X(x)             (((x) & GENMASK(3, 3)) >> 3)

#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA(x)        (((x) << 2) & GENMASK(2, 2))
#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA_M         GENMASK(2, 2)
#define ANA_QOS_CFG_DSCP_TRANSLATE_ENA_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define ANA_QOS_CFG_DSCP_REWR_CFG(x)             ((x) & GENMASK(1, 0))
#define ANA_QOS_CFG_DSCP_REWR_CFG_M              GENMASK(1, 0)
#define ANA_QOS_CFG_DSCP_REWR_CFG_X(x)           ((x) & GENMASK(1, 0))

/*      ANA:PORT:VCAP_CFG */
#define ANA_VCAP_CFG(g)           TARGET_ANA,0,1,28672,g,9,256,12,0,1,4

#define ANA_VCAP_CFG_S1_SMAC_ENA(x)              (((x) << 15) & GENMASK(17, 15))
#define ANA_VCAP_CFG_S1_SMAC_ENA_M               GENMASK(17, 15)
#define ANA_VCAP_CFG_S1_SMAC_ENA_X(x)            (((x) & GENMASK(17, 15)) >> 15)

#define ANA_VCAP_CFG_S1_ENA(x)                   (((x) << 14) & GENMASK(14, 14))
#define ANA_VCAP_CFG_S1_ENA_M                    GENMASK(14, 14)
#define ANA_VCAP_CFG_S1_ENA_X(x)                 (((x) & GENMASK(14, 14)) >> 14)

#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA(x)          (((x) << 11) & GENMASK(13, 11))
#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA_M           GENMASK(13, 11)
#define ANA_VCAP_CFG_S1_DMAC_DIP_ENA_X(x)        (((x) & GENMASK(13, 11)) >> 11)

#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA(x)    (((x) << 8) & GENMASK(10, 8))
#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA_M     GENMASK(10, 8)
#define ANA_VCAP_CFG_S1_VLAN_INNER_TAG_ENA_X(x)  (((x) & GENMASK(10, 8)) >> 8)

#define ANA_VCAP_CFG_PAG_VAL(x)                  ((x) & GENMASK(7, 0))
#define ANA_VCAP_CFG_PAG_VAL_M                   GENMASK(7, 0)
#define ANA_VCAP_CFG_PAG_VAL_X(x)                ((x) & GENMASK(7, 0))

/*      ANA:PORT:VCAP_S1_CFG */
#define ANA_VCAP_S1_CFG(g,r)      TARGET_ANA,0,1,28672,g,9,256,16,r,3,4

#define ANA_VCAP_S1_CFG_KEY_RT_CFG(x)            (((x) << 9) & GENMASK(11, 9))
#define ANA_VCAP_S1_CFG_KEY_RT_CFG_M             GENMASK(11, 9)
#define ANA_VCAP_S1_CFG_KEY_RT_CFG_X(x)          (((x) & GENMASK(11, 9)) >> 9)

#define ANA_VCAP_S1_CFG_KEY_IP6_CFG(x)           (((x) << 6) & GENMASK(8, 6))
#define ANA_VCAP_S1_CFG_KEY_IP6_CFG_M            GENMASK(8, 6)
#define ANA_VCAP_S1_CFG_KEY_IP6_CFG_X(x)         (((x) & GENMASK(8, 6)) >> 6)

#define ANA_VCAP_S1_CFG_KEY_IP4_CFG(x)           (((x) << 3) & GENMASK(5, 3))
#define ANA_VCAP_S1_CFG_KEY_IP4_CFG_M            GENMASK(5, 3)
#define ANA_VCAP_S1_CFG_KEY_IP4_CFG_X(x)         (((x) & GENMASK(5, 3)) >> 3)

#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG(x)         ((x) & GENMASK(2, 0))
#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG_M          GENMASK(2, 0)
#define ANA_VCAP_S1_CFG_KEY_OTHER_CFG_X(x)       ((x) & GENMASK(2, 0))

/*      ANA:PORT:VCAP_S2_CFG */
#define ANA_VCAP_S2_CFG(g)        TARGET_ANA,0,1,28672,g,9,256,28,0,1,4

#define ANA_VCAP_S2_CFG_ISDX_ENA(x)              (((x) << 19) & GENMASK(20, 19))
#define ANA_VCAP_S2_CFG_ISDX_ENA_M               GENMASK(20, 19)
#define ANA_VCAP_S2_CFG_ISDX_ENA_X(x)            (((x) & GENMASK(20, 19)) >> 19)

#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA(x)       (((x) << 17) & GENMASK(18, 17))
#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA_M        GENMASK(18, 17)
#define ANA_VCAP_S2_CFG_UDP_PAYLOAD_ENA_X(x)     (((x) & GENMASK(18, 17)) >> 17)

#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA(x)     (((x) << 15) & GENMASK(16, 15))
#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA_M      GENMASK(16, 15)
#define ANA_VCAP_S2_CFG_ETYPE_PAYLOAD_ENA_X(x)   (((x) & GENMASK(16, 15)) >> 15)

#define ANA_VCAP_S2_CFG_ENA(x)                   (((x) << 14) & GENMASK(14, 14))
#define ANA_VCAP_S2_CFG_ENA_M                    GENMASK(14, 14)
#define ANA_VCAP_S2_CFG_ENA_X(x)                 (((x) & GENMASK(14, 14)) >> 14)

#define ANA_VCAP_S2_CFG_SNAP_DIS(x)              (((x) << 12) & GENMASK(13, 12))
#define ANA_VCAP_S2_CFG_SNAP_DIS_M               GENMASK(13, 12)
#define ANA_VCAP_S2_CFG_SNAP_DIS_X(x)            (((x) & GENMASK(13, 12)) >> 12)

#define ANA_VCAP_S2_CFG_ARP_DIS(x)               (((x) << 10) & GENMASK(11, 10))
#define ANA_VCAP_S2_CFG_ARP_DIS_M                GENMASK(11, 10)
#define ANA_VCAP_S2_CFG_ARP_DIS_X(x)             (((x) & GENMASK(11, 10)) >> 10)

#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS(x)         (((x) << 8) & GENMASK(9, 8))
#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS_M          GENMASK(9, 8)
#define ANA_VCAP_S2_CFG_IP_TCPUDP_DIS_X(x)       (((x) & GENMASK(9, 8)) >> 8)

#define ANA_VCAP_S2_CFG_IP_OTHER_DIS(x)          (((x) << 6) & GENMASK(7, 6))
#define ANA_VCAP_S2_CFG_IP_OTHER_DIS_M           GENMASK(7, 6)
#define ANA_VCAP_S2_CFG_IP_OTHER_DIS_X(x)        (((x) & GENMASK(7, 6)) >> 6)

#define ANA_VCAP_S2_CFG_IP6_CFG(x)               (((x) << 2) & GENMASK(5, 2))
#define ANA_VCAP_S2_CFG_IP6_CFG_M                GENMASK(5, 2)
#define ANA_VCAP_S2_CFG_IP6_CFG_X(x)             (((x) & GENMASK(5, 2)) >> 2)

#define ANA_VCAP_S2_CFG_OAM_DIS(x)               ((x) & GENMASK(1, 0))
#define ANA_VCAP_S2_CFG_OAM_DIS_M                GENMASK(1, 0)
#define ANA_VCAP_S2_CFG_OAM_DIS_X(x)             ((x) & GENMASK(1, 0))

/*      ANA:PORT:PCP_DEI_CFG */
#define ANA_PCP_DEI_CFG(g,r)      TARGET_ANA,0,1,28672,g,9,256,32,r,16,4

#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL(x)        (((x) << 3) & GENMASK(3, 3))
#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL_M         GENMASK(3, 3)
#define ANA_PCP_DEI_CFG_DP_PCP_DEI_VAL_X(x)      (((x) & GENMASK(3, 3)) >> 3)

#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL(x)       ((x) & GENMASK(2, 0))
#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL_M        GENMASK(2, 0)
#define ANA_PCP_DEI_CFG_QOS_PCP_DEI_VAL_X(x)     ((x) & GENMASK(2, 0))

/*      ANA:PORT:CPU_FWD_CFG */
#define ANA_CPU_FWD_CFG(g)        TARGET_ANA,0,1,28672,g,9,256,96,0,1,4

#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA(x)        (((x) << 7) & GENMASK(7, 7))
#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA_M         GENMASK(7, 7)
#define ANA_CPU_FWD_CFG_VRAP_REDIR_ENA_X(x)      (((x) & GENMASK(7, 7)) >> 7)

#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA(x)         (((x) << 6) & GENMASK(6, 6))
#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA_M          GENMASK(6, 6)
#define ANA_CPU_FWD_CFG_MLD_REDIR_ENA_X(x)       (((x) & GENMASK(6, 6)) >> 6)

#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA(x)        (((x) << 5) & GENMASK(5, 5))
#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA_M         GENMASK(5, 5)
#define ANA_CPU_FWD_CFG_IGMP_REDIR_ENA_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA(x)    (((x) << 4) & GENMASK(4, 4))
#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA_M     GENMASK(4, 4)
#define ANA_CPU_FWD_CFG_IPMC_CTRL_COPY_ENA_X(x)  (((x) & GENMASK(4, 4)) >> 4)

#define ANA_CPU_FWD_CFG_SRC_COPY_ENA(x)          (((x) << 3) & GENMASK(3, 3))
#define ANA_CPU_FWD_CFG_SRC_COPY_ENA_M           GENMASK(3, 3)
#define ANA_CPU_FWD_CFG_SRC_COPY_ENA_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA(x)    (((x) << 2) & GENMASK(2, 2))
#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA_M     GENMASK(2, 2)
#define ANA_CPU_FWD_CFG_ALLBRIDGE_DROP_ENA_X(x)  (((x) & GENMASK(2, 2)) >> 2)

#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA(x)   (((x) << 1) & GENMASK(1, 1))
#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA_M    GENMASK(1, 1)
#define ANA_CPU_FWD_CFG_ALLBRIDGE_REDIR_ENA_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define ANA_CPU_FWD_CFG_OAM_ENA(x)               ((x) & GENMASK(0, 0))
#define ANA_CPU_FWD_CFG_OAM_ENA_M                GENMASK(0, 0)
#define ANA_CPU_FWD_CFG_OAM_ENA_X(x)             ((x) & GENMASK(0, 0))

/*      ANA:PORT:CPU_FWD_BPDU_CFG */
#define ANA_CPU_FWD_BPDU_CFG(g)   TARGET_ANA,0,1,28672,g,9,256,100,0,1,4

#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA(x)    (((x) << 16) & GENMASK(31, 16))
#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA_M     GENMASK(31, 16)
#define ANA_CPU_FWD_BPDU_CFG_BPDU_DROP_ENA_X(x)  (((x) & GENMASK(31, 16)) >> 16)

#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA(x)   ((x) & GENMASK(15, 0))
#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA_M    GENMASK(15, 0)
#define ANA_CPU_FWD_BPDU_CFG_BPDU_REDIR_ENA_X(x) ((x) & GENMASK(15, 0))

/*      ANA:PORT:CPU_FWD_GARP_CFG */
#define ANA_CPU_FWD_GARP_CFG(g)   TARGET_ANA,0,1,28672,g,9,256,104,0,1,4

#define ANA_CPU_FWD_GARP_CFG_GARP_DROP_ENA(x)    (((x) << 16) & GENMASK(31, 16))
#define ANA_CPU_FWD_GARP_CFG_GARP_DROP_ENA_M     GENMASK(31, 16)
#define ANA_CPU_FWD_GARP_CFG_GARP_DROP_ENA_X(x)  (((x) & GENMASK(31, 16)) >> 16)

#define ANA_CPU_FWD_GARP_CFG_GARP_REDIR_ENA(x)   ((x) & GENMASK(15, 0))
#define ANA_CPU_FWD_GARP_CFG_GARP_REDIR_ENA_M    GENMASK(15, 0)
#define ANA_CPU_FWD_GARP_CFG_GARP_REDIR_ENA_X(x) ((x) & GENMASK(15, 0))

/*      ANA:PORT:CPU_FWD_CCM_CFG */
#define ANA_CPU_FWD_CCM_CFG(g)    TARGET_ANA,0,1,28672,g,9,256,108,0,1,4

#define ANA_CPU_FWD_CCM_CFG_CCM_DROP_ENA(x)      (((x) << 16) & GENMASK(31, 16))
#define ANA_CPU_FWD_CCM_CFG_CCM_DROP_ENA_M       GENMASK(31, 16)
#define ANA_CPU_FWD_CCM_CFG_CCM_DROP_ENA_X(x)    (((x) & GENMASK(31, 16)) >> 16)

#define ANA_CPU_FWD_CCM_CFG_CCM_REDIR_ENA(x)     ((x) & GENMASK(15, 0))
#define ANA_CPU_FWD_CCM_CFG_CCM_REDIR_ENA_M      GENMASK(15, 0)
#define ANA_CPU_FWD_CCM_CFG_CCM_REDIR_ENA_X(x)   ((x) & GENMASK(15, 0))

/*      ANA:PORT:PORT_CFG */
#define ANA_PORT_CFG(g)           TARGET_ANA,0,1,28672,g,9,256,112,0,1,4

#define ANA_PORT_CFG_SRC_MIRROR_ENA(x)           (((x) << 13) & GENMASK(13, 13))
#define ANA_PORT_CFG_SRC_MIRROR_ENA_M            GENMASK(13, 13)
#define ANA_PORT_CFG_SRC_MIRROR_ENA_X(x)         (((x) & GENMASK(13, 13)) >> 13)

#define ANA_PORT_CFG_LIMIT_DROP(x)               (((x) << 12) & GENMASK(12, 12))
#define ANA_PORT_CFG_LIMIT_DROP_M                GENMASK(12, 12)
#define ANA_PORT_CFG_LIMIT_DROP_X(x)             (((x) & GENMASK(12, 12)) >> 12)

#define ANA_PORT_CFG_LIMIT_CPU(x)                (((x) << 11) & GENMASK(11, 11))
#define ANA_PORT_CFG_LIMIT_CPU_M                 GENMASK(11, 11)
#define ANA_PORT_CFG_LIMIT_CPU_X(x)              (((x) & GENMASK(11, 11)) >> 11)

#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP(x)     (((x) << 10) & GENMASK(10, 10))
#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP_M      GENMASK(10, 10)
#define ANA_PORT_CFG_LOCKED_PORTMOVE_DROP_X(x)   (((x) & GENMASK(10, 10)) >> 10)

#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU(x)      (((x) << 9) & GENMASK(9, 9))
#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU_M       GENMASK(9, 9)
#define ANA_PORT_CFG_LOCKED_PORTMOVE_CPU_X(x)    (((x) & GENMASK(9, 9)) >> 9)

#define ANA_PORT_CFG_LEARNDROP(x)                (((x) << 8) & GENMASK(8, 8))
#define ANA_PORT_CFG_LEARNDROP_M                 GENMASK(8, 8)
#define ANA_PORT_CFG_LEARNDROP_X(x)              (((x) & GENMASK(8, 8)) >> 8)

#define ANA_PORT_CFG_LEARNCPU(x)                 (((x) << 7) & GENMASK(7, 7))
#define ANA_PORT_CFG_LEARNCPU_M                  GENMASK(7, 7)
#define ANA_PORT_CFG_LEARNCPU_X(x)               (((x) & GENMASK(7, 7)) >> 7)

#define ANA_PORT_CFG_LEARNAUTO(x)                (((x) << 6) & GENMASK(6, 6))
#define ANA_PORT_CFG_LEARNAUTO_M                 GENMASK(6, 6)
#define ANA_PORT_CFG_LEARNAUTO_X(x)              (((x) & GENMASK(6, 6)) >> 6)

#define ANA_PORT_CFG_LEARN_ENA(x)                (((x) << 5) & GENMASK(5, 5))
#define ANA_PORT_CFG_LEARN_ENA_M                 GENMASK(5, 5)
#define ANA_PORT_CFG_LEARN_ENA_X(x)              (((x) & GENMASK(5, 5)) >> 5)

#define ANA_PORT_CFG_RECV_ENA(x)                 (((x) << 4) & GENMASK(4, 4))
#define ANA_PORT_CFG_RECV_ENA_M                  GENMASK(4, 4)
#define ANA_PORT_CFG_RECV_ENA_X(x)               (((x) & GENMASK(4, 4)) >> 4)

#define ANA_PORT_CFG_PORTID_VAL(x)               ((x) & GENMASK(3, 0))
#define ANA_PORT_CFG_PORTID_VAL_M                GENMASK(3, 0)
#define ANA_PORT_CFG_PORTID_VAL_X(x)             ((x) & GENMASK(3, 0))

/*      ANA:PORT:POL_CFG */
#define ANA_POL_CFG(g)            TARGET_ANA,0,1,28672,g,9,256,116,0,1,4

#define ANA_POL_CFG_POL_CPU_REDIR_8021(x)        (((x) << 19) & GENMASK(19, 19))
#define ANA_POL_CFG_POL_CPU_REDIR_8021_M         GENMASK(19, 19)
#define ANA_POL_CFG_POL_CPU_REDIR_8021_X(x)      (((x) & GENMASK(19, 19)) >> 19)

#define ANA_POL_CFG_POL_CPU_REDIR_IP(x)          (((x) << 18) & GENMASK(18, 18))
#define ANA_POL_CFG_POL_CPU_REDIR_IP_M           GENMASK(18, 18)
#define ANA_POL_CFG_POL_CPU_REDIR_IP_X(x)        (((x) & GENMASK(18, 18)) >> 18)

#define ANA_POL_CFG_PORT_POL_ENA(x)              (((x) << 17) & GENMASK(17, 17))
#define ANA_POL_CFG_PORT_POL_ENA_M               GENMASK(17, 17)
#define ANA_POL_CFG_PORT_POL_ENA_X(x)            (((x) & GENMASK(17, 17)) >> 17)

#define ANA_POL_CFG_QUEUE_POL_ENA(x)             (((x) << 9) & GENMASK(16, 9))
#define ANA_POL_CFG_QUEUE_POL_ENA_M              GENMASK(16, 9)
#define ANA_POL_CFG_QUEUE_POL_ENA_X(x)           (((x) & GENMASK(16, 9)) >> 9)

#define ANA_POL_CFG_POL_ORDER(x)                 ((x) & GENMASK(8, 0))
#define ANA_POL_CFG_POL_ORDER_M                  GENMASK(8, 0)
#define ANA_POL_CFG_POL_ORDER_X(x)               ((x) & GENMASK(8, 0))

/*      ANA:PORT:PTP_CFG */
#define ANA_PTP_CFG(g)            TARGET_ANA,0,1,28672,g,9,256,120,0,1,4

#define ANA_PTP_CFG_PTP_BACKPLANE_MODE(x)        ((x) & GENMASK(0, 0))
#define ANA_PTP_CFG_PTP_BACKPLANE_MODE_M         GENMASK(0, 0)
#define ANA_PTP_CFG_PTP_BACKPLANE_MODE_X(x)      ((x) & GENMASK(0, 0))

/*      ANA:PORT:LLCT_CFG */
#define ANA_LLCT_CFG(g)           TARGET_ANA,0,1,28672,g,9,256,124,0,1,4

#define ANA_LLCT_CFG_LLCT_S1_ANALYZE(x)          (((x) << 1) & GENMASK(1, 1))
#define ANA_LLCT_CFG_LLCT_S1_ANALYZE_M           GENMASK(1, 1)
#define ANA_LLCT_CFG_LLCT_S1_ANALYZE_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define ANA_LLCT_CFG_LLCT_VID_FORWARD(x)         ((x) & GENMASK(0, 0))
#define ANA_LLCT_CFG_LLCT_VID_FORWARD_M          GENMASK(0, 0)
#define ANA_LLCT_CFG_LLCT_VID_FORWARD_X(x)       ((x) & GENMASK(0, 0))

/*      ANA:PORT:OAM_CFG */
#define ANA_OAM_CFG(g)            TARGET_ANA,0,1,28672,g,9,256,128,0,1,4

#define ANA_OAM_CFG_DLR_ENA(x)                   (((x) << 3) & GENMASK(3, 3))
#define ANA_OAM_CFG_DLR_ENA_M                    GENMASK(3, 3)
#define ANA_OAM_CFG_DLR_ENA_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define ANA_OAM_CFG_MRP_ENA(x)                   (((x) << 2) & GENMASK(2, 2))
#define ANA_OAM_CFG_MRP_ENA_M                    GENMASK(2, 2)
#define ANA_OAM_CFG_MRP_ENA_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define ANA_OAM_CFG_OAM_CFG(x)                   ((x) & GENMASK(1, 0))
#define ANA_OAM_CFG_OAM_CFG_M                    GENMASK(1, 0)
#define ANA_OAM_CFG_OAM_CFG_X(x)                 ((x) & GENMASK(1, 0))

/*      ANA:PFC:PFC_CFG */
#define ANA_PFC_CFG(g)            TARGET_ANA,0,1,31232,g,8,64,0,0,1,4

#define ANA_PFC_CFG_RX_PFC_ENA(x)                (((x) << 2) & GENMASK(9, 2))
#define ANA_PFC_CFG_RX_PFC_ENA_M                 GENMASK(9, 2)
#define ANA_PFC_CFG_RX_PFC_ENA_X(x)              (((x) & GENMASK(9, 2)) >> 2)

#define ANA_PFC_CFG_FC_LINK_SPEED(x)             ((x) & GENMASK(1, 0))
#define ANA_PFC_CFG_FC_LINK_SPEED_M              GENMASK(1, 0)
#define ANA_PFC_CFG_FC_LINK_SPEED_X(x)           ((x) & GENMASK(1, 0))

/*      ANA:PFC:PFC_TIMER */
#define ANA_PFC_TIMER(g,r)        TARGET_ANA,0,1,31232,g,8,64,4,r,8,4

#define ANA_PFC_TIMER_PFC_TIMER_VAL(x)           ((x) & GENMASK(15, 0))
#define ANA_PFC_TIMER_PFC_TIMER_VAL_M            GENMASK(15, 0)
#define ANA_PFC_TIMER_PFC_TIMER_VAL_X(x)         ((x) & GENMASK(15, 0))

/*      ANA:FID_MAP:FID_MAP */
#define ANA_FID_MAP(r)            TARGET_ANA,0,1,0,0,1,16384,0,r,4096,4

#define ANA_FID_MAP_FID_VAL(x)                   ((x) & GENMASK(5, 0))
#define ANA_FID_MAP_FID_VAL_M                    GENMASK(5, 0)
#define ANA_FID_MAP_FID_VAL_X(x)                 ((x) & GENMASK(5, 0))

/*      ANA:COMMON:AGGR_CFG */
#define ANA_AGGR_CFG              TARGET_ANA,0,1,31984,0,1,552,0,0,1,4

#define ANA_AGGR_CFG_AC_RND_ENA(x)               (((x) << 6) & GENMASK(6, 6))
#define ANA_AGGR_CFG_AC_RND_ENA_M                GENMASK(6, 6)
#define ANA_AGGR_CFG_AC_RND_ENA_X(x)             (((x) & GENMASK(6, 6)) >> 6)

#define ANA_AGGR_CFG_AC_DMAC_ENA(x)              (((x) << 5) & GENMASK(5, 5))
#define ANA_AGGR_CFG_AC_DMAC_ENA_M               GENMASK(5, 5)
#define ANA_AGGR_CFG_AC_DMAC_ENA_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define ANA_AGGR_CFG_AC_SMAC_ENA(x)              (((x) << 4) & GENMASK(4, 4))
#define ANA_AGGR_CFG_AC_SMAC_ENA_M               GENMASK(4, 4)
#define ANA_AGGR_CFG_AC_SMAC_ENA_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA(x)      (((x) << 3) & GENMASK(3, 3))
#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA_M       GENMASK(3, 3)
#define ANA_AGGR_CFG_AC_IP6_FLOW_LBL_ENA_X(x)    (((x) & GENMASK(3, 3)) >> 3)

#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA(x)        (((x) << 2) & GENMASK(2, 2))
#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA_M         GENMASK(2, 2)
#define ANA_AGGR_CFG_AC_IP6_TCPUDP_ENA_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA(x)        (((x) << 1) & GENMASK(1, 1))
#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA_M         GENMASK(1, 1)
#define ANA_AGGR_CFG_AC_IP4_SIPDIP_ENA_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA(x)        ((x) & GENMASK(0, 0))
#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA_M         GENMASK(0, 0)
#define ANA_AGGR_CFG_AC_IP4_TCPUDP_ENA_X(x)      ((x) & GENMASK(0, 0))

/*      ANA:COMMON:CPUQ_CFG */
#define ANA_CPUQ_CFG              TARGET_ANA,0,1,31984,0,1,552,4,0,1,4

#define ANA_CPUQ_CFG_CPUQ_MLD(x)                 (((x) << 27) & GENMASK(29, 27))
#define ANA_CPUQ_CFG_CPUQ_MLD_M                  GENMASK(29, 27)
#define ANA_CPUQ_CFG_CPUQ_MLD_X(x)               (((x) & GENMASK(29, 27)) >> 27)

#define ANA_CPUQ_CFG_CPUQ_IGMP(x)                (((x) << 24) & GENMASK(26, 24))
#define ANA_CPUQ_CFG_CPUQ_IGMP_M                 GENMASK(26, 24)
#define ANA_CPUQ_CFG_CPUQ_IGMP_X(x)              (((x) & GENMASK(26, 24)) >> 24)

#define ANA_CPUQ_CFG_CPUQ_IPMC_CTRL(x)           (((x) << 21) & GENMASK(23, 21))
#define ANA_CPUQ_CFG_CPUQ_IPMC_CTRL_M            GENMASK(23, 21)
#define ANA_CPUQ_CFG_CPUQ_IPMC_CTRL_X(x)         (((x) & GENMASK(23, 21)) >> 21)

#define ANA_CPUQ_CFG_CPUQ_ALLBRIDGE(x)           (((x) << 18) & GENMASK(20, 18))
#define ANA_CPUQ_CFG_CPUQ_ALLBRIDGE_M            GENMASK(20, 18)
#define ANA_CPUQ_CFG_CPUQ_ALLBRIDGE_X(x)         (((x) & GENMASK(20, 18)) >> 18)

#define ANA_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE(x)     (((x) << 15) & GENMASK(17, 15))
#define ANA_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE_M      GENMASK(17, 15)
#define ANA_CPUQ_CFG_CPUQ_LOCKED_PORTMOVE_X(x)   (((x) & GENMASK(17, 15)) >> 15)

#define ANA_CPUQ_CFG_CPUQ_SRC_COPY(x)            (((x) << 12) & GENMASK(14, 12))
#define ANA_CPUQ_CFG_CPUQ_SRC_COPY_M             GENMASK(14, 12)
#define ANA_CPUQ_CFG_CPUQ_SRC_COPY_X(x)          (((x) & GENMASK(14, 12)) >> 12)

#define ANA_CPUQ_CFG_CPUQ_MAC_COPY(x)            (((x) << 9) & GENMASK(11, 9))
#define ANA_CPUQ_CFG_CPUQ_MAC_COPY_M             GENMASK(11, 9)
#define ANA_CPUQ_CFG_CPUQ_MAC_COPY_X(x)          (((x) & GENMASK(11, 9)) >> 9)

#define ANA_CPUQ_CFG_CPUQ_LRN(x)                 (((x) << 6) & GENMASK(8, 6))
#define ANA_CPUQ_CFG_CPUQ_LRN_M                  GENMASK(8, 6)
#define ANA_CPUQ_CFG_CPUQ_LRN_X(x)               (((x) & GENMASK(8, 6)) >> 6)

#define ANA_CPUQ_CFG_CPUQ_MIRROR(x)              (((x) << 3) & GENMASK(5, 3))
#define ANA_CPUQ_CFG_CPUQ_MIRROR_M               GENMASK(5, 3)
#define ANA_CPUQ_CFG_CPUQ_MIRROR_X(x)            (((x) & GENMASK(5, 3)) >> 3)

#define ANA_CPUQ_CFG_CPUQ_SFLOW(x)               ((x) & GENMASK(2, 0))
#define ANA_CPUQ_CFG_CPUQ_SFLOW_M                GENMASK(2, 0)
#define ANA_CPUQ_CFG_CPUQ_SFLOW_X(x)             ((x) & GENMASK(2, 0))

/*      ANA:COMMON:CPUQ_CFG2 */
#define ANA_CPUQ_CFG2             TARGET_ANA,0,1,31984,0,1,552,8,0,1,4

#define ANA_CPUQ_CFG2_CPUQ_VRAP(x)               ((x) & GENMASK(2, 0))
#define ANA_CPUQ_CFG2_CPUQ_VRAP_M                GENMASK(2, 0)
#define ANA_CPUQ_CFG2_CPUQ_VRAP_X(x)             ((x) & GENMASK(2, 0))

/*      ANA:COMMON:CPUQ_8021_CFG */
#define ANA_CPUQ_8021_CFG(r)      TARGET_ANA,0,1,31984,0,1,552,12,r,16,4

#define ANA_CPUQ_8021_CFG_CPUQ_BPDU_VAL(x)       (((x) << 6) & GENMASK(8, 6))
#define ANA_CPUQ_8021_CFG_CPUQ_BPDU_VAL_M        GENMASK(8, 6)
#define ANA_CPUQ_8021_CFG_CPUQ_BPDU_VAL_X(x)     (((x) & GENMASK(8, 6)) >> 6)

#define ANA_CPUQ_8021_CFG_CPUQ_GARP_VAL(x)       (((x) << 3) & GENMASK(5, 3))
#define ANA_CPUQ_8021_CFG_CPUQ_GARP_VAL_M        GENMASK(5, 3)
#define ANA_CPUQ_8021_CFG_CPUQ_GARP_VAL_X(x)     (((x) & GENMASK(5, 3)) >> 3)

#define ANA_CPUQ_8021_CFG_CPUQ_CCM_VAL(x)        ((x) & GENMASK(2, 0))
#define ANA_CPUQ_8021_CFG_CPUQ_CCM_VAL_M         GENMASK(2, 0)
#define ANA_CPUQ_8021_CFG_CPUQ_CCM_VAL_X(x)      ((x) & GENMASK(2, 0))

/*      ANA:COMMON:DSCP_CFG */
#define ANA_DSCP_CFG(r)           TARGET_ANA,0,1,31984,0,1,552,76,r,64,4

#define ANA_DSCP_CFG_DP_DSCP_VAL(x)              (((x) << 11) & GENMASK(11, 11))
#define ANA_DSCP_CFG_DP_DSCP_VAL_M               GENMASK(11, 11)
#define ANA_DSCP_CFG_DP_DSCP_VAL_X(x)            (((x) & GENMASK(11, 11)) >> 11)

#define ANA_DSCP_CFG_QOS_DSCP_VAL(x)             (((x) << 8) & GENMASK(10, 8))
#define ANA_DSCP_CFG_QOS_DSCP_VAL_M              GENMASK(10, 8)
#define ANA_DSCP_CFG_QOS_DSCP_VAL_X(x)           (((x) & GENMASK(10, 8)) >> 8)

#define ANA_DSCP_CFG_DSCP_TRANSLATE_VAL(x)       (((x) << 2) & GENMASK(7, 2))
#define ANA_DSCP_CFG_DSCP_TRANSLATE_VAL_M        GENMASK(7, 2)
#define ANA_DSCP_CFG_DSCP_TRANSLATE_VAL_X(x)     (((x) & GENMASK(7, 2)) >> 2)

#define ANA_DSCP_CFG_DSCP_TRUST_ENA(x)           (((x) << 1) & GENMASK(1, 1))
#define ANA_DSCP_CFG_DSCP_TRUST_ENA_M            GENMASK(1, 1)
#define ANA_DSCP_CFG_DSCP_TRUST_ENA_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define ANA_DSCP_CFG_DSCP_REWR_ENA(x)            ((x) & GENMASK(0, 0))
#define ANA_DSCP_CFG_DSCP_REWR_ENA_M             GENMASK(0, 0)
#define ANA_DSCP_CFG_DSCP_REWR_ENA_X(x)          ((x) & GENMASK(0, 0))

/*      ANA:COMMON:DSCP_REWR_CFG */
#define ANA_DSCP_REWR_CFG(r)      TARGET_ANA,0,1,31984,0,1,552,332,r,16,4

#define ANA_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL(x)   ((x) & GENMASK(5, 0))
#define ANA_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL_M    GENMASK(5, 0)
#define ANA_DSCP_REWR_CFG_DSCP_QOS_REWR_VAL_X(x) ((x) & GENMASK(5, 0))

/*      ANA:COMMON:VCAP_RNG_CFG */
#define ANA_VCAP_RNG_CFG(r)       TARGET_ANA,0,1,31984,0,1,552,396,r,8,4

#define ANA_VCAP_RNG_CFG_CFG(x)                  ((x) & GENMASK(2, 0))
#define ANA_VCAP_RNG_CFG_CFG_M                   GENMASK(2, 0)
#define ANA_VCAP_RNG_CFG_CFG_X(x)                ((x) & GENMASK(2, 0))

/*      ANA:COMMON:VCAP_RNG_VAL_CFG */
#define ANA_VCAP_RNG_VAL_CFG(r)   TARGET_ANA,0,1,31984,0,1,552,428,r,8,4

#define ANA_VCAP_RNG_VAL_CFG_MIN_VAL(x)          (((x) << 16) & GENMASK(31, 16))
#define ANA_VCAP_RNG_VAL_CFG_MIN_VAL_M           GENMASK(31, 16)
#define ANA_VCAP_RNG_VAL_CFG_MIN_VAL_X(x)        (((x) & GENMASK(31, 16)) >> 16)

#define ANA_VCAP_RNG_VAL_CFG_MAX_VAL(x)          ((x) & GENMASK(15, 0))
#define ANA_VCAP_RNG_VAL_CFG_MAX_VAL_M           GENMASK(15, 0)
#define ANA_VCAP_RNG_VAL_CFG_MAX_VAL_X(x)        ((x) & GENMASK(15, 0))

/*      ANA:COMMON:VRAP_CFG */
#define ANA_VRAP_CFG              TARGET_ANA,0,1,31984,0,1,552,460,0,1,4

#define ANA_VRAP_CFG_VRAP_VLAN_AWARE_ENA(x)      (((x) << 12) & GENMASK(12, 12))
#define ANA_VRAP_CFG_VRAP_VLAN_AWARE_ENA_M       GENMASK(12, 12)
#define ANA_VRAP_CFG_VRAP_VLAN_AWARE_ENA_X(x)    (((x) & GENMASK(12, 12)) >> 12)

#define ANA_VRAP_CFG_VRAP_VID(x)                 ((x) & GENMASK(11, 0))
#define ANA_VRAP_CFG_VRAP_VID_M                  GENMASK(11, 0)
#define ANA_VRAP_CFG_VRAP_VID_X(x)               ((x) & GENMASK(11, 0))

/*      ANA:COMMON:VRAP_HDR_DATA */
#define ANA_VRAP_HDR_DATA         TARGET_ANA,0,1,31984,0,1,552,464,0,1,4

/*      ANA:COMMON:VRAP_HDR_MASK */
#define ANA_VRAP_HDR_MASK         TARGET_ANA,0,1,31984,0,1,552,468,0,1,4

/*      ANA:COMMON:DISCARD_CFG */
#define ANA_DISCARD_CFG           TARGET_ANA,0,1,31984,0,1,552,472,0,1,4

#define ANA_DISCARD_CFG_TAGGING_S2_ENA(x)        (((x) << 1) & GENMASK(1, 1))
#define ANA_DISCARD_CFG_TAGGING_S2_ENA_M         GENMASK(1, 1)
#define ANA_DISCARD_CFG_TAGGING_S2_ENA_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define ANA_DISCARD_CFG_CTRLPROT_S2_ENA(x)       ((x) & GENMASK(0, 0))
#define ANA_DISCARD_CFG_CTRLPROT_S2_ENA_M        GENMASK(0, 0)
#define ANA_DISCARD_CFG_CTRLPROT_S2_ENA_X(x)     ((x) & GENMASK(0, 0))

/*      ANA:COMMON:FID_CFG */
#define ANA_FID_CFG               TARGET_ANA,0,1,31984,0,1,552,476,0,1,4

#define ANA_FID_CFG_VID_MC_ENA(x)                ((x) & GENMASK(0, 0))
#define ANA_FID_CFG_VID_MC_ENA_M                 GENMASK(0, 0)
#define ANA_FID_CFG_VID_MC_ENA_X(x)              ((x) & GENMASK(0, 0))

/*      ANA:COMMON:VLAN_ETYPE_CFG */
#define ANA_VLAN_ETYPE_CFG        TARGET_ANA,0,1,31984,0,1,552,480,0,1,4

#define ANA_VLAN_ETYPE_CFG_S_TAG_VAL(x)          ((x) & GENMASK(15, 0))
#define ANA_VLAN_ETYPE_CFG_S_TAG_VAL_M           GENMASK(15, 0)
#define ANA_VLAN_ETYPE_CFG_S_TAG_VAL_X(x)        ((x) & GENMASK(15, 0))

/*      ANA:COMMON:RT_VLAN_PCP */
#define ANA_RT_VLAN_PCP(r)        TARGET_ANA,0,1,31984,0,1,552,484,r,8,4

#define ANA_RT_VLAN_PCP_PCP_MASK(x)              (((x) << 13) & GENMASK(20, 13))
#define ANA_RT_VLAN_PCP_PCP_MASK_M               GENMASK(20, 13)
#define ANA_RT_VLAN_PCP_PCP_MASK_X(x)            (((x) & GENMASK(20, 13)) >> 13)

#define ANA_RT_VLAN_PCP_VLAN_ID(x)               (((x) << 1) & GENMASK(12, 1))
#define ANA_RT_VLAN_PCP_VLAN_ID_M                GENMASK(12, 1)
#define ANA_RT_VLAN_PCP_VLAN_ID_X(x)             (((x) & GENMASK(12, 1)) >> 1)

#define ANA_RT_VLAN_PCP_VLAN_PCP_ENA(x)          ((x) & GENMASK(0, 0))
#define ANA_RT_VLAN_PCP_VLAN_PCP_ENA_M           GENMASK(0, 0)
#define ANA_RT_VLAN_PCP_VLAN_PCP_ENA_X(x)        ((x) & GENMASK(0, 0))

/*      ANA:COMMON:RT_CUSTOM */
#define ANA_RT_CUSTOM             TARGET_ANA,0,1,31984,0,1,552,516,0,1,4

#define ANA_RT_CUSTOM_ETYPE(x)                   ((x) & GENMASK(15, 0))
#define ANA_RT_CUSTOM_ETYPE_M                    GENMASK(15, 0)
#define ANA_RT_CUSTOM_ETYPE_X(x)                 ((x) & GENMASK(15, 0))

/*      ANA:COMMON:RT_MISC_CFG */
#define ANA_RT_MISC_CFG(r)        TARGET_ANA,0,1,31984,0,1,552,520,r,8,4

#define ANA_RT_MISC_CFG_RT_SA_UNK_CFG(x)         (((x) << 12) & GENMASK(14, 12))
#define ANA_RT_MISC_CFG_RT_SA_UNK_CFG_M          GENMASK(14, 12)
#define ANA_RT_MISC_CFG_RT_SA_UNK_CFG_X(x)       (((x) & GENMASK(14, 12)) >> 12)

#define ANA_RT_MISC_CFG_RT_DA_UNK_CFG(x)         (((x) << 9) & GENMASK(11, 9))
#define ANA_RT_MISC_CFG_RT_DA_UNK_CFG_M          GENMASK(11, 9)
#define ANA_RT_MISC_CFG_RT_DA_UNK_CFG_X(x)       (((x) & GENMASK(11, 9)) >> 9)

#define ANA_RT_MISC_CFG_RT_SA_PORTMOVE_CFG(x)    (((x) << 6) & GENMASK(8, 6))
#define ANA_RT_MISC_CFG_RT_SA_PORTMOVE_CFG_M     GENMASK(8, 6)
#define ANA_RT_MISC_CFG_RT_SA_PORTMOVE_CFG_X(x)  (((x) & GENMASK(8, 6)) >> 6)

#define ANA_RT_MISC_CFG_RT_FILTER_CFG(x)         (((x) << 3) & GENMASK(5, 3))
#define ANA_RT_MISC_CFG_RT_FILTER_CFG_M          GENMASK(5, 3)
#define ANA_RT_MISC_CFG_RT_FILTER_CFG_X(x)       (((x) & GENMASK(5, 3)) >> 3)

#define ANA_RT_MISC_CFG_RT_CPUQ(x)               ((x) & GENMASK(2, 0))
#define ANA_RT_MISC_CFG_RT_CPUQ_M                GENMASK(2, 0)
#define ANA_RT_MISC_CFG_RT_CPUQ_X(x)             ((x) & GENMASK(2, 0))

/*      ANA:POL:POL_PIR_CFG */
#define ANA_POL_PIR_CFG(g)        TARGET_ANA,0,1,16384,g,345,32,0,0,1,4

#define ANA_POL_PIR_CFG_PIR_RATE(x)              (((x) << 6) & GENMASK(20, 6))
#define ANA_POL_PIR_CFG_PIR_RATE_M               GENMASK(20, 6)
#define ANA_POL_PIR_CFG_PIR_RATE_X(x)            (((x) & GENMASK(20, 6)) >> 6)

#define ANA_POL_PIR_CFG_PIR_BURST(x)             ((x) & GENMASK(5, 0))
#define ANA_POL_PIR_CFG_PIR_BURST_M              GENMASK(5, 0)
#define ANA_POL_PIR_CFG_PIR_BURST_X(x)           ((x) & GENMASK(5, 0))

/*      ANA:POL:POL_CIR_CFG */
#define ANA_POL_CIR_CFG(g)        TARGET_ANA,0,1,16384,g,345,32,4,0,1,4

#define ANA_POL_CIR_CFG_CIR_RATE(x)              (((x) << 6) & GENMASK(20, 6))
#define ANA_POL_CIR_CFG_CIR_RATE_M               GENMASK(20, 6)
#define ANA_POL_CIR_CFG_CIR_RATE_X(x)            (((x) & GENMASK(20, 6)) >> 6)

#define ANA_POL_CIR_CFG_CIR_BURST(x)             ((x) & GENMASK(5, 0))
#define ANA_POL_CIR_CFG_CIR_BURST_M              GENMASK(5, 0)
#define ANA_POL_CIR_CFG_CIR_BURST_X(x)           ((x) & GENMASK(5, 0))

/*      ANA:POL:POL_MODE */
#define ANA_POL_MODE(g)           TARGET_ANA,0,1,16384,g,345,32,8,0,1,4

#define ANA_POL_MODE_DROP_ON_YELLOW_ENA(x)       (((x) << 11) & GENMASK(11, 11))
#define ANA_POL_MODE_DROP_ON_YELLOW_ENA_M        GENMASK(11, 11)
#define ANA_POL_MODE_DROP_ON_YELLOW_ENA_X(x)     (((x) & GENMASK(11, 11)) >> 11)

#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA(x)    (((x) << 10) & GENMASK(10, 10))
#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA_M     GENMASK(10, 10)
#define ANA_POL_MODE_MARK_ALL_FRMS_RED_ENA_X(x)  (((x) & GENMASK(10, 10)) >> 10)

#define ANA_POL_MODE_IPG_SIZE(x)                 (((x) << 5) & GENMASK(9, 5))
#define ANA_POL_MODE_IPG_SIZE_M                  GENMASK(9, 5)
#define ANA_POL_MODE_IPG_SIZE_X(x)               (((x) & GENMASK(9, 5)) >> 5)

#define ANA_POL_MODE_FRM_MODE(x)                 (((x) << 3) & GENMASK(4, 3))
#define ANA_POL_MODE_FRM_MODE_M                  GENMASK(4, 3)
#define ANA_POL_MODE_FRM_MODE_X(x)               (((x) & GENMASK(4, 3)) >> 3)

#define ANA_POL_MODE_DLB_COUPLED(x)              (((x) << 2) & GENMASK(2, 2))
#define ANA_POL_MODE_DLB_COUPLED_M               GENMASK(2, 2)
#define ANA_POL_MODE_DLB_COUPLED_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define ANA_POL_MODE_CIR_ENA(x)                  (((x) << 1) & GENMASK(1, 1))
#define ANA_POL_MODE_CIR_ENA_M                   GENMASK(1, 1)
#define ANA_POL_MODE_CIR_ENA_X(x)                (((x) & GENMASK(1, 1)) >> 1)

#define ANA_POL_MODE_OVERSHOOT_ENA(x)            ((x) & GENMASK(0, 0))
#define ANA_POL_MODE_OVERSHOOT_ENA_M             GENMASK(0, 0)
#define ANA_POL_MODE_OVERSHOOT_ENA_X(x)          ((x) & GENMASK(0, 0))

/*      ANA:POL:POL_PIR_STATE */
#define ANA_POL_PIR_STATE(g)      TARGET_ANA,0,1,16384,g,345,32,12,0,1,4

#define ANA_POL_PIR_STATE_PIR_LVL(x)             ((x) & GENMASK(21, 0))
#define ANA_POL_PIR_STATE_PIR_LVL_M              GENMASK(21, 0)
#define ANA_POL_PIR_STATE_PIR_LVL_X(x)           ((x) & GENMASK(21, 0))

/*      ANA:POL:POL_CIR_STATE */
#define ANA_POL_CIR_STATE(g)      TARGET_ANA,0,1,16384,g,345,32,16,0,1,4

#define ANA_POL_CIR_STATE_CIR_LVL(x)             ((x) & GENMASK(21, 0))
#define ANA_POL_CIR_STATE_CIR_LVL_M              GENMASK(21, 0)
#define ANA_POL_CIR_STATE_CIR_LVL_X(x)           ((x) & GENMASK(21, 0))

/*      ANA:POL:POL_STATE */
#define ANA_POL_STATE(g)          TARGET_ANA,0,1,16384,g,345,32,20,0,1,4

#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET(x)   (((x) << 4) & GENMASK(4, 4))
#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET_M    GENMASK(4, 4)
#define ANA_POL_STATE_MARK_ALL_FRMS_RED_SET_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define ANA_POL_STATE_LEAK_TIME(x)               ((x) & GENMASK(3, 0))
#define ANA_POL_STATE_LEAK_TIME_M                GENMASK(3, 0)
#define ANA_POL_STATE_LEAK_TIME_X(x)             ((x) & GENMASK(3, 0))

/*      ANA:POL_MISC:POL_FLOWC */
#define ANA_POL_FLOWC(r)          TARGET_ANA,0,1,31104,0,1,116,0,r,27,4

#define ANA_POL_FLOWC_POL_FLOWC(x)               ((x) & GENMASK(0, 0))
#define ANA_POL_FLOWC_POL_FLOWC_M                GENMASK(0, 0)
#define ANA_POL_FLOWC_POL_FLOWC_X(x)             ((x) & GENMASK(0, 0))

/*      ANA:POL_MISC:POL_HYST */
#define ANA_POL_HYST              TARGET_ANA,0,1,31104,0,1,116,108,0,1,4

#define ANA_POL_HYST_POL_FC_HYST(x)              (((x) << 4) & GENMASK(9, 4))
#define ANA_POL_HYST_POL_FC_HYST_M               GENMASK(9, 4)
#define ANA_POL_HYST_POL_FC_HYST_X(x)            (((x) & GENMASK(9, 4)) >> 4)

#define ANA_POL_HYST_POL_STOP_HYST(x)            ((x) & GENMASK(3, 0))
#define ANA_POL_HYST_POL_STOP_HYST_M             GENMASK(3, 0)
#define ANA_POL_HYST_POL_STOP_HYST_X(x)          ((x) & GENMASK(3, 0))

/*      ANA:POL_MISC:POL_MISC_CFG */
#define ANA_POL_MISC_CFG          TARGET_ANA,0,1,31104,0,1,116,112,0,1,4

#define ANA_POL_MISC_CFG_POL_CLOSE_ALL(x)        (((x) << 1) & GENMASK(1, 1))
#define ANA_POL_MISC_CFG_POL_CLOSE_ALL_M         GENMASK(1, 1)
#define ANA_POL_MISC_CFG_POL_CLOSE_ALL_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define ANA_POL_MISC_CFG_POL_LEAK_DIS(x)         ((x) & GENMASK(0, 0))
#define ANA_POL_MISC_CFG_POL_LEAK_DIS_M          GENMASK(0, 0)
#define ANA_POL_MISC_CFG_POL_LEAK_DIS_X(x)       ((x) & GENMASK(0, 0))

/*      DEV:PORT_MODE:CLOCK_CFG */
#define DEV_CLOCK_CFG(t)          TARGET_DEV,t,8,0,0,1,28,0,0,1,4

#define DEV_CLOCK_CFG_MAC_TX_RST(x)              (((x) << 7) & GENMASK(7, 7))
#define DEV_CLOCK_CFG_MAC_TX_RST_M               GENMASK(7, 7)
#define DEV_CLOCK_CFG_MAC_TX_RST_X(x)            (((x) & GENMASK(7, 7)) >> 7)

#define DEV_CLOCK_CFG_MAC_RX_RST(x)              (((x) << 6) & GENMASK(6, 6))
#define DEV_CLOCK_CFG_MAC_RX_RST_M               GENMASK(6, 6)
#define DEV_CLOCK_CFG_MAC_RX_RST_X(x)            (((x) & GENMASK(6, 6)) >> 6)

#define DEV_CLOCK_CFG_PCS_TX_RST(x)              (((x) << 5) & GENMASK(5, 5))
#define DEV_CLOCK_CFG_PCS_TX_RST_M               GENMASK(5, 5)
#define DEV_CLOCK_CFG_PCS_TX_RST_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define DEV_CLOCK_CFG_PCS_RX_RST(x)              (((x) << 4) & GENMASK(4, 4))
#define DEV_CLOCK_CFG_PCS_RX_RST_M               GENMASK(4, 4)
#define DEV_CLOCK_CFG_PCS_RX_RST_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define DEV_CLOCK_CFG_PORT_RST(x)                (((x) << 3) & GENMASK(3, 3))
#define DEV_CLOCK_CFG_PORT_RST_M                 GENMASK(3, 3)
#define DEV_CLOCK_CFG_PORT_RST_X(x)              (((x) & GENMASK(3, 3)) >> 3)

#define DEV_CLOCK_CFG_PHY_RST(x)                 (((x) << 2) & GENMASK(2, 2))
#define DEV_CLOCK_CFG_PHY_RST_M                  GENMASK(2, 2)
#define DEV_CLOCK_CFG_PHY_RST_X(x)               (((x) & GENMASK(2, 2)) >> 2)

#define DEV_CLOCK_CFG_LINK_SPEED(x)              ((x) & GENMASK(1, 0))
#define DEV_CLOCK_CFG_LINK_SPEED_M               GENMASK(1, 0)
#define DEV_CLOCK_CFG_LINK_SPEED_X(x)            ((x) & GENMASK(1, 0))

/*      DEV:PORT_MODE:PORT_MISC */
#define DEV_PORT_MISC(t)          TARGET_DEV,t,8,0,0,1,28,4,0,1,4

#define DEV_PORT_MISC_FWD_ERROR_ENA(x)           (((x) << 8) & GENMASK(8, 8))
#define DEV_PORT_MISC_FWD_ERROR_ENA_M            GENMASK(8, 8)
#define DEV_PORT_MISC_FWD_ERROR_ENA_X(x)         (((x) & GENMASK(8, 8)) >> 8)

#define DEV_PORT_MISC_FWD_PAUSE_ENA(x)           (((x) << 7) & GENMASK(7, 7))
#define DEV_PORT_MISC_FWD_PAUSE_ENA_M            GENMASK(7, 7)
#define DEV_PORT_MISC_FWD_PAUSE_ENA_X(x)         (((x) & GENMASK(7, 7)) >> 7)

#define DEV_PORT_MISC_FWD_CTRL_ENA(x)            (((x) << 6) & GENMASK(6, 6))
#define DEV_PORT_MISC_FWD_CTRL_ENA_M             GENMASK(6, 6)
#define DEV_PORT_MISC_FWD_CTRL_ENA_X(x)          (((x) & GENMASK(6, 6)) >> 6)

#define DEV_PORT_MISC_DEV_LOOP_ENA(x)            (((x) << 3) & GENMASK(5, 3))
#define DEV_PORT_MISC_DEV_LOOP_ENA_M             GENMASK(5, 3)
#define DEV_PORT_MISC_DEV_LOOP_ENA_X(x)          (((x) & GENMASK(5, 3)) >> 3)

#define DEV_PORT_MISC_HDX_FAST_DIS(x)            (((x) << 2) & GENMASK(2, 2))
#define DEV_PORT_MISC_HDX_FAST_DIS_M             GENMASK(2, 2)
#define DEV_PORT_MISC_HDX_FAST_DIS_X(x)          (((x) & GENMASK(2, 2)) >> 2)

#define DEV_PORT_MISC_RTAG48_ENA(x)              (((x) << 1) & GENMASK(1, 1))
#define DEV_PORT_MISC_RTAG48_ENA_M               GENMASK(1, 1)
#define DEV_PORT_MISC_RTAG48_ENA_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PORT_MISC_RX_RAW_ENA(x)              ((x) & GENMASK(0, 0))
#define DEV_PORT_MISC_RX_RAW_ENA_M               GENMASK(0, 0)
#define DEV_PORT_MISC_RX_RAW_ENA_X(x)            ((x) & GENMASK(0, 0))

/*      DEV:PORT_MODE:EVENTS */
#define DEV_EVENTS(t)             TARGET_DEV,t,8,0,0,1,28,8,0,1,4

#define DEV_EVENTS_EV(x)                         ((x) & GENMASK(6, 0))
#define DEV_EVENTS_EV_M                          GENMASK(6, 0)
#define DEV_EVENTS_EV_X(x)                       ((x) & GENMASK(6, 0))

/*      DEV:PORT_MODE:EEE_CFG */
#define DEV_EEE_CFG(t)            TARGET_DEV,t,8,0,0,1,28,12,0,1,4

#define DEV_EEE_CFG_EEE_ENA(x)                   (((x) << 22) & GENMASK(22, 22))
#define DEV_EEE_CFG_EEE_ENA_M                    GENMASK(22, 22)
#define DEV_EEE_CFG_EEE_ENA_X(x)                 (((x) & GENMASK(22, 22)) >> 22)

#define DEV_EEE_CFG_EEE_TIMER_AGE(x)             (((x) << 15) & GENMASK(21, 15))
#define DEV_EEE_CFG_EEE_TIMER_AGE_M              GENMASK(21, 15)
#define DEV_EEE_CFG_EEE_TIMER_AGE_X(x)           (((x) & GENMASK(21, 15)) >> 15)

#define DEV_EEE_CFG_EEE_TIMER_WAKEUP(x)          (((x) << 8) & GENMASK(14, 8))
#define DEV_EEE_CFG_EEE_TIMER_WAKEUP_M           GENMASK(14, 8)
#define DEV_EEE_CFG_EEE_TIMER_WAKEUP_X(x)        (((x) & GENMASK(14, 8)) >> 8)

#define DEV_EEE_CFG_EEE_TIMER_HOLDOFF(x)         (((x) << 1) & GENMASK(7, 1))
#define DEV_EEE_CFG_EEE_TIMER_HOLDOFF_M          GENMASK(7, 1)
#define DEV_EEE_CFG_EEE_TIMER_HOLDOFF_X(x)       (((x) & GENMASK(7, 1)) >> 1)

#define DEV_EEE_CFG_PORT_LPI(x)                  ((x) & GENMASK(0, 0))
#define DEV_EEE_CFG_PORT_LPI_M                   GENMASK(0, 0)
#define DEV_EEE_CFG_PORT_LPI_X(x)                ((x) & GENMASK(0, 0))

/*      DEV:PORT_MODE:RX_PATH_DELAY */
#define DEV_RX_PATH_DELAY(t)      TARGET_DEV,t,8,0,0,1,28,16,0,1,4

#define DEV_RX_PATH_DELAY_RX_PATH_DELAY(x)       ((x) & GENMASK(23, 0))
#define DEV_RX_PATH_DELAY_RX_PATH_DELAY_M        GENMASK(23, 0)
#define DEV_RX_PATH_DELAY_RX_PATH_DELAY_X(x)     ((x) & GENMASK(23, 0))

/*      DEV:PORT_MODE:TX_PATH_DELAY */
#define DEV_TX_PATH_DELAY(t)      TARGET_DEV,t,8,0,0,1,28,20,0,1,4

#define DEV_TX_PATH_DELAY_TX_PATH_DELAY(x)       ((x) & GENMASK(23, 0))
#define DEV_TX_PATH_DELAY_TX_PATH_DELAY_M        GENMASK(23, 0)
#define DEV_TX_PATH_DELAY_TX_PATH_DELAY_X(x)     ((x) & GENMASK(23, 0))

/*      DEV:PORT_MODE:PTP_MISC_CFG */
#define DEV_PTP_MISC_CFG(t)       TARGET_DEV,t,8,0,0,1,28,24,0,1,4

#define DEV_PTP_MISC_CFG_EXT_SOF_EN(x)           (((x) << 8) & GENMASK(9, 8))
#define DEV_PTP_MISC_CFG_EXT_SOF_EN_M            GENMASK(9, 8)
#define DEV_PTP_MISC_CFG_EXT_SOF_EN_X(x)         (((x) & GENMASK(9, 8)) >> 8)

#define DEV_PTP_MISC_CFG_PHY_PREDICT_CFG(x)      ((x) & GENMASK(7, 0))
#define DEV_PTP_MISC_CFG_PHY_PREDICT_CFG_M       GENMASK(7, 0)
#define DEV_PTP_MISC_CFG_PHY_PREDICT_CFG_X(x)    ((x) & GENMASK(7, 0))

/*      DEV:MAC_CFG_STATUS:MAC_ENA_CFG */
#define DEV_MAC_ENA_CFG(t)        TARGET_DEV,t,8,28,0,1,44,0,0,1,4

#define DEV_MAC_ENA_CFG_RX_ENA(x)                (((x) << 4) & GENMASK(4, 4))
#define DEV_MAC_ENA_CFG_RX_ENA_M                 GENMASK(4, 4)
#define DEV_MAC_ENA_CFG_RX_ENA_X(x)              (((x) & GENMASK(4, 4)) >> 4)

#define DEV_MAC_ENA_CFG_TX_ENA(x)                ((x) & GENMASK(0, 0))
#define DEV_MAC_ENA_CFG_TX_ENA_M                 GENMASK(0, 0)
#define DEV_MAC_ENA_CFG_TX_ENA_X(x)              ((x) & GENMASK(0, 0))

/*      DEV:MAC_CFG_STATUS:MAC_MODE_CFG */
#define DEV_MAC_MODE_CFG(t)       TARGET_DEV,t,8,28,0,1,44,4,0,1,4

#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA(x)     (((x) << 8) & GENMASK(8, 8))
#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA_M      GENMASK(8, 8)
#define DEV_MAC_MODE_CFG_FC_WORD_SYNC_ENA_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA(x)        (((x) << 4) & GENMASK(4, 4))
#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA_M         GENMASK(4, 4)
#define DEV_MAC_MODE_CFG_GIGA_MODE_ENA_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define DEV_MAC_MODE_CFG_FDX_ENA(x)              ((x) & GENMASK(0, 0))
#define DEV_MAC_MODE_CFG_FDX_ENA_M               GENMASK(0, 0)
#define DEV_MAC_MODE_CFG_FDX_ENA_X(x)            ((x) & GENMASK(0, 0))

/*      DEV:MAC_CFG_STATUS:MAC_MAXLEN_CFG */
#define DEV_MAC_MAXLEN_CFG(t)     TARGET_DEV,t,8,28,0,1,44,8,0,1,4

#define DEV_MAC_MAXLEN_CFG_MAX_LEN(x)            ((x) & GENMASK(15, 0))
#define DEV_MAC_MAXLEN_CFG_MAX_LEN_M             GENMASK(15, 0)
#define DEV_MAC_MAXLEN_CFG_MAX_LEN_X(x)          ((x) & GENMASK(15, 0))

/*      DEV:MAC_CFG_STATUS:MAC_TAGS_CFG */
#define DEV_MAC_TAGS_CFG(t)       TARGET_DEV,t,8,28,0,1,44,12,0,1,4

#define DEV_MAC_TAGS_CFG_TAG_ID(x)               (((x) << 16) & GENMASK(31, 16))
#define DEV_MAC_TAGS_CFG_TAG_ID_M                GENMASK(31, 16)
#define DEV_MAC_TAGS_CFG_TAG_ID_X(x)             (((x) & GENMASK(31, 16)) >> 16)

#define DEV_MAC_TAGS_CFG_PB_ENA(x)               (((x) << 1) & GENMASK(1, 1))
#define DEV_MAC_TAGS_CFG_PB_ENA_M                GENMASK(1, 1)
#define DEV_MAC_TAGS_CFG_PB_ENA_X(x)             (((x) & GENMASK(1, 1)) >> 1)

#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA(x)         ((x) & GENMASK(0, 0))
#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA_M          GENMASK(0, 0)
#define DEV_MAC_TAGS_CFG_VLAN_AWR_ENA_X(x)       ((x) & GENMASK(0, 0))

#define DEV_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA(x)     (((x) << 2) & GENMASK(2, 2))
#define DEV_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA_M      GENMASK(2, 2)
#define DEV_MAC_TAGS_CFG_VLAN_LEN_AWR_ENA_X(x)   (((x) & GENMASK(2, 2)) >> 2)

/*      DEV:MAC_CFG_STATUS:MAC_ADV_CHK_CFG */
#define DEV_MAC_ADV_CHK_CFG(t)    TARGET_DEV,t,8,28,0,1,44,16,0,1,4

#define DEV_MAC_ADV_CHK_CFG_LEN_DROP_ENA(x)      ((x) & GENMASK(0, 0))
#define DEV_MAC_ADV_CHK_CFG_LEN_DROP_ENA_M       GENMASK(0, 0)
#define DEV_MAC_ADV_CHK_CFG_LEN_DROP_ENA_X(x)    ((x) & GENMASK(0, 0))

/*      DEV:MAC_CFG_STATUS:MAC_IFG_CFG */
#define DEV_MAC_IFG_CFG(t)        TARGET_DEV,t,8,28,0,1,44,20,0,1,4

#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK(x)         (((x) << 17) & GENMASK(17, 17))
#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK_M          GENMASK(17, 17)
#define DEV_MAC_IFG_CFG_OLD_IPG_CHECK_X(x)       (((x) & GENMASK(17, 17)) >> 17)

#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG(x)        (((x) << 16) & GENMASK(16, 16))
#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG_M         GENMASK(16, 16)
#define DEV_MAC_IFG_CFG_REDUCED_TX_IFG_X(x)      (((x) & GENMASK(16, 16)) >> 16)

#define DEV_MAC_IFG_CFG_TX_IFG(x)                (((x) << 8) & GENMASK(12, 8))
#define DEV_MAC_IFG_CFG_TX_IFG_M                 GENMASK(12, 8)
#define DEV_MAC_IFG_CFG_TX_IFG_X(x)              (((x) & GENMASK(12, 8)) >> 8)

#define DEV_MAC_IFG_CFG_RX_IFG2(x)               (((x) << 4) & GENMASK(7, 4))
#define DEV_MAC_IFG_CFG_RX_IFG2_M                GENMASK(7, 4)
#define DEV_MAC_IFG_CFG_RX_IFG2_X(x)             (((x) & GENMASK(7, 4)) >> 4)

#define DEV_MAC_IFG_CFG_RX_IFG1(x)               ((x) & GENMASK(3, 0))
#define DEV_MAC_IFG_CFG_RX_IFG1_M                GENMASK(3, 0)
#define DEV_MAC_IFG_CFG_RX_IFG1_X(x)             ((x) & GENMASK(3, 0))

/*      DEV:MAC_CFG_STATUS:MAC_HDX_CFG */
#define DEV_MAC_HDX_CFG(t)        TARGET_DEV,t,8,28,0,1,44,24,0,1,4

#define DEV_MAC_HDX_CFG_BYPASS_COL_SYNC(x)       (((x) << 26) & GENMASK(26, 26))
#define DEV_MAC_HDX_CFG_BYPASS_COL_SYNC_M        GENMASK(26, 26)
#define DEV_MAC_HDX_CFG_BYPASS_COL_SYNC_X(x)     (((x) & GENMASK(26, 26)) >> 26)

#define DEV_MAC_HDX_CFG_OB_ENA(x)                (((x) << 25) & GENMASK(25, 25))
#define DEV_MAC_HDX_CFG_OB_ENA_M                 GENMASK(25, 25)
#define DEV_MAC_HDX_CFG_OB_ENA_X(x)              (((x) & GENMASK(25, 25)) >> 25)

#define DEV_MAC_HDX_CFG_WEXC_DIS(x)              (((x) << 24) & GENMASK(24, 24))
#define DEV_MAC_HDX_CFG_WEXC_DIS_M               GENMASK(24, 24)
#define DEV_MAC_HDX_CFG_WEXC_DIS_X(x)            (((x) & GENMASK(24, 24)) >> 24)

#define DEV_MAC_HDX_CFG_SEED(x)                  (((x) << 16) & GENMASK(23, 16))
#define DEV_MAC_HDX_CFG_SEED_M                   GENMASK(23, 16)
#define DEV_MAC_HDX_CFG_SEED_X(x)                (((x) & GENMASK(23, 16)) >> 16)

#define DEV_MAC_HDX_CFG_SEED_LOAD(x)             (((x) << 12) & GENMASK(12, 12))
#define DEV_MAC_HDX_CFG_SEED_LOAD_M              GENMASK(12, 12)
#define DEV_MAC_HDX_CFG_SEED_LOAD_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define DEV_MAC_HDX_CFG_RETRY_EXC_COL_ENA(x)     (((x) << 8) & GENMASK(8, 8))
#define DEV_MAC_HDX_CFG_RETRY_EXC_COL_ENA_M      GENMASK(8, 8)
#define DEV_MAC_HDX_CFG_RETRY_EXC_COL_ENA_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define DEV_MAC_HDX_CFG_LATE_COL_POS(x)          ((x) & GENMASK(6, 0))
#define DEV_MAC_HDX_CFG_LATE_COL_POS_M           GENMASK(6, 0)
#define DEV_MAC_HDX_CFG_LATE_COL_POS_X(x)        ((x) & GENMASK(6, 0))

/*      DEV:MAC_CFG_STATUS:MAC_DBG_CFG */
#define DEV_MAC_DBG_CFG(t)        TARGET_DEV,t,8,28,0,1,44,28,0,1,4

#define DEV_MAC_DBG_CFG_TBI_MODE(x)              (((x) << 4) & GENMASK(4, 4))
#define DEV_MAC_DBG_CFG_TBI_MODE_M               GENMASK(4, 4)
#define DEV_MAC_DBG_CFG_TBI_MODE_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define DEV_MAC_DBG_CFG_IFG_CRS_EXT_CHK_ENA(x)   ((x) & GENMASK(0, 0))
#define DEV_MAC_DBG_CFG_IFG_CRS_EXT_CHK_ENA_M    GENMASK(0, 0)
#define DEV_MAC_DBG_CFG_IFG_CRS_EXT_CHK_ENA_X(x) ((x) & GENMASK(0, 0))

/*      DEV:MAC_CFG_STATUS:FC_MAC_LOW_CFG */
#define DEV_FC_MAC_LOW_CFG(t)     TARGET_DEV,t,8,28,0,1,44,32,0,1,4

#define DEV_FC_MAC_LOW_CFG_MAC_LOW(x)            ((x) & GENMASK(23, 0))
#define DEV_FC_MAC_LOW_CFG_MAC_LOW_M             GENMASK(23, 0)
#define DEV_FC_MAC_LOW_CFG_MAC_LOW_X(x)          ((x) & GENMASK(23, 0))

/*      DEV:MAC_CFG_STATUS:FC_MAC_HIGH_CFG */
#define DEV_FC_MAC_HIGH_CFG(t)    TARGET_DEV,t,8,28,0,1,44,36,0,1,4

#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH(x)          ((x) & GENMASK(23, 0))
#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH_M           GENMASK(23, 0)
#define DEV_FC_MAC_HIGH_CFG_MAC_HIGH_X(x)        ((x) & GENMASK(23, 0))

/*      DEV:MAC_CFG_STATUS:MAC_STICKY */
#define DEV_MAC_STICKY(t)         TARGET_DEV,t,8,28,0,1,44,40,0,1,4

#define DEV_MAC_STICKY_RX_IPG_SHRINK(x)          (((x) << 9) & GENMASK(9, 9))
#define DEV_MAC_STICKY_RX_IPG_SHRINK_M           GENMASK(9, 9)
#define DEV_MAC_STICKY_RX_IPG_SHRINK_X(x)        (((x) & GENMASK(9, 9)) >> 9)

#define DEV_MAC_STICKY_RX_PREAM_SHRINK(x)        (((x) << 8) & GENMASK(8, 8))
#define DEV_MAC_STICKY_RX_PREAM_SHRINK_M         GENMASK(8, 8)
#define DEV_MAC_STICKY_RX_PREAM_SHRINK_X(x)      (((x) & GENMASK(8, 8)) >> 8)

#define DEV_MAC_STICKY_RX_CARRIER_EXT(x)         (((x) << 7) & GENMASK(7, 7))
#define DEV_MAC_STICKY_RX_CARRIER_EXT_M          GENMASK(7, 7)
#define DEV_MAC_STICKY_RX_CARRIER_EXT_X(x)       (((x) & GENMASK(7, 7)) >> 7)

#define DEV_MAC_STICKY_RX_CARRIER_EXT_ERR(x)     (((x) << 6) & GENMASK(6, 6))
#define DEV_MAC_STICKY_RX_CARRIER_EXT_ERR_M      GENMASK(6, 6)
#define DEV_MAC_STICKY_RX_CARRIER_EXT_ERR_X(x)   (((x) & GENMASK(6, 6)) >> 6)

#define DEV_MAC_STICKY_RX_JUNK(x)                (((x) << 5) & GENMASK(5, 5))
#define DEV_MAC_STICKY_RX_JUNK_M                 GENMASK(5, 5)
#define DEV_MAC_STICKY_RX_JUNK_X(x)              (((x) & GENMASK(5, 5)) >> 5)

#define DEV_MAC_STICKY_TX_RETRANSMIT(x)          (((x) << 4) & GENMASK(4, 4))
#define DEV_MAC_STICKY_TX_RETRANSMIT_M           GENMASK(4, 4)
#define DEV_MAC_STICKY_TX_RETRANSMIT_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define DEV_MAC_STICKY_TX_JAM(x)                 (((x) << 3) & GENMASK(3, 3))
#define DEV_MAC_STICKY_TX_JAM_M                  GENMASK(3, 3)
#define DEV_MAC_STICKY_TX_JAM_X(x)               (((x) & GENMASK(3, 3)) >> 3)

#define DEV_MAC_STICKY_TX_FIFO_OFLW(x)           (((x) << 2) & GENMASK(2, 2))
#define DEV_MAC_STICKY_TX_FIFO_OFLW_M            GENMASK(2, 2)
#define DEV_MAC_STICKY_TX_FIFO_OFLW_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define DEV_MAC_STICKY_TX_FRM_LEN_OVR(x)         (((x) << 1) & GENMASK(1, 1))
#define DEV_MAC_STICKY_TX_FRM_LEN_OVR_M          GENMASK(1, 1)
#define DEV_MAC_STICKY_TX_FRM_LEN_OVR_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define DEV_MAC_STICKY_TX_ABORT(x)               ((x) & GENMASK(0, 0))
#define DEV_MAC_STICKY_TX_ABORT_M                GENMASK(0, 0)
#define DEV_MAC_STICKY_TX_ABORT_X(x)             ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_CFG */
#define DEV_PCS1G_CFG(t)          TARGET_DEV,t,8,72,0,1,68,0,0,1,4

#define DEV_PCS1G_CFG_LINK_STATUS_TYPE(x)        (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_CFG_LINK_STATUS_TYPE_M         GENMASK(4, 4)
#define DEV_PCS1G_CFG_LINK_STATUS_TYPE_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA(x)        (((x) << 1) & GENMASK(1, 1))
#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA_M         GENMASK(1, 1)
#define DEV_PCS1G_CFG_AN_LINK_CTRL_ENA_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PCS1G_CFG_PCS_ENA(x)                 ((x) & GENMASK(0, 0))
#define DEV_PCS1G_CFG_PCS_ENA_M                  GENMASK(0, 0)
#define DEV_PCS1G_CFG_PCS_ENA_X(x)               ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_MODE_CFG */
#define DEV_PCS1G_MODE_CFG(t)     TARGET_DEV,t,8,72,0,1,68,4,0,1,4

#define DEV_PCS1G_MODE_CFG_UNIDIR_MODE_ENA(x)    (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_MODE_CFG_UNIDIR_MODE_ENA_M     GENMASK(4, 4)
#define DEV_PCS1G_MODE_CFG_UNIDIR_MODE_ENA_X(x)  (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA(x)  (((x) << 1) & GENMASK(1, 1))
#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA_M   GENMASK(1, 1)
#define DEV_PCS1G_MODE_CFG_SAVE_PREAMBLE_ENA_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA(x)     ((x) & GENMASK(0, 0))
#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA_M      GENMASK(0, 0)
#define DEV_PCS1G_MODE_CFG_SGMII_MODE_ENA_X(x)   ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_SD_CFG */
#define DEV_PCS1G_SD_CFG(t)       TARGET_DEV,t,8,72,0,1,68,8,0,1,4

#define DEV_PCS1G_SD_CFG_SD_SEL(x)               (((x) << 8) & GENMASK(8, 8))
#define DEV_PCS1G_SD_CFG_SD_SEL_M                GENMASK(8, 8)
#define DEV_PCS1G_SD_CFG_SD_SEL_X(x)             (((x) & GENMASK(8, 8)) >> 8)

#define DEV_PCS1G_SD_CFG_SD_POL(x)               (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_SD_CFG_SD_POL_M                GENMASK(4, 4)
#define DEV_PCS1G_SD_CFG_SD_POL_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_SD_CFG_SD_ENA(x)               ((x) & GENMASK(0, 0))
#define DEV_PCS1G_SD_CFG_SD_ENA_M                GENMASK(0, 0)
#define DEV_PCS1G_SD_CFG_SD_ENA_X(x)             ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_ANEG_CFG */
#define DEV_PCS1G_ANEG_CFG(t)     TARGET_DEV,t,8,72,0,1,68,12,0,1,4

#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY(x)        (((x) << 16) & GENMASK(31, 16))
#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY_M         GENMASK(31, 16)
#define DEV_PCS1G_ANEG_CFG_ADV_ABILITY_X(x)      (((x) & GENMASK(31, 16)) >> 16)

#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA(x)     (((x) << 8) & GENMASK(8, 8))
#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA_M      GENMASK(8, 8)
#define DEV_PCS1G_ANEG_CFG_SW_RESOLVE_ENA_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT(x)   (((x) << 1) & GENMASK(1, 1))
#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT_M    GENMASK(1, 1)
#define DEV_PCS1G_ANEG_CFG_RESTART_ONE_SHOT_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PCS1G_ANEG_CFG_ENA(x)                ((x) & GENMASK(0, 0))
#define DEV_PCS1G_ANEG_CFG_ENA_M                 GENMASK(0, 0)
#define DEV_PCS1G_ANEG_CFG_ENA_X(x)              ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_ANEG_NP_CFG */
#define DEV_PCS1G_ANEG_NP_CFG(t)  TARGET_DEV,t,8,72,0,1,68,16,0,1,4

#define DEV_PCS1G_ANEG_NP_CFG_NP_TX(x)           (((x) << 16) & GENMASK(31, 16))
#define DEV_PCS1G_ANEG_NP_CFG_NP_TX_M            GENMASK(31, 16)
#define DEV_PCS1G_ANEG_NP_CFG_NP_TX_X(x)         (((x) & GENMASK(31, 16)) >> 16)

#define DEV_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT(x) ((x) & GENMASK(0, 0))
#define DEV_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT_M GENMASK(0, 0)
#define DEV_PCS1G_ANEG_NP_CFG_NP_LOADED_ONE_SHOT_X(x) ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_LB_CFG */
#define DEV_PCS1G_LB_CFG(t)       TARGET_DEV,t,8,72,0,1,68,20,0,1,4

#define DEV_PCS1G_LB_CFG_RA_ENA(x)               (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_LB_CFG_RA_ENA_M                GENMASK(4, 4)
#define DEV_PCS1G_LB_CFG_RA_ENA_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_LB_CFG_GMII_PHY_LB_ENA(x)      (((x) << 1) & GENMASK(1, 1))
#define DEV_PCS1G_LB_CFG_GMII_PHY_LB_ENA_M       GENMASK(1, 1)
#define DEV_PCS1G_LB_CFG_GMII_PHY_LB_ENA_X(x)    (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PCS1G_LB_CFG_TBI_HOST_LB_ENA(x)      ((x) & GENMASK(0, 0))
#define DEV_PCS1G_LB_CFG_TBI_HOST_LB_ENA_M       GENMASK(0, 0)
#define DEV_PCS1G_LB_CFG_TBI_HOST_LB_ENA_X(x)    ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_DBG_CFG */
#define DEV_PCS1G_DBG_CFG(t)      TARGET_DEV,t,8,72,0,1,68,24,0,1,4

#define DEV_PCS1G_DBG_CFG_UDLT(x)                ((x) & GENMASK(0, 0))
#define DEV_PCS1G_DBG_CFG_UDLT_M                 GENMASK(0, 0)
#define DEV_PCS1G_DBG_CFG_UDLT_X(x)              ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_CDET_CFG */
#define DEV_PCS1G_CDET_CFG(t)     TARGET_DEV,t,8,72,0,1,68,28,0,1,4

#define DEV_PCS1G_CDET_CFG_CDET_ENA(x)           ((x) & GENMASK(0, 0))
#define DEV_PCS1G_CDET_CFG_CDET_ENA_M            GENMASK(0, 0)
#define DEV_PCS1G_CDET_CFG_CDET_ENA_X(x)         ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_ANEG_STATUS */
#define DEV_PCS1G_ANEG_STATUS(t)  TARGET_DEV,t,8,72,0,1,68,32,0,1,4

#define DEV_PCS1G_ANEG_STATUS_LP_ADV(x)          (((x) << 16) & GENMASK(31, 16))
#define DEV_PCS1G_ANEG_STATUS_LP_ADV_M           GENMASK(31, 16)
#define DEV_PCS1G_ANEG_STATUS_LP_ADV_X(x)        (((x) & GENMASK(31, 16)) >> 16)

#define DEV_PCS1G_ANEG_STATUS_PR(x)              (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_ANEG_STATUS_PR_M               GENMASK(4, 4)
#define DEV_PCS1G_ANEG_STATUS_PR_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_ANEG_STATUS_PAGE_RX_STICKY(x)  (((x) << 3) & GENMASK(3, 3))
#define DEV_PCS1G_ANEG_STATUS_PAGE_RX_STICKY_M   GENMASK(3, 3)
#define DEV_PCS1G_ANEG_STATUS_PAGE_RX_STICKY_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE(x)   ((x) & GENMASK(0, 0))
#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE_M    GENMASK(0, 0)
#define DEV_PCS1G_ANEG_STATUS_ANEG_COMPLETE_X(x) ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_ANEG_NP_STATUS */
#define DEV_PCS1G_ANEG_NP_STATUS(t) TARGET_DEV,t,8,72,0,1,68,36,0,1,4

#define DEV_PCS1G_ANEG_NP_STATUS_LP_NP_RX(x)     (((x) << 16) & GENMASK(31, 16))
#define DEV_PCS1G_ANEG_NP_STATUS_LP_NP_RX_M      GENMASK(31, 16)
#define DEV_PCS1G_ANEG_NP_STATUS_LP_NP_RX_X(x)   (((x) & GENMASK(31, 16)) >> 16)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_LINK_STATUS */
#define DEV_PCS1G_LINK_STATUS(t)  TARGET_DEV,t,8,72,0,1,68,40,0,1,4

#define DEV_PCS1G_LINK_STATUS_DELAY_VAR(x)       (((x) << 12) & GENMASK(15, 12))
#define DEV_PCS1G_LINK_STATUS_DELAY_VAR_M        GENMASK(15, 12)
#define DEV_PCS1G_LINK_STATUS_DELAY_VAR_X(x)     (((x) & GENMASK(15, 12)) >> 12)

#define DEV_PCS1G_LINK_STATUS_SIGNAL_DETECT(x)   (((x) << 8) & GENMASK(8, 8))
#define DEV_PCS1G_LINK_STATUS_SIGNAL_DETECT_M    GENMASK(8, 8)
#define DEV_PCS1G_LINK_STATUS_SIGNAL_DETECT_X(x) (((x) & GENMASK(8, 8)) >> 8)

#define DEV_PCS1G_LINK_STATUS_LINK_STATUS(x)     (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_LINK_STATUS_LINK_STATUS_M      GENMASK(4, 4)
#define DEV_PCS1G_LINK_STATUS_LINK_STATUS_X(x)   (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS(x)     ((x) & GENMASK(0, 0))
#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS_M      GENMASK(0, 0)
#define DEV_PCS1G_LINK_STATUS_SYNC_STATUS_X(x)   ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_LINK_DOWN_CNT */
#define DEV_PCS1G_LINK_DOWN_CNT(t) TARGET_DEV,t,8,72,0,1,68,44,0,1,4

#define DEV_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT(x) ((x) & GENMASK(7, 0))
#define DEV_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT_M  GENMASK(7, 0)
#define DEV_PCS1G_LINK_DOWN_CNT_LINK_DOWN_CNT_X(x) ((x) & GENMASK(7, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_STICKY */
#define DEV_PCS1G_STICKY(t)       TARGET_DEV,t,8,72,0,1,68,48,0,1,4

#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY(x)     (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY_M      GENMASK(4, 4)
#define DEV_PCS1G_STICKY_LINK_DOWN_STICKY_X(x)   (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_STICKY_OUT_OF_SYNC_STICKY(x)   ((x) & GENMASK(0, 0))
#define DEV_PCS1G_STICKY_OUT_OF_SYNC_STICKY_M    GENMASK(0, 0)
#define DEV_PCS1G_STICKY_OUT_OF_SYNC_STICKY_X(x) ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_DEBUG_STATUS */
#define DEV_PCS1G_DEBUG_STATUS(t) TARGET_DEV,t,8,72,0,1,68,52,0,1,4

#define DEV_PCS1G_DEBUG_STATUS_XMIT_MODE(x)      (((x) << 12) & GENMASK(13, 12))
#define DEV_PCS1G_DEBUG_STATUS_XMIT_MODE_M       GENMASK(13, 12)
#define DEV_PCS1G_DEBUG_STATUS_XMIT_MODE_X(x)    (((x) & GENMASK(13, 12)) >> 12)

/*      DEV:PCS1G_CFG_STATUS:PCS1G_LPI_CFG */
#define DEV_PCS1G_LPI_CFG(t)      TARGET_DEV,t,8,72,0,1,68,56,0,1,4

#define DEV_PCS1G_LPI_CFG_QSGMII_MS_SEL(x)       (((x) << 20) & GENMASK(20, 20))
#define DEV_PCS1G_LPI_CFG_QSGMII_MS_SEL_M        GENMASK(20, 20)
#define DEV_PCS1G_LPI_CFG_QSGMII_MS_SEL_X(x)     (((x) & GENMASK(20, 20)) >> 20)

#define DEV_PCS1G_LPI_CFG_RX_LPI_OUT_DIS(x)      (((x) << 17) & GENMASK(17, 17))
#define DEV_PCS1G_LPI_CFG_RX_LPI_OUT_DIS_M       GENMASK(17, 17)
#define DEV_PCS1G_LPI_CFG_RX_LPI_OUT_DIS_X(x)    (((x) & GENMASK(17, 17)) >> 17)

#define DEV_PCS1G_LPI_CFG_LPI_TESTMODE(x)        (((x) << 16) & GENMASK(16, 16))
#define DEV_PCS1G_LPI_CFG_LPI_TESTMODE_M         GENMASK(16, 16)
#define DEV_PCS1G_LPI_CFG_LPI_TESTMODE_X(x)      (((x) & GENMASK(16, 16)) >> 16)

#define DEV_PCS1G_LPI_CFG_LPI_RX_WTIM(x)         (((x) << 4) & GENMASK(5, 4))
#define DEV_PCS1G_LPI_CFG_LPI_RX_WTIM_M          GENMASK(5, 4)
#define DEV_PCS1G_LPI_CFG_LPI_RX_WTIM_X(x)       (((x) & GENMASK(5, 4)) >> 4)

#define DEV_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE(x)    ((x) & GENMASK(0, 0))
#define DEV_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE_M     GENMASK(0, 0)
#define DEV_PCS1G_LPI_CFG_TX_ASSERT_LPIDLE_X(x)  ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_LPI_W_ERR_CNT */
#define DEV_PCS1G_LPI_W_ERR_CNT(t) TARGET_DEV,t,8,72,0,1,68,60,0,1,4

#define DEV_PCS1G_LPI_W_ERR_CNT_WAKE_ERROR_CNT(x) ((x) & GENMASK(15, 0))
#define DEV_PCS1G_LPI_W_ERR_CNT_WAKE_ERROR_CNT_M GENMASK(15, 0)
#define DEV_PCS1G_LPI_W_ERR_CNT_WAKE_ERROR_CNT_X(x) ((x) & GENMASK(15, 0))

/*      DEV:PCS1G_CFG_STATUS:PCS1G_LPI_STATUS */
#define DEV_PCS1G_LPI_STATUS(t)   TARGET_DEV,t,8,72,0,1,68,64,0,1,4

#define DEV_PCS1G_LPI_STATUS_RX_LPI_FAIL(x)      (((x) << 16) & GENMASK(16, 16))
#define DEV_PCS1G_LPI_STATUS_RX_LPI_FAIL_M       GENMASK(16, 16)
#define DEV_PCS1G_LPI_STATUS_RX_LPI_FAIL_X(x)    (((x) & GENMASK(16, 16)) >> 16)

#define DEV_PCS1G_LPI_STATUS_RX_LPI_STICKY(x)    (((x) << 12) & GENMASK(12, 12))
#define DEV_PCS1G_LPI_STATUS_RX_LPI_STICKY_M     GENMASK(12, 12)
#define DEV_PCS1G_LPI_STATUS_RX_LPI_STICKY_X(x)  (((x) & GENMASK(12, 12)) >> 12)

#define DEV_PCS1G_LPI_STATUS_RX_QUIET(x)         (((x) << 9) & GENMASK(9, 9))
#define DEV_PCS1G_LPI_STATUS_RX_QUIET_M          GENMASK(9, 9)
#define DEV_PCS1G_LPI_STATUS_RX_QUIET_X(x)       (((x) & GENMASK(9, 9)) >> 9)

#define DEV_PCS1G_LPI_STATUS_RX_LPI_MODE(x)      (((x) << 8) & GENMASK(8, 8))
#define DEV_PCS1G_LPI_STATUS_RX_LPI_MODE_M       GENMASK(8, 8)
#define DEV_PCS1G_LPI_STATUS_RX_LPI_MODE_X(x)    (((x) & GENMASK(8, 8)) >> 8)

#define DEV_PCS1G_LPI_STATUS_TX_LPI_STICKY(x)    (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_LPI_STATUS_TX_LPI_STICKY_M     GENMASK(4, 4)
#define DEV_PCS1G_LPI_STATUS_TX_LPI_STICKY_X(x)  (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_LPI_STATUS_TX_QUIET(x)         (((x) << 1) & GENMASK(1, 1))
#define DEV_PCS1G_LPI_STATUS_TX_QUIET_M          GENMASK(1, 1)
#define DEV_PCS1G_LPI_STATUS_TX_QUIET_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PCS1G_LPI_STATUS_TX_LPI_MODE(x)      ((x) & GENMASK(0, 0))
#define DEV_PCS1G_LPI_STATUS_TX_LPI_MODE_M       GENMASK(0, 0)
#define DEV_PCS1G_LPI_STATUS_TX_LPI_MODE_X(x)    ((x) & GENMASK(0, 0))

/*      DEV:PCS1G_TSTPAT_CFG_STATUS:PCS1G_TSTPAT_MODE_CFG */
#define DEV_PCS1G_TSTPAT_MODE_CFG(t) TARGET_DEV,t,8,140,0,1,8,0,0,1,4

#define DEV_PCS1G_TSTPAT_MODE_CFG_JTP_SEL(x)     ((x) & GENMASK(2, 0))
#define DEV_PCS1G_TSTPAT_MODE_CFG_JTP_SEL_M      GENMASK(2, 0)
#define DEV_PCS1G_TSTPAT_MODE_CFG_JTP_SEL_X(x)   ((x) & GENMASK(2, 0))

/*      DEV:PCS1G_TSTPAT_CFG_STATUS:PCS1G_TSTPAT_STATUS */
#define DEV_PCS1G_TSTPAT_STATUS(t) TARGET_DEV,t,8,140,0,1,8,4,0,1,4

#define DEV_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT(x)   (((x) << 8) & GENMASK(15, 8))
#define DEV_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT_M    GENMASK(15, 8)
#define DEV_PCS1G_TSTPAT_STATUS_JTP_ERR_CNT_X(x) (((x) & GENMASK(15, 8)) >> 8)

#define DEV_PCS1G_TSTPAT_STATUS_JTP_ERR(x)       (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS1G_TSTPAT_STATUS_JTP_ERR_M        GENMASK(4, 4)
#define DEV_PCS1G_TSTPAT_STATUS_JTP_ERR_X(x)     (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS1G_TSTPAT_STATUS_JTP_LOCK(x)      ((x) & GENMASK(0, 0))
#define DEV_PCS1G_TSTPAT_STATUS_JTP_LOCK_M       GENMASK(0, 0)
#define DEV_PCS1G_TSTPAT_STATUS_JTP_LOCK_X(x)    ((x) & GENMASK(0, 0))

/*      DEV:PCS_FX100_CONFIGURATION:PCS_FX100_CFG */
#define DEV_PCS_FX100_CFG(t)      TARGET_DEV,t,8,148,0,1,4,0,0,1,4

#define DEV_PCS_FX100_CFG_SD_SEL(x)              (((x) << 26) & GENMASK(26, 26))
#define DEV_PCS_FX100_CFG_SD_SEL_M               GENMASK(26, 26)
#define DEV_PCS_FX100_CFG_SD_SEL_X(x)            (((x) & GENMASK(26, 26)) >> 26)

#define DEV_PCS_FX100_CFG_SD_POL(x)              (((x) << 25) & GENMASK(25, 25))
#define DEV_PCS_FX100_CFG_SD_POL_M               GENMASK(25, 25)
#define DEV_PCS_FX100_CFG_SD_POL_X(x)            (((x) & GENMASK(25, 25)) >> 25)

#define DEV_PCS_FX100_CFG_SD_ENA(x)              (((x) << 24) & GENMASK(24, 24))
#define DEV_PCS_FX100_CFG_SD_ENA_M               GENMASK(24, 24)
#define DEV_PCS_FX100_CFG_SD_ENA_X(x)            (((x) & GENMASK(24, 24)) >> 24)

#define DEV_PCS_FX100_CFG_LOOPBACK_ENA(x)        (((x) << 20) & GENMASK(20, 20))
#define DEV_PCS_FX100_CFG_LOOPBACK_ENA_M         GENMASK(20, 20)
#define DEV_PCS_FX100_CFG_LOOPBACK_ENA_X(x)      (((x) & GENMASK(20, 20)) >> 20)

#define DEV_PCS_FX100_CFG_SWAP_MII_ENA(x)        (((x) << 16) & GENMASK(16, 16))
#define DEV_PCS_FX100_CFG_SWAP_MII_ENA_M         GENMASK(16, 16)
#define DEV_PCS_FX100_CFG_SWAP_MII_ENA_X(x)      (((x) & GENMASK(16, 16)) >> 16)

#define DEV_PCS_FX100_CFG_RXBITSEL(x)            (((x) << 12) & GENMASK(15, 12))
#define DEV_PCS_FX100_CFG_RXBITSEL_M             GENMASK(15, 12)
#define DEV_PCS_FX100_CFG_RXBITSEL_X(x)          (((x) & GENMASK(15, 12)) >> 12)

#define DEV_PCS_FX100_CFG_SIGDET_CFG(x)          (((x) << 9) & GENMASK(10, 9))
#define DEV_PCS_FX100_CFG_SIGDET_CFG_M           GENMASK(10, 9)
#define DEV_PCS_FX100_CFG_SIGDET_CFG_X(x)        (((x) & GENMASK(10, 9)) >> 9)

#define DEV_PCS_FX100_CFG_LINKHYST_TM_ENA(x)     (((x) << 8) & GENMASK(8, 8))
#define DEV_PCS_FX100_CFG_LINKHYST_TM_ENA_M      GENMASK(8, 8)
#define DEV_PCS_FX100_CFG_LINKHYST_TM_ENA_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define DEV_PCS_FX100_CFG_LINKHYSTTIMER(x)       (((x) << 4) & GENMASK(7, 4))
#define DEV_PCS_FX100_CFG_LINKHYSTTIMER_M        GENMASK(7, 4)
#define DEV_PCS_FX100_CFG_LINKHYSTTIMER_X(x)     (((x) & GENMASK(7, 4)) >> 4)

#define DEV_PCS_FX100_CFG_UNIDIR_MODE_ENA(x)     (((x) << 3) & GENMASK(3, 3))
#define DEV_PCS_FX100_CFG_UNIDIR_MODE_ENA_M      GENMASK(3, 3)
#define DEV_PCS_FX100_CFG_UNIDIR_MODE_ENA_X(x)   (((x) & GENMASK(3, 3)) >> 3)

#define DEV_PCS_FX100_CFG_FEFCHK_ENA(x)          (((x) << 2) & GENMASK(2, 2))
#define DEV_PCS_FX100_CFG_FEFCHK_ENA_M           GENMASK(2, 2)
#define DEV_PCS_FX100_CFG_FEFCHK_ENA_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define DEV_PCS_FX100_CFG_FEFGEN_ENA(x)          (((x) << 1) & GENMASK(1, 1))
#define DEV_PCS_FX100_CFG_FEFGEN_ENA_M           GENMASK(1, 1)
#define DEV_PCS_FX100_CFG_FEFGEN_ENA_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PCS_FX100_CFG_PCS_ENA(x)             ((x) & GENMASK(0, 0))
#define DEV_PCS_FX100_CFG_PCS_ENA_M              GENMASK(0, 0)
#define DEV_PCS_FX100_CFG_PCS_ENA_X(x)           ((x) & GENMASK(0, 0))

/*      DEV:PCS_FX100_STATUS:PCS_FX100_STATUS */
#define DEV_PCS_FX100_STATUS(t)   TARGET_DEV,t,8,152,0,1,4,0,0,1,4

#define DEV_PCS_FX100_STATUS_EDGE_POS_PTP(x)     (((x) << 8) & GENMASK(11, 8))
#define DEV_PCS_FX100_STATUS_EDGE_POS_PTP_M      GENMASK(11, 8)
#define DEV_PCS_FX100_STATUS_EDGE_POS_PTP_X(x)   (((x) & GENMASK(11, 8)) >> 8)

#define DEV_PCS_FX100_STATUS_PCS_ERROR_STICKY(x) (((x) << 7) & GENMASK(7, 7))
#define DEV_PCS_FX100_STATUS_PCS_ERROR_STICKY_M  GENMASK(7, 7)
#define DEV_PCS_FX100_STATUS_PCS_ERROR_STICKY_X(x) (((x) & GENMASK(7, 7)) >> 7)

#define DEV_PCS_FX100_STATUS_FEF_FOUND_STICKY(x) (((x) << 6) & GENMASK(6, 6))
#define DEV_PCS_FX100_STATUS_FEF_FOUND_STICKY_M  GENMASK(6, 6)
#define DEV_PCS_FX100_STATUS_FEF_FOUND_STICKY_X(x) (((x) & GENMASK(6, 6)) >> 6)

#define DEV_PCS_FX100_STATUS_SSD_ERROR_STICKY(x) (((x) << 5) & GENMASK(5, 5))
#define DEV_PCS_FX100_STATUS_SSD_ERROR_STICKY_M  GENMASK(5, 5)
#define DEV_PCS_FX100_STATUS_SSD_ERROR_STICKY_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define DEV_PCS_FX100_STATUS_SYNC_LOST_STICKY(x) (((x) << 4) & GENMASK(4, 4))
#define DEV_PCS_FX100_STATUS_SYNC_LOST_STICKY_M  GENMASK(4, 4)
#define DEV_PCS_FX100_STATUS_SYNC_LOST_STICKY_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define DEV_PCS_FX100_STATUS_FEF_STATUS(x)       (((x) << 2) & GENMASK(2, 2))
#define DEV_PCS_FX100_STATUS_FEF_STATUS_M        GENMASK(2, 2)
#define DEV_PCS_FX100_STATUS_FEF_STATUS_X(x)     (((x) & GENMASK(2, 2)) >> 2)

#define DEV_PCS_FX100_STATUS_SIGNAL_DETECT(x)    (((x) << 1) & GENMASK(1, 1))
#define DEV_PCS_FX100_STATUS_SIGNAL_DETECT_M     GENMASK(1, 1)
#define DEV_PCS_FX100_STATUS_SIGNAL_DETECT_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define DEV_PCS_FX100_STATUS_SYNC_STATUS(x)      ((x) & GENMASK(0, 0))
#define DEV_PCS_FX100_STATUS_SYNC_STATUS_M       GENMASK(0, 0)
#define DEV_PCS_FX100_STATUS_SYNC_STATUS_X(x)    ((x) & GENMASK(0, 0))

/*      DEV:MM_CONFIG:ENABLE_CONFIG */
#define DEV_ENABLE_CONFIG(t)      TARGET_DEV,t,8,156,0,1,8,0,0,1,4

#define DEV_ENABLE_CONFIG_MM_RX_ENA(x)           ((x) & GENMASK(0, 0))
#define DEV_ENABLE_CONFIG_MM_RX_ENA_M            GENMASK(0, 0)
#define DEV_ENABLE_CONFIG_MM_RX_ENA_X(x)         ((x) & GENMASK(0, 0))

#define DEV_ENABLE_CONFIG_MM_TX_ENA(x)           (((x) << 4) & GENMASK(4, 4))
#define DEV_ENABLE_CONFIG_MM_TX_ENA_M            GENMASK(4, 4)
#define DEV_ENABLE_CONFIG_MM_TX_ENA_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D(x)      (((x) << 8) & GENMASK(8, 8))
#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D_M       GENMASK(8, 8)
#define DEV_ENABLE_CONFIG_KEEP_S_AFTER_D_X(x)    (((x) & GENMASK(8, 8)) >> 8)

/*      DEV:MM_CONFIG:VERIF_CONFIG */
#define DEV_VERIF_CONFIG(t)       TARGET_DEV,t,8,156,0,1,8,4,0,1,4

#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS(x)       ((x) & GENMASK(0, 0))
#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS_M        GENMASK(0, 0)
#define DEV_VERIF_CONFIG_PRM_VERIFY_DIS_X(x)     ((x) & GENMASK(0, 0))

#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME(x)      (((x) << 4) & GENMASK(11, 4))
#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME_M       GENMASK(11, 4)
#define DEV_VERIF_CONFIG_PRM_VERIFY_TIME_X(x)    (((x) & GENMASK(11, 4)) >> 4)

#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS(x)    (((x) << 12) & GENMASK(13, 12))
#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS_M     GENMASK(13, 12)
#define DEV_VERIF_CONFIG_VERIF_TIMER_UNITS_X(x)  (((x) & GENMASK(13, 12)) >> 12)

/*      DEV:MM_STATISTICS:MM_STATUS */
#define DEV_MM_STATUS(t)          TARGET_DEV,t,8,164,0,1,4,0,0,1,4

#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS(x)     ((x) & GENMASK(0, 0))
#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS_M      GENMASK(0, 0)
#define DEV_MM_STATUS_PRMPT_ACTIVE_STATUS_X(x)   ((x) & GENMASK(0, 0))

#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY(x)     (((x) << 4) & GENMASK(4, 4))
#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY_M      GENMASK(4, 4)
#define DEV_MM_STATUS_PRMPT_ACTIVE_STICKY_X(x)   (((x) & GENMASK(4, 4)) >> 4)

#define DEV_MM_STATUS_PRMPT_VERIFY_STATE(x)      (((x) << 8) & GENMASK(10, 8))
#define DEV_MM_STATUS_PRMPT_VERIFY_STATE_M       GENMASK(10, 8)
#define DEV_MM_STATUS_PRMPT_VERIFY_STATE_X(x)    (((x) & GENMASK(10, 8)) >> 8)

#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY(x)    (((x) << 12) & GENMASK(12, 12))
#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY_M     GENMASK(12, 12)
#define DEV_MM_STATUS_UNEXP_RX_PFRM_STICKY_X(x)  (((x) & GENMASK(12, 12)) >> 12)

#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY(x)    (((x) << 16) & GENMASK(16, 16))
#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY_M     GENMASK(16, 16)
#define DEV_MM_STATUS_UNEXP_TX_PFRM_STICKY_X(x)  (((x) & GENMASK(16, 16)) >> 16)

#define DEV_MM_STATUS_MM_RX_FRAME_STATUS(x)      (((x) << 20) & GENMASK(20, 20))
#define DEV_MM_STATUS_MM_RX_FRAME_STATUS_M       GENMASK(20, 20)
#define DEV_MM_STATUS_MM_RX_FRAME_STATUS_X(x)    (((x) & GENMASK(20, 20)) >> 20)

#define DEV_MM_STATUS_MM_TX_FRAME_STATUS(x)      (((x) << 24) & GENMASK(24, 24))
#define DEV_MM_STATUS_MM_TX_FRAME_STATUS_M       GENMASK(24, 24)
#define DEV_MM_STATUS_MM_TX_FRAME_STATUS_X(x)    (((x) & GENMASK(24, 24)) >> 24)

#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS(x)      (((x) << 28) & GENMASK(28, 28))
#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS_M       GENMASK(28, 28)
#define DEV_MM_STATUS_MM_TX_PRMPT_STATUS_X(x)    (((x) & GENMASK(28, 28)) >> 28)

/*      DEV:PHASE_DETECTOR_CTRL:PHAD_CTRL */
#define DEV_PHAD_CTRL(t,g)        TARGET_DEV,t,8,168,g,2,8,0,0,1,4

#define DEV_PHAD_CTRL_PHAD_ENA(x)                (((x) << 14) & GENMASK(14, 14))
#define DEV_PHAD_CTRL_PHAD_ENA_M                 GENMASK(14, 14)
#define DEV_PHAD_CTRL_PHAD_ENA_X(x)              (((x) & GENMASK(14, 14)) >> 14)

#define DEV_PHAD_CTRL_PHAD_FAILED(x)             (((x) << 13) & GENMASK(13, 13))
#define DEV_PHAD_CTRL_PHAD_FAILED_M              GENMASK(13, 13)
#define DEV_PHAD_CTRL_PHAD_FAILED_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define DEV_PHAD_CTRL_REDUCED_RES(x)             (((x) << 10) & GENMASK(12, 10))
#define DEV_PHAD_CTRL_REDUCED_RES_M              GENMASK(12, 10)
#define DEV_PHAD_CTRL_REDUCED_RES_X(x)           (((x) & GENMASK(12, 10)) >> 10)

#define DEV_PHAD_CTRL_LOCK_ACC(x)                (((x) << 7) & GENMASK(9, 7))
#define DEV_PHAD_CTRL_LOCK_ACC_M                 GENMASK(9, 7)
#define DEV_PHAD_CTRL_LOCK_ACC_X(x)              (((x) & GENMASK(9, 7)) >> 7)

#define DEV_PHAD_CTRL_REALIGN_OFS(x)             (((x) << 4) & GENMASK(6, 4))
#define DEV_PHAD_CTRL_REALIGN_OFS_M              GENMASK(6, 4)
#define DEV_PHAD_CTRL_REALIGN_OFS_X(x)           (((x) & GENMASK(6, 4)) >> 4)

#define DEV_PHAD_CTRL_ADV_CFG(x)                 ((x) & GENMASK(3, 0))
#define DEV_PHAD_CTRL_ADV_CFG_M                  GENMASK(3, 0)
#define DEV_PHAD_CTRL_ADV_CFG_X(x)               ((x) & GENMASK(3, 0))

/*      DEV:PHASE_DETECTOR_CTRL:PHAD_CYC_STAT */
#define DEV_PHAD_CYC_STAT(t,g)    TARGET_DEV,t,8,168,g,2,8,4,0,1,4

/*      GCB:CHIP_REGS:GPR */
#define GCB_GPR                   TARGET_GCB,0,1,0,0,1,12,0,0,1,4

/*      GCB:CHIP_REGS:SOFT_RST */
#define GCB_SOFT_RST              TARGET_GCB,0,1,0,0,1,12,4,0,1,4

#define GCB_SOFT_RST_SOFT_SWC_RST(x)             ((x) & GENMASK(0, 0))
#define GCB_SOFT_RST_SOFT_SWC_RST_M              GENMASK(0, 0)
#define GCB_SOFT_RST_SOFT_SWC_RST_X(x)           ((x) & GENMASK(0, 0))

/*      GCB:CHIP_REGS:BUILDID */
#define GCB_BUILDID               TARGET_GCB,0,1,0,0,1,12,8,0,1,4

/*      GCB:GPIO:GPIO_OUT_SET */
#define GCB_GPIO_OUT_SET(r)       TARGET_GCB,0,1,12,0,1,256,0,r,8,4

#define GCB_GPIO_OUT_SET_G_OUT_SET(x)            ((x) & GENMASK(5, 0))
#define GCB_GPIO_OUT_SET_G_OUT_SET_M             GENMASK(5, 0)
#define GCB_GPIO_OUT_SET_G_OUT_SET_X(x)          ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_OUT_CLR */
#define GCB_GPIO_OUT_CLR(r)       TARGET_GCB,0,1,12,0,1,256,32,r,8,4

#define GCB_GPIO_OUT_CLR_G_OUT_CLR(x)            ((x) & GENMASK(5, 0))
#define GCB_GPIO_OUT_CLR_G_OUT_CLR_M             GENMASK(5, 0)
#define GCB_GPIO_OUT_CLR_G_OUT_CLR_X(x)          ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_OUT */
#define GCB_GPIO_OUT(r)           TARGET_GCB,0,1,12,0,1,256,64,r,8,4

#define GCB_GPIO_OUT_G_OUT(x)                    ((x) & GENMASK(5, 0))
#define GCB_GPIO_OUT_G_OUT_M                     GENMASK(5, 0)
#define GCB_GPIO_OUT_G_OUT_X(x)                  ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_IN */
#define GCB_GPIO_IN(r)            TARGET_GCB,0,1,12,0,1,256,96,r,8,4

#define GCB_GPIO_IN_G_IN(x)                      ((x) & GENMASK(5, 0))
#define GCB_GPIO_IN_G_IN_M                       GENMASK(5, 0)
#define GCB_GPIO_IN_G_IN_X(x)                    ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_OE */
#define GCB_GPIO_OE(r)            TARGET_GCB,0,1,12,0,1,256,128,r,8,4

#define GCB_GPIO_OE_G_OE(x)                      ((x) & GENMASK(5, 0))
#define GCB_GPIO_OE_G_OE_M                       GENMASK(5, 0)
#define GCB_GPIO_OE_G_OE_X(x)                    ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_INTR */
#define GCB_GPIO_INTR(r)          TARGET_GCB,0,1,12,0,1,256,160,r,8,4

#define GCB_GPIO_INTR_G_INTR(x)                  ((x) & GENMASK(5, 0))
#define GCB_GPIO_INTR_G_INTR_M                   GENMASK(5, 0)
#define GCB_GPIO_INTR_G_INTR_X(x)                ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_INTR_ENA */
#define GCB_GPIO_INTR_ENA(r)      TARGET_GCB,0,1,12,0,1,256,192,r,8,4

#define GCB_GPIO_INTR_ENA_G_INTR_ENA(x)          ((x) & GENMASK(5, 0))
#define GCB_GPIO_INTR_ENA_G_INTR_ENA_M           GENMASK(5, 0)
#define GCB_GPIO_INTR_ENA_G_INTR_ENA_X(x)        ((x) & GENMASK(5, 0))

/*      GCB:GPIO:GPIO_INTR_IDENT */
#define GCB_GPIO_INTR_IDENT(r)    TARGET_GCB,0,1,12,0,1,256,224,r,8,4

#define GCB_GPIO_INTR_IDENT_G_INTR_IDENT(x)      ((x) & GENMASK(5, 0))
#define GCB_GPIO_INTR_IDENT_G_INTR_IDENT_M       GENMASK(5, 0)
#define GCB_GPIO_INTR_IDENT_G_INTR_IDENT_X(x)    ((x) & GENMASK(5, 0))

/*      GCB:MIIM:MII_STATUS */
#define GCB_MII_STATUS(g)         TARGET_GCB,0,1,268,g,2,36,0,0,1,4

#define GCB_MII_STATUS_STAT_BUSY(x)              (((x) << 3) & GENMASK(3, 3))
#define GCB_MII_STATUS_STAT_BUSY_M               GENMASK(3, 3)
#define GCB_MII_STATUS_STAT_BUSY_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define GCB_MII_STATUS_STAT_OPR_PEND(x)          (((x) << 2) & GENMASK(2, 2))
#define GCB_MII_STATUS_STAT_OPR_PEND_M           GENMASK(2, 2)
#define GCB_MII_STATUS_STAT_OPR_PEND_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define GCB_MII_STATUS_STAT_PENDING_RD(x)        (((x) << 1) & GENMASK(1, 1))
#define GCB_MII_STATUS_STAT_PENDING_RD_M         GENMASK(1, 1)
#define GCB_MII_STATUS_STAT_PENDING_RD_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define GCB_MII_STATUS_STAT_PENDING_WR(x)        ((x) & GENMASK(0, 0))
#define GCB_MII_STATUS_STAT_PENDING_WR_M         GENMASK(0, 0)
#define GCB_MII_STATUS_STAT_PENDING_WR_X(x)      ((x) & GENMASK(0, 0))

#define GCB_MII_STATUS_SCAN_COMPLETE(x)          (((x) << 4) & GENMASK(4, 4))
#define GCB_MII_STATUS_SCAN_COMPLETE_M           GENMASK(4, 4)
#define GCB_MII_STATUS_SCAN_COMPLETE_X(x)        (((x) & GENMASK(4, 4)) >> 4)

/*      GCB:MIIM:MII_CFG_7226 */
#define GCB_MII_CFG_7226(g)       TARGET_GCB,0,1,268,g,2,36,4,0,1,4

#define GCB_MII_CFG_7226_7226_CFG_FIELD(x)       (((x) << 9) & GENMASK(9, 9))
#define GCB_MII_CFG_7226_7226_CFG_FIELD_M        GENMASK(9, 9)
#define GCB_MII_CFG_7226_7226_CFG_FIELD_X(x)     (((x) & GENMASK(9, 9)) >> 9)

/*      GCB:MIIM:MII_CMD */
#define GCB_MII_CMD(g)            TARGET_GCB,0,1,268,g,2,36,8,0,1,4

#define GCB_MII_CMD_CMD_VLD(x)                   (((x) << 31) & GENMASK(31, 31))
#define GCB_MII_CMD_CMD_VLD_M                    GENMASK(31, 31)
#define GCB_MII_CMD_CMD_VLD_X(x)                 (((x) & GENMASK(31, 31)) >> 31)

#define GCB_MII_CMD_CMD_PHYAD(x)                 (((x) << 25) & GENMASK(29, 25))
#define GCB_MII_CMD_CMD_PHYAD_M                  GENMASK(29, 25)
#define GCB_MII_CMD_CMD_PHYAD_X(x)               (((x) & GENMASK(29, 25)) >> 25)

#define GCB_MII_CMD_CMD_REGAD(x)                 (((x) << 20) & GENMASK(24, 20))
#define GCB_MII_CMD_CMD_REGAD_M                  GENMASK(24, 20)
#define GCB_MII_CMD_CMD_REGAD_X(x)               (((x) & GENMASK(24, 20)) >> 20)

#define GCB_MII_CMD_CMD_WRDATA(x)                (((x) << 4) & GENMASK(19, 4))
#define GCB_MII_CMD_CMD_WRDATA_M                 GENMASK(19, 4)
#define GCB_MII_CMD_CMD_WRDATA_X(x)              (((x) & GENMASK(19, 4)) >> 4)

#define GCB_MII_CMD_CMD_SINGLE_SCAN(x)           (((x) << 3) & GENMASK(3, 3))
#define GCB_MII_CMD_CMD_SINGLE_SCAN_M            GENMASK(3, 3)
#define GCB_MII_CMD_CMD_SINGLE_SCAN_X(x)         (((x) & GENMASK(3, 3)) >> 3)

#define GCB_MII_CMD_CMD_OPR_FIELD(x)             (((x) << 1) & GENMASK(2, 1))
#define GCB_MII_CMD_CMD_OPR_FIELD_M              GENMASK(2, 1)
#define GCB_MII_CMD_CMD_OPR_FIELD_X(x)           (((x) & GENMASK(2, 1)) >> 1)

#define GCB_MII_CMD_CMD_SCAN(x)                  ((x) & GENMASK(0, 0))
#define GCB_MII_CMD_CMD_SCAN_M                   GENMASK(0, 0)
#define GCB_MII_CMD_CMD_SCAN_X(x)                ((x) & GENMASK(0, 0))

/*      GCB:MIIM:MII_DATA */
#define GCB_MII_DATA(g)           TARGET_GCB,0,1,268,g,2,36,12,0,1,4

#define GCB_MII_DATA_DATA_SUCCESS(x)             (((x) << 16) & GENMASK(17, 16))
#define GCB_MII_DATA_DATA_SUCCESS_M              GENMASK(17, 16)
#define GCB_MII_DATA_DATA_SUCCESS_X(x)           (((x) & GENMASK(17, 16)) >> 16)

#define GCB_MII_DATA_DATA_RDDATA(x)              ((x) & GENMASK(15, 0))
#define GCB_MII_DATA_DATA_RDDATA_M               GENMASK(15, 0)
#define GCB_MII_DATA_DATA_RDDATA_X(x)            ((x) & GENMASK(15, 0))

/*      GCB:MIIM:MII_CFG */
#define GCB_MII_CFG(g)            TARGET_GCB,0,1,268,g,2,36,16,0,1,4

#define GCB_MII_CFG_DEADLOCK_FIX_DIS(x)          (((x) << 11) & GENMASK(11, 11))
#define GCB_MII_CFG_DEADLOCK_FIX_DIS_M           GENMASK(11, 11)
#define GCB_MII_CFG_DEADLOCK_FIX_DIS_X(x)        (((x) & GENMASK(11, 11)) >> 11)

#define GCB_MII_CFG_CFG_PRESCALE(x)              ((x) & GENMASK(7, 0))
#define GCB_MII_CFG_CFG_PRESCALE_M               GENMASK(7, 0)
#define GCB_MII_CFG_CFG_PRESCALE_X(x)            ((x) & GENMASK(7, 0))

#define GCB_MII_CFG_ST_CFG_FIELD(x)              (((x) << 9) & GENMASK(10, 9))
#define GCB_MII_CFG_ST_CFG_FIELD_M               GENMASK(10, 9)
#define GCB_MII_CFG_ST_CFG_FIELD_X(x)            (((x) & GENMASK(10, 9)) >> 9)

#define GCB_MII_CFG_CFG_DBG(x)                   (((x) << 8) & GENMASK(8, 8))
#define GCB_MII_CFG_CFG_DBG_M                    GENMASK(8, 8)
#define GCB_MII_CFG_CFG_DBG_X(x)                 (((x) & GENMASK(8, 8)) >> 8)

/*      GCB:MIIM:MII_SCAN_0 */
#define GCB_MII_SCAN_0(g)         TARGET_GCB,0,1,268,g,2,36,20,0,1,4

#define GCB_MII_SCAN_0_SCAN_PHYADHI(x)           (((x) << 5) & GENMASK(9, 5))
#define GCB_MII_SCAN_0_SCAN_PHYADHI_M            GENMASK(9, 5)
#define GCB_MII_SCAN_0_SCAN_PHYADHI_X(x)         (((x) & GENMASK(9, 5)) >> 5)

#define GCB_MII_SCAN_0_SCAN_PHYADLO(x)           ((x) & GENMASK(4, 0))
#define GCB_MII_SCAN_0_SCAN_PHYADLO_M            GENMASK(4, 0)
#define GCB_MII_SCAN_0_SCAN_PHYADLO_X(x)         ((x) & GENMASK(4, 0))

/*      GCB:MIIM:MII_SCAN_1 */
#define GCB_MII_SCAN_1(g)         TARGET_GCB,0,1,268,g,2,36,24,0,1,4

#define GCB_MII_SCAN_1_SCAN_MASK(x)              (((x) << 16) & GENMASK(31, 16))
#define GCB_MII_SCAN_1_SCAN_MASK_M               GENMASK(31, 16)
#define GCB_MII_SCAN_1_SCAN_MASK_X(x)            (((x) & GENMASK(31, 16)) >> 16)

#define GCB_MII_SCAN_1_SCAN_EXPECT(x)            ((x) & GENMASK(15, 0))
#define GCB_MII_SCAN_1_SCAN_EXPECT_M             GENMASK(15, 0)
#define GCB_MII_SCAN_1_SCAN_EXPECT_X(x)          ((x) & GENMASK(15, 0))

/*      GCB:MIIM:MII_RSLTS */
#define GCB_MII_RSLTS(g)          TARGET_GCB,0,1,268,g,2,36,28,0,1,4

/*      GCB:MIIM:MII_RSLTS_VLD */
#define GCB_MII_RSLTS_VLD(g)      TARGET_GCB,0,1,268,g,2,36,32,0,1,4

/*      GCB:MIIM_READ_SCAN:MII_STICKY */
#define GCB_MII_STICKY(r)         TARGET_GCB,0,1,340,0,1,8,0,r,2,4

/*      GCB:MEMITGR:MEMITGR_CTRL */
#define GCB_MEMITGR_CTRL          TARGET_GCB,0,1,348,0,1,24,0,0,1,4

#define GCB_MEMITGR_CTRL_ACTIVATE(x)             ((x) & GENMASK(0, 0))
#define GCB_MEMITGR_CTRL_ACTIVATE_M              GENMASK(0, 0)
#define GCB_MEMITGR_CTRL_ACTIVATE_X(x)           ((x) & GENMASK(0, 0))

/*      GCB:MEMITGR:MEMITGR_STAT */
#define GCB_MEMITGR_STAT          TARGET_GCB,0,1,348,0,1,24,4,0,1,4

#define GCB_MEMITGR_STAT_INDICATION_OVF(x)       (((x) << 5) & GENMASK(5, 5))
#define GCB_MEMITGR_STAT_INDICATION_OVF_M        GENMASK(5, 5)
#define GCB_MEMITGR_STAT_INDICATION_OVF_X(x)     (((x) & GENMASK(5, 5)) >> 5)

#define GCB_MEMITGR_STAT_INDICATION(x)           (((x) << 4) & GENMASK(4, 4))
#define GCB_MEMITGR_STAT_INDICATION_M            GENMASK(4, 4)
#define GCB_MEMITGR_STAT_INDICATION_X(x)         (((x) & GENMASK(4, 4)) >> 4)

#define GCB_MEMITGR_STAT_MODE_LISTEN(x)          (((x) << 3) & GENMASK(3, 3))
#define GCB_MEMITGR_STAT_MODE_LISTEN_M           GENMASK(3, 3)
#define GCB_MEMITGR_STAT_MODE_LISTEN_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define GCB_MEMITGR_STAT_MODE_DETECT(x)          (((x) << 2) & GENMASK(2, 2))
#define GCB_MEMITGR_STAT_MODE_DETECT_M           GENMASK(2, 2)
#define GCB_MEMITGR_STAT_MODE_DETECT_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define GCB_MEMITGR_STAT_MODE_IDLE(x)            (((x) << 1) & GENMASK(1, 1))
#define GCB_MEMITGR_STAT_MODE_IDLE_M             GENMASK(1, 1)
#define GCB_MEMITGR_STAT_MODE_IDLE_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define GCB_MEMITGR_STAT_MODE_BUSY(x)            ((x) & GENMASK(0, 0))
#define GCB_MEMITGR_STAT_MODE_BUSY_M             GENMASK(0, 0)
#define GCB_MEMITGR_STAT_MODE_BUSY_X(x)          ((x) & GENMASK(0, 0))

/*      GCB:MEMITGR:MEMITGR_INFO */
#define GCB_MEMITGR_INFO          TARGET_GCB,0,1,348,0,1,24,8,0,1,4

#define GCB_MEMITGR_INFO_MEM_ERR(x)              (((x) << 31) & GENMASK(31, 31))
#define GCB_MEMITGR_INFO_MEM_ERR_M               GENMASK(31, 31)
#define GCB_MEMITGR_INFO_MEM_ERR_X(x)            (((x) & GENMASK(31, 31)) >> 31)

#define GCB_MEMITGR_INFO_MEM_COR(x)              (((x) << 30) & GENMASK(30, 30))
#define GCB_MEMITGR_INFO_MEM_COR_M               GENMASK(30, 30)
#define GCB_MEMITGR_INFO_MEM_COR_X(x)            (((x) & GENMASK(30, 30)) >> 30)

#define GCB_MEMITGR_INFO_MEM_ERR_OVF(x)          (((x) << 29) & GENMASK(29, 29))
#define GCB_MEMITGR_INFO_MEM_ERR_OVF_M           GENMASK(29, 29)
#define GCB_MEMITGR_INFO_MEM_ERR_OVF_X(x)        (((x) & GENMASK(29, 29)) >> 29)

#define GCB_MEMITGR_INFO_MEM_COR_OVF(x)          (((x) << 28) & GENMASK(28, 28))
#define GCB_MEMITGR_INFO_MEM_COR_OVF_M           GENMASK(28, 28)
#define GCB_MEMITGR_INFO_MEM_COR_OVF_X(x)        (((x) & GENMASK(28, 28)) >> 28)

#define GCB_MEMITGR_INFO_MEM_ADDR(x)             ((x) & GENMASK(27, 0))
#define GCB_MEMITGR_INFO_MEM_ADDR_M              GENMASK(27, 0)
#define GCB_MEMITGR_INFO_MEM_ADDR_X(x)           ((x) & GENMASK(27, 0))

/*      GCB:MEMITGR:MEMITGR_IDX */
#define GCB_MEMITGR_IDX           TARGET_GCB,0,1,348,0,1,24,12,0,1,4

#define GCB_MEMITGR_IDX_MEM_IDX(x)               ((x) & GENMASK(15, 0))
#define GCB_MEMITGR_IDX_MEM_IDX_M                GENMASK(15, 0)
#define GCB_MEMITGR_IDX_MEM_IDX_X(x)             ((x) & GENMASK(15, 0))

/*      GCB:MEMITGR:MEMITGR_DIV */
#define GCB_MEMITGR_DIV           TARGET_GCB,0,1,348,0,1,24,16,0,1,4

#define GCB_MEMITGR_DIV_MEM_DIV(x)               ((x) & GENMASK(15, 0))
#define GCB_MEMITGR_DIV_MEM_DIV_M                GENMASK(15, 0)
#define GCB_MEMITGR_DIV_MEM_DIV_X(x)             ((x) & GENMASK(15, 0))

/*      GCB:MEMITGR:MEMITGR_DBG */
#define GCB_MEMITGR_DBG           TARGET_GCB,0,1,348,0,1,24,20,0,1,4

#define GCB_MEMITGR_DBG_MEM_DIV_SENSE(x)         (((x) << 9) & GENMASK(9, 9))
#define GCB_MEMITGR_DBG_MEM_DIV_SENSE_M          GENMASK(9, 9)
#define GCB_MEMITGR_DBG_MEM_DIV_SENSE_X(x)       (((x) & GENMASK(9, 9)) >> 9)

#define GCB_MEMITGR_DBG_FORCE_INTR(x)            (((x) << 8) & GENMASK(8, 8))
#define GCB_MEMITGR_DBG_FORCE_INTR_M             GENMASK(8, 8)
#define GCB_MEMITGR_DBG_FORCE_INTR_X(x)          (((x) & GENMASK(8, 8)) >> 8)

#define GCB_MEMITGR_DBG_SYNC_IN(x)               (((x) << 7) & GENMASK(7, 7))
#define GCB_MEMITGR_DBG_SYNC_IN_M                GENMASK(7, 7)
#define GCB_MEMITGR_DBG_SYNC_IN_X(x)             (((x) & GENMASK(7, 7)) >> 7)

#define GCB_MEMITGR_DBG_ENA_IN(x)                (((x) << 6) & GENMASK(6, 6))
#define GCB_MEMITGR_DBG_ENA_IN_M                 GENMASK(6, 6)
#define GCB_MEMITGR_DBG_ENA_IN_X(x)              (((x) & GENMASK(6, 6)) >> 6)

#define GCB_MEMITGR_DBG_DATA_IN(x)               (((x) << 5) & GENMASK(5, 5))
#define GCB_MEMITGR_DBG_DATA_IN_M                GENMASK(5, 5)
#define GCB_MEMITGR_DBG_DATA_IN_X(x)             (((x) & GENMASK(5, 5)) >> 5)

#define GCB_MEMITGR_DBG_INTR_IN(x)               (((x) << 4) & GENMASK(4, 4))
#define GCB_MEMITGR_DBG_INTR_IN_M                GENMASK(4, 4)
#define GCB_MEMITGR_DBG_INTR_IN_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define GCB_MEMITGR_DBG_SYNC_OUT(x)              (((x) << 3) & GENMASK(3, 3))
#define GCB_MEMITGR_DBG_SYNC_OUT_M               GENMASK(3, 3)
#define GCB_MEMITGR_DBG_SYNC_OUT_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define GCB_MEMITGR_DBG_ENA_OUT(x)               (((x) << 2) & GENMASK(2, 2))
#define GCB_MEMITGR_DBG_ENA_OUT_M                GENMASK(2, 2)
#define GCB_MEMITGR_DBG_ENA_OUT_X(x)             (((x) & GENMASK(2, 2)) >> 2)

#define GCB_MEMITGR_DBG_FORCE_ENA(x)             (((x) << 1) & GENMASK(1, 1))
#define GCB_MEMITGR_DBG_FORCE_ENA_M              GENMASK(1, 1)
#define GCB_MEMITGR_DBG_FORCE_ENA_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define GCB_MEMITGR_DBG_DETECT_ENA(x)            ((x) & GENMASK(0, 0))
#define GCB_MEMITGR_DBG_DETECT_ENA_M             GENMASK(0, 0)
#define GCB_MEMITGR_DBG_DETECT_ENA_X(x)          ((x) & GENMASK(0, 0))

/*      MEP:COMMON:MEP_CTRL */
#define MEP_MEP_CTRL              TARGET_MEP,0,1,3328,0,1,192,0,0,1,4

#define MEP_MEP_CTRL_LOC_SCAN_ENA(x)             (((x) << 1) & GENMASK(1, 1))
#define MEP_MEP_CTRL_LOC_SCAN_ENA_M              GENMASK(1, 1)
#define MEP_MEP_CTRL_LOC_SCAN_ENA_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define MEP_MEP_CTRL_MEP_ENA(x)                  ((x) & GENMASK(0, 0))
#define MEP_MEP_CTRL_MEP_ENA_M                   GENMASK(0, 0)
#define MEP_MEP_CTRL_MEP_ENA_X(x)                ((x) & GENMASK(0, 0))

#define MEP_MEP_CTRL_EXT_CPU_PORTMASK(x)         (((x) << 2) & GENMASK(9, 2))
#define MEP_MEP_CTRL_EXT_CPU_PORTMASK_M          GENMASK(9, 2)
#define MEP_MEP_CTRL_EXT_CPU_PORTMASK_X(x)       (((x) & GENMASK(9, 2)) >> 2)

/*      MEP:COMMON:CPU_CFG */
#define MEP_CPU_CFG               TARGET_MEP,0,1,3328,0,1,192,4,0,1,4

#define MEP_CPU_CFG_DEF_EXT_PORT_ENA(x)          (((x) << 15) & GENMASK(15, 15))
#define MEP_CPU_CFG_DEF_EXT_PORT_ENA_M           GENMASK(15, 15)
#define MEP_CPU_CFG_DEF_EXT_PORT_ENA_X(x)        (((x) & GENMASK(15, 15)) >> 15)

#define MEP_CPU_CFG_DEF_COPY_QU(x)               (((x) << 12) & GENMASK(14, 12))
#define MEP_CPU_CFG_DEF_COPY_QU_M                GENMASK(14, 12)
#define MEP_CPU_CFG_DEF_COPY_QU_X(x)             (((x) & GENMASK(14, 12)) >> 12)

#define MEP_CPU_CFG_CPU_ERR_EXT_PORT_ENA(x)      (((x) << 11) & GENMASK(11, 11))
#define MEP_CPU_CFG_CPU_ERR_EXT_PORT_ENA_M       GENMASK(11, 11)
#define MEP_CPU_CFG_CPU_ERR_EXT_PORT_ENA_X(x)    (((x) & GENMASK(11, 11)) >> 11)

#define MEP_CPU_CFG_CPU_ERR_QU(x)                (((x) << 8) & GENMASK(10, 8))
#define MEP_CPU_CFG_CPU_ERR_QU_M                 GENMASK(10, 8)
#define MEP_CPU_CFG_CPU_ERR_QU_X(x)              (((x) & GENMASK(10, 8)) >> 8)

#define MEP_CPU_CFG_LBR_EXT_PORT_ENA(x)          (((x) << 7) & GENMASK(7, 7))
#define MEP_CPU_CFG_LBR_EXT_PORT_ENA_M           GENMASK(7, 7)
#define MEP_CPU_CFG_LBR_EXT_PORT_ENA_X(x)        (((x) & GENMASK(7, 7)) >> 7)

#define MEP_CPU_CFG_LBR_CPU_QU(x)                (((x) << 4) & GENMASK(6, 4))
#define MEP_CPU_CFG_LBR_CPU_QU_M                 GENMASK(6, 4)
#define MEP_CPU_CFG_LBR_CPU_QU_X(x)              (((x) & GENMASK(6, 4)) >> 4)

#define MEP_CPU_CFG_LBM_EXT_PORT_ENA(x)          (((x) << 3) & GENMASK(3, 3))
#define MEP_CPU_CFG_LBM_EXT_PORT_ENA_M           GENMASK(3, 3)
#define MEP_CPU_CFG_LBM_EXT_PORT_ENA_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define MEP_CPU_CFG_LBM_CPU_QU(x)                ((x) & GENMASK(2, 0))
#define MEP_CPU_CFG_LBM_CPU_QU_M                 GENMASK(2, 0)
#define MEP_CPU_CFG_LBM_CPU_QU_X(x)              ((x) & GENMASK(2, 0))

/*      MEP:COMMON:CPU_CFG_1 */
#define MEP_CPU_CFG_1             TARGET_MEP,0,1,3328,0,1,192,8,0,1,4

#define MEP_CPU_CFG_1_LT_EXT_PORT_ENA(x)         (((x) << 7) & GENMASK(7, 7))
#define MEP_CPU_CFG_1_LT_EXT_PORT_ENA_M          GENMASK(7, 7)
#define MEP_CPU_CFG_1_LT_EXT_PORT_ENA_X(x)       (((x) & GENMASK(7, 7)) >> 7)

#define MEP_CPU_CFG_1_LT_CPU_QU(x)               (((x) << 4) & GENMASK(6, 4))
#define MEP_CPU_CFG_1_LT_CPU_QU_M                GENMASK(6, 4)
#define MEP_CPU_CFG_1_LT_CPU_QU_X(x)             (((x) & GENMASK(6, 4)) >> 4)

#define MEP_CPU_CFG_1_CCM_EXT_PORT_ENA(x)        (((x) << 3) & GENMASK(3, 3))
#define MEP_CPU_CFG_1_CCM_EXT_PORT_ENA_M         GENMASK(3, 3)
#define MEP_CPU_CFG_1_CCM_EXT_PORT_ENA_X(x)      (((x) & GENMASK(3, 3)) >> 3)

#define MEP_CPU_CFG_1_CCM_CPU_QU(x)              ((x) & GENMASK(2, 0))
#define MEP_CPU_CFG_1_CCM_CPU_QU_M               GENMASK(2, 0)
#define MEP_CPU_CFG_1_CCM_CPU_QU_X(x)            ((x) & GENMASK(2, 0))

/*      MEP:COMMON:MRP_CPU_CFG */
#define MEP_MRP_CPU_CFG           TARGET_MEP,0,1,3328,0,1,192,12,0,1,4

#define MEP_MRP_CPU_CFG_REM_CPU_QU(x)            (((x) << 18) & GENMASK(20, 18))
#define MEP_MRP_CPU_CFG_REM_CPU_QU_M             GENMASK(20, 18)
#define MEP_MRP_CPU_CFG_REM_CPU_QU_X(x)          (((x) & GENMASK(20, 18)) >> 18)

#define MEP_MRP_CPU_CFG_OWN_CPU_QU(x)            (((x) << 15) & GENMASK(17, 15))
#define MEP_MRP_CPU_CFG_OWN_CPU_QU_M             GENMASK(17, 15)
#define MEP_MRP_CPU_CFG_OWN_CPU_QU_X(x)          (((x) & GENMASK(17, 15)) >> 15)

#define MEP_MRP_CPU_CFG_MRP_OTHER_CPU_QU(x)      (((x) << 12) & GENMASK(14, 12))
#define MEP_MRP_CPU_CFG_MRP_OTHER_CPU_QU_M       GENMASK(14, 12)
#define MEP_MRP_CPU_CFG_MRP_OTHER_CPU_QU_X(x)    (((x) & GENMASK(14, 12)) >> 12)

#define MEP_MRP_CPU_CFG_MRP_TST_CPU_QU(x)        (((x) << 9) & GENMASK(11, 9))
#define MEP_MRP_CPU_CFG_MRP_TST_CPU_QU_M         GENMASK(11, 9)
#define MEP_MRP_CPU_CFG_MRP_TST_CPU_QU_X(x)      (((x) & GENMASK(11, 9)) >> 9)

#define MEP_MRP_CPU_CFG_MRP_CTRL_CPU_QU(x)       (((x) << 6) & GENMASK(8, 6))
#define MEP_MRP_CPU_CFG_MRP_CTRL_CPU_QU_M        GENMASK(8, 6)
#define MEP_MRP_CPU_CFG_MRP_CTRL_CPU_QU_X(x)     (((x) & GENMASK(8, 6)) >> 6)

#define MEP_MRP_CPU_CFG_MRP_ITST_CPU_QU(x)       (((x) << 3) & GENMASK(5, 3))
#define MEP_MRP_CPU_CFG_MRP_ITST_CPU_QU_M        GENMASK(5, 3)
#define MEP_MRP_CPU_CFG_MRP_ITST_CPU_QU_X(x)     (((x) & GENMASK(5, 3)) >> 3)

#define MEP_MRP_CPU_CFG_MRP_ICTRL_CPU_QU(x)      ((x) & GENMASK(2, 0))
#define MEP_MRP_CPU_CFG_MRP_ICTRL_CPU_QU_M       GENMASK(2, 0)
#define MEP_MRP_CPU_CFG_MRP_ICTRL_CPU_QU_X(x)    ((x) & GENMASK(2, 0))

/*      MEP:COMMON:DLR_CPU_CFG */
#define MEP_DLR_CPU_CFG           TARGET_MEP,0,1,3328,0,1,192,16,0,1,4

#define MEP_DLR_CPU_CFG_NEW_CPU_QU(x)            (((x) << 12) & GENMASK(14, 12))
#define MEP_DLR_CPU_CFG_NEW_CPU_QU_M             GENMASK(14, 12)
#define MEP_DLR_CPU_CFG_NEW_CPU_QU_X(x)          (((x) & GENMASK(14, 12)) >> 12)

#define MEP_DLR_CPU_CFG_ACT_CPU_QU(x)            (((x) << 9) & GENMASK(11, 9))
#define MEP_DLR_CPU_CFG_ACT_CPU_QU_M             GENMASK(11, 9)
#define MEP_DLR_CPU_CFG_ACT_CPU_QU_X(x)          (((x) & GENMASK(11, 9)) >> 9)

#define MEP_DLR_CPU_CFG_DLR_ADV_CPU_QU(x)        (((x) << 6) & GENMASK(8, 6))
#define MEP_DLR_CPU_CFG_DLR_ADV_CPU_QU_M         GENMASK(8, 6)
#define MEP_DLR_CPU_CFG_DLR_ADV_CPU_QU_X(x)      (((x) & GENMASK(8, 6)) >> 6)

#define MEP_DLR_CPU_CFG_DLR_BCN_CPU_QU(x)        (((x) << 3) & GENMASK(5, 3))
#define MEP_DLR_CPU_CFG_DLR_BCN_CPU_QU_M         GENMASK(5, 3)
#define MEP_DLR_CPU_CFG_DLR_BCN_CPU_QU_X(x)      (((x) & GENMASK(5, 3)) >> 3)

#define MEP_DLR_CPU_CFG_DLR_OTHER_CPU_QU(x)      ((x) & GENMASK(2, 0))
#define MEP_DLR_CPU_CFG_DLR_OTHER_CPU_QU_M       GENMASK(2, 0)
#define MEP_DLR_CPU_CFG_DLR_OTHER_CPU_QU_X(x)    ((x) & GENMASK(2, 0))

/*      MEP:COMMON:GENERIC_CFG */
#define MEP_GENERIC_CFG(r)        TARGET_MEP,0,1,3328,0,1,192,20,r,8,4

#define MEP_GENERIC_CFG_OPC_EXT_PORT_ENA(x)      (((x) << 16) & GENMASK(16, 16))
#define MEP_GENERIC_CFG_OPC_EXT_PORT_ENA_M       GENMASK(16, 16)
#define MEP_GENERIC_CFG_OPC_EXT_PORT_ENA_X(x)    (((x) & GENMASK(16, 16)) >> 16)

#define MEP_GENERIC_CFG_OPC_CPU_QU(x)            (((x) << 8) & GENMASK(10, 8))
#define MEP_GENERIC_CFG_OPC_CPU_QU_M             GENMASK(10, 8)
#define MEP_GENERIC_CFG_OPC_CPU_QU_X(x)          (((x) & GENMASK(10, 8)) >> 8)

#define MEP_GENERIC_CFG_OPC_VAL(x)               ((x) & GENMASK(7, 0))
#define MEP_GENERIC_CFG_OPC_VAL_M                GENMASK(7, 0)
#define MEP_GENERIC_CFG_OPC_VAL_X(x)             ((x) & GENMASK(7, 0))

#define MEP_GENERIC_CFG_DMAC_CHK_DIS(x)          (((x) << 17) & GENMASK(17, 17))
#define MEP_GENERIC_CFG_DMAC_CHK_DIS_M           GENMASK(17, 17)
#define MEP_GENERIC_CFG_DMAC_CHK_DIS_X(x)        (((x) & GENMASK(17, 17)) >> 17)

/*      MEP:COMMON:LOC_PERIOD_CFG */
#define MEP_LOC_PERIOD_CFG(r)     TARGET_MEP,0,1,3328,0,1,192,52,r,10,4

/*      MEP:COMMON:LOC_CTRL */
#define MEP_LOC_CTRL              TARGET_MEP,0,1,3328,0,1,192,92,0,1,4

#define MEP_LOC_CTRL_BASE_TICK_CNT(x)            (((x) << 24) & GENMASK(31, 24))
#define MEP_LOC_CTRL_BASE_TICK_CNT_M             GENMASK(31, 24)
#define MEP_LOC_CTRL_BASE_TICK_CNT_X(x)          (((x) & GENMASK(31, 24)) >> 24)

#define MEP_LOC_CTRL_BETWEEN_ENTRY_SCAN(x)       (((x) << 16) & GENMASK(23, 16))
#define MEP_LOC_CTRL_BETWEEN_ENTRY_SCAN_M        GENMASK(23, 16)
#define MEP_LOC_CTRL_BETWEEN_ENTRY_SCAN_X(x)     (((x) & GENMASK(23, 16)) >> 16)

#define MEP_LOC_CTRL_FORCE_HW_SCAN_ENA(x)        (((x) << 4) & GENMASK(13, 4))
#define MEP_LOC_CTRL_FORCE_HW_SCAN_ENA_M         GENMASK(13, 4)
#define MEP_LOC_CTRL_FORCE_HW_SCAN_ENA_X(x)      (((x) & GENMASK(13, 4)) >> 4)

#define MEP_LOC_CTRL_FORCE_HW_SCAN_STOP_ENA(x)   ((x) & GENMASK(0, 0))
#define MEP_LOC_CTRL_FORCE_HW_SCAN_STOP_ENA_M    GENMASK(0, 0)
#define MEP_LOC_CTRL_FORCE_HW_SCAN_STOP_ENA_X(x) ((x) & GENMASK(0, 0))

/*      MEP:COMMON:LOC_SCAN_STICKY */
#define MEP_LOC_SCAN_STICKY       TARGET_MEP,0,1,3328,0,1,192,96,0,1,4

#define MEP_LOC_SCAN_STICKY_ONGOING_STATUS(x)    (((x) << 16) & GENMASK(25, 16))
#define MEP_LOC_SCAN_STICKY_ONGOING_STATUS_M     GENMASK(25, 16)
#define MEP_LOC_SCAN_STICKY_ONGOING_STATUS_X(x)  (((x) & GENMASK(25, 16)) >> 16)

#define MEP_LOC_SCAN_STICKY_COMPLETED_STICKY(x)  (((x) << 2) & GENMASK(2, 2))
#define MEP_LOC_SCAN_STICKY_COMPLETED_STICKY_M   GENMASK(2, 2)
#define MEP_LOC_SCAN_STICKY_COMPLETED_STICKY_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define MEP_LOC_SCAN_STICKY_STARTED_STICKY(x)    (((x) << 1) & GENMASK(1, 1))
#define MEP_LOC_SCAN_STICKY_STARTED_STICKY_M     GENMASK(1, 1)
#define MEP_LOC_SCAN_STICKY_STARTED_STICKY_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define MEP_LOC_SCAN_STICKY_START_DELAYED_STICKY(x) ((x) & GENMASK(0, 0))
#define MEP_LOC_SCAN_STICKY_START_DELAYED_STICKY_M GENMASK(0, 0)
#define MEP_LOC_SCAN_STICKY_START_DELAYED_STICKY_X(x) ((x) & GENMASK(0, 0))

/*      MEP:COMMON:MASTER_INTR_CTRL */
#define MEP_MASTER_INTR_CTRL      TARGET_MEP,0,1,3328,0,1,192,100,0,1,4

#define MEP_MASTER_INTR_CTRL_INTR(x)             (((x) << 8) & GENMASK(8, 8))
#define MEP_MASTER_INTR_CTRL_INTR_M              GENMASK(8, 8)
#define MEP_MASTER_INTR_CTRL_INTR_X(x)           (((x) & GENMASK(8, 8)) >> 8)

#define MEP_MASTER_INTR_CTRL_INTR_ENA(x)         (((x) << 25) & GENMASK(25, 25))
#define MEP_MASTER_INTR_CTRL_INTR_ENA_M          GENMASK(25, 25)
#define MEP_MASTER_INTR_CTRL_INTR_ENA_X(x)       (((x) & GENMASK(25, 25)) >> 25)

/*      MEP:COMMON:INTR */
#define MEP_INTR                  TARGET_MEP,0,1,3328,0,1,192,104,0,1,4

#define MEP_INTR_CCM_INTR(x)                     (((x) << 16) & GENMASK(23, 16))
#define MEP_INTR_CCM_INTR_M                      GENMASK(23, 16)
#define MEP_INTR_CCM_INTR_X(x)                   (((x) & GENMASK(23, 16)) >> 16)

#define MEP_INTR_MRP_INTR(x)                     (((x) << 8) & GENMASK(15, 8))
#define MEP_INTR_MRP_INTR_M                      GENMASK(15, 8)
#define MEP_INTR_MRP_INTR_X(x)                   (((x) & GENMASK(15, 8)) >> 8)

#define MEP_INTR_DLR_INTR(x)                     ((x) & GENMASK(7, 0))
#define MEP_INTR_DLR_INTR_M                      GENMASK(7, 0)
#define MEP_INTR_DLR_INTR_X(x)                   ((x) & GENMASK(7, 0))

/*      MEP:COMMON:VOE_CNT_CTRL */
#define MEP_VOE_CNT_CTRL(r)       TARGET_MEP,0,1,3328,0,1,192,108,r,8,4

#define MEP_VOE_CNT_CTRL_CNT_YELLOW_ENA(x)       (((x) << 8) & GENMASK(8, 8))
#define MEP_VOE_CNT_CTRL_CNT_YELLOW_ENA_M        GENMASK(8, 8)
#define MEP_VOE_CNT_CTRL_CNT_YELLOW_ENA_X(x)     (((x) & GENMASK(8, 8)) >> 8)

#define MEP_VOE_CNT_CTRL_PRIO_CNT_MASK(x)        ((x) & GENMASK(7, 0))
#define MEP_VOE_CNT_CTRL_PRIO_CNT_MASK_M         GENMASK(7, 0)
#define MEP_VOE_CNT_CTRL_PRIO_CNT_MASK_X(x)      ((x) & GENMASK(7, 0))

/*      MEP:COMMON:MC_MAC_LSB */
#define MEP_MC_MAC_LSB            TARGET_MEP,0,1,3328,0,1,192,140,0,1,4

#define MEP_MC_MAC_LSB_MEP_MC_MAC_LSB(x)         (((x) << 3) & GENMASK(30, 3))
#define MEP_MC_MAC_LSB_MEP_MC_MAC_LSB_M          GENMASK(30, 3)
#define MEP_MC_MAC_LSB_MEP_MC_MAC_LSB_X(x)       (((x) & GENMASK(30, 3)) >> 3)

/*      MEP:COMMON:MC_MAC_MSB */
#define MEP_MC_MAC_MSB            TARGET_MEP,0,1,3328,0,1,192,144,0,1,4

#define MEP_MC_MAC_MSB_MEP_MC_MAC_MSB(x)         ((x) & GENMASK(15, 0))
#define MEP_MC_MAC_MSB_MEP_MC_MAC_MSB_M          GENMASK(15, 0)
#define MEP_MC_MAC_MSB_MEP_MC_MAC_MSB_X(x)       ((x) & GENMASK(15, 0))

/*      MEP:COMMON:MEL_FILTERING_CFG */
#define MEP_MEL_FILTERING_CFG(r)  TARGET_MEP,0,1,3328,0,1,192,148,r,8,4

#define MEP_MEL_FILTERING_CFG_MEL_PORTMASK(x)    ((x) & GENMASK(7, 0))
#define MEP_MEL_FILTERING_CFG_MEL_PORTMASK_M     GENMASK(7, 0)
#define MEP_MEL_FILTERING_CFG_MEL_PORTMASK_X(x)  ((x) & GENMASK(7, 0))

/*      MEP:COMMON:TICK_CFG */
#define MEP_TICK_CFG              TARGET_MEP,0,1,3328,0,1,192,180,0,1,4

#define MEP_TICK_CFG_TICK_CNT(x)                 ((x) & GENMASK(17, 0))
#define MEP_TICK_CFG_TICK_CNT_M                  GENMASK(17, 0)
#define MEP_TICK_CFG_TICK_CNT_X(x)               ((x) & GENMASK(17, 0))

/*      MEP:COMMON:MRP_RX_TS_CFG */
#define MEP_MRP_RX_TS_CFG         TARGET_MEP,0,1,3328,0,1,192,184,0,1,4

/*      MEP:COMMON:DBG_STICKY */
#define MEP_DBG_STICKY            TARGET_MEP,0,1,3328,0,1,192,188,0,1,4

#define MEP_DBG_STICKY_ST00(x)                   (((x) << 31) & GENMASK(31, 31))
#define MEP_DBG_STICKY_ST00_M                    GENMASK(31, 31)
#define MEP_DBG_STICKY_ST00_X(x)                 (((x) & GENMASK(31, 31)) >> 31)

#define MEP_DBG_STICKY_ST01(x)                   (((x) << 30) & GENMASK(30, 30))
#define MEP_DBG_STICKY_ST01_M                    GENMASK(30, 30)
#define MEP_DBG_STICKY_ST01_X(x)                 (((x) & GENMASK(30, 30)) >> 30)

#define MEP_DBG_STICKY_ST02(x)                   (((x) << 29) & GENMASK(29, 29))
#define MEP_DBG_STICKY_ST02_M                    GENMASK(29, 29)
#define MEP_DBG_STICKY_ST02_X(x)                 (((x) & GENMASK(29, 29)) >> 29)

#define MEP_DBG_STICKY_ST03(x)                   (((x) << 28) & GENMASK(28, 28))
#define MEP_DBG_STICKY_ST03_M                    GENMASK(28, 28)
#define MEP_DBG_STICKY_ST03_X(x)                 (((x) & GENMASK(28, 28)) >> 28)

#define MEP_DBG_STICKY_ST04(x)                   (((x) << 27) & GENMASK(27, 27))
#define MEP_DBG_STICKY_ST04_M                    GENMASK(27, 27)
#define MEP_DBG_STICKY_ST04_X(x)                 (((x) & GENMASK(27, 27)) >> 27)

#define MEP_DBG_STICKY_ST05(x)                   (((x) << 26) & GENMASK(26, 26))
#define MEP_DBG_STICKY_ST05_M                    GENMASK(26, 26)
#define MEP_DBG_STICKY_ST05_X(x)                 (((x) & GENMASK(26, 26)) >> 26)

#define MEP_DBG_STICKY_ST06(x)                   (((x) << 25) & GENMASK(25, 25))
#define MEP_DBG_STICKY_ST06_M                    GENMASK(25, 25)
#define MEP_DBG_STICKY_ST06_X(x)                 (((x) & GENMASK(25, 25)) >> 25)

#define MEP_DBG_STICKY_ST07(x)                   (((x) << 24) & GENMASK(24, 24))
#define MEP_DBG_STICKY_ST07_M                    GENMASK(24, 24)
#define MEP_DBG_STICKY_ST07_X(x)                 (((x) & GENMASK(24, 24)) >> 24)

#define MEP_DBG_STICKY_ST08(x)                   (((x) << 23) & GENMASK(23, 23))
#define MEP_DBG_STICKY_ST08_M                    GENMASK(23, 23)
#define MEP_DBG_STICKY_ST08_X(x)                 (((x) & GENMASK(23, 23)) >> 23)

#define MEP_DBG_STICKY_ST09(x)                   (((x) << 22) & GENMASK(22, 22))
#define MEP_DBG_STICKY_ST09_M                    GENMASK(22, 22)
#define MEP_DBG_STICKY_ST09_X(x)                 (((x) & GENMASK(22, 22)) >> 22)

#define MEP_DBG_STICKY_ST10(x)                   (((x) << 21) & GENMASK(21, 21))
#define MEP_DBG_STICKY_ST10_M                    GENMASK(21, 21)
#define MEP_DBG_STICKY_ST10_X(x)                 (((x) & GENMASK(21, 21)) >> 21)

#define MEP_DBG_STICKY_ST11(x)                   (((x) << 20) & GENMASK(20, 20))
#define MEP_DBG_STICKY_ST11_M                    GENMASK(20, 20)
#define MEP_DBG_STICKY_ST11_X(x)                 (((x) & GENMASK(20, 20)) >> 20)

#define MEP_DBG_STICKY_ST12(x)                   (((x) << 19) & GENMASK(19, 19))
#define MEP_DBG_STICKY_ST12_M                    GENMASK(19, 19)
#define MEP_DBG_STICKY_ST12_X(x)                 (((x) & GENMASK(19, 19)) >> 19)

#define MEP_DBG_STICKY_ST13(x)                   (((x) << 18) & GENMASK(18, 18))
#define MEP_DBG_STICKY_ST13_M                    GENMASK(18, 18)
#define MEP_DBG_STICKY_ST13_X(x)                 (((x) & GENMASK(18, 18)) >> 18)

#define MEP_DBG_STICKY_ST14(x)                   (((x) << 17) & GENMASK(17, 17))
#define MEP_DBG_STICKY_ST14_M                    GENMASK(17, 17)
#define MEP_DBG_STICKY_ST14_X(x)                 (((x) & GENMASK(17, 17)) >> 17)

#define MEP_DBG_STICKY_ST15(x)                   (((x) << 16) & GENMASK(16, 16))
#define MEP_DBG_STICKY_ST15_M                    GENMASK(16, 16)
#define MEP_DBG_STICKY_ST15_X(x)                 (((x) & GENMASK(16, 16)) >> 16)

#define MEP_DBG_STICKY_ST16(x)                   (((x) << 15) & GENMASK(15, 15))
#define MEP_DBG_STICKY_ST16_M                    GENMASK(15, 15)
#define MEP_DBG_STICKY_ST16_X(x)                 (((x) & GENMASK(15, 15)) >> 15)

#define MEP_DBG_STICKY_ST17(x)                   (((x) << 14) & GENMASK(14, 14))
#define MEP_DBG_STICKY_ST17_M                    GENMASK(14, 14)
#define MEP_DBG_STICKY_ST17_X(x)                 (((x) & GENMASK(14, 14)) >> 14)

#define MEP_DBG_STICKY_ST18(x)                   (((x) << 13) & GENMASK(13, 13))
#define MEP_DBG_STICKY_ST18_M                    GENMASK(13, 13)
#define MEP_DBG_STICKY_ST18_X(x)                 (((x) & GENMASK(13, 13)) >> 13)

#define MEP_DBG_STICKY_ST19(x)                   (((x) << 12) & GENMASK(12, 12))
#define MEP_DBG_STICKY_ST19_M                    GENMASK(12, 12)
#define MEP_DBG_STICKY_ST19_X(x)                 (((x) & GENMASK(12, 12)) >> 12)

#define MEP_DBG_STICKY_ST20(x)                   (((x) << 11) & GENMASK(11, 11))
#define MEP_DBG_STICKY_ST20_M                    GENMASK(11, 11)
#define MEP_DBG_STICKY_ST20_X(x)                 (((x) & GENMASK(11, 11)) >> 11)

#define MEP_DBG_STICKY_ST21(x)                   (((x) << 10) & GENMASK(10, 10))
#define MEP_DBG_STICKY_ST21_M                    GENMASK(10, 10)
#define MEP_DBG_STICKY_ST21_X(x)                 (((x) & GENMASK(10, 10)) >> 10)

#define MEP_DBG_STICKY_ST22(x)                   (((x) << 9) & GENMASK(9, 9))
#define MEP_DBG_STICKY_ST22_M                    GENMASK(9, 9)
#define MEP_DBG_STICKY_ST22_X(x)                 (((x) & GENMASK(9, 9)) >> 9)

#define MEP_DBG_STICKY_ST23(x)                   (((x) << 8) & GENMASK(8, 8))
#define MEP_DBG_STICKY_ST23_M                    GENMASK(8, 8)
#define MEP_DBG_STICKY_ST23_X(x)                 (((x) & GENMASK(8, 8)) >> 8)

#define MEP_DBG_STICKY_ST24(x)                   (((x) << 7) & GENMASK(7, 7))
#define MEP_DBG_STICKY_ST24_M                    GENMASK(7, 7)
#define MEP_DBG_STICKY_ST24_X(x)                 (((x) & GENMASK(7, 7)) >> 7)

#define MEP_DBG_STICKY_ST25(x)                   (((x) << 6) & GENMASK(6, 6))
#define MEP_DBG_STICKY_ST25_M                    GENMASK(6, 6)
#define MEP_DBG_STICKY_ST25_X(x)                 (((x) & GENMASK(6, 6)) >> 6)

#define MEP_DBG_STICKY_ST26(x)                   (((x) << 5) & GENMASK(5, 5))
#define MEP_DBG_STICKY_ST26_M                    GENMASK(5, 5)
#define MEP_DBG_STICKY_ST26_X(x)                 (((x) & GENMASK(5, 5)) >> 5)

#define MEP_DBG_STICKY_ST27(x)                   (((x) << 4) & GENMASK(4, 4))
#define MEP_DBG_STICKY_ST27_M                    GENMASK(4, 4)
#define MEP_DBG_STICKY_ST27_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define MEP_DBG_STICKY_ST28(x)                   (((x) << 3) & GENMASK(3, 3))
#define MEP_DBG_STICKY_ST28_M                    GENMASK(3, 3)
#define MEP_DBG_STICKY_ST28_X(x)                 (((x) & GENMASK(3, 3)) >> 3)

#define MEP_DBG_STICKY_ST29(x)                   (((x) << 2) & GENMASK(2, 2))
#define MEP_DBG_STICKY_ST29_M                    GENMASK(2, 2)
#define MEP_DBG_STICKY_ST29_X(x)                 (((x) & GENMASK(2, 2)) >> 2)

#define MEP_DBG_STICKY_ST30(x)                   (((x) << 1) & GENMASK(1, 1))
#define MEP_DBG_STICKY_ST30_M                    GENMASK(1, 1)
#define MEP_DBG_STICKY_ST30_X(x)                 (((x) & GENMASK(1, 1)) >> 1)

#define MEP_DBG_STICKY_ST31(x)                   ((x) & GENMASK(0, 0))
#define MEP_DBG_STICKY_ST31_M                    GENMASK(0, 0)
#define MEP_DBG_STICKY_ST31_X(x)                 ((x) & GENMASK(0, 0))

/*      MEP:VOE:BASIC_CTRL */
#define MEP_BASIC_CTRL(g)         TARGET_MEP,0,1,0,g,8,128,0,0,1,4

#define MEP_BASIC_CTRL_DMAC_ERR_REDIR_ENA(x)     (((x) << 9) & GENMASK(9, 9))
#define MEP_BASIC_CTRL_DMAC_ERR_REDIR_ENA_M      GENMASK(9, 9)
#define MEP_BASIC_CTRL_DMAC_ERR_REDIR_ENA_X(x)   (((x) & GENMASK(9, 9)) >> 9)

#define MEP_BASIC_CTRL_RX_DMAC_CHK_SEL(x)        (((x) << 7) & GENMASK(8, 7))
#define MEP_BASIC_CTRL_RX_DMAC_CHK_SEL_M         GENMASK(8, 7)
#define MEP_BASIC_CTRL_RX_DMAC_CHK_SEL_X(x)      (((x) & GENMASK(8, 7)) >> 7)

#define MEP_BASIC_CTRL_CPU_ONCE_CCM_TLV(x)       (((x) << 6) & GENMASK(6, 6))
#define MEP_BASIC_CTRL_CPU_ONCE_CCM_TLV_M        GENMASK(6, 6)
#define MEP_BASIC_CTRL_CPU_ONCE_CCM_TLV_X(x)     (((x) & GENMASK(6, 6)) >> 6)

#define MEP_BASIC_CTRL_CCM_ERR_CPU_ONCE(x)       (((x) << 5) & GENMASK(5, 5))
#define MEP_BASIC_CTRL_CCM_ERR_CPU_ONCE_M        GENMASK(5, 5)
#define MEP_BASIC_CTRL_CCM_ERR_CPU_ONCE_X(x)     (((x) & GENMASK(5, 5)) >> 5)

#define MEP_BASIC_CTRL_CCM_ERR_CPU_COPY_ENA(x)   (((x) << 4) & GENMASK(4, 4))
#define MEP_BASIC_CTRL_CCM_ERR_CPU_COPY_ENA_M    GENMASK(4, 4)
#define MEP_BASIC_CTRL_CCM_ERR_CPU_COPY_ENA_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define MEP_BASIC_CTRL_CCM_NXT_CPU_ONCE(x)       (((x) << 3) & GENMASK(3, 3))
#define MEP_BASIC_CTRL_CCM_NXT_CPU_ONCE_M        GENMASK(3, 3)
#define MEP_BASIC_CTRL_CCM_NXT_CPU_ONCE_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define MEP_BASIC_CTRL_MIP_UC_ONLY_COPY_ENA(x)   (((x) << 2) & GENMASK(2, 2))
#define MEP_BASIC_CTRL_MIP_UC_ONLY_COPY_ENA_M    GENMASK(2, 2)
#define MEP_BASIC_CTRL_MIP_UC_ONLY_COPY_ENA_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define MEP_BASIC_CTRL_VOE_AS_MIP_ENA(x)         (((x) << 1) & GENMASK(1, 1))
#define MEP_BASIC_CTRL_VOE_AS_MIP_ENA_M          GENMASK(1, 1)
#define MEP_BASIC_CTRL_VOE_AS_MIP_ENA_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define MEP_BASIC_CTRL_VOE_ENA(x)                ((x) & GENMASK(0, 0))
#define MEP_BASIC_CTRL_VOE_ENA_M                 GENMASK(0, 0)
#define MEP_BASIC_CTRL_VOE_ENA_X(x)              ((x) & GENMASK(0, 0))

/*      MEP:VOE:MEL_CTRL */
#define MEP_MEL_CTRL(g)           TARGET_MEP,0,1,0,g,8,128,4,0,1,4

#define MEP_MEL_CTRL_MEL_VAL(x)                  (((x) << 4) & GENMASK(6, 4))
#define MEP_MEL_CTRL_MEL_VAL_M                   GENMASK(6, 4)
#define MEP_MEL_CTRL_MEL_VAL_X(x)                (((x) & GENMASK(6, 4)) >> 4)

#define MEP_MEL_CTRL_CPU_HITME_ONCE_MTL(x)       (((x) << 3) & GENMASK(3, 3))
#define MEP_MEL_CTRL_CPU_HITME_ONCE_MTL_M        GENMASK(3, 3)
#define MEP_MEL_CTRL_CPU_HITME_ONCE_MTL_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define MEP_MEL_CTRL_CPU_COPY_MTL(x)             (((x) << 2) & GENMASK(2, 2))
#define MEP_MEL_CTRL_CPU_COPY_MTL_M              GENMASK(2, 2)
#define MEP_MEL_CTRL_CPU_COPY_MTL_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define MEP_MEL_CTRL_CPU_HITME_ONCE_CCM_MTL(x)   (((x) << 1) & GENMASK(1, 1))
#define MEP_MEL_CTRL_CPU_HITME_ONCE_CCM_MTL_M    GENMASK(1, 1)
#define MEP_MEL_CTRL_CPU_HITME_ONCE_CCM_MTL_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define MEP_MEL_CTRL_CPU_COPY_CCM_MTL(x)         ((x) & GENMASK(0, 0))
#define MEP_MEL_CTRL_CPU_COPY_CCM_MTL_M          GENMASK(0, 0)
#define MEP_MEL_CTRL_CPU_COPY_CCM_MTL_X(x)       ((x) & GENMASK(0, 0))

/*      MEP:VOE:CPU_COPY_CTRL */
#define MEP_CPU_COPY_CTRL(g)      TARGET_MEP,0,1,0,g,8,128,8,0,1,4

#define MEP_CPU_COPY_CTRL_GENERIC_COPY_MASK(x)   (((x) << 6) & GENMASK(13, 6))
#define MEP_CPU_COPY_CTRL_GENERIC_COPY_MASK_M    GENMASK(13, 6)
#define MEP_CPU_COPY_CTRL_GENERIC_COPY_MASK_X(x) (((x) & GENMASK(13, 6)) >> 6)

#define MEP_CPU_COPY_CTRL_UNK_OPCODE_CPU_CP(x)   (((x) << 5) & GENMASK(5, 5))
#define MEP_CPU_COPY_CTRL_UNK_OPCODE_CPU_CP_M    GENMASK(5, 5)
#define MEP_CPU_COPY_CTRL_UNK_OPCODE_CPU_CP_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define MEP_CPU_COPY_CTRL_LTM_CPU_CP(x)          (((x) << 4) & GENMASK(4, 4))
#define MEP_CPU_COPY_CTRL_LTM_CPU_CP_M           GENMASK(4, 4)
#define MEP_CPU_COPY_CTRL_LTM_CPU_CP_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define MEP_CPU_COPY_CTRL_LTR_CPU_CP(x)          (((x) << 3) & GENMASK(3, 3))
#define MEP_CPU_COPY_CTRL_LTR_CPU_CP_M           GENMASK(3, 3)
#define MEP_CPU_COPY_CTRL_LTR_CPU_CP_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define MEP_CPU_COPY_CTRL_LBM_CPU_CP(x)          (((x) << 2) & GENMASK(2, 2))
#define MEP_CPU_COPY_CTRL_LBM_CPU_CP_M           GENMASK(2, 2)
#define MEP_CPU_COPY_CTRL_LBM_CPU_CP_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define MEP_CPU_COPY_CTRL_LBR_CPU_CP(x)          (((x) << 1) & GENMASK(1, 1))
#define MEP_CPU_COPY_CTRL_LBR_CPU_CP_M           GENMASK(1, 1)
#define MEP_CPU_COPY_CTRL_LBR_CPU_CP_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define MEP_CPU_COPY_CTRL_CCM_CPU_CP(x)          ((x) & GENMASK(0, 0))
#define MEP_CPU_COPY_CTRL_CCM_CPU_CP_M           GENMASK(0, 0)
#define MEP_CPU_COPY_CTRL_CCM_CPU_CP_X(x)        ((x) & GENMASK(0, 0))

/*      MEP:VOE:FWD_CTRL */
#define MEP_FWD_CTRL(g)           TARGET_MEP,0,1,0,g,8,128,12,0,1,4

#define MEP_FWD_CTRL_GENERIC_FWD_MASK(x)         (((x) << 5) & GENMASK(12, 5))
#define MEP_FWD_CTRL_GENERIC_FWD_MASK_M          GENMASK(12, 5)
#define MEP_FWD_CTRL_GENERIC_FWD_MASK_X(x)       (((x) & GENMASK(12, 5)) >> 5)

#define MEP_FWD_CTRL_LTM_FWD_ENA(x)              (((x) << 4) & GENMASK(4, 4))
#define MEP_FWD_CTRL_LTM_FWD_ENA_M               GENMASK(4, 4)
#define MEP_FWD_CTRL_LTM_FWD_ENA_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define MEP_FWD_CTRL_LTR_FWD_ENA(x)              (((x) << 3) & GENMASK(3, 3))
#define MEP_FWD_CTRL_LTR_FWD_ENA_M               GENMASK(3, 3)
#define MEP_FWD_CTRL_LTR_FWD_ENA_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define MEP_FWD_CTRL_LBM_FWD_ENA(x)              (((x) << 2) & GENMASK(2, 2))
#define MEP_FWD_CTRL_LBM_FWD_ENA_M               GENMASK(2, 2)
#define MEP_FWD_CTRL_LBM_FWD_ENA_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define MEP_FWD_CTRL_LBR_FWD_ENA(x)              (((x) << 1) & GENMASK(1, 1))
#define MEP_FWD_CTRL_LBR_FWD_ENA_M               GENMASK(1, 1)
#define MEP_FWD_CTRL_LBR_FWD_ENA_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define MEP_FWD_CTRL_CCM_FWD_ENA(x)              ((x) & GENMASK(0, 0))
#define MEP_FWD_CTRL_CCM_FWD_ENA_M               GENMASK(0, 0)
#define MEP_FWD_CTRL_CCM_FWD_ENA_X(x)            ((x) & GENMASK(0, 0))

/*      MEP:VOE:CNT_OAM_CTRL */
#define MEP_CNT_OAM_CTRL(g)       TARGET_MEP,0,1,0,g,8,128,16,0,1,4

#define MEP_CNT_OAM_CTRL_GEN_OAM_CNT_MASK(x)     (((x) << 6) & GENMASK(13, 6))
#define MEP_CNT_OAM_CTRL_GEN_OAM_CNT_MASK_M      GENMASK(13, 6)
#define MEP_CNT_OAM_CTRL_GEN_OAM_CNT_MASK_X(x)   (((x) & GENMASK(13, 6)) >> 6)

#define MEP_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT(x)   (((x) << 5) & GENMASK(5, 5))
#define MEP_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_M    GENMASK(5, 5)
#define MEP_CNT_OAM_CTRL_UNK_OPCODE_OAM_CNT_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define MEP_CNT_OAM_CTRL_LTM_OAM_CNT(x)          (((x) << 4) & GENMASK(4, 4))
#define MEP_CNT_OAM_CTRL_LTM_OAM_CNT_M           GENMASK(4, 4)
#define MEP_CNT_OAM_CTRL_LTM_OAM_CNT_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define MEP_CNT_OAM_CTRL_LTR_OAM_CNT(x)          (((x) << 3) & GENMASK(3, 3))
#define MEP_CNT_OAM_CTRL_LTR_OAM_CNT_M           GENMASK(3, 3)
#define MEP_CNT_OAM_CTRL_LTR_OAM_CNT_X(x)        (((x) & GENMASK(3, 3)) >> 3)

#define MEP_CNT_OAM_CTRL_LBM_OAM_CNT(x)          (((x) << 2) & GENMASK(2, 2))
#define MEP_CNT_OAM_CTRL_LBM_OAM_CNT_M           GENMASK(2, 2)
#define MEP_CNT_OAM_CTRL_LBM_OAM_CNT_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define MEP_CNT_OAM_CTRL_LBR_OAM_CNT(x)          (((x) << 1) & GENMASK(1, 1))
#define MEP_CNT_OAM_CTRL_LBR_OAM_CNT_M           GENMASK(1, 1)
#define MEP_CNT_OAM_CTRL_LBR_OAM_CNT_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define MEP_CNT_OAM_CTRL_CCM_OAM_CNT(x)          ((x) & GENMASK(0, 0))
#define MEP_CNT_OAM_CTRL_CCM_OAM_CNT_M           GENMASK(0, 0)
#define MEP_CNT_OAM_CTRL_CCM_OAM_CNT_X(x)        ((x) & GENMASK(0, 0))

/*      MEP:VOE:CNT_DATA_CTRL */
#define MEP_CNT_DATA_CTRL(g)      TARGET_MEP,0,1,0,g,8,128,20,0,1,4

#define MEP_CNT_DATA_CTRL_GEN_DATA_CNT_MASK(x)   (((x) << 6) & GENMASK(13, 6))
#define MEP_CNT_DATA_CTRL_GEN_DATA_CNT_MASK_M    GENMASK(13, 6)
#define MEP_CNT_DATA_CTRL_GEN_DATA_CNT_MASK_X(x) (((x) & GENMASK(13, 6)) >> 6)

#define MEP_CNT_DATA_CTRL_UNK_OPC_DATA_CNT(x)    (((x) << 5) & GENMASK(5, 5))
#define MEP_CNT_DATA_CTRL_UNK_OPC_DATA_CNT_M     GENMASK(5, 5)
#define MEP_CNT_DATA_CTRL_UNK_OPC_DATA_CNT_X(x)  (((x) & GENMASK(5, 5)) >> 5)

#define MEP_CNT_DATA_CTRL_LTM_DATA_CNT(x)        (((x) << 4) & GENMASK(4, 4))
#define MEP_CNT_DATA_CTRL_LTM_DATA_CNT_M         GENMASK(4, 4)
#define MEP_CNT_DATA_CTRL_LTM_DATA_CNT_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define MEP_CNT_DATA_CTRL_LTR_DATA_CNT(x)        (((x) << 3) & GENMASK(3, 3))
#define MEP_CNT_DATA_CTRL_LTR_DATA_CNT_M         GENMASK(3, 3)
#define MEP_CNT_DATA_CTRL_LTR_DATA_CNT_X(x)      (((x) & GENMASK(3, 3)) >> 3)

#define MEP_CNT_DATA_CTRL_LBM_DATA_CNT(x)        (((x) << 2) & GENMASK(2, 2))
#define MEP_CNT_DATA_CTRL_LBM_DATA_CNT_M         GENMASK(2, 2)
#define MEP_CNT_DATA_CTRL_LBM_DATA_CNT_X(x)      (((x) & GENMASK(2, 2)) >> 2)

#define MEP_CNT_DATA_CTRL_LBR_DATA_CNT(x)        (((x) << 1) & GENMASK(1, 1))
#define MEP_CNT_DATA_CTRL_LBR_DATA_CNT_M         GENMASK(1, 1)
#define MEP_CNT_DATA_CTRL_LBR_DATA_CNT_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define MEP_CNT_DATA_CTRL_CCM_DATA_CNT(x)        ((x) & GENMASK(0, 0))
#define MEP_CNT_DATA_CTRL_CCM_DATA_CNT_M         GENMASK(0, 0)
#define MEP_CNT_DATA_CTRL_CCM_DATA_CNT_X(x)      ((x) & GENMASK(0, 0))

/*      MEP:VOE:UC_MAC_LSB */
#define MEP_UC_MAC_LSB(g)         TARGET_MEP,0,1,0,g,8,128,24,0,1,4

/*      MEP:VOE:UC_MAC_MSB */
#define MEP_UC_MAC_MSB(g)         TARGET_MEP,0,1,0,g,8,128,28,0,1,4

#define MEP_UC_MAC_MSB_MEP_UC_MAC_MSB(x)         ((x) & GENMASK(15, 0))
#define MEP_UC_MAC_MSB_MEP_UC_MAC_MSB_M          GENMASK(15, 0)
#define MEP_UC_MAC_MSB_MEP_UC_MAC_MSB_X(x)       ((x) & GENMASK(15, 0))

/*      MEP:VOE:HW_CTRL */
#define MEP_HW_CTRL(g)            TARGET_MEP,0,1,0,g,8,128,32,0,1,4

#define MEP_HW_CTRL_CCM_ENA(x)                   ((x) & GENMASK(0, 0))
#define MEP_HW_CTRL_CCM_ENA_M                    GENMASK(0, 0)
#define MEP_HW_CTRL_CCM_ENA_X(x)                 ((x) & GENMASK(0, 0))

/*      MEP:VOE:CCM_CFG */
#define MEP_CCM_CFG(g)            TARGET_MEP,0,1,0,g,8,128,36,0,1,4

#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA(x)        (((x) << 19) & GENMASK(19, 19))
#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA_M         GENMASK(19, 19)
#define MEP_CCM_CFG_CCM_RX_SEQ_CHK_ENA_X(x)      (((x) & GENMASK(19, 19)) >> 19)

#define MEP_CCM_CFG_CCM_MISS_CNT(x)              (((x) << 16) & GENMASK(18, 16))
#define MEP_CCM_CFG_CCM_MISS_CNT_M               GENMASK(18, 16)
#define MEP_CCM_CFG_CCM_MISS_CNT_X(x)            (((x) & GENMASK(18, 16)) >> 16)

#define MEP_CCM_CFG_CCM_PRIO(x)                  (((x) << 13) & GENMASK(15, 13))
#define MEP_CCM_CFG_CCM_PRIO_M                   GENMASK(15, 13)
#define MEP_CCM_CFG_CCM_PRIO_X(x)                (((x) & GENMASK(15, 13)) >> 13)

#define MEP_CCM_CFG_CCM_PERIOD(x)                (((x) << 10) & GENMASK(12, 10))
#define MEP_CCM_CFG_CCM_PERIOD_M                 GENMASK(12, 10)
#define MEP_CCM_CFG_CCM_PERIOD_X(x)              (((x) & GENMASK(12, 10)) >> 10)

#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA(x)         (((x) << 9) & GENMASK(9, 9))
#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA_M          GENMASK(9, 9)
#define MEP_CCM_CFG_CCM_MEGID_CHK_ENA_X(x)       (((x) & GENMASK(9, 9)) >> 9)

#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA(x)         (((x) << 8) & GENMASK(8, 8))
#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA_M          GENMASK(8, 8)
#define MEP_CCM_CFG_CCM_MEPID_CHK_ENA_X(x)       (((x) & GENMASK(8, 8)) >> 8)

#define MEP_CCM_CFG_CCM_PERIOD_ERR(x)            (((x) << 7) & GENMASK(7, 7))
#define MEP_CCM_CFG_CCM_PERIOD_ERR_M             GENMASK(7, 7)
#define MEP_CCM_CFG_CCM_PERIOD_ERR_X(x)          (((x) & GENMASK(7, 7)) >> 7)

#define MEP_CCM_CFG_CCM_PRIO_ERR(x)              (((x) << 6) & GENMASK(6, 6))
#define MEP_CCM_CFG_CCM_PRIO_ERR_M               GENMASK(6, 6)
#define MEP_CCM_CFG_CCM_PRIO_ERR_X(x)            (((x) & GENMASK(6, 6)) >> 6)

#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR(x)       (((x) << 5) & GENMASK(5, 5))
#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR_M        GENMASK(5, 5)
#define MEP_CCM_CFG_CCM_ZERO_PERIOD_ERR_X(x)     (((x) & GENMASK(5, 5)) >> 5)

#define MEP_CCM_CFG_CCM_RX_RDI(x)                (((x) << 4) & GENMASK(4, 4))
#define MEP_CCM_CFG_CCM_RX_RDI_M                 GENMASK(4, 4)
#define MEP_CCM_CFG_CCM_RX_RDI_X(x)              (((x) & GENMASK(4, 4)) >> 4)

#define MEP_CCM_CFG_CCM_LOC_DEFECT(x)            (((x) << 3) & GENMASK(3, 3))
#define MEP_CCM_CFG_CCM_LOC_DEFECT_M             GENMASK(3, 3)
#define MEP_CCM_CFG_CCM_LOC_DEFECT_X(x)          (((x) & GENMASK(3, 3)) >> 3)

#define MEP_CCM_CFG_CCM_MEPID_ERR(x)             (((x) << 2) & GENMASK(2, 2))
#define MEP_CCM_CFG_CCM_MEPID_ERR_M              GENMASK(2, 2)
#define MEP_CCM_CFG_CCM_MEPID_ERR_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define MEP_CCM_CFG_CCM_MEGID_ERR(x)             (((x) << 1) & GENMASK(1, 1))
#define MEP_CCM_CFG_CCM_MEGID_ERR_M              GENMASK(1, 1)
#define MEP_CCM_CFG_CCM_MEGID_ERR_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define MEP_CCM_CFG_OAM_MEL_ERR(x)               ((x) & GENMASK(0, 0))
#define MEP_CCM_CFG_OAM_MEL_ERR_M                GENMASK(0, 0)
#define MEP_CCM_CFG_OAM_MEL_ERR_X(x)             ((x) & GENMASK(0, 0))

/*      MEP:VOE:CCM_RX_VL_FC_CNT */
#define MEP_CCM_RX_VL_FC_CNT(g)   TARGET_MEP,0,1,0,g,8,128,40,0,1,4

/*      MEP:VOE:CCM_RX_IV_FC_CNT */
#define MEP_CCM_RX_IV_FC_CNT(g)   TARGET_MEP,0,1,0,g,8,128,44,0,1,4

/*      MEP:VOE:CCM_RX_SEQ_CFG */
#define MEP_CCM_RX_SEQ_CFG(g)     TARGET_MEP,0,1,0,g,8,128,48,0,1,4

/*      MEP:VOE:CCM_MEPID_CFG */
#define MEP_CCM_MEPID_CFG(g)      TARGET_MEP,0,1,0,g,8,128,52,0,1,4

#define MEP_CCM_MEPID_CFG_CCM_MEPID(x)           ((x) & GENMASK(15, 0))
#define MEP_CCM_MEPID_CFG_CCM_MEPID_M            GENMASK(15, 0)
#define MEP_CCM_MEPID_CFG_CCM_MEPID_X(x)         ((x) & GENMASK(15, 0))

/*      MEP:VOE:CCM_MEGID_CFG */
#define MEP_CCM_MEGID_CFG(g,r)    TARGET_MEP,0,1,0,g,8,128,56,r,12,4

/*      MEP:VOE:RX_STICKY */
#define MEP_RX_STICKY(g)          TARGET_MEP,0,1,0,g,8,128,104,0,1,4

#define MEP_RX_STICKY_GENERIC_RX_MASK(x)         (((x) << 11) & GENMASK(18, 11))
#define MEP_RX_STICKY_GENERIC_RX_MASK_M          GENMASK(18, 11)
#define MEP_RX_STICKY_GENERIC_RX_MASK_X(x)       (((x) & GENMASK(18, 11)) >> 11)

#define MEP_RX_STICKY_UNK_OPCODE_RX_STICKY(x)    (((x) << 10) & GENMASK(10, 10))
#define MEP_RX_STICKY_UNK_OPCODE_RX_STICKY_M     GENMASK(10, 10)
#define MEP_RX_STICKY_UNK_OPCODE_RX_STICKY_X(x)  (((x) & GENMASK(10, 10)) >> 10)

#define MEP_RX_STICKY_LTM_RX_STICKY(x)           (((x) << 9) & GENMASK(9, 9))
#define MEP_RX_STICKY_LTM_RX_STICKY_M            GENMASK(9, 9)
#define MEP_RX_STICKY_LTM_RX_STICKY_X(x)         (((x) & GENMASK(9, 9)) >> 9)

#define MEP_RX_STICKY_LTR_RX_STICKY(x)           (((x) << 8) & GENMASK(8, 8))
#define MEP_RX_STICKY_LTR_RX_STICKY_M            GENMASK(8, 8)
#define MEP_RX_STICKY_LTR_RX_STICKY_X(x)         (((x) & GENMASK(8, 8)) >> 8)

#define MEP_RX_STICKY_LBM_RX_STICKY(x)           (((x) << 7) & GENMASK(7, 7))
#define MEP_RX_STICKY_LBM_RX_STICKY_M            GENMASK(7, 7)
#define MEP_RX_STICKY_LBM_RX_STICKY_X(x)         (((x) & GENMASK(7, 7)) >> 7)

#define MEP_RX_STICKY_LBR_RX_STICKY(x)           (((x) << 6) & GENMASK(6, 6))
#define MEP_RX_STICKY_LBR_RX_STICKY_M            GENMASK(6, 6)
#define MEP_RX_STICKY_LBR_RX_STICKY_X(x)         (((x) & GENMASK(6, 6)) >> 6)

#define MEP_RX_STICKY_CCM_RX_STICKY(x)           (((x) << 5) & GENMASK(5, 5))
#define MEP_RX_STICKY_CCM_RX_STICKY_M            GENMASK(5, 5)
#define MEP_RX_STICKY_CCM_RX_STICKY_X(x)         (((x) & GENMASK(5, 5)) >> 5)

#define MEP_RX_STICKY_CCM_LM_RX_STICKY(x)        (((x) << 4) & GENMASK(4, 4))
#define MEP_RX_STICKY_CCM_LM_RX_STICKY_M         GENMASK(4, 4)
#define MEP_RX_STICKY_CCM_LM_RX_STICKY_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define MEP_RX_STICKY_CCM_RX_SEQ_ERR_STICKY(x)   (((x) << 3) & GENMASK(3, 3))
#define MEP_RX_STICKY_CCM_RX_SEQ_ERR_STICKY_M    GENMASK(3, 3)
#define MEP_RX_STICKY_CCM_RX_SEQ_ERR_STICKY_X(x) (((x) & GENMASK(3, 3)) >> 3)

#define MEP_RX_STICKY_OAM_AS_DATA_STICKY(x)      (((x) << 2) & GENMASK(2, 2))
#define MEP_RX_STICKY_OAM_AS_DATA_STICKY_M       GENMASK(2, 2)
#define MEP_RX_STICKY_OAM_AS_DATA_STICKY_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define MEP_RX_STICKY_MEP_EGR_BLOCK_STICKY(x)    (((x) << 1) & GENMASK(1, 1))
#define MEP_RX_STICKY_MEP_EGR_BLOCK_STICKY_M     GENMASK(1, 1)
#define MEP_RX_STICKY_MEP_EGR_BLOCK_STICKY_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define MEP_RX_STICKY_MAC_ADDR_ERR_STICKY(x)     ((x) & GENMASK(0, 0))
#define MEP_RX_STICKY_MAC_ADDR_ERR_STICKY_M      GENMASK(0, 0)
#define MEP_RX_STICKY_MAC_ADDR_ERR_STICKY_X(x)   ((x) & GENMASK(0, 0))

/*      MEP:VOE:STICKY */
#define MEP_STICKY(g)             TARGET_MEP,0,1,0,g,8,128,108,0,1,4

#define MEP_STICKY_CCM_PERIOD_STICKY(x)          (((x) << 7) & GENMASK(7, 7))
#define MEP_STICKY_CCM_PERIOD_STICKY_M           GENMASK(7, 7)
#define MEP_STICKY_CCM_PERIOD_STICKY_X(x)        (((x) & GENMASK(7, 7)) >> 7)

#define MEP_STICKY_CCM_PRIO_STICKY(x)            (((x) << 6) & GENMASK(6, 6))
#define MEP_STICKY_CCM_PRIO_STICKY_M             GENMASK(6, 6)
#define MEP_STICKY_CCM_PRIO_STICKY_X(x)          (((x) & GENMASK(6, 6)) >> 6)

#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY(x)     (((x) << 5) & GENMASK(5, 5))
#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY_M      GENMASK(5, 5)
#define MEP_STICKY_CCM_ZERO_PERIOD_STICKY_X(x)   (((x) & GENMASK(5, 5)) >> 5)

#define MEP_STICKY_CCM_RX_RDI_STICKY(x)          (((x) << 4) & GENMASK(4, 4))
#define MEP_STICKY_CCM_RX_RDI_STICKY_M           GENMASK(4, 4)
#define MEP_STICKY_CCM_RX_RDI_STICKY_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define MEP_STICKY_CCM_LOC_STICKY(x)             (((x) << 3) & GENMASK(3, 3))
#define MEP_STICKY_CCM_LOC_STICKY_M              GENMASK(3, 3)
#define MEP_STICKY_CCM_LOC_STICKY_X(x)           (((x) & GENMASK(3, 3)) >> 3)

#define MEP_STICKY_CCM_MEPID_STICKY(x)           (((x) << 2) & GENMASK(2, 2))
#define MEP_STICKY_CCM_MEPID_STICKY_M            GENMASK(2, 2)
#define MEP_STICKY_CCM_MEPID_STICKY_X(x)         (((x) & GENMASK(2, 2)) >> 2)

#define MEP_STICKY_CCM_MEGID_STICKY(x)           (((x) << 1) & GENMASK(1, 1))
#define MEP_STICKY_CCM_MEGID_STICKY_M            GENMASK(1, 1)
#define MEP_STICKY_CCM_MEGID_STICKY_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define MEP_STICKY_OAM_MEL_STICKY(x)             ((x) & GENMASK(0, 0))
#define MEP_STICKY_OAM_MEL_STICKY_M              GENMASK(0, 0)
#define MEP_STICKY_OAM_MEL_STICKY_X(x)           ((x) & GENMASK(0, 0))

/*      MEP:VOE:INTR_ENA */
#define MEP_INTR_ENA(g)           TARGET_MEP,0,1,0,g,8,128,112,0,1,4

#define MEP_INTR_ENA_CCM_PER_INTR_ENA(x)         (((x) << 7) & GENMASK(7, 7))
#define MEP_INTR_ENA_CCM_PER_INTR_ENA_M          GENMASK(7, 7)
#define MEP_INTR_ENA_CCM_PER_INTR_ENA_X(x)       (((x) & GENMASK(7, 7)) >> 7)

#define MEP_INTR_ENA_CCM_PRIO_INTR_ENA(x)        (((x) << 6) & GENMASK(6, 6))
#define MEP_INTR_ENA_CCM_PRIO_INTR_ENA_M         GENMASK(6, 6)
#define MEP_INTR_ENA_CCM_PRIO_INTR_ENA_X(x)      (((x) & GENMASK(6, 6)) >> 6)

#define MEP_INTR_ENA_CCM_ZERO_PER_INTR_ENA(x)    (((x) << 5) & GENMASK(5, 5))
#define MEP_INTR_ENA_CCM_ZERO_PER_INTR_ENA_M     GENMASK(5, 5)
#define MEP_INTR_ENA_CCM_ZERO_PER_INTR_ENA_X(x)  (((x) & GENMASK(5, 5)) >> 5)

#define MEP_INTR_ENA_CCM_RX_RDI_INTR_ENA(x)      (((x) << 4) & GENMASK(4, 4))
#define MEP_INTR_ENA_CCM_RX_RDI_INTR_ENA_M       GENMASK(4, 4)
#define MEP_INTR_ENA_CCM_RX_RDI_INTR_ENA_X(x)    (((x) & GENMASK(4, 4)) >> 4)

#define MEP_INTR_ENA_CCM_LOC_INTR_ENA(x)         (((x) << 3) & GENMASK(3, 3))
#define MEP_INTR_ENA_CCM_LOC_INTR_ENA_M          GENMASK(3, 3)
#define MEP_INTR_ENA_CCM_LOC_INTR_ENA_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define MEP_INTR_ENA_CCM_MEPID_INTR_ENA(x)       (((x) << 2) & GENMASK(2, 2))
#define MEP_INTR_ENA_CCM_MEPID_INTR_ENA_M        GENMASK(2, 2)
#define MEP_INTR_ENA_CCM_MEPID_INTR_ENA_X(x)     (((x) & GENMASK(2, 2)) >> 2)

#define MEP_INTR_ENA_CCM_MEGID_INTR_ENA(x)       (((x) << 1) & GENMASK(1, 1))
#define MEP_INTR_ENA_CCM_MEGID_INTR_ENA_M        GENMASK(1, 1)
#define MEP_INTR_ENA_CCM_MEGID_INTR_ENA_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define MEP_INTR_ENA_OAM_MEL_INTR_ENA(x)         ((x) & GENMASK(0, 0))
#define MEP_INTR_ENA_OAM_MEL_INTR_ENA_M          GENMASK(0, 0)
#define MEP_INTR_ENA_OAM_MEL_INTR_ENA_X(x)       ((x) & GENMASK(0, 0))

/*      MEP:VOE:RX_SEL_CNT */
#define MEP_RX_SEL_CNT(g)         TARGET_MEP,0,1,0,g,8,128,116,0,1,4

/*      MEP:VOE:RX_FRM_CNT */
#define MEP_RX_FRM_CNT(g)         TARGET_MEP,0,1,0,g,8,128,120,0,1,4

/*      MEP:PORT_PM:PORT_RX_FRM_CNT */
#define MEP_PORT_RX_FRM_CNT(g)    TARGET_MEP,0,1,3072,g,64,4,0,0,1,4

/*      MEP:MRP:MRP_CTRL */
#define MEP_MRP_CTRL(g)           TARGET_MEP,0,1,1024,g,8,128,0,0,1,4

#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA(x)         (((x) << 11) & GENMASK(11, 11))
#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA_M          GENMASK(11, 11)
#define MEP_MRP_CTRL_ITST_CHK_SEQ_ENA_X(x)       (((x) & GENMASK(11, 11)) >> 11)

#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA(x)          (((x) << 10) & GENMASK(10, 10))
#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA_M           GENMASK(10, 10)
#define MEP_MRP_CTRL_TST_CHK_SEQ_ENA_X(x)        (((x) & GENMASK(10, 10)) >> 10)

#define MEP_MRP_CTRL_CHK_DMAC_ENA(x)             (((x) << 9) & GENMASK(9, 9))
#define MEP_MRP_CTRL_CHK_DMAC_ENA_M              GENMASK(9, 9)
#define MEP_MRP_CTRL_CHK_DMAC_ENA_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA(x)       (((x) << 8) & GENMASK(8, 8))
#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA_M        GENMASK(8, 8)
#define MEP_MRP_CTRL_ALLOW_MRP_OUIS_ENA_X(x)     (((x) & GENMASK(8, 8)) >> 8)

#define MEP_MRP_CTRL_CHK_VERSION_ENA(x)          (((x) << 7) & GENMASK(7, 7))
#define MEP_MRP_CTRL_CHK_VERSION_ENA_M           GENMASK(7, 7)
#define MEP_MRP_CTRL_CHK_VERSION_ENA_X(x)        (((x) & GENMASK(7, 7)) >> 7)

#define MEP_MRP_CTRL_MRP_VERSION(x)              (((x) << 3) & GENMASK(6, 3))
#define MEP_MRP_CTRL_MRP_VERSION_M               GENMASK(6, 3)
#define MEP_MRP_CTRL_MRP_VERSION_X(x)            (((x) & GENMASK(6, 3)) >> 3)

#define MEP_MRP_CTRL_MRP_TST_ENA(x)              (((x) << 2) & GENMASK(2, 2))
#define MEP_MRP_CTRL_MRP_TST_ENA_M               GENMASK(2, 2)
#define MEP_MRP_CTRL_MRP_TST_ENA_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define MEP_MRP_CTRL_MRP_ITST_ENA(x)             (((x) << 1) & GENMASK(1, 1))
#define MEP_MRP_CTRL_MRP_ITST_ENA_M              GENMASK(1, 1)
#define MEP_MRP_CTRL_MRP_ITST_ENA_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define MEP_MRP_CTRL_MRP_ENA(x)                  ((x) & GENMASK(0, 0))
#define MEP_MRP_CTRL_MRP_ENA_M                   GENMASK(0, 0)
#define MEP_MRP_CTRL_MRP_ENA_X(x)                ((x) & GENMASK(0, 0))

/*      MEP:MRP:MRP_FWD_CTRL */
#define MEP_MRP_FWD_CTRL(g)       TARGET_MEP,0,1,1024,g,8,128,4,0,1,4

#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA(x)        (((x) << 25) & GENMASK(25, 25))
#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA_M         GENMASK(25, 25)
#define MEP_MRP_FWD_CTRL_ICON_MASK_ENA_X(x)      (((x) & GENMASK(25, 25)) >> 25)

#define MEP_MRP_FWD_CTRL_RING_MASK_ENA(x)        (((x) << 24) & GENMASK(24, 24))
#define MEP_MRP_FWD_CTRL_RING_MASK_ENA_M         GENMASK(24, 24)
#define MEP_MRP_FWD_CTRL_RING_MASK_ENA_X(x)      (((x) & GENMASK(24, 24)) >> 24)

#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL(x)          (((x) << 22) & GENMASK(23, 22))
#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL_M           GENMASK(23, 22)
#define MEP_MRP_FWD_CTRL_ERR_FWD_SEL_X(x)        (((x) & GENMASK(23, 22)) >> 22)

#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL(x)      (((x) << 20) & GENMASK(21, 20))
#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL_M       GENMASK(21, 20)
#define MEP_MRP_FWD_CTRL_MRP_TST_FWD_SEL_X(x)    (((x) & GENMASK(21, 20)) >> 20)

#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL(x)      (((x) << 18) & GENMASK(19, 18))
#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL_M       GENMASK(19, 18)
#define MEP_MRP_FWD_CTRL_MRP_TPM_FWD_SEL_X(x)    (((x) & GENMASK(19, 18)) >> 18)

#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL(x)       (((x) << 16) & GENMASK(17, 16))
#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL_M        GENMASK(17, 16)
#define MEP_MRP_FWD_CTRL_MRP_LD_FWD_SEL_X(x)     (((x) & GENMASK(17, 16)) >> 16)

#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL(x)       (((x) << 14) & GENMASK(15, 14))
#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL_M        GENMASK(15, 14)
#define MEP_MRP_FWD_CTRL_MRP_LU_FWD_SEL_X(x)     (((x) & GENMASK(15, 14)) >> 14)

#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL(x)       (((x) << 12) & GENMASK(13, 12))
#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL_M        GENMASK(13, 12)
#define MEP_MRP_FWD_CTRL_MRP_TC_FWD_SEL_X(x)     (((x) & GENMASK(13, 12)) >> 12)

#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL(x)     (((x) << 10) & GENMASK(11, 10))
#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL_M      GENMASK(11, 10)
#define MEP_MRP_FWD_CTRL_MRP_ITST_FWD_SEL_X(x)   (((x) & GENMASK(11, 10)) >> 10)

#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL(x)      (((x) << 8) & GENMASK(9, 8))
#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL_M       GENMASK(9, 8)
#define MEP_MRP_FWD_CTRL_MRP_ITC_FWD_SEL_X(x)    (((x) & GENMASK(9, 8)) >> 8)

#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL(x)      (((x) << 6) & GENMASK(7, 6))
#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL_M       GENMASK(7, 6)
#define MEP_MRP_FWD_CTRL_MRP_ILD_FWD_SEL_X(x)    (((x) & GENMASK(7, 6)) >> 6)

#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL(x)      (((x) << 4) & GENMASK(5, 4))
#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL_M       GENMASK(5, 4)
#define MEP_MRP_FWD_CTRL_MRP_ILU_FWD_SEL_X(x)    (((x) & GENMASK(5, 4)) >> 4)

#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL(x)     (((x) << 2) & GENMASK(3, 2))
#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL_M      GENMASK(3, 2)
#define MEP_MRP_FWD_CTRL_MRP_ILSP_FWD_SEL_X(x)   (((x) & GENMASK(3, 2)) >> 2)

#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL(x)        ((x) & GENMASK(1, 0))
#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL_M         GENMASK(1, 0)
#define MEP_MRP_FWD_CTRL_OTHER_FWD_SEL_X(x)      ((x) & GENMASK(1, 0))

/*      MEP:MRP:RING_MASK_CFG */
#define MEP_RING_MASK_CFG(g)      TARGET_MEP,0,1,1024,g,8,128,8,0,1,4

#define MEP_RING_MASK_CFG_RING_PORTMASK(x)       ((x) & GENMASK(7, 0))
#define MEP_RING_MASK_CFG_RING_PORTMASK_M        GENMASK(7, 0)
#define MEP_RING_MASK_CFG_RING_PORTMASK_X(x)     ((x) & GENMASK(7, 0))

/*      MEP:MRP:ICON_MASK_CFG */
#define MEP_ICON_MASK_CFG(g)      TARGET_MEP,0,1,1024,g,8,128,12,0,1,4

#define MEP_ICON_MASK_CFG_ICON_PORTMASK(x)       ((x) & GENMASK(7, 0))
#define MEP_ICON_MASK_CFG_ICON_PORTMASK_M        GENMASK(7, 0)
#define MEP_ICON_MASK_CFG_ICON_PORTMASK_X(x)     ((x) & GENMASK(7, 0))

/*      MEP:MRP:TST_FWD_CTRL */
#define MEP_TST_FWD_CTRL(g)       TARGET_MEP,0,1,1024,g,8,128,16,0,1,4

#define MEP_TST_FWD_CTRL_NXT_TST_CPU_HITME(x)    (((x) << 9) & GENMASK(9, 9))
#define MEP_TST_FWD_CTRL_NXT_TST_CPU_HITME_M     GENMASK(9, 9)
#define MEP_TST_FWD_CTRL_NXT_TST_CPU_HITME_X(x)  (((x) & GENMASK(9, 9)) >> 9)

#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME(x)    (((x) << 8) & GENMASK(8, 8))
#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME_M     GENMASK(8, 8)
#define MEP_TST_FWD_CTRL_NXT_LOC_CPU_HITME_X(x)  (((x) & GENMASK(8, 8)) >> 8)

#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL(x)      (((x) << 6) & GENMASK(7, 6))
#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL_M       GENMASK(7, 6)
#define MEP_TST_FWD_CTRL_HI_PRIO_FWD_SEL_X(x)    (((x) & GENMASK(7, 6)) >> 6)

#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL(x)      (((x) << 4) & GENMASK(5, 4))
#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL_M       GENMASK(5, 4)
#define MEP_TST_FWD_CTRL_LO_PRIO_FWD_SEL_X(x)    (((x) & GENMASK(5, 4)) >> 4)

#define MEP_TST_FWD_CTRL_REM_FWD_SEL(x)          (((x) << 2) & GENMASK(3, 2))
#define MEP_TST_FWD_CTRL_REM_FWD_SEL_M           GENMASK(3, 2)
#define MEP_TST_FWD_CTRL_REM_FWD_SEL_X(x)        (((x) & GENMASK(3, 2)) >> 2)

#define MEP_TST_FWD_CTRL_OWN_FWD_SEL(x)          ((x) & GENMASK(1, 0))
#define MEP_TST_FWD_CTRL_OWN_FWD_SEL_M           GENMASK(1, 0)
#define MEP_TST_FWD_CTRL_OWN_FWD_SEL_X(x)        ((x) & GENMASK(1, 0))

/*      MEP:MRP:TST_CFG */
#define MEP_TST_CFG(g)            TARGET_MEP,0,1,1024,g,8,128,20,0,1,4

#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA(x)        (((x) << 16) & GENMASK(16, 16))
#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA_M         GENMASK(16, 16)
#define MEP_TST_CFG_SAMPLE_LO_PRIO_ENA_X(x)      (((x) & GENMASK(16, 16)) >> 16)

#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA(x)        (((x) << 15) & GENMASK(15, 15))
#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA_M         GENMASK(15, 15)
#define MEP_TST_CFG_SAMPLE_HI_PRIO_ENA_X(x)      (((x) & GENMASK(15, 15)) >> 15)

#define MEP_TST_CFG_CHK_REM_PRIO_ENA(x)          (((x) << 14) & GENMASK(14, 14))
#define MEP_TST_CFG_CHK_REM_PRIO_ENA_M           GENMASK(14, 14)
#define MEP_TST_CFG_CHK_REM_PRIO_ENA_X(x)        (((x) & GENMASK(14, 14)) >> 14)

#define MEP_TST_CFG_CHK_BEST_MRM_ENA(x)          (((x) << 13) & GENMASK(13, 13))
#define MEP_TST_CFG_CHK_BEST_MRM_ENA_M           GENMASK(13, 13)
#define MEP_TST_CFG_CHK_BEST_MRM_ENA_X(x)        (((x) & GENMASK(13, 13)) >> 13)

#define MEP_TST_CFG_CLR_MISS_CNT_ENA(x)          (((x) << 12) & GENMASK(12, 12))
#define MEP_TST_CFG_CLR_MISS_CNT_ENA_M           GENMASK(12, 12)
#define MEP_TST_CFG_CLR_MISS_CNT_ENA_X(x)        (((x) & GENMASK(12, 12)) >> 12)

#define MEP_TST_CFG_MAX_MISS_CNT(x)              (((x) << 8) & GENMASK(11, 8))
#define MEP_TST_CFG_MAX_MISS_CNT_M               GENMASK(11, 8)
#define MEP_TST_CFG_MAX_MISS_CNT_X(x)            (((x) & GENMASK(11, 8)) >> 8)

#define MEP_TST_CFG_MISS_CNT(x)                  (((x) << 4) & GENMASK(7, 4))
#define MEP_TST_CFG_MISS_CNT_M                   GENMASK(7, 4)
#define MEP_TST_CFG_MISS_CNT_X(x)                (((x) & GENMASK(7, 4)) >> 4)

#define MEP_TST_CFG_LOC_PERIOD(x)                ((x) & GENMASK(3, 0))
#define MEP_TST_CFG_LOC_PERIOD_M                 GENMASK(3, 0)
#define MEP_TST_CFG_LOC_PERIOD_X(x)              ((x) & GENMASK(3, 0))

/*      MEP:MRP:TST_PRIO_CFG */
#define MEP_TST_PRIO_CFG(g)       TARGET_MEP,0,1,1024,g,8,128,24,0,1,4

#define MEP_TST_PRIO_CFG_OWN_PRIO(x)             (((x) << 16) & GENMASK(31, 16))
#define MEP_TST_PRIO_CFG_OWN_PRIO_M              GENMASK(31, 16)
#define MEP_TST_PRIO_CFG_OWN_PRIO_X(x)           (((x) & GENMASK(31, 16)) >> 16)

#define MEP_TST_PRIO_CFG_BEST_PRIO(x)            ((x) & GENMASK(15, 0))
#define MEP_TST_PRIO_CFG_BEST_PRIO_M             GENMASK(15, 0)
#define MEP_TST_PRIO_CFG_BEST_PRIO_X(x)          ((x) & GENMASK(15, 0))

/*      MEP:MRP:ITST_FWD_CTRL */
#define MEP_ITST_FWD_CTRL(g)      TARGET_MEP,0,1,1024,g,8,128,28,0,1,4

#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME(x)   (((x) << 4) & GENMASK(4, 4))
#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME_M    GENMASK(4, 4)
#define MEP_ITST_FWD_CTRL_NXT_LOC_CPU_HITME_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define MEP_ITST_FWD_CTRL_REM_FWD_SEL(x)         (((x) << 2) & GENMASK(3, 2))
#define MEP_ITST_FWD_CTRL_REM_FWD_SEL_M          GENMASK(3, 2)
#define MEP_ITST_FWD_CTRL_REM_FWD_SEL_X(x)       (((x) & GENMASK(3, 2)) >> 2)

#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL(x)         ((x) & GENMASK(1, 0))
#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL_M          GENMASK(1, 0)
#define MEP_ITST_FWD_CTRL_OWN_FWD_SEL_X(x)       ((x) & GENMASK(1, 0))

/*      MEP:MRP:ITST_CFG */
#define MEP_ITST_CFG(g)           TARGET_MEP,0,1,1024,g,8,128,32,0,1,4

#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA(x)    (((x) << 12) & GENMASK(12, 12))
#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA_M     GENMASK(12, 12)
#define MEP_ITST_CFG_ITST_CLR_MISS_CNT_ENA_X(x)  (((x) & GENMASK(12, 12)) >> 12)

#define MEP_ITST_CFG_ITST_MAX_MISS_CNT(x)        (((x) << 8) & GENMASK(11, 8))
#define MEP_ITST_CFG_ITST_MAX_MISS_CNT_M         GENMASK(11, 8)
#define MEP_ITST_CFG_ITST_MAX_MISS_CNT_X(x)      (((x) & GENMASK(11, 8)) >> 8)

#define MEP_ITST_CFG_ITST_MISS_CNT(x)            (((x) << 4) & GENMASK(7, 4))
#define MEP_ITST_CFG_ITST_MISS_CNT_M             GENMASK(7, 4)
#define MEP_ITST_CFG_ITST_MISS_CNT_X(x)          (((x) & GENMASK(7, 4)) >> 4)

#define MEP_ITST_CFG_ITST_LOC_PERIOD(x)          ((x) & GENMASK(3, 0))
#define MEP_ITST_CFG_ITST_LOC_PERIOD_M           GENMASK(3, 0)
#define MEP_ITST_CFG_ITST_LOC_PERIOD_X(x)        ((x) & GENMASK(3, 0))

/*      MEP:MRP:MRP_RX_SEQ_CFG */
#define MEP_MRP_RX_SEQ_CFG(g)     TARGET_MEP,0,1,1024,g,8,128,36,0,1,4

#define MEP_MRP_RX_SEQ_CFG_RX_SEQ(x)             ((x) & GENMASK(15, 0))
#define MEP_MRP_RX_SEQ_CFG_RX_SEQ_M              GENMASK(15, 0)
#define MEP_MRP_RX_SEQ_CFG_RX_SEQ_X(x)           ((x) & GENMASK(15, 0))

/*      MEP:MRP:MRP_MAC_LSB */
#define MEP_MRP_MAC_LSB(g)        TARGET_MEP,0,1,1024,g,8,128,40,0,1,4

/*      MEP:MRP:MRP_MAC_MSB */
#define MEP_MRP_MAC_MSB(g)        TARGET_MEP,0,1,1024,g,8,128,44,0,1,4

#define MEP_MRP_MAC_MSB_MRP_MAC_MSB(x)           ((x) & GENMASK(15, 0))
#define MEP_MRP_MAC_MSB_MRP_MAC_MSB_M            GENMASK(15, 0)
#define MEP_MRP_MAC_MSB_MRP_MAC_MSB_X(x)         ((x) & GENMASK(15, 0))

/*      MEP:MRP:BEST_MAC_LSB */
#define MEP_BEST_MAC_LSB(g)       TARGET_MEP,0,1,1024,g,8,128,48,0,1,4

/*      MEP:MRP:BEST_MAC_MSB */
#define MEP_BEST_MAC_MSB(g)       TARGET_MEP,0,1,1024,g,8,128,52,0,1,4

#define MEP_BEST_MAC_MSB_BEST_MAC_MSB(x)         ((x) & GENMASK(15, 0))
#define MEP_BEST_MAC_MSB_BEST_MAC_MSB_M          GENMASK(15, 0)
#define MEP_BEST_MAC_MSB_BEST_MAC_MSB_X(x)       ((x) & GENMASK(15, 0))

/*      MEP:MRP:TST_RX_CNT */
#define MEP_TST_RX_CNT(g)         TARGET_MEP,0,1,1024,g,8,128,56,0,1,4

/*      MEP:MRP:TST_RX_LOC_CNT */
#define MEP_TST_RX_LOC_CNT(g)     TARGET_MEP,0,1,1024,g,8,128,60,0,1,4

/*      MEP:MRP:ITST_RX_CNT */
#define MEP_ITST_RX_CNT(g)        TARGET_MEP,0,1,1024,g,8,128,64,0,1,4

/*      MEP:MRP:ITST_RX_LOC_CNT */
#define MEP_ITST_RX_LOC_CNT(g)    TARGET_MEP,0,1,1024,g,8,128,68,0,1,4

/*      MEP:MRP:TST_DELTA_TS */
#define MEP_TST_DELTA_TS(g)       TARGET_MEP,0,1,1024,g,8,128,72,0,1,4

/*      MEP:MRP:ITST_DELTA_TS */
#define MEP_ITST_DELTA_TS(g)      TARGET_MEP,0,1,1024,g,8,128,76,0,1,4

/*      MEP:MRP:TST_RX_TS */
#define MEP_TST_RX_TS(g)          TARGET_MEP,0,1,1024,g,8,128,80,0,1,4

/*      MEP:MRP:TST_TX_TS */
#define MEP_TST_TX_TS(g)          TARGET_MEP,0,1,1024,g,8,128,84,0,1,4

/*      MEP:MRP:ITST_RX_TS */
#define MEP_ITST_RX_TS(g)         TARGET_MEP,0,1,1024,g,8,128,88,0,1,4

/*      MEP:MRP:ITST_TX_TS */
#define MEP_ITST_TX_TS(g)         TARGET_MEP,0,1,1024,g,8,128,92,0,1,4

/*      MEP:MRP:MRP_STICKY */
#define MEP_MRP_STICKY(g)         TARGET_MEP,0,1,1024,g,8,128,96,0,1,4

#define MEP_MRP_STICKY_MRP_RX_STICKY(x)          (((x) << 6) & GENMASK(6, 6))
#define MEP_MRP_STICKY_MRP_RX_STICKY_M           GENMASK(6, 6)
#define MEP_MRP_STICKY_MRP_RX_STICKY_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY(x)     (((x) << 5) & GENMASK(5, 5))
#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY_M      GENMASK(5, 5)
#define MEP_MRP_STICKY_MRP_RX_PROC_STICKY_X(x)   (((x) & GENMASK(5, 5)) >> 5)

#define MEP_MRP_STICKY_DMAC_ERR_STICKY(x)        (((x) << 4) & GENMASK(4, 4))
#define MEP_MRP_STICKY_DMAC_ERR_STICKY_M         GENMASK(4, 4)
#define MEP_MRP_STICKY_DMAC_ERR_STICKY_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define MEP_MRP_STICKY_VERSION_ERR_STICKY(x)     (((x) << 3) & GENMASK(3, 3))
#define MEP_MRP_STICKY_VERSION_ERR_STICKY_M      GENMASK(3, 3)
#define MEP_MRP_STICKY_VERSION_ERR_STICKY_X(x)   (((x) & GENMASK(3, 3)) >> 3)

#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY(x)      (((x) << 2) & GENMASK(2, 2))
#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY_M       GENMASK(2, 2)
#define MEP_MRP_STICKY_RX_SEQ_ERR_STICKY_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define MEP_MRP_STICKY_ITST_LOC_STICKY(x)        (((x) << 1) & GENMASK(1, 1))
#define MEP_MRP_STICKY_ITST_LOC_STICKY_M         GENMASK(1, 1)
#define MEP_MRP_STICKY_ITST_LOC_STICKY_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define MEP_MRP_STICKY_TST_LOC_STICKY(x)         ((x) & GENMASK(0, 0))
#define MEP_MRP_STICKY_TST_LOC_STICKY_M          GENMASK(0, 0)
#define MEP_MRP_STICKY_TST_LOC_STICKY_X(x)       ((x) & GENMASK(0, 0))

/*      MEP:MRP:MRP_INTR_ENA */
#define MEP_MRP_INTR_ENA(g)       TARGET_MEP,0,1,1024,g,8,128,100,0,1,4

#define MEP_MRP_INTR_ENA_ITST_LOC_INTR_ENA(x)    (((x) << 1) & GENMASK(1, 1))
#define MEP_MRP_INTR_ENA_ITST_LOC_INTR_ENA_M     GENMASK(1, 1)
#define MEP_MRP_INTR_ENA_ITST_LOC_INTR_ENA_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define MEP_MRP_INTR_ENA_TST_LOC_INTR_ENA(x)     ((x) & GENMASK(0, 0))
#define MEP_MRP_INTR_ENA_TST_LOC_INTR_ENA_M      GENMASK(0, 0)
#define MEP_MRP_INTR_ENA_TST_LOC_INTR_ENA_X(x)   ((x) & GENMASK(0, 0))

/*      MEP:DLR:DLR_CTRL */
#define MEP_DLR_CTRL(g)           TARGET_MEP,0,1,2048,g,8,128,0,0,1,4

#define MEP_DLR_CTRL_ADV_CHK_SEQ_ENA(x)          (((x) << 14) & GENMASK(14, 14))
#define MEP_DLR_CTRL_ADV_CHK_SEQ_ENA_M           GENMASK(14, 14)
#define MEP_DLR_CTRL_ADV_CHK_SEQ_ENA_X(x)        (((x) & GENMASK(14, 14)) >> 14)

#define MEP_DLR_CTRL_BCN_CHK_SEQ_ENA(x)          (((x) << 13) & GENMASK(13, 13))
#define MEP_DLR_CTRL_BCN_CHK_SEQ_ENA_M           GENMASK(13, 13)
#define MEP_DLR_CTRL_BCN_CHK_SEQ_ENA_X(x)        (((x) & GENMASK(13, 13)) >> 13)

#define MEP_DLR_CTRL_CHK_DMAC_ENA(x)             (((x) << 12) & GENMASK(12, 12))
#define MEP_DLR_CTRL_CHK_DMAC_ENA_M              GENMASK(12, 12)
#define MEP_DLR_CTRL_CHK_DMAC_ENA_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define MEP_DLR_CTRL_CHK_VERSION_ENA(x)          (((x) << 11) & GENMASK(11, 11))
#define MEP_DLR_CTRL_CHK_VERSION_ENA_M           GENMASK(11, 11)
#define MEP_DLR_CTRL_CHK_VERSION_ENA_X(x)        (((x) & GENMASK(11, 11)) >> 11)

#define MEP_DLR_CTRL_DLR_VERSION(x)              (((x) << 3) & GENMASK(10, 3))
#define MEP_DLR_CTRL_DLR_VERSION_M               GENMASK(10, 3)
#define MEP_DLR_CTRL_DLR_VERSION_X(x)            (((x) & GENMASK(10, 3)) >> 3)

#define MEP_DLR_CTRL_DLR_ADV_ENA(x)              (((x) << 2) & GENMASK(2, 2))
#define MEP_DLR_CTRL_DLR_ADV_ENA_M               GENMASK(2, 2)
#define MEP_DLR_CTRL_DLR_ADV_ENA_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define MEP_DLR_CTRL_DLR_BCN_ENA(x)              (((x) << 1) & GENMASK(1, 1))
#define MEP_DLR_CTRL_DLR_BCN_ENA_M               GENMASK(1, 1)
#define MEP_DLR_CTRL_DLR_BCN_ENA_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define MEP_DLR_CTRL_DLR_ENA(x)                  ((x) & GENMASK(0, 0))
#define MEP_DLR_CTRL_DLR_ENA_M                   GENMASK(0, 0)
#define MEP_DLR_CTRL_DLR_ENA_X(x)                ((x) & GENMASK(0, 0))

/*      MEP:DLR:DLR_FWD_CTRL */
#define MEP_DLR_FWD_CTRL(g)       TARGET_MEP,0,1,2048,g,8,128,4,0,1,4

#define MEP_DLR_FWD_CTRL_DLR_MASK_ENA(x)         (((x) << 24) & GENMASK(24, 24))
#define MEP_DLR_FWD_CTRL_DLR_MASK_ENA_M          GENMASK(24, 24)
#define MEP_DLR_FWD_CTRL_DLR_MASK_ENA_X(x)       (((x) & GENMASK(24, 24)) >> 24)

#define MEP_DLR_FWD_CTRL_ERR_FWD_SEL(x)          (((x) << 22) & GENMASK(23, 22))
#define MEP_DLR_FWD_CTRL_ERR_FWD_SEL_M           GENMASK(23, 22)
#define MEP_DLR_FWD_CTRL_ERR_FWD_SEL_X(x)        (((x) & GENMASK(23, 22)) >> 22)

#define MEP_DLR_FWD_CTRL_DLR_BCN_FWD_SEL(x)      (((x) << 20) & GENMASK(21, 20))
#define MEP_DLR_FWD_CTRL_DLR_BCN_FWD_SEL_M       GENMASK(21, 20)
#define MEP_DLR_FWD_CTRL_DLR_BCN_FWD_SEL_X(x)    (((x) & GENMASK(21, 20)) >> 20)

#define MEP_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL(x)    (((x) << 18) & GENMASK(19, 18))
#define MEP_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL_M     GENMASK(19, 18)
#define MEP_DLR_FWD_CTRL_DLR_NCREQ_FWD_SEL_X(x)  (((x) & GENMASK(19, 18)) >> 18)

#define MEP_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL(x)    (((x) << 16) & GENMASK(17, 16))
#define MEP_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL_M     GENMASK(17, 16)
#define MEP_DLR_FWD_CTRL_DLR_NCRSP_FWD_SEL_X(x)  (((x) & GENMASK(17, 16)) >> 16)

#define MEP_DLR_FWD_CTRL_DLR_LINK_FWD_SEL(x)     (((x) << 14) & GENMASK(15, 14))
#define MEP_DLR_FWD_CTRL_DLR_LINK_FWD_SEL_M      GENMASK(15, 14)
#define MEP_DLR_FWD_CTRL_DLR_LINK_FWD_SEL_X(x)   (((x) & GENMASK(15, 14)) >> 14)

#define MEP_DLR_FWD_CTRL_DLR_LOC_FWD_SEL(x)      (((x) << 12) & GENMASK(13, 12))
#define MEP_DLR_FWD_CTRL_DLR_LOC_FWD_SEL_M       GENMASK(13, 12)
#define MEP_DLR_FWD_CTRL_DLR_LOC_FWD_SEL_X(x)    (((x) & GENMASK(13, 12)) >> 12)

#define MEP_DLR_FWD_CTRL_DLR_ANN_FWD_SEL(x)      (((x) << 10) & GENMASK(11, 10))
#define MEP_DLR_FWD_CTRL_DLR_ANN_FWD_SEL_M       GENMASK(11, 10)
#define MEP_DLR_FWD_CTRL_DLR_ANN_FWD_SEL_X(x)    (((x) & GENMASK(11, 10)) >> 10)

#define MEP_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL(x)     (((x) << 8) & GENMASK(9, 8))
#define MEP_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL_M      GENMASK(9, 8)
#define MEP_DLR_FWD_CTRL_DLR_SIGN_FWD_SEL_X(x)   (((x) & GENMASK(9, 8)) >> 8)

#define MEP_DLR_FWD_CTRL_DLR_ADV_FWD_SEL(x)      (((x) << 6) & GENMASK(7, 6))
#define MEP_DLR_FWD_CTRL_DLR_ADV_FWD_SEL_M       GENMASK(7, 6)
#define MEP_DLR_FWD_CTRL_DLR_ADV_FWD_SEL_X(x)    (((x) & GENMASK(7, 6)) >> 6)

#define MEP_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL(x)     (((x) << 4) & GENMASK(5, 4))
#define MEP_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL_M      GENMASK(5, 4)
#define MEP_DLR_FWD_CTRL_DLR_FLSH_FWD_SEL_X(x)   (((x) & GENMASK(5, 4)) >> 4)

#define MEP_DLR_FWD_CTRL_DLR_LRN_FWD_SEL(x)      (((x) << 2) & GENMASK(3, 2))
#define MEP_DLR_FWD_CTRL_DLR_LRN_FWD_SEL_M       GENMASK(3, 2)
#define MEP_DLR_FWD_CTRL_DLR_LRN_FWD_SEL_X(x)    (((x) & GENMASK(3, 2)) >> 2)

#define MEP_DLR_FWD_CTRL_OTHER_FWD_SEL(x)        ((x) & GENMASK(1, 0))
#define MEP_DLR_FWD_CTRL_OTHER_FWD_SEL_M         GENMASK(1, 0)
#define MEP_DLR_FWD_CTRL_OTHER_FWD_SEL_X(x)      ((x) & GENMASK(1, 0))

/*      MEP:DLR:DLR_MASK_CFG */
#define MEP_DLR_MASK_CFG(g)       TARGET_MEP,0,1,2048,g,8,128,8,0,1,4

#define MEP_DLR_MASK_CFG_PORTMASK(x)             ((x) & GENMASK(7, 0))
#define MEP_DLR_MASK_CFG_PORTMASK_M              GENMASK(7, 0)
#define MEP_DLR_MASK_CFG_PORTMASK_X(x)           ((x) & GENMASK(7, 0))

/*      MEP:DLR:BCN_FWD_CTRL */
#define MEP_BCN_FWD_CTRL(g)       TARGET_MEP,0,1,2048,g,8,128,12,0,1,4

#define MEP_BCN_FWD_CTRL_NXT_FAULT_CPU_ONCE(x)   (((x) << 9) & GENMASK(9, 9))
#define MEP_BCN_FWD_CTRL_NXT_FAULT_CPU_ONCE_M    GENMASK(9, 9)
#define MEP_BCN_FWD_CTRL_NXT_FAULT_CPU_ONCE_X(x) (((x) & GENMASK(9, 9)) >> 9)

#define MEP_BCN_FWD_CTRL_NXT_LOC_CPU_ONCE(x)     (((x) << 8) & GENMASK(8, 8))
#define MEP_BCN_FWD_CTRL_NXT_LOC_CPU_ONCE_M      GENMASK(8, 8)
#define MEP_BCN_FWD_CTRL_NXT_LOC_CPU_ONCE_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define MEP_BCN_FWD_CTRL_HI_PRIO_FWD_SEL(x)      (((x) << 6) & GENMASK(7, 6))
#define MEP_BCN_FWD_CTRL_HI_PRIO_FWD_SEL_M       GENMASK(7, 6)
#define MEP_BCN_FWD_CTRL_HI_PRIO_FWD_SEL_X(x)    (((x) & GENMASK(7, 6)) >> 6)

#define MEP_BCN_FWD_CTRL_LO_PRIO_FWD_SEL(x)      (((x) << 4) & GENMASK(5, 4))
#define MEP_BCN_FWD_CTRL_LO_PRIO_FWD_SEL_M       GENMASK(5, 4)
#define MEP_BCN_FWD_CTRL_LO_PRIO_FWD_SEL_X(x)    (((x) & GENMASK(5, 4)) >> 4)

#define MEP_BCN_FWD_CTRL_ACT_FWD_SEL(x)          (((x) << 2) & GENMASK(3, 2))
#define MEP_BCN_FWD_CTRL_ACT_FWD_SEL_M           GENMASK(3, 2)
#define MEP_BCN_FWD_CTRL_ACT_FWD_SEL_X(x)        (((x) & GENMASK(3, 2)) >> 2)

#define MEP_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL(x)    ((x) & GENMASK(1, 0))
#define MEP_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL_M     GENMASK(1, 0)
#define MEP_BCN_FWD_CTRL_ACT_FAULT_FWD_SEL_X(x)  ((x) & GENMASK(1, 0))

/*      MEP:DLR:BCN_CFG */
#define MEP_BCN_CFG(g)            TARGET_MEP,0,1,2048,g,8,128,16,0,1,4

#define MEP_BCN_CFG_FAULT_ENA(x)                 (((x) << 13) & GENMASK(13, 13))
#define MEP_BCN_CFG_FAULT_ENA_M                  GENMASK(13, 13)
#define MEP_BCN_CFG_FAULT_ENA_X(x)               (((x) & GENMASK(13, 13)) >> 13)

#define MEP_BCN_CFG_CLR_MISS_CNT_ENA(x)          (((x) << 12) & GENMASK(12, 12))
#define MEP_BCN_CFG_CLR_MISS_CNT_ENA_M           GENMASK(12, 12)
#define MEP_BCN_CFG_CLR_MISS_CNT_ENA_X(x)        (((x) & GENMASK(12, 12)) >> 12)

#define MEP_BCN_CFG_MAX_MISS_CNT(x)              (((x) << 8) & GENMASK(11, 8))
#define MEP_BCN_CFG_MAX_MISS_CNT_M               GENMASK(11, 8)
#define MEP_BCN_CFG_MAX_MISS_CNT_X(x)            (((x) & GENMASK(11, 8)) >> 8)

#define MEP_BCN_CFG_MISS_CNT(x)                  (((x) << 4) & GENMASK(7, 4))
#define MEP_BCN_CFG_MISS_CNT_M                   GENMASK(7, 4)
#define MEP_BCN_CFG_MISS_CNT_X(x)                (((x) & GENMASK(7, 4)) >> 4)

#define MEP_BCN_CFG_LOC_PERIOD(x)                ((x) & GENMASK(3, 0))
#define MEP_BCN_CFG_LOC_PERIOD_M                 GENMASK(3, 0)
#define MEP_BCN_CFG_LOC_PERIOD_X(x)              ((x) & GENMASK(3, 0))

/*      MEP:DLR:ADV_FWD_CTRL */
#define MEP_ADV_FWD_CTRL(g)       TARGET_MEP,0,1,2048,g,8,128,20,0,1,4

#define MEP_ADV_FWD_CTRL_NXT_ADV_LOC_CPU_ONCE(x) (((x) << 6) & GENMASK(6, 6))
#define MEP_ADV_FWD_CTRL_NXT_ADV_LOC_CPU_ONCE_M  GENMASK(6, 6)
#define MEP_ADV_FWD_CTRL_NXT_ADV_LOC_CPU_ONCE_X(x) (((x) & GENMASK(6, 6)) >> 6)

#define MEP_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL(x)   (((x) << 4) & GENMASK(5, 4))
#define MEP_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL_M    GENMASK(5, 4)
#define MEP_ADV_FWD_CTRL_GW_HI_PRIO_FWD_SEL_X(x) (((x) & GENMASK(5, 4)) >> 4)

#define MEP_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL(x)   (((x) << 2) & GENMASK(3, 2))
#define MEP_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL_M    GENMASK(3, 2)
#define MEP_ADV_FWD_CTRL_GW_LO_PRIO_FWD_SEL_X(x) (((x) & GENMASK(3, 2)) >> 2)

#define MEP_ADV_FWD_CTRL_GW_FWD_SEL(x)           ((x) & GENMASK(1, 0))
#define MEP_ADV_FWD_CTRL_GW_FWD_SEL_M            GENMASK(1, 0)
#define MEP_ADV_FWD_CTRL_GW_FWD_SEL_X(x)         ((x) & GENMASK(1, 0))

/*      MEP:DLR:ADV_CFG */
#define MEP_ADV_CFG(g)            TARGET_MEP,0,1,2048,g,8,128,24,0,1,4

#define MEP_ADV_CFG_ADV_CLR_MISS_CNT_ENA(x)      (((x) << 12) & GENMASK(12, 12))
#define MEP_ADV_CFG_ADV_CLR_MISS_CNT_ENA_M       GENMASK(12, 12)
#define MEP_ADV_CFG_ADV_CLR_MISS_CNT_ENA_X(x)    (((x) & GENMASK(12, 12)) >> 12)

#define MEP_ADV_CFG_ADV_MAX_MISS_CNT(x)          (((x) << 8) & GENMASK(11, 8))
#define MEP_ADV_CFG_ADV_MAX_MISS_CNT_M           GENMASK(11, 8)
#define MEP_ADV_CFG_ADV_MAX_MISS_CNT_X(x)        (((x) & GENMASK(11, 8)) >> 8)

#define MEP_ADV_CFG_ADV_MISS_CNT(x)              (((x) << 4) & GENMASK(7, 4))
#define MEP_ADV_CFG_ADV_MISS_CNT_M               GENMASK(7, 4)
#define MEP_ADV_CFG_ADV_MISS_CNT_X(x)            (((x) & GENMASK(7, 4)) >> 4)

#define MEP_ADV_CFG_ADV_LOC_PERIOD(x)            ((x) & GENMASK(3, 0))
#define MEP_ADV_CFG_ADV_LOC_PERIOD_M             GENMASK(3, 0)
#define MEP_ADV_CFG_ADV_LOC_PERIOD_X(x)          ((x) & GENMASK(3, 0))

/*      MEP:DLR:DLR_RX_SEQ_CFG */
#define MEP_DLR_RX_SEQ_CFG(g)     TARGET_MEP,0,1,2048,g,8,128,28,0,1,4

/*      MEP:DLR:DLR_PREC_CFG */
#define MEP_DLR_PREC_CFG(g)       TARGET_MEP,0,1,2048,g,8,128,32,0,1,4

#define MEP_DLR_PREC_CFG_GW_PREC(x)              (((x) << 8) & GENMASK(15, 8))
#define MEP_DLR_PREC_CFG_GW_PREC_M               GENMASK(15, 8)
#define MEP_DLR_PREC_CFG_GW_PREC_X(x)            (((x) & GENMASK(15, 8)) >> 8)

#define MEP_DLR_PREC_CFG_ACT_PREC(x)             ((x) & GENMASK(7, 0))
#define MEP_DLR_PREC_CFG_ACT_PREC_M              GENMASK(7, 0)
#define MEP_DLR_PREC_CFG_ACT_PREC_X(x)           ((x) & GENMASK(7, 0))

/*      MEP:DLR:DLR_MAC_LSB */
#define MEP_DLR_MAC_LSB(g)        TARGET_MEP,0,1,2048,g,8,128,36,0,1,4

/*      MEP:DLR:DLR_MAC_MSB */
#define MEP_DLR_MAC_MSB(g)        TARGET_MEP,0,1,2048,g,8,128,40,0,1,4

#define MEP_DLR_MAC_MSB_DLR_MAC_MSB(x)           ((x) & GENMASK(15, 0))
#define MEP_DLR_MAC_MSB_DLR_MAC_MSB_M            GENMASK(15, 0)
#define MEP_DLR_MAC_MSB_DLR_MAC_MSB_X(x)         ((x) & GENMASK(15, 0))

/*      MEP:DLR:GW_MAC_LSB */
#define MEP_GW_MAC_LSB(g)         TARGET_MEP,0,1,2048,g,8,128,44,0,1,4

/*      MEP:DLR:GW_MAC_MSB */
#define MEP_GW_MAC_MSB(g)         TARGET_MEP,0,1,2048,g,8,128,48,0,1,4

#define MEP_GW_MAC_MSB_GW_MAC_MSB(x)             ((x) & GENMASK(15, 0))
#define MEP_GW_MAC_MSB_GW_MAC_MSB_M              GENMASK(15, 0)
#define MEP_GW_MAC_MSB_GW_MAC_MSB_X(x)           ((x) & GENMASK(15, 0))

/*      MEP:DLR:BCN_RX_CNT */
#define MEP_BCN_RX_CNT(g)         TARGET_MEP,0,1,2048,g,8,128,52,0,1,4

/*      MEP:DLR:BCN_RX_LOC_CNT */
#define MEP_BCN_RX_LOC_CNT(g)     TARGET_MEP,0,1,2048,g,8,128,56,0,1,4

/*      MEP:DLR:ADV_RX_CNT */
#define MEP_ADV_RX_CNT(g)         TARGET_MEP,0,1,2048,g,8,128,60,0,1,4

/*      MEP:DLR:ADV_RX_LOC_CNT */
#define MEP_ADV_RX_LOC_CNT(g)     TARGET_MEP,0,1,2048,g,8,128,64,0,1,4

/*      MEP:DLR:DLR_STICKY */
#define MEP_DLR_STICKY(g)         TARGET_MEP,0,1,2048,g,8,128,68,0,1,4

#define MEP_DLR_STICKY_DLR_RX_STICKY(x)          (((x) << 6) & GENMASK(6, 6))
#define MEP_DLR_STICKY_DLR_RX_STICKY_M           GENMASK(6, 6)
#define MEP_DLR_STICKY_DLR_RX_STICKY_X(x)        (((x) & GENMASK(6, 6)) >> 6)

#define MEP_DLR_STICKY_DLR_RX_PROC_STICKY(x)     (((x) << 5) & GENMASK(5, 5))
#define MEP_DLR_STICKY_DLR_RX_PROC_STICKY_M      GENMASK(5, 5)
#define MEP_DLR_STICKY_DLR_RX_PROC_STICKY_X(x)   (((x) & GENMASK(5, 5)) >> 5)

#define MEP_DLR_STICKY_DMAC_ERR_STICKY(x)        (((x) << 4) & GENMASK(4, 4))
#define MEP_DLR_STICKY_DMAC_ERR_STICKY_M         GENMASK(4, 4)
#define MEP_DLR_STICKY_DMAC_ERR_STICKY_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define MEP_DLR_STICKY_VERSION_ERR_STICKY(x)     (((x) << 3) & GENMASK(3, 3))
#define MEP_DLR_STICKY_VERSION_ERR_STICKY_M      GENMASK(3, 3)
#define MEP_DLR_STICKY_VERSION_ERR_STICKY_X(x)   (((x) & GENMASK(3, 3)) >> 3)

#define MEP_DLR_STICKY_RX_SEQ_ERR_STICKY(x)      (((x) << 2) & GENMASK(2, 2))
#define MEP_DLR_STICKY_RX_SEQ_ERR_STICKY_M       GENMASK(2, 2)
#define MEP_DLR_STICKY_RX_SEQ_ERR_STICKY_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define MEP_DLR_STICKY_ADV_LOC_STICKY(x)         (((x) << 1) & GENMASK(1, 1))
#define MEP_DLR_STICKY_ADV_LOC_STICKY_M          GENMASK(1, 1)
#define MEP_DLR_STICKY_ADV_LOC_STICKY_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define MEP_DLR_STICKY_BCN_LOC_STICKY(x)         ((x) & GENMASK(0, 0))
#define MEP_DLR_STICKY_BCN_LOC_STICKY_M          GENMASK(0, 0)
#define MEP_DLR_STICKY_BCN_LOC_STICKY_X(x)       ((x) & GENMASK(0, 0))

/*      MEP:DLR:DLR_INTR_ENA */
#define MEP_DLR_INTR_ENA(g)       TARGET_MEP,0,1,2048,g,8,128,72,0,1,4

#define MEP_DLR_INTR_ENA_ADV_LOC_INTR_ENA(x)     (((x) << 1) & GENMASK(1, 1))
#define MEP_DLR_INTR_ENA_ADV_LOC_INTR_ENA_M      GENMASK(1, 1)
#define MEP_DLR_INTR_ENA_ADV_LOC_INTR_ENA_X(x)   (((x) & GENMASK(1, 1)) >> 1)

#define MEP_DLR_INTR_ENA_BCN_LOC_INTR_ENA(x)     ((x) & GENMASK(0, 0))
#define MEP_DLR_INTR_ENA_BCN_LOC_INTR_ENA_M      GENMASK(0, 0)
#define MEP_DLR_INTR_ENA_BCN_LOC_INTR_ENA_X(x)   ((x) & GENMASK(0, 0))

/*      ORG:ORG:IF_CTRL */
#define ORG_IF_CTRL               TARGET_ORG,0,1,0,0,1,72,0,0,1,4

#define ORG_IF_CTRL_IF_CTRL(x)                   ((x) & GENMASK(3, 0))
#define ORG_IF_CTRL_IF_CTRL_M                    GENMASK(3, 0)
#define ORG_IF_CTRL_IF_CTRL_X(x)                 ((x) & GENMASK(3, 0))

/*      ORG:ORG:IF_CFGSTAT */
#define ORG_IF_CFGSTAT            TARGET_ORG,0,1,0,0,1,72,4,0,1,4

#define ORG_IF_CFGSTAT_IF_NUM(x)                 (((x) << 24) & GENMASK(31, 24))
#define ORG_IF_CFGSTAT_IF_NUM_M                  GENMASK(31, 24)
#define ORG_IF_CFGSTAT_IF_NUM_X(x)               (((x) & GENMASK(31, 24)) >> 24)

#define ORG_IF_CFGSTAT_IF_STAT(x)                (((x) << 16) & GENMASK(16, 16))
#define ORG_IF_CFGSTAT_IF_STAT_M                 GENMASK(16, 16)
#define ORG_IF_CFGSTAT_IF_STAT_X(x)              (((x) & GENMASK(16, 16)) >> 16)

#define ORG_IF_CFGSTAT_IF_CFG(x)                 ((x) & GENMASK(3, 0))
#define ORG_IF_CFGSTAT_IF_CFG_M                  GENMASK(3, 0)
#define ORG_IF_CFGSTAT_IF_CFG_X(x)               ((x) & GENMASK(3, 0))

/*      ORG:ORG:ORG_CFG */
#define ORG_ORG_CFG               TARGET_ORG,0,1,0,0,1,72,8,0,1,4

#define ORG_ORG_CFG_BLOCKING_ENA(x)              (((x) << 2) & GENMASK(2, 2))
#define ORG_ORG_CFG_BLOCKING_ENA_M               GENMASK(2, 2)
#define ORG_ORG_CFG_BLOCKING_ENA_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define ORG_ORG_CFG_DROP_MODE_ENA(x)             (((x) << 1) & GENMASK(1, 1))
#define ORG_ORG_CFG_DROP_MODE_ENA_M              GENMASK(1, 1)
#define ORG_ORG_CFG_DROP_MODE_ENA_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define ORG_ORG_CFG_FAST_WR(x)                   ((x) & GENMASK(0, 0))
#define ORG_ORG_CFG_FAST_WR_M                    GENMASK(0, 0)
#define ORG_ORG_CFG_FAST_WR_X(x)                 ((x) & GENMASK(0, 0))

/*      ORG:ORG:ERR_CNTS */
#define ORG_ERR_CNTS              TARGET_ORG,0,1,0,0,1,72,12,0,1,4

#define ORG_ERR_CNTS_ERR_TGT_BUSY(x)             (((x) << 16) & GENMASK(19, 16))
#define ORG_ERR_CNTS_ERR_TGT_BUSY_M              GENMASK(19, 16)
#define ORG_ERR_CNTS_ERR_TGT_BUSY_X(x)           (((x) & GENMASK(19, 16)) >> 16)

#define ORG_ERR_CNTS_ERR_WD_DROP_ORG(x)          (((x) << 12) & GENMASK(15, 12))
#define ORG_ERR_CNTS_ERR_WD_DROP_ORG_M           GENMASK(15, 12)
#define ORG_ERR_CNTS_ERR_WD_DROP_ORG_X(x)        (((x) & GENMASK(15, 12)) >> 12)

#define ORG_ERR_CNTS_ERR_WD_DROP(x)              (((x) << 8) & GENMASK(11, 8))
#define ORG_ERR_CNTS_ERR_WD_DROP_M               GENMASK(11, 8)
#define ORG_ERR_CNTS_ERR_WD_DROP_X(x)            (((x) & GENMASK(11, 8)) >> 8)

#define ORG_ERR_CNTS_ERR_NO_ACTION(x)            (((x) << 4) & GENMASK(7, 4))
#define ORG_ERR_CNTS_ERR_NO_ACTION_M             GENMASK(7, 4)
#define ORG_ERR_CNTS_ERR_NO_ACTION_X(x)          (((x) & GENMASK(7, 4)) >> 4)

#define ORG_ERR_CNTS_ERR_UTM(x)                  ((x) & GENMASK(3, 0))
#define ORG_ERR_CNTS_ERR_UTM_M                   GENMASK(3, 0)
#define ORG_ERR_CNTS_ERR_UTM_X(x)                ((x) & GENMASK(3, 0))

/*      ORG:ORG:TIMEOUT_CFG */
#define ORG_TIMEOUT_CFG           TARGET_ORG,0,1,0,0,1,72,16,0,1,4

#define ORG_TIMEOUT_CFG_TIMEOUT_CFG(x)           ((x) & GENMASK(11, 0))
#define ORG_TIMEOUT_CFG_TIMEOUT_CFG_M            GENMASK(11, 0)
#define ORG_TIMEOUT_CFG_TIMEOUT_CFG_X(x)         ((x) & GENMASK(11, 0))

/*      ORG:ORG:GPR */
#define ORG_GPR                   TARGET_ORG,0,1,0,0,1,72,20,0,1,4

/*      ORG:ORG:MAILBOX_SET */
#define ORG_MAILBOX_SET           TARGET_ORG,0,1,0,0,1,72,24,0,1,4

/*      ORG:ORG:MAILBOX_CLR */
#define ORG_MAILBOX_CLR           TARGET_ORG,0,1,0,0,1,72,28,0,1,4

/*      ORG:ORG:MAILBOX */
#define ORG_MAILBOX               TARGET_ORG,0,1,0,0,1,72,32,0,1,4

/*      ORG:ORG:SEMA_CFG */
#define ORG_SEMA_CFG              TARGET_ORG,0,1,0,0,1,72,36,0,1,4

#define ORG_SEMA_CFG_SEMA_INTR_POL(x)            ((x) & GENMASK(7, 0))
#define ORG_SEMA_CFG_SEMA_INTR_POL_M             GENMASK(7, 0)
#define ORG_SEMA_CFG_SEMA_INTR_POL_X(x)          ((x) & GENMASK(7, 0))

/*      ORG:ORG:SEMA */
#define ORG_SEMA(r)               TARGET_ORG,0,1,0,0,1,72,40,r,8,4

#define ORG_SEMA_SEMA(x)                         ((x) & GENMASK(0, 0))
#define ORG_SEMA_SEMA_M                          GENMASK(0, 0)
#define ORG_SEMA_SEMA_X(x)                       ((x) & GENMASK(0, 0))

/*      PTP:PTP_CFG:PIN_INTR */
#define PTP_PIN_INTR              TARGET_PTP,0,1,512,0,1,16,0,0,1,4

#define PTP_PIN_INTR_INTR_PTP(x)                 ((x) & GENMASK(7, 0))
#define PTP_PIN_INTR_INTR_PTP_M                  GENMASK(7, 0)
#define PTP_PIN_INTR_INTR_PTP_X(x)               ((x) & GENMASK(7, 0))

/*      PTP:PTP_CFG:PIN_INTR_ENA */
#define PTP_PIN_INTR_ENA          TARGET_PTP,0,1,512,0,1,16,4,0,1,4

#define PTP_PIN_INTR_ENA_INTR_ENA(x)             ((x) & GENMASK(7, 0))
#define PTP_PIN_INTR_ENA_INTR_ENA_M              GENMASK(7, 0)
#define PTP_PIN_INTR_ENA_INTR_ENA_X(x)           ((x) & GENMASK(7, 0))

/*      PTP:PTP_CFG:INTR_IDENT */
#define PTP_INTR_IDENT            TARGET_PTP,0,1,512,0,1,16,8,0,1,4

#define PTP_INTR_IDENT_INTR_IDENT(x)             ((x) & GENMASK(7, 0))
#define PTP_INTR_IDENT_INTR_IDENT_M              GENMASK(7, 0)
#define PTP_INTR_IDENT_INTR_IDENT_X(x)           ((x) & GENMASK(7, 0))

/*      PTP:PTP_CFG:DOM_CFG */
#define PTP_DOM_CFG               TARGET_PTP,0,1,512,0,1,16,12,0,1,4

#define PTP_DOM_CFG_ENA(x)                       (((x) << 9) & GENMASK(11, 9))
#define PTP_DOM_CFG_ENA_M                        GENMASK(11, 9)
#define PTP_DOM_CFG_ENA_X(x)                     (((x) & GENMASK(11, 9)) >> 9)

#define PTP_DOM_CFG_HOLD(x)                      (((x) << 6) & GENMASK(8, 6))
#define PTP_DOM_CFG_HOLD_M                       GENMASK(8, 6)
#define PTP_DOM_CFG_HOLD_X(x)                    (((x) & GENMASK(8, 6)) >> 6)

#define PTP_DOM_CFG_TOD_FREEZE(x)                (((x) << 3) & GENMASK(5, 3))
#define PTP_DOM_CFG_TOD_FREEZE_M                 GENMASK(5, 3)
#define PTP_DOM_CFG_TOD_FREEZE_X(x)              (((x) & GENMASK(5, 3)) >> 3)

#define PTP_DOM_CFG_CLKCFG_DIS(x)                ((x) & GENMASK(2, 0))
#define PTP_DOM_CFG_CLKCFG_DIS_M                 GENMASK(2, 0)
#define PTP_DOM_CFG_CLKCFG_DIS_X(x)              ((x) & GENMASK(2, 0))

/*      PTP:PTP_TOD_DOMAINS:CLK_PER_CFG */
#define PTP_CLK_PER_CFG(g,r)      TARGET_PTP,0,1,528,g,3,28,0,r,2,4

/*      PTP:PTP_TOD_DOMAINS:CUR_NSEC */
#define PTP_CUR_NSEC(g)           TARGET_PTP,0,1,528,g,3,28,8,0,1,4

#define PTP_CUR_NSEC_CUR_NSEC(x)                 ((x) & GENMASK(29, 0))
#define PTP_CUR_NSEC_CUR_NSEC_M                  GENMASK(29, 0)
#define PTP_CUR_NSEC_CUR_NSEC_X(x)               ((x) & GENMASK(29, 0))

/*      PTP:PTP_TOD_DOMAINS:CUR_NSEC_FRAC */
#define PTP_CUR_NSEC_FRAC(g)      TARGET_PTP,0,1,528,g,3,28,12,0,1,4

#define PTP_CUR_NSEC_FRAC_CUR_NSEC_FRAC(x)       ((x) & GENMASK(7, 0))
#define PTP_CUR_NSEC_FRAC_CUR_NSEC_FRAC_M        GENMASK(7, 0)
#define PTP_CUR_NSEC_FRAC_CUR_NSEC_FRAC_X(x)     ((x) & GENMASK(7, 0))

/*      PTP:PTP_TOD_DOMAINS:CUR_SEC_LSB */
#define PTP_CUR_SEC_LSB(g)        TARGET_PTP,0,1,528,g,3,28,16,0,1,4

/*      PTP:PTP_TOD_DOMAINS:CUR_SEC_MSB */
#define PTP_CUR_SEC_MSB(g)        TARGET_PTP,0,1,528,g,3,28,20,0,1,4

#define PTP_CUR_SEC_MSB_CUR_SEC_MSB(x)           ((x) & GENMASK(15, 0))
#define PTP_CUR_SEC_MSB_CUR_SEC_MSB_M            GENMASK(15, 0)
#define PTP_CUR_SEC_MSB_CUR_SEC_MSB_X(x)         ((x) & GENMASK(15, 0))

/*      PTP:PTP_TOD_DOMAINS:NTP_CUR_NSEC */
#define PTP_NTP_CUR_NSEC(g)       TARGET_PTP,0,1,528,g,3,28,24,0,1,4

/*      PTP:PTP_PINS:PIN_CFG */
#define PTP_PIN_CFG(g)            TARGET_PTP,0,1,0,g,8,64,0,0,1,4

#define PTP_PIN_CFG_PIN_ACTION(x)                (((x) << 27) & GENMASK(29, 27))
#define PTP_PIN_CFG_PIN_ACTION_M                 GENMASK(29, 27)
#define PTP_PIN_CFG_PIN_ACTION_X(x)              (((x) & GENMASK(29, 27)) >> 27)

#define PTP_PIN_CFG_PIN_SYNC(x)                  (((x) << 25) & GENMASK(26, 25))
#define PTP_PIN_CFG_PIN_SYNC_M                   GENMASK(26, 25)
#define PTP_PIN_CFG_PIN_SYNC_X(x)                (((x) & GENMASK(26, 25)) >> 25)

#define PTP_PIN_CFG_PIN_INV_POL(x)               (((x) << 24) & GENMASK(24, 24))
#define PTP_PIN_CFG_PIN_INV_POL_M                GENMASK(24, 24)
#define PTP_PIN_CFG_PIN_INV_POL_X(x)             (((x) & GENMASK(24, 24)) >> 24)

#define PTP_PIN_CFG_PIN_SELECT(x)                (((x) << 21) & GENMASK(23, 21))
#define PTP_PIN_CFG_PIN_SELECT_M                 GENMASK(23, 21)
#define PTP_PIN_CFG_PIN_SELECT_X(x)              (((x) & GENMASK(23, 21)) >> 21)

#define PTP_PIN_CFG_CLK_SELECT(x)                (((x) << 18) & GENMASK(20, 18))
#define PTP_PIN_CFG_CLK_SELECT_M                 GENMASK(20, 18)
#define PTP_PIN_CFG_CLK_SELECT_X(x)              (((x) & GENMASK(20, 18)) >> 18)

#define PTP_PIN_CFG_PIN_DOM(x)                   (((x) << 16) & GENMASK(17, 16))
#define PTP_PIN_CFG_PIN_DOM_M                    GENMASK(17, 16)
#define PTP_PIN_CFG_PIN_DOM_X(x)                 (((x) & GENMASK(17, 16)) >> 16)

#define PTP_PIN_CFG_PIN_OPT(x)                   (((x) << 14) & GENMASK(15, 14))
#define PTP_PIN_CFG_PIN_OPT_M                    GENMASK(15, 14)
#define PTP_PIN_CFG_PIN_OPT_X(x)                 (((x) & GENMASK(15, 14)) >> 14)

#define PTP_PIN_CFG_PIN_EMBEDDED_CLK(x)          (((x) << 13) & GENMASK(13, 13))
#define PTP_PIN_CFG_PIN_EMBEDDED_CLK_M           GENMASK(13, 13)
#define PTP_PIN_CFG_PIN_EMBEDDED_CLK_X(x)        (((x) & GENMASK(13, 13)) >> 13)

#define PTP_PIN_CFG_PIN_OUTP_OFS(x)              ((x) & GENMASK(12, 0))
#define PTP_PIN_CFG_PIN_OUTP_OFS_M               GENMASK(12, 0)
#define PTP_PIN_CFG_PIN_OUTP_OFS_X(x)            ((x) & GENMASK(12, 0))

/*      PTP:PTP_PINS:TOD_SEC_MSB */
#define PTP_TOD_SEC_MSB(g)        TARGET_PTP,0,1,0,g,8,64,4,0,1,4

#define PTP_TOD_SEC_MSB_TOD_SEC_MSB(x)           ((x) & GENMASK(15, 0))
#define PTP_TOD_SEC_MSB_TOD_SEC_MSB_M            GENMASK(15, 0)
#define PTP_TOD_SEC_MSB_TOD_SEC_MSB_X(x)         ((x) & GENMASK(15, 0))

/*      PTP:PTP_PINS:TOD_SEC_LSB */
#define PTP_TOD_SEC_LSB(g)        TARGET_PTP,0,1,0,g,8,64,8,0,1,4

/*      PTP:PTP_PINS:TOD_NSEC */
#define PTP_TOD_NSEC(g)           TARGET_PTP,0,1,0,g,8,64,12,0,1,4

#define PTP_TOD_NSEC_TOD_NSEC(x)                 ((x) & GENMASK(29, 0))
#define PTP_TOD_NSEC_TOD_NSEC_M                  GENMASK(29, 0)
#define PTP_TOD_NSEC_TOD_NSEC_X(x)               ((x) & GENMASK(29, 0))

/*      PTP:PTP_PINS:TOD_NSEC_FRAC */
#define PTP_TOD_NSEC_FRAC(g)      TARGET_PTP,0,1,0,g,8,64,16,0,1,4

#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC(x)       ((x) & GENMASK(7, 0))
#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC_M        GENMASK(7, 0)
#define PTP_TOD_NSEC_FRAC_TOD_NSEC_FRAC_X(x)     ((x) & GENMASK(7, 0))

/*      PTP:PTP_PINS:NTP_NSEC */
#define PTP_NTP_NSEC(g)           TARGET_PTP,0,1,0,g,8,64,20,0,1,4

/*      PTP:PTP_PINS:WF_HIGH_PERIOD */
#define PTP_WF_HIGH_PERIOD(g)     TARGET_PTP,0,1,0,g,8,64,24,0,1,4

#define PTP_WF_HIGH_PERIOD_PIN_WFH(x)            ((x) & GENMASK(29, 0))
#define PTP_WF_HIGH_PERIOD_PIN_WFH_M             GENMASK(29, 0)
#define PTP_WF_HIGH_PERIOD_PIN_WFH_X(x)          ((x) & GENMASK(29, 0))

/*      PTP:PTP_PINS:WF_LOW_PERIOD */
#define PTP_WF_LOW_PERIOD(g)      TARGET_PTP,0,1,0,g,8,64,28,0,1,4

#define PTP_WF_LOW_PERIOD_PIN_WFL(x)             ((x) & GENMASK(29, 0))
#define PTP_WF_LOW_PERIOD_PIN_WFL_M              GENMASK(29, 0)
#define PTP_WF_LOW_PERIOD_PIN_WFL_X(x)           ((x) & GENMASK(29, 0))

/*      PTP:PTP_PINS:PIN_IO_DELAY */
#define PTP_PIN_IO_DELAY(g)       TARGET_PTP,0,1,0,g,8,64,32,0,1,4

#define PTP_PIN_IO_DELAY_PIN_IOBOUNCH_VAL(x)     (((x) << 3) & GENMASK(18, 3))
#define PTP_PIN_IO_DELAY_PIN_IOBOUNCH_VAL_M      GENMASK(18, 3)
#define PTP_PIN_IO_DELAY_PIN_IOBOUNCH_VAL_X(x)   (((x) & GENMASK(18, 3)) >> 3)

#define PTP_PIN_IO_DELAY_PIN_IOBOUNCH_CFG(x)     ((x) & GENMASK(2, 0))
#define PTP_PIN_IO_DELAY_PIN_IOBOUNCH_CFG_M      GENMASK(2, 0)
#define PTP_PIN_IO_DELAY_PIN_IOBOUNCH_CFG_X(x)   ((x) & GENMASK(2, 0))

/*      PTP:PTP_TS_FIFO:TWOSTEP_CTRL */
#define PTP_TWOSTEP_CTRL          TARGET_PTP,0,1,612,0,1,12,0,0,1,4

#define PTP_TWOSTEP_CTRL_OVWR_ENA(x)             (((x) << 12) & GENMASK(12, 12))
#define PTP_TWOSTEP_CTRL_OVWR_ENA_M              GENMASK(12, 12)
#define PTP_TWOSTEP_CTRL_OVWR_ENA_X(x)           (((x) & GENMASK(12, 12)) >> 12)

#define PTP_TWOSTEP_CTRL_NXT(x)                  (((x) << 11) & GENMASK(11, 11))
#define PTP_TWOSTEP_CTRL_NXT_M                   GENMASK(11, 11)
#define PTP_TWOSTEP_CTRL_NXT_X(x)                (((x) & GENMASK(11, 11)) >> 11)

#define PTP_TWOSTEP_CTRL_VLD(x)                  (((x) << 10) & GENMASK(10, 10))
#define PTP_TWOSTEP_CTRL_VLD_M                   GENMASK(10, 10)
#define PTP_TWOSTEP_CTRL_VLD_X(x)                (((x) & GENMASK(10, 10)) >> 10)

#define PTP_TWOSTEP_CTRL_STAMP_TX(x)             (((x) << 9) & GENMASK(9, 9))
#define PTP_TWOSTEP_CTRL_STAMP_TX_M              GENMASK(9, 9)
#define PTP_TWOSTEP_CTRL_STAMP_TX_X(x)           (((x) & GENMASK(9, 9)) >> 9)

#define PTP_TWOSTEP_CTRL_STAMP_PORT(x)           (((x) << 1) & GENMASK(8, 1))
#define PTP_TWOSTEP_CTRL_STAMP_PORT_M            GENMASK(8, 1)
#define PTP_TWOSTEP_CTRL_STAMP_PORT_X(x)         (((x) & GENMASK(8, 1)) >> 1)

#define PTP_TWOSTEP_CTRL_OVFL(x)                 ((x) & GENMASK(0, 0))
#define PTP_TWOSTEP_CTRL_OVFL_M                  GENMASK(0, 0)
#define PTP_TWOSTEP_CTRL_OVFL_X(x)               ((x) & GENMASK(0, 0))

/*      PTP:PTP_TS_FIFO:TWOSTEP_STAMP */
#define PTP_TWOSTEP_STAMP         TARGET_PTP,0,1,612,0,1,12,4,0,1,4

#define PTP_TWOSTEP_STAMP_STAMP_NSEC(x)          (((x) << 2) & GENMASK(31, 2))
#define PTP_TWOSTEP_STAMP_STAMP_NSEC_M           GENMASK(31, 2)
#define PTP_TWOSTEP_STAMP_STAMP_NSEC_X(x)        (((x) & GENMASK(31, 2)) >> 2)

#define PTP_TWOSTEP_STAMP_STAMP_SUB_NSEC(x)      ((x) & GENMASK(1, 0))
#define PTP_TWOSTEP_STAMP_STAMP_SUB_NSEC_M       GENMASK(1, 0)
#define PTP_TWOSTEP_STAMP_STAMP_SUB_NSEC_X(x)    ((x) & GENMASK(1, 0))

/*      PTP:PTP_TS_FIFO:WRP */
#define PTP_WRP                   TARGET_PTP,0,1,612,0,1,12,8,0,1,4

#define PTP_WRP_WRP(x)                           ((x) & GENMASK(15, 0))
#define PTP_WRP_WRP_M                            GENMASK(15, 0)
#define PTP_WRP_WRP_X(x)                         ((x) & GENMASK(15, 0))

/*      PTP:PHASE_DETECTOR_CTRL:PHAD_CTRL */
#define PTP_PHAD_CTRL(g)          TARGET_PTP,0,1,624,g,8,8,0,0,1,4

#define PTP_PHAD_CTRL_PHAD_ENA(x)                (((x) << 14) & GENMASK(14, 14))
#define PTP_PHAD_CTRL_PHAD_ENA_M                 GENMASK(14, 14)
#define PTP_PHAD_CTRL_PHAD_ENA_X(x)              (((x) & GENMASK(14, 14)) >> 14)

#define PTP_PHAD_CTRL_PHAD_FAILED(x)             (((x) << 13) & GENMASK(13, 13))
#define PTP_PHAD_CTRL_PHAD_FAILED_M              GENMASK(13, 13)
#define PTP_PHAD_CTRL_PHAD_FAILED_X(x)           (((x) & GENMASK(13, 13)) >> 13)

#define PTP_PHAD_CTRL_REDUCED_RES(x)             (((x) << 10) & GENMASK(12, 10))
#define PTP_PHAD_CTRL_REDUCED_RES_M              GENMASK(12, 10)
#define PTP_PHAD_CTRL_REDUCED_RES_X(x)           (((x) & GENMASK(12, 10)) >> 10)

#define PTP_PHAD_CTRL_LOCK_ACC(x)                (((x) << 7) & GENMASK(9, 7))
#define PTP_PHAD_CTRL_LOCK_ACC_M                 GENMASK(9, 7)
#define PTP_PHAD_CTRL_LOCK_ACC_X(x)              (((x) & GENMASK(9, 7)) >> 7)

#define PTP_PHAD_CTRL_REALIGN_OFS(x)             (((x) << 4) & GENMASK(6, 4))
#define PTP_PHAD_CTRL_REALIGN_OFS_M              GENMASK(6, 4)
#define PTP_PHAD_CTRL_REALIGN_OFS_X(x)           (((x) & GENMASK(6, 4)) >> 4)

#define PTP_PHAD_CTRL_ADV_CFG(x)                 ((x) & GENMASK(3, 0))
#define PTP_PHAD_CTRL_ADV_CFG_M                  GENMASK(3, 0)
#define PTP_PHAD_CTRL_ADV_CFG_X(x)               ((x) & GENMASK(3, 0))

/*      PTP:PHASE_DETECTOR_CTRL:PHAD_CYC_STAT */
#define PTP_PHAD_CYC_STAT(g)      TARGET_PTP,0,1,624,g,8,8,4,0,1,4

/*      QS:XTR:XTR_GRP_CFG */
#define QS_XTR_GRP_CFG(r)         TARGET_QS,0,1,0,0,1,36,0,r,2,4

#define QS_XTR_GRP_CFG_MODE(x)                   (((x) << 2) & GENMASK(3, 2))
#define QS_XTR_GRP_CFG_MODE_M                    GENMASK(3, 2)
#define QS_XTR_GRP_CFG_MODE_X(x)                 (((x) & GENMASK(3, 2)) >> 2)

#define QS_XTR_GRP_CFG_STATUS_WORD_POS(x)        (((x) << 1) & GENMASK(1, 1))
#define QS_XTR_GRP_CFG_STATUS_WORD_POS_M         GENMASK(1, 1)
#define QS_XTR_GRP_CFG_STATUS_WORD_POS_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define QS_XTR_GRP_CFG_BYTE_SWAP(x)              ((x) & GENMASK(0, 0))
#define QS_XTR_GRP_CFG_BYTE_SWAP_M               GENMASK(0, 0)
#define QS_XTR_GRP_CFG_BYTE_SWAP_X(x)            ((x) & GENMASK(0, 0))

/*      QS:XTR:XTR_RD */
#define QS_XTR_RD(r)              TARGET_QS,0,1,0,0,1,36,8,r,2,4

/*      QS:XTR:XTR_FRM_PRUNING */
#define QS_XTR_FRM_PRUNING(r)     TARGET_QS,0,1,0,0,1,36,16,r,2,4

#define QS_XTR_FRM_PRUNING_PRUNE_SIZE(x)         ((x) & GENMASK(7, 0))
#define QS_XTR_FRM_PRUNING_PRUNE_SIZE_M          GENMASK(7, 0)
#define QS_XTR_FRM_PRUNING_PRUNE_SIZE_X(x)       ((x) & GENMASK(7, 0))

/*      QS:XTR:XTR_FLUSH */
#define QS_XTR_FLUSH              TARGET_QS,0,1,0,0,1,36,24,0,1,4

#define QS_XTR_FLUSH_FLUSH(x)                    ((x) & GENMASK(1, 0))
#define QS_XTR_FLUSH_FLUSH_M                     GENMASK(1, 0)
#define QS_XTR_FLUSH_FLUSH_X(x)                  ((x) & GENMASK(1, 0))

/*      QS:XTR:XTR_DATA_PRESENT */
#define QS_XTR_DATA_PRESENT       TARGET_QS,0,1,0,0,1,36,28,0,1,4

#define QS_XTR_DATA_PRESENT_DATA_PRESENT(x)      ((x) & GENMASK(1, 0))
#define QS_XTR_DATA_PRESENT_DATA_PRESENT_M       GENMASK(1, 0)
#define QS_XTR_DATA_PRESENT_DATA_PRESENT_X(x)    ((x) & GENMASK(1, 0))

/*      QS:XTR:XTR_CFG */
#define QS_XTR_CFG                TARGET_QS,0,1,0,0,1,36,32,0,1,4

#define QS_XTR_CFG_DP_WM(x)                      (((x) << 5) & GENMASK(7, 5))
#define QS_XTR_CFG_DP_WM_M                       GENMASK(7, 5)
#define QS_XTR_CFG_DP_WM_X(x)                    (((x) & GENMASK(7, 5)) >> 5)

#define QS_XTR_CFG_SCH_WM(x)                     (((x) << 2) & GENMASK(4, 2))
#define QS_XTR_CFG_SCH_WM_M                      GENMASK(4, 2)
#define QS_XTR_CFG_SCH_WM_X(x)                   (((x) & GENMASK(4, 2)) >> 2)

#define QS_XTR_CFG_OFLW_ERR_STICKY(x)            ((x) & GENMASK(1, 0))
#define QS_XTR_CFG_OFLW_ERR_STICKY_M             GENMASK(1, 0)
#define QS_XTR_CFG_OFLW_ERR_STICKY_X(x)          ((x) & GENMASK(1, 0))

/*      QS:INJ:INJ_GRP_CFG */
#define QS_INJ_GRP_CFG(r)         TARGET_QS,0,1,36,0,1,40,0,r,2,4

#define QS_INJ_GRP_CFG_MODE(x)                   (((x) << 2) & GENMASK(3, 2))
#define QS_INJ_GRP_CFG_MODE_M                    GENMASK(3, 2)
#define QS_INJ_GRP_CFG_MODE_X(x)                 (((x) & GENMASK(3, 2)) >> 2)

#define QS_INJ_GRP_CFG_BYTE_SWAP(x)              ((x) & GENMASK(0, 0))
#define QS_INJ_GRP_CFG_BYTE_SWAP_M               GENMASK(0, 0)
#define QS_INJ_GRP_CFG_BYTE_SWAP_X(x)            ((x) & GENMASK(0, 0))

/*      QS:INJ:INJ_WR */
#define QS_INJ_WR(r)              TARGET_QS,0,1,36,0,1,40,8,r,2,4

/*      QS:INJ:INJ_CTRL */
#define QS_INJ_CTRL(r)            TARGET_QS,0,1,36,0,1,40,16,r,2,4

#define QS_INJ_CTRL_GAP_SIZE(x)                  (((x) << 21) & GENMASK(24, 21))
#define QS_INJ_CTRL_GAP_SIZE_M                   GENMASK(24, 21)
#define QS_INJ_CTRL_GAP_SIZE_X(x)                (((x) & GENMASK(24, 21)) >> 21)

#define QS_INJ_CTRL_ABORT(x)                     (((x) << 20) & GENMASK(20, 20))
#define QS_INJ_CTRL_ABORT_M                      GENMASK(20, 20)
#define QS_INJ_CTRL_ABORT_X(x)                   (((x) & GENMASK(20, 20)) >> 20)

#define QS_INJ_CTRL_EOF(x)                       (((x) << 19) & GENMASK(19, 19))
#define QS_INJ_CTRL_EOF_M                        GENMASK(19, 19)
#define QS_INJ_CTRL_EOF_X(x)                     (((x) & GENMASK(19, 19)) >> 19)

#define QS_INJ_CTRL_SOF(x)                       (((x) << 18) & GENMASK(18, 18))
#define QS_INJ_CTRL_SOF_M                        GENMASK(18, 18)
#define QS_INJ_CTRL_SOF_X(x)                     (((x) & GENMASK(18, 18)) >> 18)

#define QS_INJ_CTRL_VLD_BYTES(x)                 (((x) << 16) & GENMASK(17, 16))
#define QS_INJ_CTRL_VLD_BYTES_M                  GENMASK(17, 16)
#define QS_INJ_CTRL_VLD_BYTES_X(x)               (((x) & GENMASK(17, 16)) >> 16)

/*      QS:INJ:INJ_STATUS */
#define QS_INJ_STATUS             TARGET_QS,0,1,36,0,1,40,24,0,1,4

#define QS_INJ_STATUS_WMARK_REACHED(x)           (((x) << 4) & GENMASK(5, 4))
#define QS_INJ_STATUS_WMARK_REACHED_M            GENMASK(5, 4)
#define QS_INJ_STATUS_WMARK_REACHED_X(x)         (((x) & GENMASK(5, 4)) >> 4)

#define QS_INJ_STATUS_FIFO_RDY(x)                (((x) << 2) & GENMASK(3, 2))
#define QS_INJ_STATUS_FIFO_RDY_M                 GENMASK(3, 2)
#define QS_INJ_STATUS_FIFO_RDY_X(x)              (((x) & GENMASK(3, 2)) >> 2)

#define QS_INJ_STATUS_INJ_IN_PROGRESS(x)         ((x) & GENMASK(1, 0))
#define QS_INJ_STATUS_INJ_IN_PROGRESS_M          GENMASK(1, 0)
#define QS_INJ_STATUS_INJ_IN_PROGRESS_X(x)       ((x) & GENMASK(1, 0))

/*      QS:INJ:INJ_ERR */
#define QS_INJ_ERR(r)             TARGET_QS,0,1,36,0,1,40,28,r,2,4

#define QS_INJ_ERR_ABORT_ERR_STICKY(x)           (((x) << 1) & GENMASK(1, 1))
#define QS_INJ_ERR_ABORT_ERR_STICKY_M            GENMASK(1, 1)
#define QS_INJ_ERR_ABORT_ERR_STICKY_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define QS_INJ_ERR_WR_ERR_STICKY(x)              ((x) & GENMASK(0, 0))
#define QS_INJ_ERR_WR_ERR_STICKY_M               GENMASK(0, 0)
#define QS_INJ_ERR_WR_ERR_STICKY_X(x)            ((x) & GENMASK(0, 0))

/*      QS:INJ:VTSS_DBG */
#define QS_VTSS_DBG               TARGET_QS,0,1,36,0,1,40,36,0,1,4

#define QS_VTSS_DBG_FRM_CNT(x)                   ((x) & GENMASK(3, 0))
#define QS_VTSS_DBG_FRM_CNT_M                    GENMASK(3, 0)
#define QS_VTSS_DBG_FRM_CNT_X(x)                 ((x) & GENMASK(3, 0))

/*      QSYS:SYSTEM:PORT_MODE */
#define QSYS_PORT_MODE(r)         TARGET_QSYS,0,1,28008,0,1,172,0,r,10,4

#define QSYS_PORT_MODE_DEQUEUE_DIS(x)            (((x) << 1) & GENMASK(1, 1))
#define QSYS_PORT_MODE_DEQUEUE_DIS_M             GENMASK(1, 1)
#define QSYS_PORT_MODE_DEQUEUE_DIS_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_PORT_MODE_DEQUEUE_LATE(x)           ((x) & GENMASK(0, 0))
#define QSYS_PORT_MODE_DEQUEUE_LATE_M            GENMASK(0, 0)
#define QSYS_PORT_MODE_DEQUEUE_LATE_X(x)         ((x) & GENMASK(0, 0))

/*      QSYS:SYSTEM:SW_PORT_MODE */
#define QSYS_SW_PORT_MODE(r)      TARGET_QSYS,0,1,28008,0,1,172,40,r,9,4

#define QSYS_SW_PORT_MODE_PORT_ENA(x)            (((x) << 18) & GENMASK(18, 18))
#define QSYS_SW_PORT_MODE_PORT_ENA_M             GENMASK(18, 18)
#define QSYS_SW_PORT_MODE_PORT_ENA_X(x)          (((x) & GENMASK(18, 18)) >> 18)

#define QSYS_SW_PORT_MODE_IDEQ_DIS(x)            (((x) << 17) & GENMASK(17, 17))
#define QSYS_SW_PORT_MODE_IDEQ_DIS_M             GENMASK(17, 17)
#define QSYS_SW_PORT_MODE_IDEQ_DIS_X(x)          (((x) & GENMASK(17, 17)) >> 17)

#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG(x)        (((x) << 14) & GENMASK(16, 14))
#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG_M         GENMASK(16, 14)
#define QSYS_SW_PORT_MODE_SCH_NEXT_CFG_X(x)      (((x) & GENMASK(16, 14)) >> 14)

#define QSYS_SW_PORT_MODE_YEL_RSRVD(x)           (((x) << 13) & GENMASK(13, 13))
#define QSYS_SW_PORT_MODE_YEL_RSRVD_M            GENMASK(13, 13)
#define QSYS_SW_PORT_MODE_YEL_RSRVD_X(x)         (((x) & GENMASK(13, 13)) >> 13)

#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE(x)   (((x) << 12) & GENMASK(12, 12))
#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE_M    GENMASK(12, 12)
#define QSYS_SW_PORT_MODE_INGRESS_DROP_MODE_X(x) (((x) & GENMASK(12, 12)) >> 12)

#define QSYS_SW_PORT_MODE_TX_PFC_ENA(x)          (((x) << 4) & GENMASK(11, 4))
#define QSYS_SW_PORT_MODE_TX_PFC_ENA_M           GENMASK(11, 4)
#define QSYS_SW_PORT_MODE_TX_PFC_ENA_X(x)        (((x) & GENMASK(11, 4)) >> 4)

#define QSYS_SW_PORT_MODE_TX_PFC_MODE(x)         (((x) << 3) & GENMASK(3, 3))
#define QSYS_SW_PORT_MODE_TX_PFC_MODE_M          GENMASK(3, 3)
#define QSYS_SW_PORT_MODE_TX_PFC_MODE_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE(x)   (((x) << 2) & GENMASK(2, 2))
#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE_M    GENMASK(2, 2)
#define QSYS_SW_PORT_MODE_FWD_TWOCYCLE_MODE_X(x) (((x) & GENMASK(2, 2)) >> 2)

#define QSYS_SW_PORT_MODE_AGING_MODE(x)          ((x) & GENMASK(1, 0))
#define QSYS_SW_PORT_MODE_AGING_MODE_M           GENMASK(1, 0)
#define QSYS_SW_PORT_MODE_AGING_MODE_X(x)        ((x) & GENMASK(1, 0))

/*      QSYS:SYSTEM:STAT_CFG */
#define QSYS_STAT_CFG             TARGET_QSYS,0,1,28008,0,1,172,76,0,1,4

#define QSYS_STAT_CFG_TX_GREEN_CNT_MODE(x)       (((x) << 5) & GENMASK(5, 5))
#define QSYS_STAT_CFG_TX_GREEN_CNT_MODE_M        GENMASK(5, 5)
#define QSYS_STAT_CFG_TX_GREEN_CNT_MODE_X(x)     (((x) & GENMASK(5, 5)) >> 5)

#define QSYS_STAT_CFG_TX_YELLOW_CNT_MODE(x)      (((x) << 4) & GENMASK(4, 4))
#define QSYS_STAT_CFG_TX_YELLOW_CNT_MODE_M       GENMASK(4, 4)
#define QSYS_STAT_CFG_TX_YELLOW_CNT_MODE_X(x)    (((x) & GENMASK(4, 4)) >> 4)

#define QSYS_STAT_CFG_DROP_GREEN_CNT_MODE(x)     (((x) << 3) & GENMASK(3, 3))
#define QSYS_STAT_CFG_DROP_GREEN_CNT_MODE_M      GENMASK(3, 3)
#define QSYS_STAT_CFG_DROP_GREEN_CNT_MODE_X(x)   (((x) & GENMASK(3, 3)) >> 3)

#define QSYS_STAT_CFG_DROP_YELLOW_CNT_MODE(x)    (((x) << 2) & GENMASK(2, 2))
#define QSYS_STAT_CFG_DROP_YELLOW_CNT_MODE_M     GENMASK(2, 2)
#define QSYS_STAT_CFG_DROP_YELLOW_CNT_MODE_X(x)  (((x) & GENMASK(2, 2)) >> 2)

#define QSYS_STAT_CFG_DROP_COUNT_ONCE(x)         (((x) << 1) & GENMASK(1, 1))
#define QSYS_STAT_CFG_DROP_COUNT_ONCE_M          GENMASK(1, 1)
#define QSYS_STAT_CFG_DROP_COUNT_ONCE_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_STAT_CFG_DROP_COUNT_EGRESS(x)       ((x) & GENMASK(0, 0))
#define QSYS_STAT_CFG_DROP_COUNT_EGRESS_M        GENMASK(0, 0)
#define QSYS_STAT_CFG_DROP_COUNT_EGRESS_X(x)     ((x) & GENMASK(0, 0))

/*      QSYS:SYSTEM:EEE_CFG */
#define QSYS_EEE_CFG(r)           TARGET_QSYS,0,1,28008,0,1,172,80,r,8,4

#define QSYS_EEE_CFG_EEE_FAST_QUEUES(x)          ((x) & GENMASK(7, 0))
#define QSYS_EEE_CFG_EEE_FAST_QUEUES_M           GENMASK(7, 0)
#define QSYS_EEE_CFG_EEE_FAST_QUEUES_X(x)        ((x) & GENMASK(7, 0))

/*      QSYS:SYSTEM:EEE_THRES */
#define QSYS_EEE_THRES            TARGET_QSYS,0,1,28008,0,1,172,112,0,1,4

#define QSYS_EEE_THRES_EEE_HIGH_BYTES(x)         (((x) << 8) & GENMASK(15, 8))
#define QSYS_EEE_THRES_EEE_HIGH_BYTES_M          GENMASK(15, 8)
#define QSYS_EEE_THRES_EEE_HIGH_BYTES_X(x)       (((x) & GENMASK(15, 8)) >> 8)

#define QSYS_EEE_THRES_EEE_HIGH_FRAMES(x)        ((x) & GENMASK(7, 0))
#define QSYS_EEE_THRES_EEE_HIGH_FRAMES_M         GENMASK(7, 0)
#define QSYS_EEE_THRES_EEE_HIGH_FRAMES_X(x)      ((x) & GENMASK(7, 0))

/*      QSYS:SYSTEM:IGR_NO_SHARING */
#define QSYS_IGR_NO_SHARING       TARGET_QSYS,0,1,28008,0,1,172,116,0,1,4

#define QSYS_IGR_NO_SHARING_IGR_NO_SHARING(x)    ((x) & GENMASK(8, 0))
#define QSYS_IGR_NO_SHARING_IGR_NO_SHARING_M     GENMASK(8, 0)
#define QSYS_IGR_NO_SHARING_IGR_NO_SHARING_X(x)  ((x) & GENMASK(8, 0))

/*      QSYS:SYSTEM:EGR_NO_SHARING */
#define QSYS_EGR_NO_SHARING       TARGET_QSYS,0,1,28008,0,1,172,120,0,1,4

#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING(x)    ((x) & GENMASK(8, 0))
#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING_M     GENMASK(8, 0)
#define QSYS_EGR_NO_SHARING_EGR_NO_SHARING_X(x)  ((x) & GENMASK(8, 0))

/*      QSYS:SYSTEM:SW_STATUS */
#define QSYS_SW_STATUS(r)         TARGET_QSYS,0,1,28008,0,1,172,124,r,9,4

#define QSYS_SW_STATUS_EQ_AVAIL(x)               ((x) & GENMASK(7, 0))
#define QSYS_SW_STATUS_EQ_AVAIL_M                GENMASK(7, 0)
#define QSYS_SW_STATUS_EQ_AVAIL_X(x)             ((x) & GENMASK(7, 0))

/*      QSYS:SYSTEM:EXT_CPU_CFG */
#define QSYS_EXT_CPU_CFG          TARGET_QSYS,0,1,28008,0,1,172,160,0,1,4

#define QSYS_EXT_CPU_CFG_EXT_CPU_KILL_ENA(x)     (((x) << 14) & GENMASK(14, 14))
#define QSYS_EXT_CPU_CFG_EXT_CPU_KILL_ENA_M      GENMASK(14, 14)
#define QSYS_EXT_CPU_CFG_EXT_CPU_KILL_ENA_X(x)   (((x) & GENMASK(14, 14)) >> 14)

#define QSYS_EXT_CPU_CFG_INT_CPU_KILL_ENA(x)     (((x) << 13) & GENMASK(13, 13))
#define QSYS_EXT_CPU_CFG_INT_CPU_KILL_ENA_M      GENMASK(13, 13)
#define QSYS_EXT_CPU_CFG_INT_CPU_KILL_ENA_X(x)   (((x) & GENMASK(13, 13)) >> 13)

#define QSYS_EXT_CPU_CFG_EXT_CPU_PORT(x)         (((x) << 8) & GENMASK(12, 8))
#define QSYS_EXT_CPU_CFG_EXT_CPU_PORT_M          GENMASK(12, 8)
#define QSYS_EXT_CPU_CFG_EXT_CPU_PORT_X(x)       (((x) & GENMASK(12, 8)) >> 8)

#define QSYS_EXT_CPU_CFG_EXT_CPUQ_MSK(x)         ((x) & GENMASK(7, 0))
#define QSYS_EXT_CPU_CFG_EXT_CPUQ_MSK_M          GENMASK(7, 0)
#define QSYS_EXT_CPU_CFG_EXT_CPUQ_MSK_X(x)       ((x) & GENMASK(7, 0))

/*      QSYS:SYSTEM:CPU_GROUP_MAP */
#define QSYS_CPU_GROUP_MAP        TARGET_QSYS,0,1,28008,0,1,172,164,0,1,4

#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP(x)      ((x) & GENMASK(7, 0))
#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP_M       GENMASK(7, 0)
#define QSYS_CPU_GROUP_MAP_CPU_GROUP_MAP_X(x)    ((x) & GENMASK(7, 0))

/*      QSYS:SYSTEM:PTP_DOMAIN_CFG */
#define QSYS_PTP_DOMAIN_CFG       TARGET_QSYS,0,1,28008,0,1,172,168,0,1,4

#define QSYS_PTP_DOMAIN_CFG_PTP_DOMAIN(x)        ((x) & GENMASK(1, 0))
#define QSYS_PTP_DOMAIN_CFG_PTP_DOMAIN_M         GENMASK(1, 0)
#define QSYS_PTP_DOMAIN_CFG_PTP_DOMAIN_X(x)      ((x) & GENMASK(1, 0))

/*      QSYS:QMAP:QMAP */
#define QSYS_QMAP(g)              TARGET_QSYS,0,1,28180,g,10,4,0,0,1,4

#define QSYS_QMAP_SE_BASE(x)                     (((x) << 5) & GENMASK(12, 5))
#define QSYS_QMAP_SE_BASE_M                      GENMASK(12, 5)
#define QSYS_QMAP_SE_BASE_X(x)                   (((x) & GENMASK(12, 5)) >> 5)

#define QSYS_QMAP_SE_IDX_SEL(x)                  (((x) << 2) & GENMASK(4, 2))
#define QSYS_QMAP_SE_IDX_SEL_M                   GENMASK(4, 2)
#define QSYS_QMAP_SE_IDX_SEL_X(x)                (((x) & GENMASK(4, 2)) >> 2)

#define QSYS_QMAP_SE_INP_SEL(x)                  ((x) & GENMASK(1, 0))
#define QSYS_QMAP_SE_INP_SEL_M                   GENMASK(1, 0)
#define QSYS_QMAP_SE_INP_SEL_X(x)                ((x) & GENMASK(1, 0))

/*      QSYS:SGRP:FLOW_QUEUE_GRP */
#define QSYS_FLOW_QUEUE_GRP       TARGET_QSYS,0,1,28000,0,1,4,0,0,1,4

#define QSYS_FLOW_QUEUE_GRP_FLOW_QGRP(x)         ((x) & GENMASK(6, 0))
#define QSYS_FLOW_QUEUE_GRP_FLOW_QGRP_M          GENMASK(6, 0)
#define QSYS_FLOW_QUEUE_GRP_FLOW_QGRP_X(x)       ((x) & GENMASK(6, 0))

/*      QSYS:RES_QOS_ADV:RED_PROFILE */
#define QSYS_RED_PROFILE(r)       TARGET_QSYS,0,1,28220,0,1,68,0,r,16,4

#define QSYS_RED_PROFILE_WM_RED_LOW(x)           (((x) << 5) & GENMASK(9, 5))
#define QSYS_RED_PROFILE_WM_RED_LOW_M            GENMASK(9, 5)
#define QSYS_RED_PROFILE_WM_RED_LOW_X(x)         (((x) & GENMASK(9, 5)) >> 5)

#define QSYS_RED_PROFILE_WM_RED_HIGH(x)          ((x) & GENMASK(4, 0))
#define QSYS_RED_PROFILE_WM_RED_HIGH_M           GENMASK(4, 0)
#define QSYS_RED_PROFILE_WM_RED_HIGH_X(x)        ((x) & GENMASK(4, 0))

/*      QSYS:RES_QOS_ADV:RES_QOS_MODE */
#define QSYS_RES_QOS_MODE         TARGET_QSYS,0,1,28220,0,1,68,64,0,1,4

#define QSYS_RES_QOS_MODE_RES_QOS_RSRVD(x)       ((x) & GENMASK(7, 0))
#define QSYS_RES_QOS_MODE_RES_QOS_RSRVD_M        GENMASK(7, 0)
#define QSYS_RES_QOS_MODE_RES_QOS_RSRVD_X(x)     ((x) & GENMASK(7, 0))

/*      QSYS:RES_CTRL:RES_CFG */
#define QSYS_RES_CFG(g)           TARGET_QSYS,0,1,32768,g,1024,8,0,0,1,4

#define QSYS_RES_CFG_WM_HIGH(x)                  ((x) & GENMASK(5, 0))
#define QSYS_RES_CFG_WM_HIGH_M                   GENMASK(5, 0)
#define QSYS_RES_CFG_WM_HIGH_X(x)                ((x) & GENMASK(5, 0))

/*      QSYS:RES_CTRL:RES_STAT */
#define QSYS_RES_STAT(g)          TARGET_QSYS,0,1,32768,g,1024,8,4,0,1,4

#define QSYS_RES_STAT_INUSE(x)                   (((x) << 9) & GENMASK(17, 9))
#define QSYS_RES_STAT_INUSE_M                    GENMASK(17, 9)
#define QSYS_RES_STAT_INUSE_X(x)                 (((x) & GENMASK(17, 9)) >> 9)

#define QSYS_RES_STAT_MAXUSE(x)                  ((x) & GENMASK(8, 0))
#define QSYS_RES_STAT_MAXUSE_M                   GENMASK(8, 0)
#define QSYS_RES_STAT_MAXUSE_X(x)                ((x) & GENMASK(8, 0))

/*      QSYS:DROP_CFG:EGR_DROP_MODE */
#define QSYS_EGR_DROP_MODE        TARGET_QSYS,0,1,28288,0,1,4,0,0,1,4

#define QSYS_EGR_DROP_MODE_EGRESS_DROP_MODE(x)   ((x) & GENMASK(8, 0))
#define QSYS_EGR_DROP_MODE_EGRESS_DROP_MODE_M    GENMASK(8, 0)
#define QSYS_EGR_DROP_MODE_EGRESS_DROP_MODE_X(x) ((x) & GENMASK(8, 0))

/*      QSYS:MMGT:EQ_CTRL */
#define QSYS_EQ_CTRL              TARGET_QSYS,0,1,28292,0,1,4,0,0,1,4

#define QSYS_EQ_CTRL_FP_FREE_CNT(x)              ((x) & GENMASK(15, 0))
#define QSYS_EQ_CTRL_FP_FREE_CNT_M               GENMASK(15, 0)
#define QSYS_EQ_CTRL_FP_FREE_CNT_X(x)            ((x) & GENMASK(15, 0))

/*      QSYS:MISC:EVENTS_CORE */
#define QSYS_EVENTS_CORE          TARGET_QSYS,0,1,28296,0,1,4,0,0,1,4

#define QSYS_EVENTS_CORE_EV_FDC(x)               (((x) << 2) & GENMASK(4, 2))
#define QSYS_EVENTS_CORE_EV_FDC_M                GENMASK(4, 2)
#define QSYS_EVENTS_CORE_EV_FDC_X(x)             (((x) & GENMASK(4, 2)) >> 2)

#define QSYS_EVENTS_CORE_EV_FRD(x)               ((x) & GENMASK(1, 0))
#define QSYS_EVENTS_CORE_EV_FRD_M                GENMASK(1, 0)
#define QSYS_EVENTS_CORE_EV_FRD_X(x)             ((x) & GENMASK(1, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_0 */
#define QSYS_QMAXSDU_CFG_0(r)     TARGET_QSYS,0,1,28300,0,1,288,0,r,9,4

#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_0_QMAXSDU_0_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_1 */
#define QSYS_QMAXSDU_CFG_1(r)     TARGET_QSYS,0,1,28300,0,1,288,36,r,9,4

#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_1_QMAXSDU_1_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_2 */
#define QSYS_QMAXSDU_CFG_2(r)     TARGET_QSYS,0,1,28300,0,1,288,72,r,9,4

#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_2_QMAXSDU_2_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_3 */
#define QSYS_QMAXSDU_CFG_3(r)     TARGET_QSYS,0,1,28300,0,1,288,108,r,9,4

#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_3_QMAXSDU_3_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_4 */
#define QSYS_QMAXSDU_CFG_4(r)     TARGET_QSYS,0,1,28300,0,1,288,144,r,9,4

#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_4_QMAXSDU_4_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_5 */
#define QSYS_QMAXSDU_CFG_5(r)     TARGET_QSYS,0,1,28300,0,1,288,180,r,9,4

#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_5_QMAXSDU_5_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_6 */
#define QSYS_QMAXSDU_CFG_6(r)     TARGET_QSYS,0,1,28300,0,1,288,216,r,9,4

#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_6_QMAXSDU_6_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:Q_MAX_SDU:QMAXSDU_CFG_7 */
#define QSYS_QMAXSDU_CFG_7(r)     TARGET_QSYS,0,1,28300,0,1,288,252,r,9,4

#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7(x)          ((x) & GENMASK(15, 0))
#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7_M           GENMASK(15, 0)
#define QSYS_QMAXSDU_CFG_7_QMAXSDU_7_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:PREEMPTION:PREEMPT_CFG */
#define QSYS_PREEMPT_CFG(r)       TARGET_QSYS,0,1,28588,0,1,32,0,r,8,4

#define QSYS_PREEMPT_CFG_P_QUEUES(x)             ((x) & GENMASK(7, 0))
#define QSYS_PREEMPT_CFG_P_QUEUES_M              GENMASK(7, 0)
#define QSYS_PREEMPT_CFG_P_QUEUES_X(x)           ((x) & GENMASK(7, 0))

#define QSYS_PREEMPT_CFG_STRICT_IPG(x)           (((x) << 12) & GENMASK(13, 12))
#define QSYS_PREEMPT_CFG_STRICT_IPG_M            GENMASK(13, 12)
#define QSYS_PREEMPT_CFG_STRICT_IPG_X(x)         (((x) & GENMASK(13, 12)) >> 12)

/*      QSYS:STORM_POLICE:STORMLIM_BURST */
#define QSYS_STORMLIM_BURST       TARGET_QSYS,0,1,28620,0,1,28,0,0,1,4

#define QSYS_STORMLIM_BURST_STORM_BURST(x)       ((x) & GENMASK(3, 0))
#define QSYS_STORMLIM_BURST_STORM_BURST_M        GENMASK(3, 0)
#define QSYS_STORMLIM_BURST_STORM_BURST_X(x)     ((x) & GENMASK(3, 0))

/*      QSYS:STORM_POLICE:STORMLIM_CFG */
#define QSYS_STORMLIM_CFG(r)      TARGET_QSYS,0,1,28620,0,1,28,4,r,3,4

#define QSYS_STORMLIM_CFG_STORM_CPU_REDIR(x)     (((x) << 7) & GENMASK(7, 7))
#define QSYS_STORMLIM_CFG_STORM_CPU_REDIR_M      GENMASK(7, 7)
#define QSYS_STORMLIM_CFG_STORM_CPU_REDIR_X(x)   (((x) & GENMASK(7, 7)) >> 7)

#define QSYS_STORMLIM_CFG_STORM_RATE(x)          (((x) << 3) & GENMASK(6, 3))
#define QSYS_STORMLIM_CFG_STORM_RATE_M           GENMASK(6, 3)
#define QSYS_STORMLIM_CFG_STORM_RATE_X(x)        (((x) & GENMASK(6, 3)) >> 3)

#define QSYS_STORMLIM_CFG_STORM_UNIT(x)          (((x) << 2) & GENMASK(2, 2))
#define QSYS_STORMLIM_CFG_STORM_UNIT_M           GENMASK(2, 2)
#define QSYS_STORMLIM_CFG_STORM_UNIT_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define QSYS_STORMLIM_CFG_STORM_MODE(x)          ((x) & GENMASK(1, 0))
#define QSYS_STORMLIM_CFG_STORM_MODE_M           GENMASK(1, 0)
#define QSYS_STORMLIM_CFG_STORM_MODE_X(x)        ((x) & GENMASK(1, 0))

/*      QSYS:STORM_POLICE:STORMLIM_STAT */
#define QSYS_STORMLIM_STAT(r)     TARGET_QSYS,0,1,28620,0,1,28,16,r,3,4

/*      QSYS:HSCH:CIR_CFG */
#define QSYS_CIR_CFG(g)           TARGET_QSYS,0,1,16384,g,90,128,0,0,1,4

#define QSYS_CIR_CFG_CIR_RATE(x)                 (((x) << 6) & GENMASK(20, 6))
#define QSYS_CIR_CFG_CIR_RATE_M                  GENMASK(20, 6)
#define QSYS_CIR_CFG_CIR_RATE_X(x)               (((x) & GENMASK(20, 6)) >> 6)

#define QSYS_CIR_CFG_CIR_BURST(x)                ((x) & GENMASK(5, 0))
#define QSYS_CIR_CFG_CIR_BURST_M                 GENMASK(5, 0)
#define QSYS_CIR_CFG_CIR_BURST_X(x)              ((x) & GENMASK(5, 0))

/*      QSYS:HSCH:EIR_CFG */
#define QSYS_EIR_CFG(g)           TARGET_QSYS,0,1,16384,g,90,128,4,0,1,4

#define QSYS_EIR_CFG_EIR_RATE(x)                 (((x) << 7) & GENMASK(21, 7))
#define QSYS_EIR_CFG_EIR_RATE_M                  GENMASK(21, 7)
#define QSYS_EIR_CFG_EIR_RATE_X(x)               (((x) & GENMASK(21, 7)) >> 7)

#define QSYS_EIR_CFG_EIR_BURST(x)                (((x) << 1) & GENMASK(6, 1))
#define QSYS_EIR_CFG_EIR_BURST_M                 GENMASK(6, 1)
#define QSYS_EIR_CFG_EIR_BURST_X(x)              (((x) & GENMASK(6, 1)) >> 1)

#define QSYS_EIR_CFG_EIR_MARK_ENA(x)             ((x) & GENMASK(0, 0))
#define QSYS_EIR_CFG_EIR_MARK_ENA_M              GENMASK(0, 0)
#define QSYS_EIR_CFG_EIR_MARK_ENA_X(x)           ((x) & GENMASK(0, 0))

/*      QSYS:HSCH:SE_CFG */
#define QSYS_SE_CFG(g)            TARGET_QSYS,0,1,16384,g,90,128,8,0,1,4

#define QSYS_SE_CFG_SE_DWRR_CNT(x)               (((x) << 6) & GENMASK(9, 6))
#define QSYS_SE_CFG_SE_DWRR_CNT_M                GENMASK(9, 6)
#define QSYS_SE_CFG_SE_DWRR_CNT_X(x)             (((x) & GENMASK(9, 6)) >> 6)

#define QSYS_SE_CFG_SE_RR_ENA(x)                 (((x) << 5) & GENMASK(5, 5))
#define QSYS_SE_CFG_SE_RR_ENA_M                  GENMASK(5, 5)
#define QSYS_SE_CFG_SE_RR_ENA_X(x)               (((x) & GENMASK(5, 5)) >> 5)

#define QSYS_SE_CFG_SE_AVB_ENA(x)                (((x) << 4) & GENMASK(4, 4))
#define QSYS_SE_CFG_SE_AVB_ENA_M                 GENMASK(4, 4)
#define QSYS_SE_CFG_SE_AVB_ENA_X(x)              (((x) & GENMASK(4, 4)) >> 4)

#define QSYS_SE_CFG_SE_FRM_MODE(x)               (((x) << 2) & GENMASK(3, 2))
#define QSYS_SE_CFG_SE_FRM_MODE_M                GENMASK(3, 2)
#define QSYS_SE_CFG_SE_FRM_MODE_X(x)             (((x) & GENMASK(3, 2)) >> 2)

#define QSYS_SE_CFG_SE_EXC_ENA(x)                (((x) << 1) & GENMASK(1, 1))
#define QSYS_SE_CFG_SE_EXC_ENA_M                 GENMASK(1, 1)
#define QSYS_SE_CFG_SE_EXC_ENA_X(x)              (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_SE_CFG_SE_EXC_FWD(x)                ((x) & GENMASK(0, 0))
#define QSYS_SE_CFG_SE_EXC_FWD_M                 GENMASK(0, 0)
#define QSYS_SE_CFG_SE_EXC_FWD_X(x)              ((x) & GENMASK(0, 0))

/*      QSYS:HSCH:SE_DWRR_CFG */
#define QSYS_SE_DWRR_CFG(g,r)     TARGET_QSYS,0,1,16384,g,90,128,12,r,12,4

#define QSYS_SE_DWRR_CFG_DWRR_COST(x)            ((x) & GENMASK(4, 0))
#define QSYS_SE_DWRR_CFG_DWRR_COST_M             GENMASK(4, 0)
#define QSYS_SE_DWRR_CFG_DWRR_COST_X(x)          ((x) & GENMASK(4, 0))

/*      QSYS:HSCH:SE_CONNECT */
#define QSYS_SE_CONNECT(g)        TARGET_QSYS,0,1,16384,g,90,128,60,0,1,4

#define QSYS_SE_CONNECT_SE_OUTP_IDX(x)           (((x) << 17) & GENMASK(24, 17))
#define QSYS_SE_CONNECT_SE_OUTP_IDX_M            GENMASK(24, 17)
#define QSYS_SE_CONNECT_SE_OUTP_IDX_X(x)         (((x) & GENMASK(24, 17)) >> 17)

#define QSYS_SE_CONNECT_SE_INP_IDX(x)            (((x) << 9) & GENMASK(16, 9))
#define QSYS_SE_CONNECT_SE_INP_IDX_M             GENMASK(16, 9)
#define QSYS_SE_CONNECT_SE_INP_IDX_X(x)          (((x) & GENMASK(16, 9)) >> 9)

#define QSYS_SE_CONNECT_SE_OUTP_CON(x)           (((x) << 5) & GENMASK(8, 5))
#define QSYS_SE_CONNECT_SE_OUTP_CON_M            GENMASK(8, 5)
#define QSYS_SE_CONNECT_SE_OUTP_CON_X(x)         (((x) & GENMASK(8, 5)) >> 5)

#define QSYS_SE_CONNECT_SE_INP_CNT(x)            (((x) << 1) & GENMASK(4, 1))
#define QSYS_SE_CONNECT_SE_INP_CNT_M             GENMASK(4, 1)
#define QSYS_SE_CONNECT_SE_INP_CNT_X(x)          (((x) & GENMASK(4, 1)) >> 1)

#define QSYS_SE_CONNECT_SE_TERMINAL(x)           ((x) & GENMASK(0, 0))
#define QSYS_SE_CONNECT_SE_TERMINAL_M            GENMASK(0, 0)
#define QSYS_SE_CONNECT_SE_TERMINAL_X(x)         ((x) & GENMASK(0, 0))

/*      QSYS:HSCH:SE_DLB_SENSE */
#define QSYS_SE_DLB_SENSE(g)      TARGET_QSYS,0,1,16384,g,90,128,64,0,1,4

#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO(x)         (((x) << 11) & GENMASK(13, 11))
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_M          GENMASK(13, 11)
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_X(x)       (((x) & GENMASK(13, 11)) >> 11)

#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT(x)        (((x) << 7) & GENMASK(10, 7))
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_M         GENMASK(10, 7)
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_X(x)      (((x) & GENMASK(10, 7)) >> 7)

#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT(x)        (((x) << 3) & GENMASK(6, 3))
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_M         GENMASK(6, 3)
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_X(x)      (((x) & GENMASK(6, 3)) >> 3)

#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA(x)     (((x) << 2) & GENMASK(2, 2))
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA_M      GENMASK(2, 2)
#define QSYS_SE_DLB_SENSE_SE_DLB_PRIO_ENA_X(x)   (((x) & GENMASK(2, 2)) >> 2)

#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA(x)    (((x) << 1) & GENMASK(1, 1))
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA_M     GENMASK(1, 1)
#define QSYS_SE_DLB_SENSE_SE_DLB_SPORT_ENA_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA(x)    ((x) & GENMASK(0, 0))
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA_M     GENMASK(0, 0)
#define QSYS_SE_DLB_SENSE_SE_DLB_DPORT_ENA_X(x)  ((x) & GENMASK(0, 0))

/*      QSYS:HSCH:CIR_STATE */
#define QSYS_CIR_STATE(g)         TARGET_QSYS,0,1,16384,g,90,128,68,0,1,4

#define QSYS_CIR_STATE_CIR_LVL(x)                (((x) << 4) & GENMASK(25, 4))
#define QSYS_CIR_STATE_CIR_LVL_M                 GENMASK(25, 4)
#define QSYS_CIR_STATE_CIR_LVL_X(x)              (((x) & GENMASK(25, 4)) >> 4)

#define QSYS_CIR_STATE_SHP_TIME(x)               ((x) & GENMASK(3, 0))
#define QSYS_CIR_STATE_SHP_TIME_M                GENMASK(3, 0)
#define QSYS_CIR_STATE_SHP_TIME_X(x)             ((x) & GENMASK(3, 0))

/*      QSYS:HSCH:EIR_STATE */
#define QSYS_EIR_STATE(g)         TARGET_QSYS,0,1,16384,g,90,128,72,0,1,4

#define QSYS_EIR_STATE_EIR_LVL(x)                ((x) & GENMASK(21, 0))
#define QSYS_EIR_STATE_EIR_LVL_M                 GENMASK(21, 0)
#define QSYS_EIR_STATE_EIR_LVL_X(x)              ((x) & GENMASK(21, 0))

/*      QSYS:HSCH:SE_STATE */
#define QSYS_SE_STATE(g)          TARGET_QSYS,0,1,16384,g,90,128,76,0,1,4

#define QSYS_SE_STATE_SE_OUTP_LVL(x)             (((x) << 1) & GENMASK(2, 1))
#define QSYS_SE_STATE_SE_OUTP_LVL_M              GENMASK(2, 1)
#define QSYS_SE_STATE_SE_OUTP_LVL_X(x)           (((x) & GENMASK(2, 1)) >> 1)

#define QSYS_SE_STATE_SE_WAS_YEL(x)              ((x) & GENMASK(0, 0))
#define QSYS_SE_STATE_SE_WAS_YEL_M               GENMASK(0, 0)
#define QSYS_SE_STATE_SE_WAS_YEL_X(x)            ((x) & GENMASK(0, 0))

/*      QSYS:HSCH_MISC:HSCH_MISC_CFG */
#define QSYS_HSCH_MISC_CFG        TARGET_QSYS,0,1,28648,0,1,4,0,0,1,4

#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD(x)     (((x) << 7) & GENMASK(7, 7))
#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD_M      GENMASK(7, 7)
#define QSYS_HSCH_MISC_CFG_SE_CONNECT_VLD_X(x)   (((x) & GENMASK(7, 7)) >> 7)

#define QSYS_HSCH_MISC_CFG_FRM_ADJ(x)            (((x) << 2) & GENMASK(6, 2))
#define QSYS_HSCH_MISC_CFG_FRM_ADJ_M             GENMASK(6, 2)
#define QSYS_HSCH_MISC_CFG_FRM_ADJ_X(x)          (((x) & GENMASK(6, 2)) >> 2)

#define QSYS_HSCH_MISC_CFG_LEAK_DIS(x)           (((x) << 1) & GENMASK(1, 1))
#define QSYS_HSCH_MISC_CFG_LEAK_DIS_M            GENMASK(1, 1)
#define QSYS_HSCH_MISC_CFG_LEAK_DIS_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD(x)        ((x) & GENMASK(0, 0))
#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD_M         GENMASK(0, 0)
#define QSYS_HSCH_MISC_CFG_PFC_BYP_UPD_X(x)      ((x) & GENMASK(0, 0))

/*      QSYS:TAS_CONFIG:TAS_CFG_CTRL */
#define QSYS_TAS_CFG_CTRL         TARGET_QSYS,0,1,28652,0,1,12,0,0,1,4

#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX(x)        (((x) << 14) & GENMASK(18, 14))
#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX_M         GENMASK(18, 14)
#define QSYS_TAS_CFG_CTRL_LIST_NUM_MAX_X(x)      (((x) & GENMASK(18, 14)) >> 14)

#define QSYS_TAS_CFG_CTRL_LIST_NUM(x)            (((x) << 9) & GENMASK(13, 9))
#define QSYS_TAS_CFG_CTRL_LIST_NUM_M             GENMASK(13, 9)
#define QSYS_TAS_CFG_CTRL_LIST_NUM_X(x)          (((x) & GENMASK(13, 9)) >> 9)

#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q(x)     (((x) << 8) & GENMASK(8, 8))
#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q_M      GENMASK(8, 8)
#define QSYS_TAS_CFG_CTRL_ALWAYS_GB_SCH_Q_X(x)   (((x) & GENMASK(8, 8)) >> 8)

#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM(x)       ((x) & GENMASK(7, 0))
#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM_M        GENMASK(7, 0)
#define QSYS_TAS_CFG_CTRL_GCL_ENTRY_NUM_X(x)     ((x) & GENMASK(7, 0))

/*      QSYS:TAS_CONFIG:TAS_GS_CTRL */
#define QSYS_TAS_GS_CTRL          TARGET_QSYS,0,1,28652,0,1,12,4,0,1,4

#define QSYS_TAS_GS_CTRL_HSCH_POS(x)             ((x) & GENMASK(2, 0))
#define QSYS_TAS_GS_CTRL_HSCH_POS_M              GENMASK(2, 0)
#define QSYS_TAS_GS_CTRL_HSCH_POS_X(x)           ((x) & GENMASK(2, 0))

/*      QSYS:TAS_CONFIG:TAS_STM_CFG */
#define QSYS_TAS_STM_CFG          TARGET_QSYS,0,1,28652,0,1,12,8,0,1,4

#define QSYS_TAS_STM_CFG_REVISIT_DLY(x)          ((x) & GENMASK(7, 0))
#define QSYS_TAS_STM_CFG_REVISIT_DLY_M           GENMASK(7, 0)
#define QSYS_TAS_STM_CFG_REVISIT_DLY_X(x)        ((x) & GENMASK(7, 0))

/*      QSYS:TAS_PROFILE_CFG:TAS_QMAXSDU_CFG */
#define QSYS_TAS_QMAXSDU_CFG(g,r) TARGET_QSYS,0,1,30720,g,16,64,0,r,8,4

#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL(x)      ((x) & GENMASK(7, 0))
#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL_M       GENMASK(7, 0)
#define QSYS_TAS_QMAXSDU_CFG_QMAXSDU_VAL_X(x)    ((x) & GENMASK(7, 0))

/*      QSYS:TAS_PROFILE_CFG:TAS_PROFILE_CFG */
#define QSYS_TAS_PROFILE_CFG(g)   TARGET_QSYS,0,1,30720,g,16,64,32,0,1,4

#define QSYS_TAS_PROFILE_CFG_PORT_NUM(x)         (((x) << 19) & GENMASK(21, 19))
#define QSYS_TAS_PROFILE_CFG_PORT_NUM_M          GENMASK(21, 19)
#define QSYS_TAS_PROFILE_CFG_PORT_NUM_X(x)       (((x) & GENMASK(21, 19)) >> 19)

#define QSYS_TAS_PROFILE_CFG_LINK_SPEED(x)       (((x) << 16) & GENMASK(18, 16))
#define QSYS_TAS_PROFILE_CFG_LINK_SPEED_M        GENMASK(18, 16)
#define QSYS_TAS_PROFILE_CFG_LINK_SPEED_X(x)     (((x) & GENMASK(18, 16)) >> 16)

#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES(x)       (((x) << 8) & GENMASK(15, 8))
#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES_M        GENMASK(15, 8)
#define QSYS_TAS_PROFILE_CFG_SCH_QUEUES_X(x)     (((x) & GENMASK(15, 8)) >> 8)

#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE(x)      ((x) & GENMASK(7, 0))
#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE_M       GENMASK(7, 0)
#define QSYS_TAS_PROFILE_CFG_HOLDADVANCE_X(x)    ((x) & GENMASK(7, 0))

/*      QSYS:TAS_LIST_CFG:TAS_BT_NSEC */
#define QSYS_TAS_BT_NSEC          TARGET_QSYS,0,1,27904,0,1,64,0,0,1,4

#define QSYS_TAS_BT_NSEC_NSEC(x)                 ((x) & GENMASK(29, 0))
#define QSYS_TAS_BT_NSEC_NSEC_M                  GENMASK(29, 0)
#define QSYS_TAS_BT_NSEC_NSEC_X(x)               ((x) & GENMASK(29, 0))

/*      QSYS:TAS_LIST_CFG:TAS_BT_SEC_LSB */
#define QSYS_TAS_BT_SEC_LSB       TARGET_QSYS,0,1,27904,0,1,64,4,0,1,4

/*      QSYS:TAS_LIST_CFG:TAS_BT_SEC_MSB */
#define QSYS_TAS_BT_SEC_MSB       TARGET_QSYS,0,1,27904,0,1,64,8,0,1,4

#define QSYS_TAS_BT_SEC_MSB_SEC_MSB(x)           ((x) & GENMASK(15, 0))
#define QSYS_TAS_BT_SEC_MSB_SEC_MSB_M            GENMASK(15, 0)
#define QSYS_TAS_BT_SEC_MSB_SEC_MSB_X(x)         ((x) & GENMASK(15, 0))

/*      QSYS:TAS_LIST_CFG:TAS_NTM_NSEC */
#define QSYS_TAS_NTM_NSEC         TARGET_QSYS,0,1,27904,0,1,64,12,0,1,4

#define QSYS_TAS_NTM_NSEC_NSEC(x)                ((x) & GENMASK(29, 0))
#define QSYS_TAS_NTM_NSEC_NSEC_M                 GENMASK(29, 0)
#define QSYS_TAS_NTM_NSEC_NSEC_X(x)              ((x) & GENMASK(29, 0))

/*      QSYS:TAS_LIST_CFG:TAS_NTM_SEC_LSB */
#define QSYS_TAS_NTM_SEC_LSB      TARGET_QSYS,0,1,27904,0,1,64,16,0,1,4

/*      QSYS:TAS_LIST_CFG:TAS_NTM_SEC_MSB */
#define QSYS_TAS_NTM_SEC_MSB      TARGET_QSYS,0,1,27904,0,1,64,20,0,1,4

#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB(x)          ((x) & GENMASK(15, 0))
#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB_M           GENMASK(15, 0)
#define QSYS_TAS_NTM_SEC_MSB_SEC_MSB_X(x)        ((x) & GENMASK(15, 0))

/*      QSYS:TAS_LIST_CFG:TAS_CT_CFG */
#define QSYS_TAS_CT_CFG           TARGET_QSYS,0,1,27904,0,1,64,24,0,1,4

/*      QSYS:TAS_LIST_CFG:TAS_STARTUP_CFG */
#define QSYS_TAS_STARTUP_CFG      TARGET_QSYS,0,1,27904,0,1,64,28,0,1,4

#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME(x)     ((x) & GENMASK(21, 0))
#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME_M      GENMASK(21, 0)
#define QSYS_TAS_STARTUP_CFG_STARTUP_TIME_X(x)   ((x) & GENMASK(21, 0))

#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX(x)     (((x) << 23) & GENMASK(27, 23))
#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX_M      GENMASK(27, 23)
#define QSYS_TAS_STARTUP_CFG_OBSOLETE_IDX_X(x)   (((x) & GENMASK(27, 23)) >> 23)

#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR(x)    (((x) << 22) & GENMASK(22, 22))
#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR_M     GENMASK(22, 22)
#define QSYS_TAS_STARTUP_CFG_STARTUP_ERROR_X(x)  (((x) & GENMASK(22, 22)) >> 22)

/*      QSYS:TAS_LIST_CFG:TAS_LIST_CFG */
#define QSYS_TAS_LIST_CFG         TARGET_QSYS,0,1,27904,0,1,64,32,0,1,4

#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR(x)      ((x) & GENMASK(7, 0))
#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR_M       GENMASK(7, 0)
#define QSYS_TAS_LIST_CFG_LIST_BASE_ADDR_X(x)    ((x) & GENMASK(7, 0))

/*      QSYS:TAS_LIST_CFG:TAS_LST */
#define QSYS_TAS_LST              TARGET_QSYS,0,1,27904,0,1,64,36,0,1,4

#define QSYS_TAS_LST_CUR_PTR(x)                  (((x) << 3) & GENMASK(10, 3))
#define QSYS_TAS_LST_CUR_PTR_M                   GENMASK(10, 3)
#define QSYS_TAS_LST_CUR_PTR_X(x)                (((x) & GENMASK(10, 3)) >> 3)

#define QSYS_TAS_LST_LIST_STATE(x)               ((x) & GENMASK(2, 0))
#define QSYS_TAS_LST_LIST_STATE_M                GENMASK(2, 0)
#define QSYS_TAS_LST_LIST_STATE_X(x)             ((x) & GENMASK(2, 0))

/*      QSYS:TAS_LIST_CFG:TAS_LST_INT */
#define QSYS_TAS_LST_INT          TARGET_QSYS,0,1,27904,0,1,64,40,0,1,4

/*      QSYS:TAS_GCL_CFG:TAS_GCL_CT_CFG */
#define QSYS_TAS_GCL_CT_CFG       TARGET_QSYS,0,1,27968,0,1,16,0,0,1,4

#define QSYS_TAS_GCL_CT_CFG_GATE_STATE(x)        (((x) << 5) & GENMASK(12, 5))
#define QSYS_TAS_GCL_CT_CFG_GATE_STATE_M         GENMASK(12, 5)
#define QSYS_TAS_GCL_CT_CFG_GATE_STATE_X(x)      (((x) & GENMASK(12, 5)) >> 5)

#define QSYS_TAS_GCL_CT_CFG_HSCH_POS(x)          (((x) << 2) & GENMASK(4, 2))
#define QSYS_TAS_GCL_CT_CFG_HSCH_POS_M           GENMASK(4, 2)
#define QSYS_TAS_GCL_CT_CFG_HSCH_POS_X(x)        (((x) & GENMASK(4, 2)) >> 2)

#define QSYS_TAS_GCL_CT_CFG_OP_TYPE(x)           ((x) & GENMASK(1, 0))
#define QSYS_TAS_GCL_CT_CFG_OP_TYPE_M            GENMASK(1, 0)
#define QSYS_TAS_GCL_CT_CFG_OP_TYPE_X(x)         ((x) & GENMASK(1, 0))

/*      QSYS:TAS_GCL_CFG:TAS_GCL_CT_CFG2 */
#define QSYS_TAS_GCL_CT_CFG2      TARGET_QSYS,0,1,27968,0,1,16,4,0,1,4

#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE(x)     (((x) << 8) & GENMASK(11, 8))
#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE_M      GENMASK(11, 8)
#define QSYS_TAS_GCL_CT_CFG2_PORT_PROFILE_X(x)   (((x) & GENMASK(11, 8)) >> 8)

#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL(x)         ((x) & GENMASK(7, 0))
#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL_M          GENMASK(7, 0)
#define QSYS_TAS_GCL_CT_CFG2_NEXT_GCL_X(x)       ((x) & GENMASK(7, 0))

/*      QSYS:TAS_GCL_CFG:TAS_GCL_TM_CFG */
#define QSYS_TAS_GCL_TM_CFG       TARGET_QSYS,0,1,27968,0,1,16,8,0,1,4

/*      QSYS:HSCH_TAS_STATE:TAS_GATE_STATE */
#define QSYS_TAS_GATE_STATE       TARGET_QSYS,0,1,28004,0,1,4,0,0,1,4

#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE(x)    ((x) & GENMASK(7, 0))
#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE_M     GENMASK(7, 0)
#define QSYS_TAS_GATE_STATE_TAS_GATE_STATE_X(x)  ((x) & GENMASK(7, 0))

/*      QSYS:FRER_MAP:FRER_FIRST */
#define QSYS_FRER_FIRST(g)        TARGET_QSYS,0,1,40960,g,256,32,0,0,1,4

#define QSYS_FRER_FIRST_FRER_FIRST_MEMBER(x)     ((x) & GENMASK(8, 0))
#define QSYS_FRER_FIRST_FRER_FIRST_MEMBER_M      GENMASK(8, 0)
#define QSYS_FRER_FIRST_FRER_FIRST_MEMBER_X(x)   ((x) & GENMASK(8, 0))

/*      QSYS:FRER_MAP:FRER_PORT */
#define QSYS_FRER_PORT(g,r)       TARGET_QSYS,0,1,40960,g,256,32,4,r,4,4

#define QSYS_FRER_PORT_FRER_EGR_PORT(x)          ((x) & GENMASK(3, 0))
#define QSYS_FRER_PORT_FRER_EGR_PORT_M           GENMASK(3, 0)
#define QSYS_FRER_PORT_FRER_EGR_PORT_X(x)        ((x) & GENMASK(3, 0))

/*      QSYS:FRER_CFG:FRER_CFG */
#define QSYS_FRER_CFG             TARGET_QSYS,0,1,28664,0,1,4,0,0,1,4

#define QSYS_FRER_CFG_WATCHDOG_PRESCALER(x)      (((x) << 9) & GENMASK(24, 9))
#define QSYS_FRER_CFG_WATCHDOG_PRESCALER_M       GENMASK(24, 9)
#define QSYS_FRER_CFG_WATCHDOG_PRESCALER_X(x)    (((x) & GENMASK(24, 9)) >> 9)

#define QSYS_FRER_CFG_ADDR(x)                    ((x) & GENMASK(8, 0))
#define QSYS_FRER_CFG_ADDR_M                     GENMASK(8, 0)
#define QSYS_FRER_CFG_ADDR_X(x)                  ((x) & GENMASK(8, 0))

/*      QSYS:FRER_CFG_COMPOUND:FRER_CFG_CMP */
#define QSYS_FRER_CFG_CMP(g)      TARGET_QSYS,0,1,31744,g,256,4,0,0,1,4

#define QSYS_FRER_CFG_CMP_TAKE_NO_SEQUENCE(x)    (((x) << 20) & GENMASK(20, 20))
#define QSYS_FRER_CFG_CMP_TAKE_NO_SEQUENCE_M     GENMASK(20, 20)
#define QSYS_FRER_CFG_CMP_TAKE_NO_SEQUENCE_X(x)  (((x) & GENMASK(20, 20)) >> 20)

#define QSYS_FRER_CFG_CMP_VECTOR_ALGORITHM(x)    (((x) << 19) & GENMASK(19, 19))
#define QSYS_FRER_CFG_CMP_VECTOR_ALGORITHM_M     GENMASK(19, 19)
#define QSYS_FRER_CFG_CMP_VECTOR_ALGORITHM_X(x)  (((x) & GENMASK(19, 19)) >> 19)

#define QSYS_FRER_CFG_CMP_HISTORY_LENGTH(x)      (((x) << 14) & GENMASK(18, 14))
#define QSYS_FRER_CFG_CMP_HISTORY_LENGTH_M       GENMASK(18, 14)
#define QSYS_FRER_CFG_CMP_HISTORY_LENGTH_X(x)    (((x) & GENMASK(18, 14)) >> 14)

#define QSYS_FRER_CFG_CMP_RESET_TICKS(x)         (((x) << 2) & GENMASK(13, 2))
#define QSYS_FRER_CFG_CMP_RESET_TICKS_M          GENMASK(13, 2)
#define QSYS_FRER_CFG_CMP_RESET_TICKS_X(x)       (((x) & GENMASK(13, 2)) >> 2)

#define QSYS_FRER_CFG_CMP_RESET(x)               (((x) << 1) & GENMASK(1, 1))
#define QSYS_FRER_CFG_CMP_RESET_M                GENMASK(1, 1)
#define QSYS_FRER_CFG_CMP_RESET_X(x)             (((x) & GENMASK(1, 1)) >> 1)

#define QSYS_FRER_CFG_CMP_ENABLE(x)              ((x) & GENMASK(0, 0))
#define QSYS_FRER_CFG_CMP_ENABLE_M               GENMASK(0, 0)
#define QSYS_FRER_CFG_CMP_ENABLE_X(x)            ((x) & GENMASK(0, 0))

/*      QSYS:FRER_CFG_MEMBER:FRER_CFG_MBM */
#define QSYS_FRER_CFG_MBM(g)      TARGET_QSYS,0,1,28672,g,512,4,0,0,1,4

#define QSYS_FRER_CFG_MBM_TAKE_NO_SEQUENCE(x)    (((x) << 28) & GENMASK(28, 28))
#define QSYS_FRER_CFG_MBM_TAKE_NO_SEQUENCE_M     GENMASK(28, 28)
#define QSYS_FRER_CFG_MBM_TAKE_NO_SEQUENCE_X(x)  (((x) & GENMASK(28, 28)) >> 28)

#define QSYS_FRER_CFG_MBM_VECTOR_ALGORITHM(x)    (((x) << 27) & GENMASK(27, 27))
#define QSYS_FRER_CFG_MBM_VECTOR_ALGORITHM_M     GENMASK(27, 27)
#define QSYS_FRER_CFG_MBM_VECTOR_ALGORITHM_X(x)  (((x) & GENMASK(27, 27)) >> 27)

#define QSYS_FRER_CFG_MBM_HISTORY_LENGTH(x)      (((x) << 22) & GENMASK(26, 22))
#define QSYS_FRER_CFG_MBM_HISTORY_LENGTH_M       GENMASK(26, 22)
#define QSYS_FRER_CFG_MBM_HISTORY_LENGTH_X(x)    (((x) & GENMASK(26, 22)) >> 22)

#define QSYS_FRER_CFG_MBM_RESET_TICKS(x)         (((x) << 10) & GENMASK(21, 10))
#define QSYS_FRER_CFG_MBM_RESET_TICKS_M          GENMASK(21, 10)
#define QSYS_FRER_CFG_MBM_RESET_TICKS_X(x)       (((x) & GENMASK(21, 10)) >> 10)

#define QSYS_FRER_CFG_MBM_RESET(x)               (((x) << 9) & GENMASK(9, 9))
#define QSYS_FRER_CFG_MBM_RESET_M                GENMASK(9, 9)
#define QSYS_FRER_CFG_MBM_RESET_X(x)             (((x) & GENMASK(9, 9)) >> 9)

#define QSYS_FRER_CFG_MBM_ENABLE(x)              (((x) << 8) & GENMASK(8, 8))
#define QSYS_FRER_CFG_MBM_ENABLE_M               GENMASK(8, 8)
#define QSYS_FRER_CFG_MBM_ENABLE_X(x)            (((x) & GENMASK(8, 8)) >> 8)

#define QSYS_FRER_CFG_MBM_COMPOUND_HANDLE(x)     ((x) & GENMASK(7, 0))
#define QSYS_FRER_CFG_MBM_COMPOUND_HANDLE_M      GENMASK(7, 0)
#define QSYS_FRER_CFG_MBM_COMPOUND_HANDLE_X(x)   ((x) & GENMASK(7, 0))

/*      QSYS:FRER_STA_COMPOUND:FRER_STA_CMP */
#define QSYS_FRER_STA_CMP         TARGET_QSYS,0,1,27984,0,1,8,0,0,1,4

#define QSYS_FRER_STA_CMP_SEQ_NO(x)              (((x) << 13) & GENMASK(28, 13))
#define QSYS_FRER_STA_CMP_SEQ_NO_M               GENMASK(28, 13)
#define QSYS_FRER_STA_CMP_SEQ_NO_X(x)            (((x) & GENMASK(28, 13)) >> 13)

#define QSYS_FRER_STA_CMP_TICKS(x)               (((x) << 1) & GENMASK(12, 1))
#define QSYS_FRER_STA_CMP_TICKS_M                GENMASK(12, 1)
#define QSYS_FRER_STA_CMP_TICKS_X(x)             (((x) & GENMASK(12, 1)) >> 1)

#define QSYS_FRER_STA_CMP_TAKE_ANY(x)            ((x) & GENMASK(0, 0))
#define QSYS_FRER_STA_CMP_TAKE_ANY_M             GENMASK(0, 0)
#define QSYS_FRER_STA_CMP_TAKE_ANY_X(x)          ((x) & GENMASK(0, 0))

/*      QSYS:FRER_STA_COMPOUND:FRER_HST_CMP */
#define QSYS_FRER_HST_CMP         TARGET_QSYS,0,1,27984,0,1,8,4,0,1,4

/*      QSYS:FRER_STA_MEMBER:FRER_STA_MBM */
#define QSYS_FRER_STA_MBM         TARGET_QSYS,0,1,27992,0,1,8,0,0,1,4

#define QSYS_FRER_STA_MBM_SEQ_NO(x)              (((x) << 13) & GENMASK(28, 13))
#define QSYS_FRER_STA_MBM_SEQ_NO_M               GENMASK(28, 13)
#define QSYS_FRER_STA_MBM_SEQ_NO_X(x)            (((x) & GENMASK(28, 13)) >> 13)

#define QSYS_FRER_STA_MBM_TICKS(x)               (((x) << 1) & GENMASK(12, 1))
#define QSYS_FRER_STA_MBM_TICKS_M                GENMASK(12, 1)
#define QSYS_FRER_STA_MBM_TICKS_X(x)             (((x) & GENMASK(12, 1)) >> 1)

#define QSYS_FRER_STA_MBM_TAKE_ANY(x)            ((x) & GENMASK(0, 0))
#define QSYS_FRER_STA_MBM_TAKE_ANY_M             GENMASK(0, 0)
#define QSYS_FRER_STA_MBM_TAKE_ANY_X(x)          ((x) & GENMASK(0, 0))

/*      QSYS:FRER_STA_MEMBER:FRER_HST_MBM */
#define QSYS_FRER_HST_MBM         TARGET_QSYS,0,1,27992,0,1,8,4,0,1,4

/*      QSYS:FRER_CNT_COMPOUND:CNT_CMP_RS */
#define QSYS_CNT_CMP_RS(g)        TARGET_QSYS,0,1,49152,g,256,32,0,0,1,4

/*      QSYS:FRER_CNT_COMPOUND:CNT_CMP_TL */
#define QSYS_CNT_CMP_TL(g)        TARGET_QSYS,0,1,49152,g,256,32,4,0,1,4

/*      QSYS:FRER_CNT_COMPOUND:CNT_CMP_PS */
#define QSYS_CNT_CMP_PS(g)        TARGET_QSYS,0,1,49152,g,256,32,8,0,1,4

/*      QSYS:FRER_CNT_COMPOUND:CNT_CMP_DC */
#define QSYS_CNT_CMP_DC(g)        TARGET_QSYS,0,1,49152,g,256,32,12,0,1,4

/*      QSYS:FRER_CNT_COMPOUND:CNT_CMP_OO */
#define QSYS_CNT_CMP_OO(g)        TARGET_QSYS,0,1,49152,g,256,32,16,0,1,4

/*      QSYS:FRER_CNT_COMPOUND:CNT_CMP_RG */
#define QSYS_CNT_CMP_RG(g)        TARGET_QSYS,0,1,49152,g,256,32,20,0,1,4

/*      QSYS:FRER_CNT_COMPOUND:CNT_CMP_LS */
#define QSYS_CNT_CMP_LS(g)        TARGET_QSYS,0,1,49152,g,256,32,24,0,1,4

/*      QSYS:FRER_CNT_MEMBER:CNT_MBM_RS */
#define QSYS_CNT_MBM_RS(g)        TARGET_QSYS,0,1,0,g,512,32,0,0,1,4

/*      QSYS:FRER_CNT_MEMBER:CNT_MBM_TL */
#define QSYS_CNT_MBM_TL(g)        TARGET_QSYS,0,1,0,g,512,32,4,0,1,4

/*      QSYS:FRER_CNT_MEMBER:CNT_MBM_PS */
#define QSYS_CNT_MBM_PS(g)        TARGET_QSYS,0,1,0,g,512,32,8,0,1,4

/*      QSYS:FRER_CNT_MEMBER:CNT_MBM_DC */
#define QSYS_CNT_MBM_DC(g)        TARGET_QSYS,0,1,0,g,512,32,12,0,1,4

/*      QSYS:FRER_CNT_MEMBER:CNT_MBM_OO */
#define QSYS_CNT_MBM_OO(g)        TARGET_QSYS,0,1,0,g,512,32,16,0,1,4

/*      QSYS:FRER_CNT_MEMBER:CNT_MBM_RG */
#define QSYS_CNT_MBM_RG(g)        TARGET_QSYS,0,1,0,g,512,32,20,0,1,4

/*      QSYS:FRER_CNT_MEMBER:CNT_MBM_LS */
#define QSYS_CNT_MBM_LS(g)        TARGET_QSYS,0,1,0,g,512,32,24,0,1,4

/*      REW:PORT:PORT_VLAN_CFG */
#define REW_PORT_VLAN_CFG(g)      TARGET_REW,0,1,0,g,10,128,0,0,1,4

#define REW_PORT_VLAN_CFG_PORT_TPID(x)           (((x) << 16) & GENMASK(31, 16))
#define REW_PORT_VLAN_CFG_PORT_TPID_M            GENMASK(31, 16)
#define REW_PORT_VLAN_CFG_PORT_TPID_X(x)         (((x) & GENMASK(31, 16)) >> 16)

#define REW_PORT_VLAN_CFG_PORT_DEI(x)            (((x) << 15) & GENMASK(15, 15))
#define REW_PORT_VLAN_CFG_PORT_DEI_M             GENMASK(15, 15)
#define REW_PORT_VLAN_CFG_PORT_DEI_X(x)          (((x) & GENMASK(15, 15)) >> 15)

#define REW_PORT_VLAN_CFG_PORT_PCP(x)            (((x) << 12) & GENMASK(14, 12))
#define REW_PORT_VLAN_CFG_PORT_PCP_M             GENMASK(14, 12)
#define REW_PORT_VLAN_CFG_PORT_PCP_X(x)          (((x) & GENMASK(14, 12)) >> 12)

#define REW_PORT_VLAN_CFG_PORT_VID(x)            ((x) & GENMASK(11, 0))
#define REW_PORT_VLAN_CFG_PORT_VID_M             GENMASK(11, 0)
#define REW_PORT_VLAN_CFG_PORT_VID_X(x)          ((x) & GENMASK(11, 0))

/*      REW:PORT:TAG_CFG */
#define REW_TAG_CFG(g)            TARGET_REW,0,1,0,g,10,128,4,0,1,4

#define REW_TAG_CFG_TAG_CFG(x)                   (((x) << 7) & GENMASK(8, 7))
#define REW_TAG_CFG_TAG_CFG_M                    GENMASK(8, 7)
#define REW_TAG_CFG_TAG_CFG_X(x)                 (((x) & GENMASK(8, 7)) >> 7)

#define REW_TAG_CFG_TAG_TPID_CFG(x)              (((x) << 5) & GENMASK(6, 5))
#define REW_TAG_CFG_TAG_TPID_CFG_M               GENMASK(6, 5)
#define REW_TAG_CFG_TAG_TPID_CFG_X(x)            (((x) & GENMASK(6, 5)) >> 5)

#define REW_TAG_CFG_TAG_VID_CFG(x)               (((x) << 4) & GENMASK(4, 4))
#define REW_TAG_CFG_TAG_VID_CFG_M                GENMASK(4, 4)
#define REW_TAG_CFG_TAG_VID_CFG_X(x)             (((x) & GENMASK(4, 4)) >> 4)

#define REW_TAG_CFG_TAG_PCP_CFG(x)               (((x) << 2) & GENMASK(3, 2))
#define REW_TAG_CFG_TAG_PCP_CFG_M                GENMASK(3, 2)
#define REW_TAG_CFG_TAG_PCP_CFG_X(x)             (((x) & GENMASK(3, 2)) >> 2)

#define REW_TAG_CFG_TAG_DEI_CFG(x)               ((x) & GENMASK(1, 0))
#define REW_TAG_CFG_TAG_DEI_CFG_M                GENMASK(1, 0)
#define REW_TAG_CFG_TAG_DEI_CFG_X(x)             ((x) & GENMASK(1, 0))

/*      REW:PORT:PORT_CFG */
#define REW_PORT_CFG(g)           TARGET_REW,0,1,0,g,10,128,8,0,1,4

#define REW_PORT_CFG_ES0_EN(x)                   (((x) << 4) & GENMASK(4, 4))
#define REW_PORT_CFG_ES0_EN_M                    GENMASK(4, 4)
#define REW_PORT_CFG_ES0_EN_X(x)                 (((x) & GENMASK(4, 4)) >> 4)

#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG(x)    (((x) << 2) & GENMASK(3, 2))
#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG_M     GENMASK(3, 2)
#define REW_PORT_CFG_FCS_UPDATE_NONCPU_CFG_X(x)  (((x) & GENMASK(3, 2)) >> 2)

#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA(x)       (((x) << 1) & GENMASK(1, 1))
#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA_M        GENMASK(1, 1)
#define REW_PORT_CFG_FCS_UPDATE_CPU_ENA_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define REW_PORT_CFG_NO_REWRITE(x)               ((x) & GENMASK(0, 0))
#define REW_PORT_CFG_NO_REWRITE_M                GENMASK(0, 0)
#define REW_PORT_CFG_NO_REWRITE_X(x)             ((x) & GENMASK(0, 0))

/*      REW:PORT:DSCP_CFG */
#define REW_DSCP_CFG(g)           TARGET_REW,0,1,0,g,10,128,12,0,1,4

#define REW_DSCP_CFG_DSCP_REWR_CFG(x)            ((x) & GENMASK(1, 0))
#define REW_DSCP_CFG_DSCP_REWR_CFG_M             GENMASK(1, 0)
#define REW_DSCP_CFG_DSCP_REWR_CFG_X(x)          ((x) & GENMASK(1, 0))

/*      REW:PORT:PCP_DEI_CFG */
#define REW_PCP_DEI_CFG(g,r)      TARGET_REW,0,1,0,g,10,128,16,r,16,4

#define REW_PCP_DEI_CFG_DEI_QOS_VAL(x)           (((x) << 3) & GENMASK(3, 3))
#define REW_PCP_DEI_CFG_DEI_QOS_VAL_M            GENMASK(3, 3)
#define REW_PCP_DEI_CFG_DEI_QOS_VAL_X(x)         (((x) & GENMASK(3, 3)) >> 3)

#define REW_PCP_DEI_CFG_PCP_QOS_VAL(x)           ((x) & GENMASK(2, 0))
#define REW_PCP_DEI_CFG_PCP_QOS_VAL_M            GENMASK(2, 0)
#define REW_PCP_DEI_CFG_PCP_QOS_VAL_X(x)         ((x) & GENMASK(2, 0))

/*      REW:PORT:PTP_MISC_CFG */
#define REW_PTP_MISC_CFG(g)       TARGET_REW,0,1,0,g,10,128,80,0,1,4

#define REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK(x)    (((x) << 2) & GENMASK(2, 2))
#define REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK_M     GENMASK(2, 2)
#define REW_PTP_MISC_CFG_PTP_RSRV_MOVEBACK_X(x)  (((x) & GENMASK(2, 2)) >> 2)

#define REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL(x)    ((x) & GENMASK(1, 0))
#define REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL_M     GENMASK(1, 0)
#define REW_PTP_MISC_CFG_PTP_SIGNATURE_SEL_X(x)  ((x) & GENMASK(1, 0))

/*      REW:PORT:PTP_EDLY_CFG */
#define REW_PTP_EDLY_CFG(g)       TARGET_REW,0,1,0,g,10,128,84,0,1,4

/*      REW:PORT:PTP_IDLY1_CFG */
#define REW_PTP_IDLY1_CFG(g)      TARGET_REW,0,1,0,g,10,128,88,0,1,4

/*      REW:PORT:PTP_IDLY2_CFG */
#define REW_PTP_IDLY2_CFG(g)      TARGET_REW,0,1,0,g,10,128,92,0,1,4

/*      REW:PORT:PTP_SMAC_LOW */
#define REW_PTP_SMAC_LOW(g)       TARGET_REW,0,1,0,g,10,128,96,0,1,4

/*      REW:PORT:PTP_SMAC_HIGH */
#define REW_PTP_SMAC_HIGH(g)      TARGET_REW,0,1,0,g,10,128,100,0,1,4

#define REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH(x)       ((x) & GENMASK(15, 0))
#define REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH_M        GENMASK(15, 0)
#define REW_PTP_SMAC_HIGH_PTP_SMAC_HIGH_X(x)     ((x) & GENMASK(15, 0))

/*      REW:PORT:RED_TAG_CFG */
#define REW_RED_TAG_CFG(g)        TARGET_REW,0,1,0,g,10,128,104,0,1,4

#define REW_RED_TAG_CFG_RED_TAG_CFG(x)           ((x) & GENMASK(0, 0))
#define REW_RED_TAG_CFG_RED_TAG_CFG_M            GENMASK(0, 0)
#define REW_RED_TAG_CFG_RED_TAG_CFG_X(x)         ((x) & GENMASK(0, 0))

/*      REW:PORT:CCM_TX_CFG */
#define REW_CCM_TX_CFG(g)         TARGET_REW,0,1,0,g,10,128,108,0,1,4

#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA(x)        (((x) << 1) & GENMASK(1, 1))
#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA_M         GENMASK(1, 1)
#define REW_CCM_TX_CFG_CCM_SEQ_UPD_ENA_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define REW_CCM_TX_CFG_CCM_TX_RDI(x)             ((x) & GENMASK(0, 0))
#define REW_CCM_TX_CFG_CCM_TX_RDI_M              GENMASK(0, 0)
#define REW_CCM_TX_CFG_CCM_TX_RDI_X(x)           ((x) & GENMASK(0, 0))

/*      REW:PORT:MRP_TX_CFG */
#define REW_MRP_TX_CFG(g,r)       TARGET_REW,0,1,0,g,10,128,112,r,2,4

#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD(x)      (((x) << 22) & GENMASK(22, 22))
#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD_M       GENMASK(22, 22)
#define REW_MRP_TX_CFG_MRP_TIMESTAMP_UPD_X(x)    (((x) & GENMASK(22, 22)) >> 22)

#define REW_MRP_TX_CFG_MRP_SEQ_UPD(x)            (((x) << 21) & GENMASK(21, 21))
#define REW_MRP_TX_CFG_MRP_SEQ_UPD_M             GENMASK(21, 21)
#define REW_MRP_TX_CFG_MRP_SEQ_UPD_X(x)          (((x) & GENMASK(21, 21)) >> 21)

#define REW_MRP_TX_CFG_MRP_MISC_UPD(x)           (((x) << 20) & GENMASK(20, 20))
#define REW_MRP_TX_CFG_MRP_MISC_UPD_M            GENMASK(20, 20)
#define REW_MRP_TX_CFG_MRP_MISC_UPD_X(x)         (((x) & GENMASK(20, 20)) >> 20)

#define REW_MRP_TX_CFG_MRP_STATE(x)              (((x) << 18) & GENMASK(19, 18))
#define REW_MRP_TX_CFG_MRP_STATE_M               GENMASK(19, 18)
#define REW_MRP_TX_CFG_MRP_STATE_X(x)            (((x) & GENMASK(19, 18)) >> 18)

#define REW_MRP_TX_CFG_MRP_PORTROLE(x)           (((x) << 16) & GENMASK(17, 16))
#define REW_MRP_TX_CFG_MRP_PORTROLE_M            GENMASK(17, 16)
#define REW_MRP_TX_CFG_MRP_PORTROLE_X(x)         (((x) & GENMASK(17, 16)) >> 16)

#define REW_MRP_TX_CFG_MRP_TRANS(x)              ((x) & GENMASK(15, 0))
#define REW_MRP_TX_CFG_MRP_TRANS_M               GENMASK(15, 0)
#define REW_MRP_TX_CFG_MRP_TRANS_X(x)            ((x) & GENMASK(15, 0))

/*      REW:PORT:DLR_TX_CFG */
#define REW_DLR_TX_CFG(g,r)       TARGET_REW,0,1,0,g,10,128,120,r,2,4

#define REW_DLR_TX_CFG_DLR_SEQ_UPD_ENA(x)        (((x) << 5) & GENMASK(5, 5))
#define REW_DLR_TX_CFG_DLR_SEQ_UPD_ENA_M         GENMASK(5, 5)
#define REW_DLR_TX_CFG_DLR_SEQ_UPD_ENA_X(x)      (((x) & GENMASK(5, 5)) >> 5)

#define REW_DLR_TX_CFG_DLR_STATE_UPD_ENA(x)      (((x) << 4) & GENMASK(4, 4))
#define REW_DLR_TX_CFG_DLR_STATE_UPD_ENA_M       GENMASK(4, 4)
#define REW_DLR_TX_CFG_DLR_STATE_UPD_ENA_X(x)    (((x) & GENMASK(4, 4)) >> 4)

#define REW_DLR_TX_CFG_DLR_STATE(x)              ((x) & GENMASK(3, 0))
#define REW_DLR_TX_CFG_DLR_STATE_M               GENMASK(3, 0)
#define REW_DLR_TX_CFG_DLR_STATE_X(x)            ((x) & GENMASK(3, 0))

/*      REW:PTP_SEQ_NO:PTP_SEQ_NO */
#define REW_PTP_SEQ_NO(r)         TARGET_REW,0,1,2048,0,1,1024,0,r,256,4

#define REW_PTP_SEQ_NO_PTP_SEQ_NO_1(x)           (((x) << 16) & GENMASK(31, 16))
#define REW_PTP_SEQ_NO_PTP_SEQ_NO_1_M            GENMASK(31, 16)
#define REW_PTP_SEQ_NO_PTP_SEQ_NO_1_X(x)         (((x) & GENMASK(31, 16)) >> 16)

#define REW_PTP_SEQ_NO_PTP_SEQ_NO_0(x)           ((x) & GENMASK(15, 0))
#define REW_PTP_SEQ_NO_PTP_SEQ_NO_0_M            GENMASK(15, 0)
#define REW_PTP_SEQ_NO_PTP_SEQ_NO_0_X(x)         ((x) & GENMASK(15, 0))

/*      REW:COMMON:TICK_CFG */
#define REW_TICK_CFG              TARGET_REW,0,1,1280,0,1,528,0,0,1,4

#define REW_TICK_CFG_TICK_CNT(x)                 ((x) & GENMASK(17, 0))
#define REW_TICK_CFG_TICK_CNT_M                  GENMASK(17, 0)
#define REW_TICK_CFG_TICK_CNT_X(x)               ((x) & GENMASK(17, 0))

/*      REW:COMMON:MRP_TX_TS_CFG */
#define REW_MRP_TX_TS_CFG         TARGET_REW,0,1,1280,0,1,528,4,0,1,4

/*      REW:COMMON:DSCP_RM_DP1_CFG */
#define REW_DSCP_RM_DP1_CFG(r)    TARGET_REW,0,1,1280,0,1,528,8,r,64,4

#define REW_DSCP_RM_DP1_CFG_DP1_VAL(x)           ((x) & GENMASK(5, 0))
#define REW_DSCP_RM_DP1_CFG_DP1_VAL_M            GENMASK(5, 0)
#define REW_DSCP_RM_DP1_CFG_DP1_VAL_X(x)         ((x) & GENMASK(5, 0))

/*      REW:COMMON:DSCP_RM_CFG */
#define REW_DSCP_RM_CFG(r)        TARGET_REW,0,1,1280,0,1,528,264,r,64,4

#define REW_DSCP_RM_CFG_VAL(x)                   ((x) & GENMASK(5, 0))
#define REW_DSCP_RM_CFG_VAL_M                    GENMASK(5, 0)
#define REW_DSCP_RM_CFG_VAL_X(x)                 ((x) & GENMASK(5, 0))

/*      REW:COMMON:STAT_CFG */
#define REW_STAT_CFG              TARGET_REW,0,1,1280,0,1,528,520,0,1,4

#define REW_STAT_CFG_STAT_MODE(x)                ((x) & GENMASK(1, 0))
#define REW_STAT_CFG_STAT_MODE_M                 GENMASK(1, 0)
#define REW_STAT_CFG_STAT_MODE_X(x)              ((x) & GENMASK(1, 0))

/*      REW:COMMON:REW_STICKY */
#define REW_REW_STICKY            TARGET_REW,0,1,1280,0,1,528,524,0,1,4

#define REW_REW_STICKY_ES0_TAGB_PUSH_FAILED(x)   ((x) & GENMASK(0, 0))
#define REW_REW_STICKY_ES0_TAGB_PUSH_FAILED_M    GENMASK(0, 0)
#define REW_REW_STICKY_ES0_TAGB_PUSH_FAILED_X(x) ((x) & GENMASK(0, 0))

/*      RTE:MISC:RTE_CFG */
#define RTE_RTE_CFG               TARGET_RTE,0,1,9792,0,1,32,0,0,1,4

#define RTE_RTE_CFG_RTE_ENA(x)                   ((x) & GENMASK(0, 0))
#define RTE_RTE_CFG_RTE_ENA_M                    GENMASK(0, 0)
#define RTE_RTE_CFG_RTE_ENA_X(x)                 ((x) & GENMASK(0, 0))

/*      RTE:MISC:RUT */
#define RTE_RUT                   TARGET_RTE,0,1,9792,0,1,32,4,0,1,4

#define RTE_RUT_RUT_LEN_NS(x)                    ((x) & GENMASK(7, 0))
#define RTE_RUT_RUT_LEN_NS_M                     GENMASK(7, 0)
#define RTE_RUT_RUT_LEN_NS_X(x)                  ((x) & GENMASK(7, 0))

/*      RTE:MISC:SC_LEN */
#define RTE_SC_LEN                TARGET_RTE,0,1,9792,0,1,32,8,0,1,4

#define RTE_SC_LEN_SC_LEN(x)                     ((x) & GENMASK(24, 0))
#define RTE_SC_LEN_SC_LEN_M                      GENMASK(24, 0)
#define RTE_SC_LEN_SC_LEN_X(x)                   ((x) & GENMASK(24, 0))

/*      RTE:MISC:SC_TIME */
#define RTE_SC_TIME               TARGET_RTE,0,1,9792,0,1,32,12,0,1,4

#define RTE_SC_TIME_SC_RUT_CNT(x)                ((x) & GENMASK(24, 0))
#define RTE_SC_TIME_SC_RUT_CNT_M                 GENMASK(24, 0)
#define RTE_SC_TIME_SC_RUT_CNT_X(x)              ((x) & GENMASK(24, 0))

#define RTE_SC_TIME_SC_IDX(x)                    (((x) << 28) & GENMASK(29, 28))
#define RTE_SC_TIME_SC_IDX_M                     GENMASK(29, 28)
#define RTE_SC_TIME_SC_IDX_X(x)                  (((x) & GENMASK(29, 28)) >> 28)

/*      RTE:MISC:TSE_PULSE */
#define RTE_TSE_PULSE             TARGET_RTE,0,1,9792,0,1,32,16,0,1,4

#define RTE_TSE_PULSE_PULSE_LEN(x)               ((x) & GENMASK(3, 0))
#define RTE_TSE_PULSE_PULSE_LEN_M                GENMASK(3, 0)
#define RTE_TSE_PULSE_PULSE_LEN_X(x)             ((x) & GENMASK(3, 0))

/*      RTE:MISC:PN_MISC */
#define RTE_PN_MISC               TARGET_RTE,0,1,9792,0,1,32,20,0,1,4

#define RTE_PN_MISC_PN_CYCLE_LEN_NS(x)           ((x) & GENMASK(15, 0))
#define RTE_PN_MISC_PN_CYCLE_LEN_NS_M            GENMASK(15, 0)
#define RTE_PN_MISC_PN_CYCLE_LEN_NS_X(x)         ((x) & GENMASK(15, 0))

#define RTE_PN_MISC_PN_CC(x)                     (((x) << 16) & GENMASK(31, 16))
#define RTE_PN_MISC_PN_CC_M                      GENMASK(31, 16)
#define RTE_PN_MISC_PN_CC_X(x)                   (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:MISC:SC_RESET */
#define RTE_SC_RESET              TARGET_RTE,0,1,9792,0,1,32,24,0,1,4

#define RTE_SC_RESET_SC_RESET_TIME_NS(x)         ((x) & GENMASK(29, 0))
#define RTE_SC_RESET_SC_RESET_TIME_NS_M          GENMASK(29, 0)
#define RTE_SC_RESET_SC_RESET_TIME_NS_X(x)       ((x) & GENMASK(29, 0))

#define RTE_SC_RESET_PN_CC_RESET_ENA(x)          (((x) << 30) & GENMASK(30, 30))
#define RTE_SC_RESET_PN_CC_RESET_ENA_M           GENMASK(30, 30)
#define RTE_SC_RESET_PN_CC_RESET_ENA_X(x)        (((x) & GENMASK(30, 30)) >> 30)

/*      RTE:MISC:TIME_MISC */
#define RTE_TIME_MISC             TARGET_RTE,0,1,9792,0,1,32,28,0,1,4

#define RTE_TIME_MISC_CLK_CYCLE_LEN_NS(x)        ((x) & GENMASK(5, 0))
#define RTE_TIME_MISC_CLK_CYCLE_LEN_NS_M         GENMASK(5, 0)
#define RTE_TIME_MISC_CLK_CYCLE_LEN_NS_X(x)      ((x) & GENMASK(5, 0))

#define RTE_TIME_MISC_ALMOST_PASSED_RUT_CNT(x)   (((x) << 8) & GENMASK(10, 8))
#define RTE_TIME_MISC_ALMOST_PASSED_RUT_CNT_M    GENMASK(10, 8)
#define RTE_TIME_MISC_ALMOST_PASSED_RUT_CNT_X(x) (((x) & GENMASK(10, 8)) >> 8)

/*      RTE:TSE_TIMER_TBL:TSE_TIMER_CFG1 */
#define RTE_TSE_TIMER_CFG1(g)     TARGET_RTE,0,1,7680,g,32,16,0,0,1,4

#define RTE_TSE_TIMER_CFG1_FIRST_RUT_CNT(x)      ((x) & GENMASK(24, 0))
#define RTE_TSE_TIMER_CFG1_FIRST_RUT_CNT_M       GENMASK(24, 0)
#define RTE_TSE_TIMER_CFG1_FIRST_RUT_CNT_X(x)    ((x) & GENMASK(24, 0))

/*      RTE:TSE_TIMER_TBL:TSE_TIMER_CFG2 */
#define RTE_TSE_TIMER_CFG2(g)     TARGET_RTE,0,1,7680,g,32,16,4,0,1,4

#define RTE_TSE_TIMER_CFG2_DELTA_RUT_CNT(x)      ((x) & GENMASK(24, 0))
#define RTE_TSE_TIMER_CFG2_DELTA_RUT_CNT_M       GENMASK(24, 0)
#define RTE_TSE_TIMER_CFG2_DELTA_RUT_CNT_X(x)    ((x) & GENMASK(24, 0))

/*      RTE:TSE_TIMER_TBL:TSE_ACTION */
#define RTE_TSE_ACTION(g)         TARGET_RTE,0,1,7680,g,32,16,8,0,1,4

#define RTE_TSE_ACTION_SIG_NUM(x)                ((x) & GENMASK(3, 0))
#define RTE_TSE_ACTION_SIG_NUM_M                 GENMASK(3, 0)
#define RTE_TSE_ACTION_SIG_NUM_X(x)              ((x) & GENMASK(3, 0))

#define RTE_TSE_ACTION_SIG_ACTION(x)             (((x) << 8) & GENMASK(9, 8))
#define RTE_TSE_ACTION_SIG_ACTION_M              GENMASK(9, 8)
#define RTE_TSE_ACTION_SIG_ACTION_X(x)           (((x) & GENMASK(9, 8)) >> 8)

/*      RTE:RTP_GRP:RTP_GRP_STATE */
#define RTE_RTP_GRP_STATE         TARGET_RTE,0,1,7396,0,1,4,0,0,1,4

/*      RTE:OUTB_MISC:O_CFG */
#define RTE_O_CFG                 TARGET_RTE,0,1,9824,0,1,76,0,0,1,4

#define RTE_O_CFG_OUTB_PORT(x)                   ((x) & GENMASK(3, 0))
#define RTE_O_CFG_OUTB_PORT_M                    GENMASK(3, 0)
#define RTE_O_CFG_OUTB_PORT_X(x)                 ((x) & GENMASK(3, 0))

/*      RTE:OUTB_MISC:O_TIMER_CMD */
#define RTE_O_TIMER_CMD           TARGET_RTE,0,1,9824,0,1,76,4,0,1,4

#define RTE_O_TIMER_CMD_TIMER_CMD(x)             ((x) & GENMASK(1, 0))
#define RTE_O_TIMER_CMD_TIMER_CMD_M              GENMASK(1, 0)
#define RTE_O_TIMER_CMD_TIMER_CMD_X(x)           ((x) & GENMASK(1, 0))

#define RTE_O_TIMER_CMD_TIMER_RSLT(x)            (((x) << 2) & GENMASK(2, 2))
#define RTE_O_TIMER_CMD_TIMER_RSLT_M             GENMASK(2, 2)
#define RTE_O_TIMER_CMD_TIMER_RSLT_X(x)          (((x) & GENMASK(2, 2)) >> 2)

#define RTE_O_TIMER_CMD_TIMER_TYPE(x)            (((x) << 8) & GENMASK(8, 8))
#define RTE_O_TIMER_CMD_TIMER_TYPE_M             GENMASK(8, 8)
#define RTE_O_TIMER_CMD_TIMER_TYPE_X(x)          (((x) & GENMASK(8, 8)) >> 8)

#define RTE_O_TIMER_CMD_TIMER_IDX(x)             (((x) << 16) & GENMASK(20, 16))
#define RTE_O_TIMER_CMD_TIMER_IDX_M              GENMASK(20, 16)
#define RTE_O_TIMER_CMD_TIMER_IDX_X(x)           (((x) & GENMASK(20, 16)) >> 16)

/*      RTE:OUTB_MISC:O_TIMER_STICKY_BITS */
#define RTE_O_TIMER_STICKY_BITS   TARGET_RTE,0,1,9824,0,1,76,8,0,1,4

#define RTE_O_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS(x) ((x) & GENMASK(3, 0))
#define RTE_O_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS_M GENMASK(3, 0)
#define RTE_O_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS_X(x) ((x) & GENMASK(3, 0))

#define RTE_O_TIMER_STICKY_BITS_WR_TIMER_STICKY_BITS(x)\
	(((x) << 8) & GENMASK(11, 8))
#define RTE_O_TIMER_STICKY_BITS_WR_TIMER_STICKY_BITS_M GENMASK(11, 8)
#define RTE_O_TIMER_STICKY_BITS_WR_TIMER_STICKY_BITS_X(x)\
	(((x) & GENMASK(11, 8)) >> 8)

/*      RTE:OUTB_MISC:O_TIMER_HEAP_SIZE */
#define RTE_O_TIMER_HEAP_SIZE     TARGET_RTE,0,1,9824,0,1,76,12,0,1,4

#define RTE_O_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE(x) ((x) & GENMASK(5, 0))
#define RTE_O_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE_M GENMASK(5, 0)
#define RTE_O_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE_X(x) ((x) & GENMASK(5, 0))

#define RTE_O_TIMER_HEAP_SIZE_WR_TIMER_HEAP_SIZE(x)\
	(((x) << 12) & GENMASK(17, 12))
#define RTE_O_TIMER_HEAP_SIZE_WR_TIMER_HEAP_SIZE_M GENMASK(17, 12)
#define RTE_O_TIMER_HEAP_SIZE_WR_TIMER_HEAP_SIZE_X(x)\
	(((x) & GENMASK(17, 12)) >> 12)

/*      RTE:OUTB_MISC:O_WR_ACTION_CMD */
#define RTE_O_WR_ACTION_CMD       TARGET_RTE,0,1,9824,0,1,76,16,0,1,4

#define RTE_O_WR_ACTION_CMD_WR_ACTION_CMD(x)     ((x) & GENMASK(0, 0))
#define RTE_O_WR_ACTION_CMD_WR_ACTION_CMD_M      GENMASK(0, 0)
#define RTE_O_WR_ACTION_CMD_WR_ACTION_CMD_X(x)   ((x) & GENMASK(0, 0))

#define RTE_O_WR_ACTION_CMD_WR_ACTION_RSLT(x)    (((x) << 1) & GENMASK(1, 1))
#define RTE_O_WR_ACTION_CMD_WR_ACTION_RSLT_M     GENMASK(1, 1)
#define RTE_O_WR_ACTION_CMD_WR_ACTION_RSLT_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define RTE_O_WR_ACTION_CMD_WR_ACTION_ADDR(x)    (((x) << 8) & GENMASK(13, 8))
#define RTE_O_WR_ACTION_CMD_WR_ACTION_ADDR_M     GENMASK(13, 8)
#define RTE_O_WR_ACTION_CMD_WR_ACTION_ADDR_X(x)  (((x) & GENMASK(13, 8)) >> 8)

/*      RTE:OUTB_MISC:O_BUS_ERROR */
#define RTE_O_BUS_ERROR           TARGET_RTE,0,1,9824,0,1,76,20,0,1,4

/*      RTE:OUTB_MISC:O_DG_DATA_ADDR */
#define RTE_O_DG_DATA_ADDR        TARGET_RTE,0,1,9824,0,1,76,24,0,1,4

#define RTE_O_DG_DATA_ADDR_DG_DATA_ADDR(x)       ((x) & GENMASK(7, 0))
#define RTE_O_DG_DATA_ADDR_DG_DATA_ADDR_M        GENMASK(7, 0)
#define RTE_O_DG_DATA_ADDR_DG_DATA_ADDR_X(x)     ((x) & GENMASK(7, 0))

/*      RTE:OUTB_MISC:O_LAST_VLD_DG_DATA_ADDR */
#define RTE_O_LAST_VLD_DG_DATA_ADDR TARGET_RTE,0,1,9824,0,1,76,28,0,1,4

#define RTE_O_LAST_VLD_DG_DATA_ADDR_LAST_VLD_DG_DATA_ADDR(x)\
	((x) & GENMASK(5, 0))
#define RTE_O_LAST_VLD_DG_DATA_ADDR_LAST_VLD_DG_DATA_ADDR_M GENMASK(5, 0)
#define RTE_O_LAST_VLD_DG_DATA_ADDR_LAST_VLD_DG_DATA_ADDR_X(x)\
	((x) & GENMASK(5, 0))

/*      RTE:OUTB_MISC:O_DG_DATA_CTRL_AC */
#define RTE_O_DG_DATA_CTRL_AC     TARGET_RTE,0,1,9824,0,1,76,32,0,1,4

#define RTE_O_DG_DATA_CTRL_AC_DG_DATA_CTRL_ADDR(x) ((x) & GENMASK(5, 0))
#define RTE_O_DG_DATA_CTRL_AC_DG_DATA_CTRL_ADDR_M GENMASK(5, 0)
#define RTE_O_DG_DATA_CTRL_AC_DG_DATA_CTRL_ADDR_X(x) ((x) & GENMASK(5, 0))

#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_SW_WR_DIS(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_SW_WR_DIS_M GENMASK(16, 16)
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_SW_WR_DIS_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_HW_WR_DIS(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_HW_WR_DIS_M GENMASK(17, 17)
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_HW_WR_DIS_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_VLD(x)     (((x) << 18) & GENMASK(18, 18))
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_VLD_M      GENMASK(18, 18)
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_VLD_X(x)   (((x) & GENMASK(18, 18)) >> 18)

#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_LATEST_VLD(x)\
	(((x) << 19) & GENMASK(19, 19))
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_LATEST_VLD_M GENMASK(19, 19)
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_LATEST_VLD_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_LATEST_IDX(x)\
	(((x) << 20) & GENMASK(20, 20))
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_LATEST_IDX_M GENMASK(20, 20)
#define RTE_O_DG_DATA_CTRL_AC_WR_MASK_LATEST_IDX_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

/*      RTE:OUTB_MISC:O_DG_DATA_RTP_CTRL_ACC */
#define RTE_O_DG_DATA_RTP_CTRL_ACC TARGET_RTE,0,1,9824,0,1,76,36,0,1,4

#define RTE_O_DG_DATA_RTP_CTRL_ACC_DG_DATA_RTP_CTRL_ADDR(x)\
	((x) & GENMASK(4, 0))
#define RTE_O_DG_DATA_RTP_CTRL_ACC_DG_DATA_RTP_CTRL_ADDR_M GENMASK(4, 0)
#define RTE_O_DG_DATA_RTP_CTRL_ACC_DG_DATA_RTP_CTRL_ADDR_X(x)\
	((x) & GENMASK(4, 0))

#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_SW_WR_DIS(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_SW_WR_DIS_M GENMASK(16, 16)
#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_SW_WR_DIS_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_HW_WR_DIS(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_HW_WR_DIS_M GENMASK(17, 17)
#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_HW_WR_DIS_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_LATEST_IDX(x)\
	(((x) << 20) & GENMASK(20, 20))
#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_LATEST_IDX_M GENMASK(20, 20)
#define RTE_O_DG_DATA_RTP_CTRL_ACC_RTP_WR_MASK_LATEST_IDX_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

/*      RTE:OUTB_MISC:O_STC */
#define RTE_O_STC                 TARGET_RTE,0,1,9824,0,1,76,40,0,1,4

#define RTE_O_STC_DG_DATA_HW_WR_DIS(x)           (((x) << 16) & GENMASK(16, 16))
#define RTE_O_STC_DG_DATA_HW_WR_DIS_M            GENMASK(16, 16)
#define RTE_O_STC_DG_DATA_HW_WR_DIS_X(x)         (((x) & GENMASK(16, 16)) >> 16)

#define RTE_O_STC_DG_DATA_SW_WR_DIS(x)           (((x) << 15) & GENMASK(15, 15))
#define RTE_O_STC_DG_DATA_SW_WR_DIS_M            GENMASK(15, 15)
#define RTE_O_STC_DG_DATA_SW_WR_DIS_X(x)         (((x) & GENMASK(15, 15)) >> 15)

#define RTE_O_STC_RTP_TIMEOUT_WHILE_STOPPED(x)   (((x) << 14) & GENMASK(14, 14))
#define RTE_O_STC_RTP_TIMEOUT_WHILE_STOPPED_M    GENMASK(14, 14)
#define RTE_O_STC_RTP_TIMEOUT_WHILE_STOPPED_X(x) (((x) & GENMASK(14, 14)) >> 14)

#define RTE_O_STC_RTP_TIMEOUT_TIMER_NOT_RUNNING(x)\
	(((x) << 13) & GENMASK(13, 13))
#define RTE_O_STC_RTP_TIMEOUT_TIMER_NOT_RUNNING_M GENMASK(13, 13)
#define RTE_O_STC_RTP_TIMEOUT_TIMER_NOT_RUNNING_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define RTE_O_STC_RTP_STATE_STOPPED(x)           (((x) << 12) & GENMASK(12, 12))
#define RTE_O_STC_RTP_STATE_STOPPED_M            GENMASK(12, 12)
#define RTE_O_STC_RTP_STATE_STOPPED_X(x)         (((x) & GENMASK(12, 12)) >> 12)

#define RTE_O_STC_PDU_LEN_WRONG(x)               (((x) << 11) & GENMASK(11, 11))
#define RTE_O_STC_PDU_LEN_WRONG_M                GENMASK(11, 11)
#define RTE_O_STC_PDU_LEN_WRONG_X(x)             (((x) & GENMASK(11, 11)) >> 11)

#define RTE_O_STC_PN_CC_MISMATCH(x)              (((x) << 10) & GENMASK(10, 10))
#define RTE_O_STC_PN_CC_MISMATCH_M               GENMASK(10, 10)
#define RTE_O_STC_PN_CC_MISMATCH_X(x)            (((x) & GENMASK(10, 10)) >> 10)

#define RTE_O_STC_PN_DATA_STATUS_MISMATCH(x)     (((x) << 9) & GENMASK(9, 9))
#define RTE_O_STC_PN_DATA_STATUS_MISMATCH_M      GENMASK(9, 9)
#define RTE_O_STC_PN_DATA_STATUS_MISMATCH_X(x)   (((x) & GENMASK(9, 9)) >> 9)

#define RTE_O_STC_DG_NOT_VLD(x)                  (((x) << 8) & GENMASK(8, 8))
#define RTE_O_STC_DG_NOT_VLD_M                   GENMASK(8, 8)
#define RTE_O_STC_DG_NOT_VLD_X(x)                (((x) & GENMASK(8, 8)) >> 8)

#define RTE_O_STC_FRM_RX_RTP_GRP_STATE_STOPPED(x) (((x) << 7) & GENMASK(7, 7))
#define RTE_O_STC_FRM_RX_RTP_GRP_STATE_STOPPED_M GENMASK(7, 7)
#define RTE_O_STC_FRM_RX_RTP_GRP_STATE_STOPPED_X(x) (((x) & GENMASK(7, 7)) >> 7)

#define RTE_O_STC_FRM_RX_RTP_STATE_STOPPED(x)    (((x) << 6) & GENMASK(6, 6))
#define RTE_O_STC_FRM_RX_RTP_STATE_STOPPED_M     GENMASK(6, 6)
#define RTE_O_STC_FRM_RX_RTP_STATE_STOPPED_X(x)  (((x) & GENMASK(6, 6)) >> 6)

#define RTE_O_STC_WR_ACTION_DG_DATA_LATEST_INVLD(x) (((x) << 5) & GENMASK(5, 5))
#define RTE_O_STC_WR_ACTION_DG_DATA_LATEST_INVLD_M GENMASK(5, 5)
#define RTE_O_STC_WR_ACTION_DG_DATA_LATEST_INVLD_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_O_STC_WR_ACTION_NO_DG_DATA(x)        (((x) << 4) & GENMASK(4, 4))
#define RTE_O_STC_WR_ACTION_NO_DG_DATA_M         GENMASK(4, 4)
#define RTE_O_STC_WR_ACTION_NO_DG_DATA_X(x)      (((x) & GENMASK(4, 4)) >> 4)

#define RTE_O_STC_WR_ACTION_FIFO_OFLW(x)         (((x) << 3) & GENMASK(3, 3))
#define RTE_O_STC_WR_ACTION_FIFO_OFLW_M          GENMASK(3, 3)
#define RTE_O_STC_WR_ACTION_FIFO_OFLW_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define RTE_O_STC_WR_ACTION_FIFO_FULL(x)         (((x) << 2) & GENMASK(2, 2))
#define RTE_O_STC_WR_ACTION_FIFO_FULL_M          GENMASK(2, 2)
#define RTE_O_STC_WR_ACTION_FIFO_FULL_X(x)       (((x) & GENMASK(2, 2)) >> 2)

#define RTE_O_STC_WR_ACTION_BUS_ERROR(x)         (((x) << 1) & GENMASK(1, 1))
#define RTE_O_STC_WR_ACTION_BUS_ERROR_M          GENMASK(1, 1)
#define RTE_O_STC_WR_ACTION_BUS_ERROR_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define RTE_O_STC_WR_TIMER_OLD(x)                ((x) & GENMASK(0, 0))
#define RTE_O_STC_WR_TIMER_OLD_M                 GENMASK(0, 0)
#define RTE_O_STC_WR_TIMER_OLD_X(x)              ((x) & GENMASK(0, 0))

/*      RTE:OUTB_MISC:O_STC_IRQ_MASK */
#define RTE_O_STC_IRQ_MASK        TARGET_RTE,0,1,9824,0,1,76,44,0,1,4

/*      RTE:OUTB_MISC:O_FRM_FWD */
#define RTE_O_FRM_FWD             TARGET_RTE,0,1,9824,0,1,76,48,0,1,4

#define RTE_O_FRM_FWD_PN_TRANSFER_STATUS_NONZERO(x) (((x) << 9) & GENMASK(9, 9))
#define RTE_O_FRM_FWD_PN_TRANSFER_STATUS_NONZERO_M GENMASK(9, 9)
#define RTE_O_FRM_FWD_PN_TRANSFER_STATUS_NONZERO_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_O_FRM_FWD_PN_DATA_STATUS_MISMATCH(x) (((x) << 8) & GENMASK(8, 8))
#define RTE_O_FRM_FWD_PN_DATA_STATUS_MISMATCH_M  GENMASK(8, 8)
#define RTE_O_FRM_FWD_PN_DATA_STATUS_MISMATCH_X(x) (((x) & GENMASK(8, 8)) >> 8)

#define RTE_O_FRM_FWD_PN_DATA_STATUS_VALID_CHK(x) (((x) << 7) & GENMASK(7, 7))
#define RTE_O_FRM_FWD_PN_DATA_STATUS_VALID_CHK_M GENMASK(7, 7)
#define RTE_O_FRM_FWD_PN_DATA_STATUS_VALID_CHK_X(x) (((x) & GENMASK(7, 7)) >> 7)

#define RTE_O_FRM_FWD_OPC_EXT_FLAGS1_MISMATCH(x) (((x) << 6) & GENMASK(6, 6))
#define RTE_O_FRM_FWD_OPC_EXT_FLAGS1_MISMATCH_M  GENMASK(6, 6)
#define RTE_O_FRM_FWD_OPC_EXT_FLAGS1_MISMATCH_X(x) (((x) & GENMASK(6, 6)) >> 6)

#define RTE_O_FRM_FWD_OPC_GRP_FLAGS_MISMATCH(x)  (((x) << 5) & GENMASK(5, 5))
#define RTE_O_FRM_FWD_OPC_GRP_FLAGS_MISMATCH_M   GENMASK(5, 5)
#define RTE_O_FRM_FWD_OPC_GRP_FLAGS_MISMATCH_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define RTE_O_FRM_FWD_OPC_FLAGS_MISMATCH(x)      (((x) << 4) & GENMASK(4, 4))
#define RTE_O_FRM_FWD_OPC_FLAGS_MISMATCH_M       GENMASK(4, 4)
#define RTE_O_FRM_FWD_OPC_FLAGS_MISMATCH_X(x)    (((x) & GENMASK(4, 4)) >> 4)

#define RTE_O_FRM_FWD_OPC_VER_MISMATCH(x)        (((x) << 3) & GENMASK(3, 3))
#define RTE_O_FRM_FWD_OPC_VER_MISMATCH_M         GENMASK(3, 3)
#define RTE_O_FRM_FWD_OPC_VER_MISMATCH_X(x)      (((x) & GENMASK(3, 3)) >> 3)

#define RTE_O_FRM_FWD_OPC_GRP_VER_MISMATCH(x)    (((x) << 2) & GENMASK(2, 2))
#define RTE_O_FRM_FWD_OPC_GRP_VER_MISMATCH_M     GENMASK(2, 2)
#define RTE_O_FRM_FWD_OPC_GRP_VER_MISMATCH_X(x)  (((x) & GENMASK(2, 2)) >> 2)

#define RTE_O_FRM_FWD_OPC_NW_MSG_NUM_MISMATCH(x) (((x) << 1) & GENMASK(1, 1))
#define RTE_O_FRM_FWD_OPC_NW_MSG_NUM_MISMATCH_M  GENMASK(1, 1)
#define RTE_O_FRM_FWD_OPC_NW_MSG_NUM_MISMATCH_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define RTE_O_FRM_FWD_PDU_LEN_WRONG(x)           ((x) & GENMASK(0, 0))
#define RTE_O_FRM_FWD_PDU_LEN_WRONG_M            GENMASK(0, 0)
#define RTE_O_FRM_FWD_PDU_LEN_WRONG_X(x)         ((x) & GENMASK(0, 0))

/*      RTE:OUTB_MISC:O_PN_PDU_MISC */
#define RTE_O_PN_PDU_MISC         TARGET_RTE,0,1,9824,0,1,76,52,0,1,4

#define RTE_O_PN_PDU_MISC_PN_DATA_STATUS_MASK(x) ((x) & GENMASK(7, 0))
#define RTE_O_PN_PDU_MISC_PN_DATA_STATUS_MASK_M  GENMASK(7, 0)
#define RTE_O_PN_PDU_MISC_PN_DATA_STATUS_MASK_X(x) ((x) & GENMASK(7, 0))

#define RTE_O_PN_PDU_MISC_PN_DATA_STATUS_VALID(x) (((x) << 8) & GENMASK(8, 8))
#define RTE_O_PN_PDU_MISC_PN_DATA_STATUS_VALID_M GENMASK(8, 8)
#define RTE_O_PN_PDU_MISC_PN_DATA_STATUS_VALID_X(x) (((x) & GENMASK(8, 8)) >> 8)

#define RTE_O_PN_PDU_MISC_PN_TRANSFER_STATUS(x)  (((x) << 9) & GENMASK(9, 9))
#define RTE_O_PN_PDU_MISC_PN_TRANSFER_STATUS_M   GENMASK(9, 9)
#define RTE_O_PN_PDU_MISC_PN_TRANSFER_STATUS_X(x) (((x) & GENMASK(9, 9)) >> 9)

/*      RTE:OUTB_MISC:O_OPC_PDU_FLAGS */
#define RTE_O_OPC_PDU_FLAGS       TARGET_RTE,0,1,9824,0,1,76,56,0,1,4

#define RTE_O_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_VAL(x) ((x) & GENMASK(7, 0))
#define RTE_O_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_VAL_M GENMASK(7, 0)
#define RTE_O_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_VAL_X(x) ((x) & GENMASK(7, 0))

#define RTE_O_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_MASK(x) (((x) << 8) & GENMASK(15, 8))
#define RTE_O_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_MASK_M GENMASK(15, 8)
#define RTE_O_OPC_PDU_FLAGS_OPC_EXT_FLAGS1_MASK_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define RTE_O_OPC_PDU_FLAGS_OPC_GRP_FLAGS_VAL(x) (((x) << 16) & GENMASK(23, 16))
#define RTE_O_OPC_PDU_FLAGS_OPC_GRP_FLAGS_VAL_M  GENMASK(23, 16)
#define RTE_O_OPC_PDU_FLAGS_OPC_GRP_FLAGS_VAL_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define RTE_O_OPC_PDU_FLAGS_OPC_GRP_FLAGS_MASK(x)\
	(((x) << 24) & GENMASK(31, 24))
#define RTE_O_OPC_PDU_FLAGS_OPC_GRP_FLAGS_MASK_M GENMASK(31, 24)
#define RTE_O_OPC_PDU_FLAGS_OPC_GRP_FLAGS_MASK_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

/*      RTE:OUTB_MISC:O_OPC_PDU_MISC */
#define RTE_O_OPC_PDU_MISC        TARGET_RTE,0,1,9824,0,1,76,60,0,1,4

#define RTE_O_OPC_PDU_MISC_OPC_FLAGS_VAL(x)      ((x) & GENMASK(3, 0))
#define RTE_O_OPC_PDU_MISC_OPC_FLAGS_VAL_M       GENMASK(3, 0)
#define RTE_O_OPC_PDU_MISC_OPC_FLAGS_VAL_X(x)    ((x) & GENMASK(3, 0))

#define RTE_O_OPC_PDU_MISC_OPC_FLAGS_MASK(x)     (((x) << 4) & GENMASK(7, 4))
#define RTE_O_OPC_PDU_MISC_OPC_FLAGS_MASK_M      GENMASK(7, 4)
#define RTE_O_OPC_PDU_MISC_OPC_FLAGS_MASK_X(x)   (((x) & GENMASK(7, 4)) >> 4)

#define RTE_O_OPC_PDU_MISC_OPC_VER(x)            (((x) << 8) & GENMASK(11, 8))
#define RTE_O_OPC_PDU_MISC_OPC_VER_M             GENMASK(11, 8)
#define RTE_O_OPC_PDU_MISC_OPC_VER_X(x)          (((x) & GENMASK(11, 8)) >> 8)

#define RTE_O_OPC_PDU_MISC_OPC_GRP_VER_CHK_ENA(x)\
	(((x) << 12) & GENMASK(12, 12))
#define RTE_O_OPC_PDU_MISC_OPC_GRP_VER_CHK_ENA_M GENMASK(12, 12)
#define RTE_O_OPC_PDU_MISC_OPC_GRP_VER_CHK_ENA_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define RTE_O_OPC_PDU_MISC_OPC_NETWORK_MSG_NUM(x)\
	(((x) << 16) & GENMASK(31, 16))
#define RTE_O_OPC_PDU_MISC_OPC_NETWORK_MSG_NUM_M GENMASK(31, 16)
#define RTE_O_OPC_PDU_MISC_OPC_NETWORK_MSG_NUM_X(x)\
	(((x) & GENMASK(31, 16)) >> 16)

/*      RTE:OUTB_MISC:O_PN_DG_MASKS */
#define RTE_O_PN_DG_MASKS         TARGET_RTE,0,1,9824,0,1,76,64,0,1,4

#define RTE_O_PN_DG_MASKS_PN_IOPS_MASK(x)        ((x) & GENMASK(7, 0))
#define RTE_O_PN_DG_MASKS_PN_IOPS_MASK_M         GENMASK(7, 0)
#define RTE_O_PN_DG_MASKS_PN_IOPS_MASK_X(x)      ((x) & GENMASK(7, 0))

/*      RTE:OUTB_MISC:O_OPC_DG_MASKS */
#define RTE_O_OPC_DG_MASKS        TARGET_RTE,0,1,9824,0,1,76,68,0,1,4

#define RTE_O_OPC_DG_MASKS_STATUS_CODE(x)        ((x) & GENMASK(15, 0))
#define RTE_O_OPC_DG_MASKS_STATUS_CODE_M         GENMASK(15, 0)
#define RTE_O_OPC_DG_MASKS_STATUS_CODE_X(x)      ((x) & GENMASK(15, 0))

#define RTE_O_OPC_DG_MASKS_DATA_SET_FLAGS1(x)    (((x) << 16) & GENMASK(23, 16))
#define RTE_O_OPC_DG_MASKS_DATA_SET_FLAGS1_M     GENMASK(23, 16)
#define RTE_O_OPC_DG_MASKS_DATA_SET_FLAGS1_X(x)  (((x) & GENMASK(23, 16)) >> 16)

/*      RTE:OUTB_MISC:O_RTP_STATE */
#define RTE_O_RTP_STATE           TARGET_RTE,0,1,9824,0,1,76,72,0,1,4

/*      RTE:OUTB_DG_DATA:O_DG_DATA */
#define RTE_O_DG_DATA             TARGET_RTE,0,1,7368,0,1,4,0,0,1,4

/*      RTE:OUTB_LAST_VLD_DG_DATA:O_LAST_VLD_DG_DATA */
#define RTE_O_LAST_VLD_DG_DATA    TARGET_RTE,0,1,7372,0,1,4,0,0,1,4

/*      RTE:OUTB_DG_DATA_CTRL:O_DG_DATA_CTRL */
#define RTE_O_DG_DATA_CTRL        TARGET_RTE,0,1,7376,0,1,4,0,0,1,4

#define RTE_O_DG_DATA_CTRL_SW_WR_DIS(x)          ((x) & GENMASK(1, 0))
#define RTE_O_DG_DATA_CTRL_SW_WR_DIS_M           GENMASK(1, 0)
#define RTE_O_DG_DATA_CTRL_SW_WR_DIS_X(x)        ((x) & GENMASK(1, 0))

#define RTE_O_DG_DATA_CTRL_HW_WR_DIS(x)          (((x) << 2) & GENMASK(3, 2))
#define RTE_O_DG_DATA_CTRL_HW_WR_DIS_M           GENMASK(3, 2)
#define RTE_O_DG_DATA_CTRL_HW_WR_DIS_X(x)        (((x) & GENMASK(3, 2)) >> 2)

#define RTE_O_DG_DATA_CTRL_VLD(x)                (((x) << 4) & GENMASK(4, 4))
#define RTE_O_DG_DATA_CTRL_VLD_M                 GENMASK(4, 4)
#define RTE_O_DG_DATA_CTRL_VLD_X(x)              (((x) & GENMASK(4, 4)) >> 4)

#define RTE_O_DG_DATA_CTRL_LATEST_VLD(x)         (((x) << 5) & GENMASK(5, 5))
#define RTE_O_DG_DATA_CTRL_LATEST_VLD_M          GENMASK(5, 5)
#define RTE_O_DG_DATA_CTRL_LATEST_VLD_X(x)       (((x) & GENMASK(5, 5)) >> 5)

#define RTE_O_DG_DATA_CTRL_LATEST_IDX(x)         (((x) << 6) & GENMASK(6, 6))
#define RTE_O_DG_DATA_CTRL_LATEST_IDX_M          GENMASK(6, 6)
#define RTE_O_DG_DATA_CTRL_LATEST_IDX_X(x)       (((x) & GENMASK(6, 6)) >> 6)

/*      RTE:OUTB_RTP_TBL:O_RTP_STC */
#define RTE_O_RTP_STC(g)          TARGET_RTE,0,1,0,g,32,64,0,0,1,4

#define RTE_O_RTP_STC_PDU_LEN_WRONG(x)           ((x) & GENMASK(0, 0))
#define RTE_O_RTP_STC_PDU_LEN_WRONG_M            GENMASK(0, 0)
#define RTE_O_RTP_STC_PDU_LEN_WRONG_X(x)         ((x) & GENMASK(0, 0))

#define RTE_O_RTP_STC_PN_CC_MISMATCH0(x)         (((x) << 2) & GENMASK(2, 2))
#define RTE_O_RTP_STC_PN_CC_MISMATCH0_M          GENMASK(2, 2)
#define RTE_O_RTP_STC_PN_CC_MISMATCH0_X(x)       (((x) & GENMASK(2, 2)) >> 2)

#define RTE_O_RTP_STC_PN_CC_MISMATCH1(x)         (((x) << 3) & GENMASK(3, 3))
#define RTE_O_RTP_STC_PN_CC_MISMATCH1_M          GENMASK(3, 3)
#define RTE_O_RTP_STC_PN_CC_MISMATCH1_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define RTE_O_RTP_STC_PN_DATA_STATUS_MISMATCH(x) (((x) << 4) & GENMASK(4, 4))
#define RTE_O_RTP_STC_PN_DATA_STATUS_MISMATCH_M  GENMASK(4, 4)
#define RTE_O_RTP_STC_PN_DATA_STATUS_MISMATCH_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define RTE_O_RTP_STC_PN_DATA_STATUS_VALID_CHK(x)\
	(((x) << 11) & GENMASK(11, 11))
#define RTE_O_RTP_STC_PN_DATA_STATUS_VALID_CHK_M GENMASK(11, 11)
#define RTE_O_RTP_STC_PN_DATA_STATUS_VALID_CHK_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define RTE_O_RTP_STC_PN_TRANSFER_STATUS_NONZERO(x)\
	(((x) << 10) & GENMASK(10, 10))
#define RTE_O_RTP_STC_PN_TRANSFER_STATUS_NONZERO_M GENMASK(10, 10)
#define RTE_O_RTP_STC_PN_TRANSFER_STATUS_NONZERO_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define RTE_O_RTP_STC_OPC_EXT_FLAGS1_MISMATCH(x) (((x) << 9) & GENMASK(9, 9))
#define RTE_O_RTP_STC_OPC_EXT_FLAGS1_MISMATCH_M  GENMASK(9, 9)
#define RTE_O_RTP_STC_OPC_EXT_FLAGS1_MISMATCH_X(x) (((x) & GENMASK(9, 9)) >> 9)

#define RTE_O_RTP_STC_OPC_GRP_FLAGS_MISMATCH(x)  (((x) << 8) & GENMASK(8, 8))
#define RTE_O_RTP_STC_OPC_GRP_FLAGS_MISMATCH_M   GENMASK(8, 8)
#define RTE_O_RTP_STC_OPC_GRP_FLAGS_MISMATCH_X(x) (((x) & GENMASK(8, 8)) >> 8)

#define RTE_O_RTP_STC_OPC_FLAGS_MISMATCH(x)      (((x) << 7) & GENMASK(7, 7))
#define RTE_O_RTP_STC_OPC_FLAGS_MISMATCH_M       GENMASK(7, 7)
#define RTE_O_RTP_STC_OPC_FLAGS_MISMATCH_X(x)    (((x) & GENMASK(7, 7)) >> 7)

#define RTE_O_RTP_STC_OPC_VER_MISMATCH(x)        (((x) << 6) & GENMASK(6, 6))
#define RTE_O_RTP_STC_OPC_VER_MISMATCH_M         GENMASK(6, 6)
#define RTE_O_RTP_STC_OPC_VER_MISMATCH_X(x)      (((x) & GENMASK(6, 6)) >> 6)

#define RTE_O_RTP_STC_OPC_NW_MSG_NUM_MISMATCH(x) (((x) << 5) & GENMASK(5, 5))
#define RTE_O_RTP_STC_OPC_NW_MSG_NUM_MISMATCH_M  GENMASK(5, 5)
#define RTE_O_RTP_STC_OPC_NW_MSG_NUM_MISMATCH_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define RTE_O_RTP_STC_OPC_GRP_VER_MISMATCH(x)    (((x) << 1) & GENMASK(1, 1))
#define RTE_O_RTP_STC_OPC_GRP_VER_MISMATCH_M     GENMASK(1, 1)
#define RTE_O_RTP_STC_OPC_GRP_VER_MISMATCH_X(x)  (((x) & GENMASK(1, 1)) >> 1)

/*      RTE:OUTB_RTP_TBL:O_RTP_MISC */
#define RTE_O_RTP_MISC(g)         TARGET_RTE,0,1,0,g,32,64,4,0,1,4

#define RTE_O_RTP_MISC_RTP_GRP_ID(x)             ((x) & GENMASK(3, 0))
#define RTE_O_RTP_MISC_RTP_GRP_ID_M              GENMASK(3, 0)
#define RTE_O_RTP_MISC_RTP_GRP_ID_X(x)           ((x) & GENMASK(3, 0))

#define RTE_O_RTP_MISC_PDU_TYPE(x)               (((x) << 12) & GENMASK(12, 12))
#define RTE_O_RTP_MISC_PDU_TYPE_M                GENMASK(12, 12)
#define RTE_O_RTP_MISC_PDU_TYPE_X(x)             (((x) & GENMASK(12, 12)) >> 12)

#define RTE_O_RTP_MISC_RTP_ENA(x)                (((x) << 13) & GENMASK(13, 13))
#define RTE_O_RTP_MISC_RTP_ENA_M                 GENMASK(13, 13)
#define RTE_O_RTP_MISC_RTP_ENA_X(x)              (((x) & GENMASK(13, 13)) >> 13)

#define RTE_O_RTP_MISC_RTP_GRP_STATE_STOPPED(x)  (((x) << 14) & GENMASK(14, 14))
#define RTE_O_RTP_MISC_RTP_GRP_STATE_STOPPED_M   GENMASK(14, 14)
#define RTE_O_RTP_MISC_RTP_GRP_STATE_STOPPED_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define RTE_O_RTP_MISC_WR_ACTION_ADDR(x)         (((x) << 16) & GENMASK(21, 16))
#define RTE_O_RTP_MISC_WR_ACTION_ADDR_M          GENMASK(21, 16)
#define RTE_O_RTP_MISC_WR_ACTION_ADDR_X(x)       (((x) & GENMASK(21, 16)) >> 16)

/*      RTE:OUTB_RTP_TBL:O_RTP_PDU_CHKS */
#define RTE_O_RTP_PDU_CHKS(g)     TARGET_RTE,0,1,0,g,32,64,8,0,1,4

#define RTE_O_RTP_PDU_CHKS_PDU_LEN(x)            ((x) & GENMASK(13, 0))
#define RTE_O_RTP_PDU_CHKS_PDU_LEN_M             GENMASK(13, 0)
#define RTE_O_RTP_PDU_CHKS_PDU_LEN_X(x)          ((x) & GENMASK(13, 0))

#define RTE_O_RTP_PDU_CHKS_PN_CC_INIT(x)         (((x) << 15) & GENMASK(15, 15))
#define RTE_O_RTP_PDU_CHKS_PN_CC_INIT_M          GENMASK(15, 15)
#define RTE_O_RTP_PDU_CHKS_PN_CC_INIT_X(x)       (((x) & GENMASK(15, 15)) >> 15)

#define RTE_O_RTP_PDU_CHKS_PN_CC_STORED(x)       (((x) << 16) & GENMASK(31, 16))
#define RTE_O_RTP_PDU_CHKS_PN_CC_STORED_M        GENMASK(31, 16)
#define RTE_O_RTP_PDU_CHKS_PN_CC_STORED_X(x)     (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:OUTB_RTP_TBL:O_RTP_PN_MISC */
#define RTE_O_RTP_PN_MISC(g)      TARGET_RTE,0,1,0,g,32,64,12,0,1,4

#define RTE_O_RTP_PN_MISC_PN_DATA_STS_VAL(x)     ((x) & GENMASK(7, 0))
#define RTE_O_RTP_PN_MISC_PN_DATA_STS_VAL_M      GENMASK(7, 0)
#define RTE_O_RTP_PN_MISC_PN_DATA_STS_VAL_X(x)   ((x) & GENMASK(7, 0))

#define RTE_O_RTP_PN_MISC_PN_STS_MM_VAL(x)       (((x) << 8) & GENMASK(15, 8))
#define RTE_O_RTP_PN_MISC_PN_STS_MM_VAL_M        GENMASK(15, 8)
#define RTE_O_RTP_PN_MISC_PN_STS_MM_VAL_X(x)     (((x) & GENMASK(15, 8)) >> 8)

#define RTE_O_RTP_PN_MISC_PN_CC_CHK_ENA(x)       (((x) << 16) & GENMASK(16, 16))
#define RTE_O_RTP_PN_MISC_PN_CC_CHK_ENA_M        GENMASK(16, 16)
#define RTE_O_RTP_PN_MISC_PN_CC_CHK_ENA_X(x)     (((x) & GENMASK(16, 16)) >> 16)

#define RTE_O_RTP_PN_MISC_PN_CC_MM_FRM_FWD_ENA(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_O_RTP_PN_MISC_PN_CC_MM_FRM_FWD_ENA_M GENMASK(17, 17)
#define RTE_O_RTP_PN_MISC_PN_CC_MM_FRM_FWD_ENA_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_O_RTP_PN_MISC_PN_STS_MM_DROP_ENA(x)  (((x) << 18) & GENMASK(18, 18))
#define RTE_O_RTP_PN_MISC_PN_STS_MM_DROP_ENA_M   GENMASK(18, 18)
#define RTE_O_RTP_PN_MISC_PN_STS_MM_DROP_ENA_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

/*      RTE:OUTB_RTP_TBL:O_RTP_OPC_GRP_VER */
#define RTE_O_RTP_OPC_GRP_VER(g)  TARGET_RTE,0,1,0,g,32,64,16,0,1,4

/*      RTE:OUTB_RTP_TBL:O_RTP_TIMER_CFG1 */
#define RTE_O_RTP_TIMER_CFG1(g)   TARGET_RTE,0,1,0,g,32,64,20,0,1,4

#define RTE_O_RTP_TIMER_CFG1_FIRST_RUT_CNT(x)    ((x) & GENMASK(24, 0))
#define RTE_O_RTP_TIMER_CFG1_FIRST_RUT_CNT_M     GENMASK(24, 0)
#define RTE_O_RTP_TIMER_CFG1_FIRST_RUT_CNT_X(x)  ((x) & GENMASK(24, 0))

#define RTE_O_RTP_TIMER_CFG1_TIMER_RUNNING(x)    (((x) << 28) & GENMASK(28, 28))
#define RTE_O_RTP_TIMER_CFG1_TIMER_RUNNING_M     GENMASK(28, 28)
#define RTE_O_RTP_TIMER_CFG1_TIMER_RUNNING_X(x)  (((x) & GENMASK(28, 28)) >> 28)

/*      RTE:OUTB_RTP_TBL:O_RTP_TIMER_CFG2 */
#define RTE_O_RTP_TIMER_CFG2(g)   TARGET_RTE,0,1,0,g,32,64,24,0,1,4

#define RTE_O_RTP_TIMER_CFG2_DELTA_RUT_CNT(x)    ((x) & GENMASK(24, 0))
#define RTE_O_RTP_TIMER_CFG2_DELTA_RUT_CNT_M     GENMASK(24, 0)
#define RTE_O_RTP_TIMER_CFG2_DELTA_RUT_CNT_X(x)  ((x) & GENMASK(24, 0))

/*      RTE:OUTB_RTP_TBL:O_RTP_TIMER_CFG3 */
#define RTE_O_RTP_TIMER_CFG3(g)   TARGET_RTE,0,1,0,g,32,64,28,0,1,4

#define RTE_O_RTP_TIMER_CFG3_TMO_CNT(x)          ((x) & GENMASK(7, 0))
#define RTE_O_RTP_TIMER_CFG3_TMO_CNT_M           GENMASK(7, 0)
#define RTE_O_RTP_TIMER_CFG3_TMO_CNT_X(x)        ((x) & GENMASK(7, 0))

#define RTE_O_RTP_TIMER_CFG3_TMO_CNT_THRES(x)    (((x) << 8) & GENMASK(15, 8))
#define RTE_O_RTP_TIMER_CFG3_TMO_CNT_THRES_M     GENMASK(15, 8)
#define RTE_O_RTP_TIMER_CFG3_TMO_CNT_THRES_X(x)  (((x) & GENMASK(15, 8)) >> 8)

/*      RTE:OUTB_RTP_TBL:O_DG_ADDR */
#define RTE_O_DG_ADDR(g,r)        TARGET_RTE,0,1,0,g,32,64,32,r,3,4

#define RTE_O_DG_ADDR_DG_ADDR(x)                 ((x) & GENMASK(4, 0))
#define RTE_O_DG_ADDR_DG_ADDR_M                  GENMASK(4, 0)
#define RTE_O_DG_ADDR_DG_ADDR_X(x)               ((x) & GENMASK(4, 0))

/*      RTE:OUTB_RTP_TBL:O_PDU_RECV_CNT */
#define RTE_O_PDU_RECV_CNT(g)     TARGET_RTE,0,1,0,g,32,64,44,0,1,4

#define RTE_O_PDU_RECV_CNT_PDU_RECV_CNT0(x)      ((x) & GENMASK(15, 0))
#define RTE_O_PDU_RECV_CNT_PDU_RECV_CNT0_M       GENMASK(15, 0)
#define RTE_O_PDU_RECV_CNT_PDU_RECV_CNT0_X(x)    ((x) & GENMASK(15, 0))

#define RTE_O_PDU_RECV_CNT_PDU_RECV_CNT1(x)      (((x) << 16) & GENMASK(31, 16))
#define RTE_O_PDU_RECV_CNT_PDU_RECV_CNT1_M       GENMASK(31, 16)
#define RTE_O_PDU_RECV_CNT_PDU_RECV_CNT1_X(x)    (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:OUTB_DG_DATA_RTP_CTRL:O_DG_DATA_RTP_CTRL */
#define RTE_O_DG_DATA_RTP_CTRL    TARGET_RTE,0,1,7380,0,1,4,0,0,1,4

#define RTE_O_DG_DATA_RTP_CTRL_SW_WR_DIS(x)      ((x) & GENMASK(1, 0))
#define RTE_O_DG_DATA_RTP_CTRL_SW_WR_DIS_M       GENMASK(1, 0)
#define RTE_O_DG_DATA_RTP_CTRL_SW_WR_DIS_X(x)    ((x) & GENMASK(1, 0))

#define RTE_O_DG_DATA_RTP_CTRL_HW_WR_DIS(x)      (((x) << 2) & GENMASK(3, 2))
#define RTE_O_DG_DATA_RTP_CTRL_HW_WR_DIS_M       GENMASK(3, 2)
#define RTE_O_DG_DATA_RTP_CTRL_HW_WR_DIS_X(x)    (((x) & GENMASK(3, 2)) >> 2)

#define RTE_O_DG_DATA_RTP_CTRL_LATEST_IDX(x)     (((x) << 6) & GENMASK(6, 6))
#define RTE_O_DG_DATA_RTP_CTRL_LATEST_IDX_M      GENMASK(6, 6)
#define RTE_O_DG_DATA_RTP_CTRL_LATEST_IDX_X(x)   (((x) & GENMASK(6, 6)) >> 6)

/*      RTE:OUTB_DG_TBL:O_DG_MISC */
#define RTE_O_DG_MISC(g)          TARGET_RTE,0,1,2048,g,32,64,0,0,1,4

#define RTE_O_DG_MISC_DG_BASE_PDU_POS(x)         ((x) & GENMASK(10, 0))
#define RTE_O_DG_MISC_DG_BASE_PDU_POS_M          GENMASK(10, 0)
#define RTE_O_DG_MISC_DG_BASE_PDU_POS_X(x)       ((x) & GENMASK(10, 0))

#define RTE_O_DG_MISC_DG_ADDR(x)                 (((x) << 16) & GENMASK(20, 16))
#define RTE_O_DG_MISC_DG_ADDR_M                  GENMASK(20, 16)
#define RTE_O_DG_MISC_DG_ADDR_X(x)               (((x) & GENMASK(20, 16)) >> 16)

/*      RTE:OUTB_DG_TBL:O_OFFSET_DG_PDU_POS */
#define RTE_O_OFFSET_DG_PDU_POS(g) TARGET_RTE,0,1,2048,g,32,64,4,0,1,4

#define RTE_O_OFFSET_DG_PDU_POS_DG_DATA_OFFSET_PDU_POS(x) ((x) & GENMASK(10, 0))
#define RTE_O_OFFSET_DG_PDU_POS_DG_DATA_OFFSET_PDU_POS_M GENMASK(10, 0)
#define RTE_O_OFFSET_DG_PDU_POS_DG_DATA_OFFSET_PDU_POS_X(x)\
	((x) & GENMASK(10, 0))

/*      RTE:OUTB_DG_TBL:O_SECTION_DG_ADDR */
#define RTE_O_SECTION_DG_ADDR(g)  TARGET_RTE,0,1,2048,g,32,64,8,0,1,4

#define RTE_O_SECTION_DG_ADDR_DG_DATA_SECTION_ADDR(x) ((x) & GENMASK(5, 0))
#define RTE_O_SECTION_DG_ADDR_DG_DATA_SECTION_ADDR_M GENMASK(5, 0)
#define RTE_O_SECTION_DG_ADDR_DG_DATA_SECTION_ADDR_X(x) ((x) & GENMASK(5, 0))

#define RTE_O_SECTION_DG_ADDR_DG_DATA_LEN(x)     (((x) << 16) & GENMASK(26, 16))
#define RTE_O_SECTION_DG_ADDR_DG_DATA_LEN_M      GENMASK(26, 16)
#define RTE_O_SECTION_DG_ADDR_DG_DATA_LEN_X(x)   (((x) & GENMASK(26, 16)) >> 16)

/*      RTE:OUTB_DG_TBL:O_PN_IOPS */
#define RTE_O_PN_IOPS(g)          TARGET_RTE,0,1,2048,g,32,64,12,0,1,4

#define RTE_O_PN_IOPS_VAL(x)                     ((x) & GENMASK(7, 0))
#define RTE_O_PN_IOPS_VAL_M                      GENMASK(7, 0)
#define RTE_O_PN_IOPS_VAL_X(x)                   ((x) & GENMASK(7, 0))

#define RTE_O_PN_IOPS_OFFSET_PDU_POS(x)          (((x) << 8) & GENMASK(18, 8))
#define RTE_O_PN_IOPS_OFFSET_PDU_POS_M           GENMASK(18, 8)
#define RTE_O_PN_IOPS_OFFSET_PDU_POS_X(x)        (((x) & GENMASK(18, 8)) >> 8)

#define RTE_O_PN_IOPS_CHK_ENA(x)                 (((x) << 20) & GENMASK(20, 20))
#define RTE_O_PN_IOPS_CHK_ENA_M                  GENMASK(20, 20)
#define RTE_O_PN_IOPS_CHK_ENA_X(x)               (((x) & GENMASK(20, 20)) >> 20)

#define RTE_O_PN_IOPS_MISMATCH_SKIP_ENA(x)       (((x) << 21) & GENMASK(21, 21))
#define RTE_O_PN_IOPS_MISMATCH_SKIP_ENA_M        GENMASK(21, 21)
#define RTE_O_PN_IOPS_MISMATCH_SKIP_ENA_X(x)     (((x) & GENMASK(21, 21)) >> 21)

/*      RTE:OUTB_DG_TBL:O_OPC_FLAGS1_VAL */
#define RTE_O_OPC_FLAGS1_VAL(g)   TARGET_RTE,0,1,2048,g,32,64,16,0,1,4

#define RTE_O_OPC_FLAGS1_VAL_VAL(x)              ((x) & GENMASK(7, 0))
#define RTE_O_OPC_FLAGS1_VAL_VAL_M               GENMASK(7, 0)
#define RTE_O_OPC_FLAGS1_VAL_VAL_X(x)            ((x) & GENMASK(7, 0))

/*      RTE:OUTB_DG_TBL:O_OPC_FLAGS1_MISC */
#define RTE_O_OPC_FLAGS1_MISC(g)  TARGET_RTE,0,1,2048,g,32,64,20,0,1,4

#define RTE_O_OPC_FLAGS1_MISC_OFFSET_PDU_POS(x)  ((x) & GENMASK(10, 0))
#define RTE_O_OPC_FLAGS1_MISC_OFFSET_PDU_POS_M   GENMASK(10, 0)
#define RTE_O_OPC_FLAGS1_MISC_OFFSET_PDU_POS_X(x) ((x) & GENMASK(10, 0))

#define RTE_O_OPC_FLAGS1_MISC_MISMATCH_SKIP(x)   (((x) << 16) & GENMASK(16, 16))
#define RTE_O_OPC_FLAGS1_MISC_MISMATCH_SKIP_M    GENMASK(16, 16)
#define RTE_O_OPC_FLAGS1_MISC_MISMATCH_SKIP_X(x) (((x) & GENMASK(16, 16)) >> 16)

#define RTE_O_OPC_FLAGS1_MISC_CHK_ENA(x)         (((x) << 17) & GENMASK(17, 17))
#define RTE_O_OPC_FLAGS1_MISC_CHK_ENA_M          GENMASK(17, 17)
#define RTE_O_OPC_FLAGS1_MISC_CHK_ENA_X(x)       (((x) & GENMASK(17, 17)) >> 17)

/*      RTE:OUTB_DG_TBL:O_OPC_SEQ_NUM */
#define RTE_O_OPC_SEQ_NUM(g)      TARGET_RTE,0,1,2048,g,32,64,24,0,1,4

#define RTE_O_OPC_SEQ_NUM_OPC_SEQ_NUM_CHK_ENA(x) ((x) & GENMASK(0, 0))
#define RTE_O_OPC_SEQ_NUM_OPC_SEQ_NUM_CHK_ENA_M  GENMASK(0, 0)
#define RTE_O_OPC_SEQ_NUM_OPC_SEQ_NUM_CHK_ENA_X(x) ((x) & GENMASK(0, 0))

/*      RTE:OUTB_DG_TBL:O_OPC_SC_VAL */
#define RTE_O_OPC_SC_VAL(g)       TARGET_RTE,0,1,2048,g,32,64,28,0,1,4

#define RTE_O_OPC_SC_VAL_VAL(x)                  ((x) & GENMASK(15, 0))
#define RTE_O_OPC_SC_VAL_VAL_M                   GENMASK(15, 0)
#define RTE_O_OPC_SC_VAL_VAL_X(x)                ((x) & GENMASK(15, 0))

/*      RTE:OUTB_DG_TBL:O_OPC_SC_MISC */
#define RTE_O_OPC_SC_MISC(g)      TARGET_RTE,0,1,2048,g,32,64,32,0,1,4

#define RTE_O_OPC_SC_MISC_CHK_ENA(x)             ((x) & GENMASK(0, 0))
#define RTE_O_OPC_SC_MISC_CHK_ENA_M              GENMASK(0, 0)
#define RTE_O_OPC_SC_MISC_CHK_ENA_X(x)           ((x) & GENMASK(0, 0))

#define RTE_O_OPC_SC_MISC_MISMATCH_SKIP_ENA(x)   (((x) << 1) & GENMASK(1, 1))
#define RTE_O_OPC_SC_MISC_MISMATCH_SKIP_ENA_M    GENMASK(1, 1)
#define RTE_O_OPC_SC_MISC_MISMATCH_SKIP_ENA_X(x) (((x) & GENMASK(1, 1)) >> 1)

#define RTE_O_OPC_SC_MISC_OPC_FAIL_SEVERITY_VAL(x) (((x) << 2) & GENMASK(5, 2))
#define RTE_O_OPC_SC_MISC_OPC_FAIL_SEVERITY_VAL_M GENMASK(5, 2)
#define RTE_O_OPC_SC_MISC_OPC_FAIL_SEVERITY_VAL_X(x)\
	(((x) & GENMASK(5, 2)) >> 2)

/*      RTE:OUTB_DG_STATUS:O_DG_STICKY_BITS */
#define RTE_O_DG_STICKY_BITS(g)   TARGET_RTE,0,1,10240,g,32,16,0,0,1,4

#define RTE_O_DG_STICKY_BITS_OPC_SEQ_NUM_MISMATCH_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_O_DG_STICKY_BITS_OPC_SEQ_NUM_MISMATCH_STICKY_M GENMASK(5, 5)
#define RTE_O_DG_STICKY_BITS_OPC_SEQ_NUM_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_O_DG_STICKY_BITS_DG_NOT_VLD_STICKY(x)\
	(((x) << 28) & GENMASK(28, 28))
#define RTE_O_DG_STICKY_BITS_DG_NOT_VLD_STICKY_M GENMASK(28, 28)
#define RTE_O_DG_STICKY_BITS_DG_NOT_VLD_STICKY_X(x)\
	(((x) & GENMASK(28, 28)) >> 28)

#define RTE_O_DG_STICKY_BITS_PN_IOPS_MISMATCH_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_O_DG_STICKY_BITS_PN_IOPS_MISMATCH_STICKY_M GENMASK(4, 4)
#define RTE_O_DG_STICKY_BITS_PN_IOPS_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_O_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_VLD0_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_O_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_VLD0_STICKY_M GENMASK(3, 3)
#define RTE_O_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_VLD0_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_O_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_MISMATCH_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_O_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_MISMATCH_STICKY_M GENMASK(2, 2)
#define RTE_O_DG_STICKY_BITS_OPC_DATA_SET_FLAGS1_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_O_DG_STICKY_BITS_OPC_STATUS_CODE_MISMATCH_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_O_DG_STICKY_BITS_OPC_STATUS_CODE_MISMATCH_STICKY_M GENMASK(1, 1)
#define RTE_O_DG_STICKY_BITS_OPC_STATUS_CODE_MISMATCH_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_O_DG_STICKY_BITS_OPC_SEVERITY_STICKY(x) ((x) & GENMASK(0, 0))
#define RTE_O_DG_STICKY_BITS_OPC_SEVERITY_STICKY_M GENMASK(0, 0)
#define RTE_O_DG_STICKY_BITS_OPC_SEVERITY_STICKY_X(x) ((x) & GENMASK(0, 0))

/*      RTE:OUTB_DG_STATUS:O_PN_STATUS */
#define RTE_O_PN_STATUS(g)        TARGET_RTE,0,1,10240,g,32,16,4,0,1,4

#define RTE_O_PN_STATUS_PN_IOPS_MISMATCH_VAL(x)  ((x) & GENMASK(7, 0))
#define RTE_O_PN_STATUS_PN_IOPS_MISMATCH_VAL_M   GENMASK(7, 0)
#define RTE_O_PN_STATUS_PN_IOPS_MISMATCH_VAL_X(x) ((x) & GENMASK(7, 0))

/*      RTE:OUTB_DG_STATUS:O_OPC_STATUS */
#define RTE_O_OPC_STATUS(g)       TARGET_RTE,0,1,10240,g,32,16,8,0,1,4

#define RTE_O_OPC_STATUS_OPC_DATA_SET_FLAGS1_MISMATCH_VAL(x)\
	((x) & GENMASK(7, 0))
#define RTE_O_OPC_STATUS_OPC_DATA_SET_FLAGS1_MISMATCH_VAL_M GENMASK(7, 0)
#define RTE_O_OPC_STATUS_OPC_DATA_SET_FLAGS1_MISMATCH_VAL_X(x)\
	((x) & GENMASK(7, 0))

#define RTE_O_OPC_STATUS_OPC_STATUS_CODE_MISMATCH_VAL(x)\
	(((x) << 8) & GENMASK(23, 8))
#define RTE_O_OPC_STATUS_OPC_STATUS_CODE_MISMATCH_VAL_M GENMASK(23, 8)
#define RTE_O_OPC_STATUS_OPC_STATUS_CODE_MISMATCH_VAL_X(x)\
	(((x) & GENMASK(23, 8)) >> 8)

/*      RTE:OUTB_DG_STATUS:O_OPC_STATUS2 */
#define RTE_O_OPC_STATUS2(g)      TARGET_RTE,0,1,10240,g,32,16,12,0,1,4

#define RTE_O_OPC_STATUS2_OPC_SEQ_NUM_LAST(x)    ((x) & GENMASK(15, 0))
#define RTE_O_OPC_STATUS2_OPC_SEQ_NUM_LAST_M     GENMASK(15, 0)
#define RTE_O_OPC_STATUS2_OPC_SEQ_NUM_LAST_X(x)  ((x) & GENMASK(15, 0))

/*      RTE:OUTB_WR_TIMER_TBL:O_WR_TIMER_CFG1 */
#define RTE_O_WR_TIMER_CFG1(g)    TARGET_RTE,0,1,10752,g,32,16,0,0,1,4

#define RTE_O_WR_TIMER_CFG1_FIRST_RUT_CNT(x)     ((x) & GENMASK(24, 0))
#define RTE_O_WR_TIMER_CFG1_FIRST_RUT_CNT_M      GENMASK(24, 0)
#define RTE_O_WR_TIMER_CFG1_FIRST_RUT_CNT_X(x)   ((x) & GENMASK(24, 0))

/*      RTE:OUTB_WR_TIMER_TBL:O_WR_TIMER_CFG2 */
#define RTE_O_WR_TIMER_CFG2(g)    TARGET_RTE,0,1,10752,g,32,16,4,0,1,4

#define RTE_O_WR_TIMER_CFG2_DELTA_RUT_CNT(x)     ((x) & GENMASK(24, 0))
#define RTE_O_WR_TIMER_CFG2_DELTA_RUT_CNT_M      GENMASK(24, 0)
#define RTE_O_WR_TIMER_CFG2_DELTA_RUT_CNT_X(x)   ((x) & GENMASK(24, 0))

/*      RTE:OUTB_WR_TIMER_TBL:O_WR_ACTION_ADDR */
#define RTE_O_WR_ACTION_ADDR(g)   TARGET_RTE,0,1,10752,g,32,16,8,0,1,4

#define RTE_O_WR_ACTION_ADDR_WR_ACTION_ADDR(x)   ((x) & GENMASK(5, 0))
#define RTE_O_WR_ACTION_ADDR_WR_ACTION_ADDR_M    GENMASK(5, 0)
#define RTE_O_WR_ACTION_ADDR_WR_ACTION_ADDR_X(x) ((x) & GENMASK(5, 0))

/*      RTE:OUTB_WR_ACTION_TBL:WR_ACT_DG_DATA */
#define RTE_WR_ACT_DG_DATA(g)     TARGET_RTE,0,1,6144,g,36,32,0,0,1,4

#define RTE_WR_ACT_DG_DATA_SECTION_ADDR(x)       ((x) & GENMASK(5, 0))
#define RTE_WR_ACT_DG_DATA_SECTION_ADDR_M        GENMASK(5, 0)
#define RTE_WR_ACT_DG_DATA_SECTION_ADDR_X(x)     ((x) & GENMASK(5, 0))

#define RTE_WR_ACT_DG_DATA_LEN(x)                (((x) << 16) & GENMASK(26, 16))
#define RTE_WR_ACT_DG_DATA_LEN_M                 GENMASK(26, 16)
#define RTE_WR_ACT_DG_DATA_LEN_X(x)              (((x) & GENMASK(26, 16)) >> 16)

#define RTE_WR_ACT_DG_DATA_INV_MODE(x)           (((x) << 28) & GENMASK(28, 28))
#define RTE_WR_ACT_DG_DATA_INV_MODE_M            GENMASK(28, 28)
#define RTE_WR_ACT_DG_DATA_INV_MODE_X(x)         (((x) & GENMASK(28, 28)) >> 28)

#define RTE_WR_ACT_DG_DATA_LATEST_INVLD_MODE(x)  (((x) << 29) & GENMASK(30, 29))
#define RTE_WR_ACT_DG_DATA_LATEST_INVLD_MODE_M   GENMASK(30, 29)
#define RTE_WR_ACT_DG_DATA_LATEST_INVLD_MODE_X(x)\
	(((x) & GENMASK(30, 29)) >> 29)

/*      RTE:OUTB_WR_ACTION_TBL:WR_ACT_MISC */
#define RTE_WR_ACT_MISC(g)        TARGET_RTE,0,1,6144,g,36,32,4,0,1,4

#define RTE_WR_ACT_MISC_OUTB_RTP_ID(x)           ((x) & GENMASK(4, 0))
#define RTE_WR_ACT_MISC_OUTB_RTP_ID_M            GENMASK(4, 0)
#define RTE_WR_ACT_MISC_OUTB_RTP_ID_X(x)         ((x) & GENMASK(4, 0))

#define RTE_WR_ACT_MISC_WR_ACTION_ADDR(x)        (((x) << 12) & GENMASK(17, 12))
#define RTE_WR_ACT_MISC_WR_ACTION_ADDR_M         GENMASK(17, 12)
#define RTE_WR_ACT_MISC_WR_ACTION_ADDR_X(x)      (((x) & GENMASK(17, 12)) >> 12)

#define RTE_WR_ACT_MISC_buf3_wr_mode(x)          (((x) << 25) & GENMASK(26, 25))
#define RTE_WR_ACT_MISC_buf3_wr_mode_M           GENMASK(26, 25)
#define RTE_WR_ACT_MISC_buf3_wr_mode_X(x)        (((x) & GENMASK(26, 25)) >> 25)

#define RTE_WR_ACT_MISC_hw_wr_dis_mode(x)        (((x) << 27) & GENMASK(28, 27))
#define RTE_WR_ACT_MISC_hw_wr_dis_mode_M         GENMASK(28, 27)
#define RTE_WR_ACT_MISC_hw_wr_dis_mode_X(x)      (((x) & GENMASK(28, 27)) >> 27)

#define RTE_WR_ACT_MISC_INTERN_ENA(x)            (((x) << 29) & GENMASK(29, 29))
#define RTE_WR_ACT_MISC_INTERN_ENA_M             GENMASK(29, 29)
#define RTE_WR_ACT_MISC_INTERN_ENA_X(x)          (((x) & GENMASK(29, 29)) >> 29)

#define RTE_WR_ACT_MISC_TRANSFER_PROTECT_ENA(x)  (((x) << 30) & GENMASK(30, 30))
#define RTE_WR_ACT_MISC_TRANSFER_PROTECT_ENA_M   GENMASK(30, 30)
#define RTE_WR_ACT_MISC_TRANSFER_PROTECT_ENA_X(x)\
	(((x) & GENMASK(30, 30)) >> 30)

#define RTE_WR_ACT_MISC_RTP_STOPPED(x)           (((x) << 31) & GENMASK(31, 31))
#define RTE_WR_ACT_MISC_RTP_STOPPED_M            GENMASK(31, 31)
#define RTE_WR_ACT_MISC_RTP_STOPPED_X(x)         (((x) & GENMASK(31, 31)) >> 31)

/*      RTE:OUTB_WR_ACTION_TBL:WR_RAI_ADDR */
#define RTE_WR_RAI_ADDR(g)        TARGET_RTE,0,1,6144,g,36,32,8,0,1,4

/*      RTE:OUTB_WR_ACTION_TBL:WR_ACT_RTP_GRP */
#define RTE_WR_ACT_RTP_GRP(g)     TARGET_RTE,0,1,6144,g,36,32,12,0,1,4

#define RTE_WR_ACT_RTP_GRP_RTP_GRP_ID(x)         ((x) & GENMASK(3, 0))
#define RTE_WR_ACT_RTP_GRP_RTP_GRP_ID_M          GENMASK(3, 0)
#define RTE_WR_ACT_RTP_GRP_RTP_GRP_ID_X(x)       ((x) & GENMASK(3, 0))

#define RTE_WR_ACT_RTP_GRP_RTP_GRP_STOPPED_MODE(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_WR_ACT_RTP_GRP_RTP_GRP_STOPPED_MODE_M GENMASK(16, 16)
#define RTE_WR_ACT_RTP_GRP_RTP_GRP_STOPPED_MODE_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

/*      RTE:OUTB_WR_ACTION_TBL:RD_RAI_ADDR */
#define RTE_RD_RAI_ADDR(g)        TARGET_RTE,0,1,6144,g,36,32,16,0,1,4

/*      RTE:OUTB_WR_ACTION_TBL:OFFSET_RAI_ADDR */
#define RTE_OFFSET_RAI_ADDR(g)    TARGET_RTE,0,1,6144,g,36,32,20,0,1,4

#define RTE_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR(x)   ((x) & GENMASK(15, 0))
#define RTE_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR_M    GENMASK(15, 0)
#define RTE_OFFSET_RAI_ADDR_OFFSET_RAI_ADDR_X(x) ((x) & GENMASK(15, 0))

/*      RTE:OUTB_WR_ACTION_TBL:BUF3_ADDR */
#define RTE_BUF3_ADDR(g)          TARGET_RTE,0,1,6144,g,36,32,24,0,1,4

#define RTE_BUF3_ADDR_BUF3_ADDR(x)               ((x) & GENMASK(5, 0))
#define RTE_BUF3_ADDR_BUF3_ADDR_M                GENMASK(5, 0)
#define RTE_BUF3_ADDR_BUF3_ADDR_X(x)             ((x) & GENMASK(5, 0))

/*      RTE:OUTB_BUF3_MISC:O_BUF3_MISC */
#define RTE_O_BUF3_MISC           TARGET_RTE,0,1,7400,0,1,24,0,0,1,4

#define RTE_O_BUF3_MISC_BUF3_ADDR(x)             ((x) & GENMASK(5, 0))
#define RTE_O_BUF3_MISC_BUF3_ADDR_M              GENMASK(5, 0)
#define RTE_O_BUF3_MISC_BUF3_ADDR_X(x)           ((x) & GENMASK(5, 0))

#define RTE_O_BUF3_MISC_BUF3_STATE_IRQ(x)        (((x) << 16) & GENMASK(16, 16))
#define RTE_O_BUF3_MISC_BUF3_STATE_IRQ_M         GENMASK(16, 16)
#define RTE_O_BUF3_MISC_BUF3_STATE_IRQ_X(x)      (((x) & GENMASK(16, 16)) >> 16)

/*      RTE:OUTB_BUF3_MISC:O_BUF3_STICKY_BITS */
#define RTE_O_BUF3_STICKY_BITS    TARGET_RTE,0,1,7400,0,1,24,4,0,1,4

#define RTE_O_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_O_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY_M GENMASK(3, 3)
#define RTE_O_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_O_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_O_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY_M GENMASK(2, 2)
#define RTE_O_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_O_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_O_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY_M GENMASK(1, 1)
#define RTE_O_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_O_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_O_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY_M GENMASK(0, 0)
#define RTE_O_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:OUTB_BUF3_MISC:O_BUF3_STATE */
#define RTE_O_BUF3_STATE(r)       TARGET_RTE,0,1,7400,0,1,24,8,r,2,4

/*      RTE:OUTB_BUF3_MISC:O_BUF3_STATE_IRQ_MASK */
#define RTE_O_BUF3_STATE_IRQ_MASK(r) TARGET_RTE,0,1,7400,0,1,24,16,r,2,4

/*      RTE:OUTB_BUF3_TBL:O_BUF3 */
#define RTE_O_BUF3                TARGET_RTE,0,1,7384,0,1,4,0,0,1,4

#define RTE_O_BUF3_RD_IDX(x)                     ((x) & GENMASK(1, 0))
#define RTE_O_BUF3_RD_IDX_M                      GENMASK(1, 0)
#define RTE_O_BUF3_RD_IDX_X(x)                   ((x) & GENMASK(1, 0))

#define RTE_O_BUF3_WR_IDX(x)                     (((x) << 2) & GENMASK(3, 2))
#define RTE_O_BUF3_WR_IDX_M                      GENMASK(3, 2)
#define RTE_O_BUF3_WR_IDX_X(x)                   (((x) & GENMASK(3, 2)) >> 2)

#define RTE_O_BUF3_AV_IDX(x)                     (((x) << 4) & GENMASK(5, 4))
#define RTE_O_BUF3_AV_IDX_M                      GENMASK(5, 4)
#define RTE_O_BUF3_AV_IDX_X(x)                   (((x) & GENMASK(5, 4)) >> 4)

#define RTE_O_BUF3_AV_NEW(x)                     (((x) << 6) & GENMASK(6, 6))
#define RTE_O_BUF3_AV_NEW_M                      GENMASK(6, 6)
#define RTE_O_BUF3_AV_NEW_X(x)                   (((x) & GENMASK(6, 6)) >> 6)

#define RTE_O_BUF3_TOO_SLOW_CNT(x)               (((x) << 8) & GENMASK(11, 8))
#define RTE_O_BUF3_TOO_SLOW_CNT_M                GENMASK(11, 8)
#define RTE_O_BUF3_TOO_SLOW_CNT_X(x)             (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:OUTB_BUF3_RD_REQ:O_BUF3_RD_REQ */
#define RTE_O_BUF3_RD_REQ(g)      TARGET_RTE,0,1,9984,g,36,4,0,0,1,4

#define RTE_O_BUF3_RD_REQ_RD_IDX(x)              ((x) & GENMASK(1, 0))
#define RTE_O_BUF3_RD_REQ_RD_IDX_M               GENMASK(1, 0)
#define RTE_O_BUF3_RD_REQ_RD_IDX_X(x)            ((x) & GENMASK(1, 0))

#define RTE_O_BUF3_RD_REQ_WR_IDX(x)              (((x) << 2) & GENMASK(3, 2))
#define RTE_O_BUF3_RD_REQ_WR_IDX_M               GENMASK(3, 2)
#define RTE_O_BUF3_RD_REQ_WR_IDX_X(x)            (((x) & GENMASK(3, 2)) >> 2)

#define RTE_O_BUF3_RD_REQ_AV_IDX(x)              (((x) << 4) & GENMASK(5, 4))
#define RTE_O_BUF3_RD_REQ_AV_IDX_M               GENMASK(5, 4)
#define RTE_O_BUF3_RD_REQ_AV_IDX_X(x)            (((x) & GENMASK(5, 4)) >> 4)

#define RTE_O_BUF3_RD_REQ_AV_NEW(x)              (((x) << 6) & GENMASK(6, 6))
#define RTE_O_BUF3_RD_REQ_AV_NEW_M               GENMASK(6, 6)
#define RTE_O_BUF3_RD_REQ_AV_NEW_X(x)            (((x) & GENMASK(6, 6)) >> 6)

#define RTE_O_BUF3_RD_REQ_TOO_SLOW_CNT(x)        (((x) << 8) & GENMASK(11, 8))
#define RTE_O_BUF3_RD_REQ_TOO_SLOW_CNT_M         GENMASK(11, 8)
#define RTE_O_BUF3_RD_REQ_TOO_SLOW_CNT_X(x)      (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:OUTB_BUF3_RD_REL:O_BUF3_RD_REL */
#define RTE_O_BUF3_RD_REL(g)      TARGET_RTE,0,1,11776,g,36,4,0,0,1,4

#define RTE_O_BUF3_RD_REL_RD_IDX(x)              ((x) & GENMASK(1, 0))
#define RTE_O_BUF3_RD_REL_RD_IDX_M               GENMASK(1, 0)
#define RTE_O_BUF3_RD_REL_RD_IDX_X(x)            ((x) & GENMASK(1, 0))

#define RTE_O_BUF3_RD_REL_WR_IDX(x)              (((x) << 2) & GENMASK(3, 2))
#define RTE_O_BUF3_RD_REL_WR_IDX_M               GENMASK(3, 2)
#define RTE_O_BUF3_RD_REL_WR_IDX_X(x)            (((x) & GENMASK(3, 2)) >> 2)

#define RTE_O_BUF3_RD_REL_AV_IDX(x)              (((x) << 4) & GENMASK(5, 4))
#define RTE_O_BUF3_RD_REL_AV_IDX_M               GENMASK(5, 4)
#define RTE_O_BUF3_RD_REL_AV_IDX_X(x)            (((x) & GENMASK(5, 4)) >> 4)

#define RTE_O_BUF3_RD_REL_AV_NEW(x)              (((x) << 6) & GENMASK(6, 6))
#define RTE_O_BUF3_RD_REL_AV_NEW_M               GENMASK(6, 6)
#define RTE_O_BUF3_RD_REL_AV_NEW_X(x)            (((x) & GENMASK(6, 6)) >> 6)

#define RTE_O_BUF3_RD_REL_TOO_SLOW_CNT(x)        (((x) << 8) & GENMASK(11, 8))
#define RTE_O_BUF3_RD_REL_TOO_SLOW_CNT_M         GENMASK(11, 8)
#define RTE_O_BUF3_RD_REL_TOO_SLOW_CNT_X(x)      (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_MISC:I_TIMER_CMD */
#define RTE_I_TIMER_CMD           TARGET_RTE,0,1,10128,0,1,104,0,0,1,4

#define RTE_I_TIMER_CMD_TIMER_CMD(x)             ((x) & GENMASK(1, 0))
#define RTE_I_TIMER_CMD_TIMER_CMD_M              GENMASK(1, 0)
#define RTE_I_TIMER_CMD_TIMER_CMD_X(x)           ((x) & GENMASK(1, 0))

#define RTE_I_TIMER_CMD_TIMER_RSLT(x)            (((x) << 2) & GENMASK(2, 2))
#define RTE_I_TIMER_CMD_TIMER_RSLT_M             GENMASK(2, 2)
#define RTE_I_TIMER_CMD_TIMER_RSLT_X(x)          (((x) & GENMASK(2, 2)) >> 2)

#define RTE_I_TIMER_CMD_TIMER_TYPE(x)            (((x) << 8) & GENMASK(9, 8))
#define RTE_I_TIMER_CMD_TIMER_TYPE_M             GENMASK(9, 8)
#define RTE_I_TIMER_CMD_TIMER_TYPE_X(x)          (((x) & GENMASK(9, 8)) >> 8)

#define RTE_I_TIMER_CMD_TIMER_IDX(x)             (((x) << 16) & GENMASK(20, 16))
#define RTE_I_TIMER_CMD_TIMER_IDX_M              GENMASK(20, 16)
#define RTE_I_TIMER_CMD_TIMER_IDX_X(x)           (((x) & GENMASK(20, 16)) >> 16)

/*      RTE:INB_MISC:I_TIMER_STICKY_BITS */
#define RTE_I_TIMER_STICKY_BITS   TARGET_RTE,0,1,10128,0,1,104,4,0,1,4

#define RTE_I_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS(x) ((x) & GENMASK(3, 0))
#define RTE_I_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS_M GENMASK(3, 0)
#define RTE_I_TIMER_STICKY_BITS_RTP_TIMER_STICKY_BITS_X(x) ((x) & GENMASK(3, 0))

#define RTE_I_TIMER_STICKY_BITS_RD_TIMER_STICKY_BITS(x)\
	(((x) << 8) & GENMASK(11, 8))
#define RTE_I_TIMER_STICKY_BITS_RD_TIMER_STICKY_BITS_M GENMASK(11, 8)
#define RTE_I_TIMER_STICKY_BITS_RD_TIMER_STICKY_BITS_X(x)\
	(((x) & GENMASK(11, 8)) >> 8)

#define RTE_I_TIMER_STICKY_BITS_TSE_TIMER_STICKY_BITS(x)\
	(((x) << 16) & GENMASK(19, 16))
#define RTE_I_TIMER_STICKY_BITS_TSE_TIMER_STICKY_BITS_M GENMASK(19, 16)
#define RTE_I_TIMER_STICKY_BITS_TSE_TIMER_STICKY_BITS_X(x)\
	(((x) & GENMASK(19, 16)) >> 16)

/*      RTE:INB_MISC:I_TIMER_HEAP_SIZE */
#define RTE_I_TIMER_HEAP_SIZE     TARGET_RTE,0,1,10128,0,1,104,8,0,1,4

#define RTE_I_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE(x) ((x) & GENMASK(5, 0))
#define RTE_I_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE_M GENMASK(5, 0)
#define RTE_I_TIMER_HEAP_SIZE_RTP_TIMER_HEAP_SIZE_X(x) ((x) & GENMASK(5, 0))

#define RTE_I_TIMER_HEAP_SIZE_RD_TIMER_HEAP_SIZE(x)\
	(((x) << 12) & GENMASK(17, 12))
#define RTE_I_TIMER_HEAP_SIZE_RD_TIMER_HEAP_SIZE_M GENMASK(17, 12)
#define RTE_I_TIMER_HEAP_SIZE_RD_TIMER_HEAP_SIZE_X(x)\
	(((x) & GENMASK(17, 12)) >> 12)

#define RTE_I_TIMER_HEAP_SIZE_TSE_TIMER_HEAP_SIZE(x)\
	(((x) << 24) & GENMASK(29, 24))
#define RTE_I_TIMER_HEAP_SIZE_TSE_TIMER_HEAP_SIZE_M GENMASK(29, 24)
#define RTE_I_TIMER_HEAP_SIZE_TSE_TIMER_HEAP_SIZE_X(x)\
	(((x) & GENMASK(29, 24)) >> 24)

/*      RTE:INB_MISC:I_RD_ACTION_CMD */
#define RTE_I_RD_ACTION_CMD       TARGET_RTE,0,1,10128,0,1,104,12,0,1,4

#define RTE_I_RD_ACTION_CMD_RD_ACTION_CMD(x)     ((x) & GENMASK(0, 0))
#define RTE_I_RD_ACTION_CMD_RD_ACTION_CMD_M      GENMASK(0, 0)
#define RTE_I_RD_ACTION_CMD_RD_ACTION_CMD_X(x)   ((x) & GENMASK(0, 0))

#define RTE_I_RD_ACTION_CMD_RD_ACTION_RSLT(x)    (((x) << 1) & GENMASK(1, 1))
#define RTE_I_RD_ACTION_CMD_RD_ACTION_RSLT_M     GENMASK(1, 1)
#define RTE_I_RD_ACTION_CMD_RD_ACTION_RSLT_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define RTE_I_RD_ACTION_CMD_RD_ACTION_ADDR(x)    (((x) << 8) & GENMASK(13, 8))
#define RTE_I_RD_ACTION_CMD_RD_ACTION_ADDR_M     GENMASK(13, 8)
#define RTE_I_RD_ACTION_CMD_RD_ACTION_ADDR_X(x)  (((x) & GENMASK(13, 8)) >> 8)

/*      RTE:INB_MISC:I_FRM_DATA_ADDR */
#define RTE_I_FRM_DATA_ADDR       TARGET_RTE,0,1,10128,0,1,104,16,0,1,4

#define RTE_I_FRM_DATA_ADDR_FRM_DATA_ADDR(x)     ((x) & GENMASK(7, 0))
#define RTE_I_FRM_DATA_ADDR_FRM_DATA_ADDR_M      GENMASK(7, 0)
#define RTE_I_FRM_DATA_ADDR_FRM_DATA_ADDR_X(x)   ((x) & GENMASK(7, 0))

/*      RTE:INB_MISC:I_FRM_DATA_WR_MASK */
#define RTE_I_FRM_DATA_WR_MASK    TARGET_RTE,0,1,10128,0,1,104,20,0,1,4

/*      RTE:INB_MISC:I_FRM_DATA_CTRL_ACC */
#define RTE_I_FRM_DATA_CTRL_ACC   TARGET_RTE,0,1,10128,0,1,104,24,0,1,4

#define RTE_I_FRM_DATA_CTRL_ACC_FRM_DATA_CTRL_ADDR(x) ((x) & GENMASK(7, 0))
#define RTE_I_FRM_DATA_CTRL_ACC_FRM_DATA_CTRL_ADDR_M GENMASK(7, 0)
#define RTE_I_FRM_DATA_CTRL_ACC_FRM_DATA_CTRL_ADDR_X(x) ((x) & GENMASK(7, 0))

#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_FRM_TX(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_FRM_TX_M GENMASK(16, 16)
#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_FRM_TX_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_FRM_UPD(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_FRM_UPD_M GENMASK(17, 17)
#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_FRM_UPD_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_SW_WR_DIS(x)\
	(((x) << 18) & GENMASK(18, 18))
#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_SW_WR_DIS_M GENMASK(18, 18)
#define RTE_I_FRM_DATA_CTRL_ACC_WR_MASK_SW_WR_DIS_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

/*      RTE:INB_MISC:I_FRM_DATA_CHG_ADDR */
#define RTE_I_FRM_DATA_CHG_ADDR   TARGET_RTE,0,1,10128,0,1,104,28,0,1,4

#define RTE_I_FRM_DATA_CHG_ADDR_FRM_DATA_CHG_ADDR(x) ((x) & GENMASK(7, 0))
#define RTE_I_FRM_DATA_CHG_ADDR_FRM_DATA_CHG_ADDR_M GENMASK(7, 0)
#define RTE_I_FRM_DATA_CHG_ADDR_FRM_DATA_CHG_ADDR_X(x) ((x) & GENMASK(7, 0))

/*      RTE:INB_MISC:I_STICKY_BITS */
#define RTE_I_STICKY_BITS         TARGET_RTE,0,1,10128,0,1,104,32,0,1,4

#define RTE_I_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY(x)\
	(((x) << 24) & GENMASK(24, 24))
#define RTE_I_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY_M GENMASK(24, 24)
#define RTE_I_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY_X(x)\
	(((x) & GENMASK(24, 24)) >> 24)

#define RTE_I_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY(x)\
	(((x) << 23) & GENMASK(23, 23))
#define RTE_I_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY_M GENMASK(23, 23)
#define RTE_I_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY_X(x)\
	(((x) & GENMASK(23, 23)) >> 23)

#define RTE_I_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY(x)\
	(((x) << 22) & GENMASK(22, 22))
#define RTE_I_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY_M GENMASK(22, 22)
#define RTE_I_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY_X(x)\
	(((x) & GENMASK(22, 22)) >> 22)

#define RTE_I_STICKY_BITS_FRM_TOO_LONG_STICKY(x) (((x) << 21) & GENMASK(21, 21))
#define RTE_I_STICKY_BITS_FRM_TOO_LONG_STICKY_M  GENMASK(21, 21)
#define RTE_I_STICKY_BITS_FRM_TOO_LONG_STICKY_X(x)\
	(((x) & GENMASK(21, 21)) >> 21)

#define RTE_I_STICKY_BITS_FRM_TOO_SHORT_STICKY(x)\
	(((x) << 20) & GENMASK(20, 20))
#define RTE_I_STICKY_BITS_FRM_TOO_SHORT_STICKY_M GENMASK(20, 20)
#define RTE_I_STICKY_BITS_FRM_TOO_SHORT_STICKY_X(x)\
	(((x) & GENMASK(20, 20)) >> 20)

#define RTE_I_STICKY_BITS_FRM_DATA_CP_SW_WR_DIS_STICKY(x)\
	(((x) << 19) & GENMASK(19, 19))
#define RTE_I_STICKY_BITS_FRM_DATA_CP_SW_WR_DIS_STICKY_M GENMASK(19, 19)
#define RTE_I_STICKY_BITS_FRM_DATA_CP_SW_WR_DIS_STICKY_X(x)\
	(((x) & GENMASK(19, 19)) >> 19)

#define RTE_I_STICKY_BITS_SAME_FRM_TX_CNT_STICKY(x)\
	(((x) << 18) & GENMASK(18, 18))
#define RTE_I_STICKY_BITS_SAME_FRM_TX_CNT_STICKY_M GENMASK(18, 18)
#define RTE_I_STICKY_BITS_SAME_FRM_TX_CNT_STICKY_X(x)\
	(((x) & GENMASK(18, 18)) >> 18)

#define RTE_I_STICKY_BITS_FRM_TXING_AT_START_STICKY(x)\
	(((x) << 17) & GENMASK(17, 17))
#define RTE_I_STICKY_BITS_FRM_TXING_AT_START_STICKY_M GENMASK(17, 17)
#define RTE_I_STICKY_BITS_FRM_TXING_AT_START_STICKY_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_I_STICKY_BITS_FRM_TXING_AT_END_STICKY(x)\
	(((x) << 16) & GENMASK(16, 16))
#define RTE_I_STICKY_BITS_FRM_TXING_AT_END_STICKY_M GENMASK(16, 16)
#define RTE_I_STICKY_BITS_FRM_TXING_AT_END_STICKY_X(x)\
	(((x) & GENMASK(16, 16)) >> 16)

#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY(x)\
	(((x) << 15) & GENMASK(15, 15))
#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY_M GENMASK(15, 15)
#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY_X(x)\
	(((x) & GENMASK(15, 15)) >> 15)

#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY(x)\
	(((x) << 14) & GENMASK(14, 14))
#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY_M GENMASK(14, 14)
#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY_X(x)\
	(((x) & GENMASK(14, 14)) >> 14)

#define RTE_I_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY(x)\
	(((x) << 13) & GENMASK(13, 13))
#define RTE_I_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY_M GENMASK(13, 13)
#define RTE_I_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY_X(x)\
	(((x) & GENMASK(13, 13)) >> 13)

#define RTE_I_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY(x)\
	(((x) << 12) & GENMASK(12, 12))
#define RTE_I_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY_M GENMASK(12, 12)
#define RTE_I_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(12, 12)) >> 12)

#define RTE_I_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY(x)\
	(((x) << 11) & GENMASK(11, 11))
#define RTE_I_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY_M GENMASK(11, 11)
#define RTE_I_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY(x)\
	(((x) << 10) & GENMASK(10, 10))
#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY_M GENMASK(10, 10)
#define RTE_I_STICKY_BITS_FRM_UPDATING_ON_SOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(10, 10)) >> 10)

#define RTE_I_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_I_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY_M GENMASK(9, 9)
#define RTE_I_STICKY_BITS_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_I_STICKY_BITS_RX_STATE_ERR_STICKY(x) (((x) << 8) & GENMASK(8, 8))
#define RTE_I_STICKY_BITS_RX_STATE_ERR_STICKY_M  GENMASK(8, 8)
#define RTE_I_STICKY_BITS_RX_STATE_ERR_STICKY_X(x) (((x) & GENMASK(8, 8)) >> 8)

#define RTE_I_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY(x)\
	(((x) << 7) & GENMASK(7, 7))
#define RTE_I_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY_M GENMASK(7, 7)
#define RTE_I_STICKY_BITS_RD_ACTION_RD_DECODE_ERR_STICKY_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define RTE_I_STICKY_BITS_RD_ACTION_RD_SLAVE_ERR_STICKY(x)\
	(((x) << 6) & GENMASK(6, 6))
#define RTE_I_STICKY_BITS_RD_ACTION_RD_SLAVE_ERR_STICKY_M GENMASK(6, 6)
#define RTE_I_STICKY_BITS_RD_ACTION_RD_SLAVE_ERR_STICKY_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define RTE_I_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_I_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY_M GENMASK(5, 5)
#define RTE_I_STICKY_BITS_RD_ACTION_RD_MAGIC_ERR_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_I_STICKY_BITS_RTP_TIMER_RESTART_FIFO_OFLW_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_I_STICKY_BITS_RTP_TIMER_RESTART_FIFO_OFLW_STICKY_M GENMASK(4, 4)
#define RTE_I_STICKY_BITS_RTP_TIMER_RESTART_FIFO_OFLW_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_I_STICKY_BITS_RD_ACTION_FIFO_FULL_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_I_STICKY_BITS_RD_ACTION_FIFO_FULL_STICKY_M GENMASK(3, 3)
#define RTE_I_STICKY_BITS_RD_ACTION_FIFO_FULL_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_I_STICKY_BITS_RD_ACTION_TOO_MANY_FRM_DATA_CP_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_I_STICKY_BITS_RD_ACTION_TOO_MANY_FRM_DATA_CP_STICKY_M GENMASK(2, 2)
#define RTE_I_STICKY_BITS_RD_ACTION_TOO_MANY_FRM_DATA_CP_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_I_STICKY_BITS_RAI_RD_WRONG_BYTE_CNT_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_I_STICKY_BITS_RAI_RD_WRONG_BYTE_CNT_STICKY_M GENMASK(1, 1)
#define RTE_I_STICKY_BITS_RAI_RD_WRONG_BYTE_CNT_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_I_STICKY_BITS_RAI_RD_RSP_UNEXPECTED_ERR_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_I_STICKY_BITS_RAI_RD_RSP_UNEXPECTED_ERR_STICKY_M GENMASK(0, 0)
#define RTE_I_STICKY_BITS_RAI_RD_RSP_UNEXPECTED_ERR_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:INB_MISC:I_STICKY_BITS_IRQ_MASK */
#define RTE_I_STICKY_BITS_IRQ_MASK TARGET_RTE,0,1,10128,0,1,104,36,0,1,4

/*      RTE:INB_MISC:I_CFG */
#define RTE_I_CFG                 TARGET_RTE,0,1,10128,0,1,104,40,0,1,4

#define RTE_I_CFG_RTP_CAT_TX_ENA(x)              ((x) & GENMASK(1, 0))
#define RTE_I_CFG_RTP_CAT_TX_ENA_M               GENMASK(1, 0)
#define RTE_I_CFG_RTP_CAT_TX_ENA_X(x)            ((x) & GENMASK(1, 0))

#define RTE_I_CFG_INJ_TIME_SHIFT(x)              (((x) << 8) & GENMASK(11, 8))
#define RTE_I_CFG_INJ_TIME_SHIFT_M               GENMASK(11, 8)
#define RTE_I_CFG_INJ_TIME_SHIFT_X(x)            (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_MISC:I_CNT */
#define RTE_I_CNT                 TARGET_RTE,0,1,10128,0,1,104,44,0,1,4

#define RTE_I_CNT_FRM_ABORT_CNT(x)               ((x) & GENMASK(15, 0))
#define RTE_I_CNT_FRM_ABORT_CNT_M                GENMASK(15, 0)
#define RTE_I_CNT_FRM_ABORT_CNT_X(x)             ((x) & GENMASK(15, 0))

/*      RTE:INB_MISC:I_DG_VLD_CLR_SET */
#define RTE_I_DG_VLD_CLR_SET      TARGET_RTE,0,1,10128,0,1,104,48,0,1,4

#define RTE_I_DG_VLD_CLR_SET_PN_DG_VLD_CLR_IOPS(x) ((x) & GENMASK(7, 0))
#define RTE_I_DG_VLD_CLR_SET_PN_DG_VLD_CLR_IOPS_M GENMASK(7, 0)
#define RTE_I_DG_VLD_CLR_SET_PN_DG_VLD_CLR_IOPS_X(x) ((x) & GENMASK(7, 0))

#define RTE_I_DG_VLD_CLR_SET_OPC_DG_VLD_CLR_DATA_SET_FLAGS1(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_I_DG_VLD_CLR_SET_OPC_DG_VLD_CLR_DATA_SET_FLAGS1_M GENMASK(15, 8)
#define RTE_I_DG_VLD_CLR_SET_OPC_DG_VLD_CLR_DATA_SET_FLAGS1_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define RTE_I_DG_VLD_CLR_SET_PN_DG_VLD_SET_IOPS(x)\
	(((x) << 16) & GENMASK(23, 16))
#define RTE_I_DG_VLD_CLR_SET_PN_DG_VLD_SET_IOPS_M GENMASK(23, 16)
#define RTE_I_DG_VLD_CLR_SET_PN_DG_VLD_SET_IOPS_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define RTE_I_DG_VLD_CLR_SET_OPC_DG_VLD_SET_DATA_SET_FLAGS1(x)\
	(((x) << 24) & GENMASK(31, 24))
#define RTE_I_DG_VLD_CLR_SET_OPC_DG_VLD_SET_DATA_SET_FLAGS1_M GENMASK(31, 24)
#define RTE_I_DG_VLD_CLR_SET_OPC_DG_VLD_SET_DATA_SET_FLAGS1_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

/*      RTE:INB_MISC:I_DG_VLD_ERR */
#define RTE_I_DG_VLD_ERR          TARGET_RTE,0,1,10128,0,1,104,52,0,1,4

#define RTE_I_DG_VLD_ERR_PN_DG_VLD_ERR_IOPS(x)   ((x) & GENMASK(7, 0))
#define RTE_I_DG_VLD_ERR_PN_DG_VLD_ERR_IOPS_M    GENMASK(7, 0)
#define RTE_I_DG_VLD_ERR_PN_DG_VLD_ERR_IOPS_X(x) ((x) & GENMASK(7, 0))

#define RTE_I_DG_VLD_ERR_OPC_DG_VLD_ERR_DATA_SET_FLAGS1(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_I_DG_VLD_ERR_OPC_DG_VLD_ERR_DATA_SET_FLAGS1_M GENMASK(15, 8)
#define RTE_I_DG_VLD_ERR_OPC_DG_VLD_ERR_DATA_SET_FLAGS1_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

/*      RTE:INB_MISC:I_DG_STATUS_CLR_SET */
#define RTE_I_DG_STATUS_CLR_SET   TARGET_RTE,0,1,10128,0,1,104,56,0,1,4

#define RTE_I_DG_STATUS_CLR_SET_PN_DG_STATUS_CLR(x) ((x) & GENMASK(7, 0))
#define RTE_I_DG_STATUS_CLR_SET_PN_DG_STATUS_CLR_M GENMASK(7, 0)
#define RTE_I_DG_STATUS_CLR_SET_PN_DG_STATUS_CLR_X(x) ((x) & GENMASK(7, 0))

#define RTE_I_DG_STATUS_CLR_SET_OPC_DG_STATUS_CLR(x)\
	(((x) << 8) & GENMASK(15, 8))
#define RTE_I_DG_STATUS_CLR_SET_OPC_DG_STATUS_CLR_M GENMASK(15, 8)
#define RTE_I_DG_STATUS_CLR_SET_OPC_DG_STATUS_CLR_X(x)\
	(((x) & GENMASK(15, 8)) >> 8)

#define RTE_I_DG_STATUS_CLR_SET_PN_DG_STATUS_SET(x)\
	(((x) << 16) & GENMASK(23, 16))
#define RTE_I_DG_STATUS_CLR_SET_PN_DG_STATUS_SET_M GENMASK(23, 16)
#define RTE_I_DG_STATUS_CLR_SET_PN_DG_STATUS_SET_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

#define RTE_I_DG_STATUS_CLR_SET_OPC_DG_STATUS_SET(x)\
	(((x) << 24) & GENMASK(31, 24))
#define RTE_I_DG_STATUS_CLR_SET_OPC_DG_STATUS_SET_M GENMASK(31, 24)
#define RTE_I_DG_STATUS_CLR_SET_OPC_DG_STATUS_SET_X(x)\
	(((x) & GENMASK(31, 24)) >> 24)

/*      RTE:INB_MISC:I_DG_STATUS_ERR */
#define RTE_I_DG_STATUS_ERR       TARGET_RTE,0,1,10128,0,1,104,60,0,1,4

#define RTE_I_DG_STATUS_ERR_PN_DG_STATUS_ERR(x)  ((x) & GENMASK(7, 0))
#define RTE_I_DG_STATUS_ERR_PN_DG_STATUS_ERR_M   GENMASK(7, 0)
#define RTE_I_DG_STATUS_ERR_PN_DG_STATUS_ERR_X(x) ((x) & GENMASK(7, 0))

#define RTE_I_DG_STATUS_ERR_OPC_DG_STATUS_ERR(x) (((x) << 8) & GENMASK(15, 8))
#define RTE_I_DG_STATUS_ERR_OPC_DG_STATUS_ERR_M  GENMASK(15, 8)
#define RTE_I_DG_STATUS_ERR_OPC_DG_STATUS_ERR_X(x) (((x) & GENMASK(15, 8)) >> 8)

/*      RTE:INB_MISC:I_FRM_INJ_PORT_CTRL */
#define RTE_I_FRM_INJ_PORT_CTRL(r) TARGET_RTE,0,1,10128,0,1,104,64,r,8,4

#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_CNT(x)   ((x) & GENMASK(3, 0))
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_CNT_M    GENMASK(3, 0)
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_CNT_X(x) ((x) & GENMASK(3, 0))

#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_MAX(x)   (((x) << 4) & GENMASK(7, 4))
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_M    GENMASK(7, 4)
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_X(x) (((x) & GENMASK(7, 4)) >> 4)

#define RTE_I_FRM_INJ_PORT_CTRL_FRM_INJ_METHOD(x) (((x) << 8) & GENMASK(8, 8))
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_INJ_METHOD_M GENMASK(8, 8)
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_INJ_METHOD_X(x) (((x) & GENMASK(8, 8)) >> 8)

#define RTE_I_FRM_INJ_PORT_CTRL_FC_SKIP_INJ_ENA(x) (((x) << 9) & GENMASK(9, 9))
#define RTE_I_FRM_INJ_PORT_CTRL_FC_SKIP_INJ_ENA_M GENMASK(9, 9)
#define RTE_I_FRM_INJ_PORT_CTRL_FC_SKIP_INJ_ENA_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_RTP_ID(x)\
	(((x) << 16) & GENMASK(20, 16))
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_RTP_ID_M GENMASK(20, 16)
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_MAX_RTP_ID_X(x)\
	(((x) & GENMASK(20, 16)) >> 16)

#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_NEG_STICKY(x)\
	(((x) << 11) & GENMASK(11, 11))
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_NEG_STICKY_M GENMASK(11, 11)
#define RTE_I_FRM_INJ_PORT_CTRL_FRM_OUT_NEG_STICKY_X(x)\
	(((x) & GENMASK(11, 11)) >> 11)

/*      RTE:INB_MISC:I_RD_ACTION_DBG */
#define RTE_I_RD_ACTION_DBG       TARGET_RTE,0,1,10128,0,1,104,96,0,1,4

#define RTE_I_RD_ACTION_DBG_RD_ACTION_STATE_STICKY(x) ((x) & GENMASK(8, 0))
#define RTE_I_RD_ACTION_DBG_RD_ACTION_STATE_STICKY_M GENMASK(8, 0)
#define RTE_I_RD_ACTION_DBG_RD_ACTION_STATE_STICKY_X(x) ((x) & GENMASK(8, 0))

/*      RTE:INB_MISC:I_FRM_DATA_CP_DBG */
#define RTE_I_FRM_DATA_CP_DBG     TARGET_RTE,0,1,10128,0,1,104,100,0,1,4

#define RTE_I_FRM_DATA_CP_DBG_FRM_DATA_CP_STATE_STICKY(x) ((x) & GENMASK(15, 0))
#define RTE_I_FRM_DATA_CP_DBG_FRM_DATA_CP_STATE_STICKY_M GENMASK(15, 0)
#define RTE_I_FRM_DATA_CP_DBG_FRM_DATA_CP_STATE_STICKY_X(x)\
	((x) & GENMASK(15, 0))

#define RTE_I_FRM_DATA_CP_DBG_FRM_DATA_CP_VS_STATE_STICKY(x)\
	(((x) << 16) & GENMASK(18, 16))
#define RTE_I_FRM_DATA_CP_DBG_FRM_DATA_CP_VS_STATE_STICKY_M GENMASK(18, 16)
#define RTE_I_FRM_DATA_CP_DBG_FRM_DATA_CP_VS_STATE_STICKY_X(x)\
	(((x) & GENMASK(18, 16)) >> 16)

/*      RTE:INB_FRM_DATA:I_FRM_DATA */
#define RTE_I_FRM_DATA(g,r)       TARGET_RTE,0,1,7296,g,2,32,0,r,8,4

#define RTE_I_FRM_DATA_FRM_DATA_BYTE0(x)         (((x) << 24) & GENMASK(31, 24))
#define RTE_I_FRM_DATA_FRM_DATA_BYTE0_M          GENMASK(31, 24)
#define RTE_I_FRM_DATA_FRM_DATA_BYTE0_X(x)       (((x) & GENMASK(31, 24)) >> 24)

#define RTE_I_FRM_DATA_FRM_DATA_BYTE1(x)         (((x) << 16) & GENMASK(23, 16))
#define RTE_I_FRM_DATA_FRM_DATA_BYTE1_M          GENMASK(23, 16)
#define RTE_I_FRM_DATA_FRM_DATA_BYTE1_X(x)       (((x) & GENMASK(23, 16)) >> 16)

#define RTE_I_FRM_DATA_FRM_DATA_BYTE2(x)         (((x) << 8) & GENMASK(15, 8))
#define RTE_I_FRM_DATA_FRM_DATA_BYTE2_M          GENMASK(15, 8)
#define RTE_I_FRM_DATA_FRM_DATA_BYTE2_X(x)       (((x) & GENMASK(15, 8)) >> 8)

#define RTE_I_FRM_DATA_FRM_DATA_BYTE3(x)         ((x) & GENMASK(7, 0))
#define RTE_I_FRM_DATA_FRM_DATA_BYTE3_M          GENMASK(7, 0)
#define RTE_I_FRM_DATA_FRM_DATA_BYTE3_X(x)       ((x) & GENMASK(7, 0))

/*      RTE:INB_FRM_DATA_CTRL:I_FRM_DATA_CTRL */
#define RTE_I_FRM_DATA_CTRL       TARGET_RTE,0,1,7388,0,1,4,0,0,1,4

#define RTE_I_FRM_DATA_CTRL_FRM_TXING(x)         ((x) & GENMASK(0, 0))
#define RTE_I_FRM_DATA_CTRL_FRM_TXING_M          GENMASK(0, 0)
#define RTE_I_FRM_DATA_CTRL_FRM_TXING_X(x)       ((x) & GENMASK(0, 0))

#define RTE_I_FRM_DATA_CTRL_FRM_TX_CNT(x)        (((x) << 1) & GENMASK(1, 1))
#define RTE_I_FRM_DATA_CTRL_FRM_TX_CNT_M         GENMASK(1, 1)
#define RTE_I_FRM_DATA_CTRL_FRM_TX_CNT_X(x)      (((x) & GENMASK(1, 1)) >> 1)

#define RTE_I_FRM_DATA_CTRL_FRM_UPDATING(x)      (((x) << 2) & GENMASK(2, 2))
#define RTE_I_FRM_DATA_CTRL_FRM_UPDATING_M       GENMASK(2, 2)
#define RTE_I_FRM_DATA_CTRL_FRM_UPDATING_X(x)    (((x) & GENMASK(2, 2)) >> 2)

#define RTE_I_FRM_DATA_CTRL_FRM_UPD_CNT(x)       (((x) << 3) & GENMASK(3, 3))
#define RTE_I_FRM_DATA_CTRL_FRM_UPD_CNT_M        GENMASK(3, 3)
#define RTE_I_FRM_DATA_CTRL_FRM_UPD_CNT_X(x)     (((x) & GENMASK(3, 3)) >> 3)

#define RTE_I_FRM_DATA_CTRL_SW_WR_DIS(x)         (((x) << 4) & GENMASK(4, 4))
#define RTE_I_FRM_DATA_CTRL_SW_WR_DIS_M          GENMASK(4, 4)
#define RTE_I_FRM_DATA_CTRL_SW_WR_DIS_X(x)       (((x) & GENMASK(4, 4)) >> 4)

#define RTE_I_FRM_DATA_CTRL_RSV(x)               (((x) << 5) & GENMASK(5, 5))
#define RTE_I_FRM_DATA_CTRL_RSV_M                GENMASK(5, 5)
#define RTE_I_FRM_DATA_CTRL_RSV_X(x)             (((x) & GENMASK(5, 5)) >> 5)

/*      RTE:INB_FRM_DATA_CHG:I_FRM_DATA_CHG_BYTE */
#define RTE_I_FRM_DATA_CHG_BYTE   TARGET_RTE,0,1,7360,0,1,8,0,0,1,4

/*      RTE:INB_FRM_DATA_CHG:I_FRM_DATA_OPC */
#define RTE_I_FRM_DATA_OPC        TARGET_RTE,0,1,7360,0,1,8,4,0,1,4

/*      RTE:INB_RTP_TBL:INB_RTP_STICKY_BITS */
#define RTE_INB_RTP_STICKY_BITS(g) TARGET_RTE,0,1,4096,g,32,64,0,0,1,4

#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY(x)\
	(((x) << 9) & GENMASK(9, 9))
#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY_M GENMASK(9, 9)
#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_SOF_STICKY_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY(x)\
	(((x) << 8) & GENMASK(8, 8))
#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY_M GENMASK(8, 8)
#define RTE_INB_RTP_STICKY_BITS_FRM_UPDATING_ON_EOF_STICKY_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define RTE_INB_RTP_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY(x)\
	(((x) << 7) & GENMASK(7, 7))
#define RTE_INB_RTP_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY_M GENMASK(7, 7)
#define RTE_INB_RTP_STICKY_BITS_SAME_UPD_CNT_ON_SOF_STICKY_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY(x)\
	(((x) << 6) & GENMASK(6, 6))
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY_M GENMASK(6, 6)
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_GRP_STOPPED_STICKY_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY(x)\
	(((x) << 5) & GENMASK(5, 5))
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY_M GENMASK(5, 5)
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_DIS_STICKY_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY_M GENMASK(4, 4)
#define RTE_INB_RTP_STICKY_BITS_FRM_FOR_RTP_CAT_TX_DIS_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_LONG_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_LONG_STICKY_M GENMASK(3, 3)
#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_LONG_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_SHORT_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_SHORT_STICKY_M GENMASK(2, 2)
#define RTE_INB_RTP_STICKY_BITS_FRM_TOO_SHORT_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_RTP_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_INB_RTP_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY_M GENMASK(1, 1)
#define RTE_INB_RTP_STICKY_BITS_FRM_TXING_ON_SOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_RTP_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_INB_RTP_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY_M GENMASK(0, 0)
#define RTE_INB_RTP_STICKY_BITS_NOT_FRM_TXING_ON_EOF_ERR_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_MISC */
#define RTE_INB_RTP_MISC(g)       TARGET_RTE,0,1,4096,g,32,64,4,0,1,4

#define RTE_INB_RTP_MISC_RTP_ENA(x)              ((x) & GENMASK(0, 0))
#define RTE_INB_RTP_MISC_RTP_ENA_M               GENMASK(0, 0)
#define RTE_INB_RTP_MISC_RTP_ENA_X(x)            ((x) & GENMASK(0, 0))

#define RTE_INB_RTP_MISC_RTP_CAT(x)              (((x) << 1) & GENMASK(1, 1))
#define RTE_INB_RTP_MISC_RTP_CAT_M               GENMASK(1, 1)
#define RTE_INB_RTP_MISC_RTP_CAT_X(x)            (((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_RTP_MISC_PDU_TYPE(x)             (((x) << 2) & GENMASK(2, 2))
#define RTE_INB_RTP_MISC_PDU_TYPE_M              GENMASK(2, 2)
#define RTE_INB_RTP_MISC_PDU_TYPE_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_RTP_MISC_LAST_FRM_UPD_CNT(x)     (((x) << 3) & GENMASK(3, 3))
#define RTE_INB_RTP_MISC_LAST_FRM_UPD_CNT_M      GENMASK(3, 3)
#define RTE_INB_RTP_MISC_LAST_FRM_UPD_CNT_X(x)   (((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_RTP_MISC_OTF_TIMER_RESTART_ENA(x) (((x) << 4) & GENMASK(4, 4))
#define RTE_INB_RTP_MISC_OTF_TIMER_RESTART_ENA_M GENMASK(4, 4)
#define RTE_INB_RTP_MISC_OTF_TIMER_RESTART_ENA_X(x) (((x) & GENMASK(4, 4)) >> 4)

#define RTE_INB_RTP_MISC_RTP_GRP_ID(x)           (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_RTP_MISC_RTP_GRP_ID_M            GENMASK(11, 8)
#define RTE_INB_RTP_MISC_RTP_GRP_ID_X(x)         (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_RTP_TBL:INB_RTP_FRM_PORT */
#define RTE_INB_RTP_FRM_PORT(g)   TARGET_RTE,0,1,4096,g,32,64,8,0,1,4

#define RTE_INB_RTP_FRM_PORT_FRM_LEN(x)          ((x) & GENMASK(10, 0))
#define RTE_INB_RTP_FRM_PORT_FRM_LEN_M           GENMASK(10, 0)
#define RTE_INB_RTP_FRM_PORT_FRM_LEN_X(x)        ((x) & GENMASK(10, 0))

#define RTE_INB_RTP_FRM_PORT_PORT_NUM(x)         (((x) << 16) & GENMASK(18, 16))
#define RTE_INB_RTP_FRM_PORT_PORT_NUM_M          GENMASK(18, 16)
#define RTE_INB_RTP_FRM_PORT_PORT_NUM_X(x)       (((x) & GENMASK(18, 16)) >> 16)

/*      RTE:INB_RTP_TBL:INB_RTP_ADDRS */
#define RTE_INB_RTP_ADDRS(g)      TARGET_RTE,0,1,4096,g,32,64,12,0,1,4

#define RTE_INB_RTP_ADDRS_FRM_DATA_ADDR(x)       ((x) & GENMASK(7, 0))
#define RTE_INB_RTP_ADDRS_FRM_DATA_ADDR_M        GENMASK(7, 0)
#define RTE_INB_RTP_ADDRS_FRM_DATA_ADDR_X(x)     ((x) & GENMASK(7, 0))

#define RTE_INB_RTP_ADDRS_REDUN_ADDR(x)          (((x) << 16) & GENMASK(19, 16))
#define RTE_INB_RTP_ADDRS_REDUN_ADDR_M           GENMASK(19, 16)
#define RTE_INB_RTP_ADDRS_REDUN_ADDR_X(x)        (((x) & GENMASK(19, 16)) >> 16)

/*      RTE:INB_RTP_TBL:INB_RTP_OPC */
#define RTE_INB_RTP_OPC(g)        TARGET_RTE,0,1,4096,g,32,64,16,0,1,4

#define RTE_INB_RTP_OPC_LAST_OPC_DG_SEQ_NUM(x)   ((x) & GENMASK(15, 0))
#define RTE_INB_RTP_OPC_LAST_OPC_DG_SEQ_NUM_M    GENMASK(15, 0)
#define RTE_INB_RTP_OPC_LAST_OPC_DG_SEQ_NUM_X(x) ((x) & GENMASK(15, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_TIMER_CFG1 */
#define RTE_INB_RTP_TIMER_CFG1(g) TARGET_RTE,0,1,4096,g,32,64,20,0,1,4

#define RTE_INB_RTP_TIMER_CFG1_FIRST_RUT_CNT(x)  ((x) & GENMASK(24, 0))
#define RTE_INB_RTP_TIMER_CFG1_FIRST_RUT_CNT_M   GENMASK(24, 0)
#define RTE_INB_RTP_TIMER_CFG1_FIRST_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_TIMER_CFG2 */
#define RTE_INB_RTP_TIMER_CFG2(g) TARGET_RTE,0,1,4096,g,32,64,24,0,1,4

#define RTE_INB_RTP_TIMER_CFG2_DELTA_RUT_CNT(x)  ((x) & GENMASK(24, 0))
#define RTE_INB_RTP_TIMER_CFG2_DELTA_RUT_CNT_M   GENMASK(24, 0)
#define RTE_INB_RTP_TIMER_CFG2_DELTA_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_FRM_POS */
#define RTE_INB_RTP_FRM_POS(g)    TARGET_RTE,0,1,4096,g,32,64,28,0,1,4

#define RTE_INB_RTP_FRM_POS_PN_CC_FRM_POS(x)     ((x) & GENMASK(10, 0))
#define RTE_INB_RTP_FRM_POS_PN_CC_FRM_POS_M      GENMASK(10, 0)
#define RTE_INB_RTP_FRM_POS_PN_CC_FRM_POS_X(x)   ((x) & GENMASK(10, 0))

/*      RTE:INB_RTP_TBL:INB_RTP_CNT */
#define RTE_INB_RTP_CNT(g)        TARGET_RTE,0,1,4096,g,32,64,32,0,1,4

#define RTE_INB_RTP_CNT_FRM_OTF_CNT(x)           ((x) & GENMASK(15, 0))
#define RTE_INB_RTP_CNT_FRM_OTF_CNT_M            GENMASK(15, 0)
#define RTE_INB_RTP_CNT_FRM_OTF_CNT_X(x)         ((x) & GENMASK(15, 0))

#define RTE_INB_RTP_CNT_FRM_INJ_CNT(x)           (((x) << 16) & GENMASK(31, 16))
#define RTE_INB_RTP_CNT_FRM_INJ_CNT_M            GENMASK(31, 16)
#define RTE_INB_RTP_CNT_FRM_INJ_CNT_X(x)         (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:INB_REDUN_TBL:INB_DG_SEQ_NUM */
#define RTE_INB_DG_SEQ_NUM(g)     TARGET_RTE,0,1,7424,g,16,16,0,0,1,4

#define RTE_INB_DG_SEQ_NUM_LAST_OPC_DG_SEQ_NUM(x) ((x) & GENMASK(15, 0))
#define RTE_INB_DG_SEQ_NUM_LAST_OPC_DG_SEQ_NUM_M GENMASK(15, 0)
#define RTE_INB_DG_SEQ_NUM_LAST_OPC_DG_SEQ_NUM_X(x) ((x) & GENMASK(15, 0))

/*      RTE:INB_REDUN_TBL:INB_FRM_SEQ_NUM */
#define RTE_INB_FRM_SEQ_NUM(g)    TARGET_RTE,0,1,7424,g,16,16,4,0,1,4

#define RTE_INB_FRM_SEQ_NUM_RTAG_SEQ_NUM(x)      ((x) & GENMASK(15, 0))
#define RTE_INB_FRM_SEQ_NUM_RTAG_SEQ_NUM_M       GENMASK(15, 0)
#define RTE_INB_FRM_SEQ_NUM_RTAG_SEQ_NUM_X(x)    ((x) & GENMASK(15, 0))

#define RTE_INB_FRM_SEQ_NUM_PN_CC(x)             (((x) << 16) & GENMASK(31, 16))
#define RTE_INB_FRM_SEQ_NUM_PN_CC_M              GENMASK(31, 16)
#define RTE_INB_FRM_SEQ_NUM_PN_CC_X(x)           (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:INB_REDUN_TBL:INB_INJ_TIME */
#define RTE_INB_INJ_TIME(g)       TARGET_RTE,0,1,7424,g,16,16,8,0,1,4

#define RTE_INB_INJ_TIME_LAST_INJ_TIME(x)        ((x) & GENMASK(15, 0))
#define RTE_INB_INJ_TIME_LAST_INJ_TIME_M         GENMASK(15, 0)
#define RTE_INB_INJ_TIME_LAST_INJ_TIME_X(x)      ((x) & GENMASK(15, 0))

#define RTE_INB_INJ_TIME_MIN_INJ_TIME_DIFF(x)    (((x) << 16) & GENMASK(31, 16))
#define RTE_INB_INJ_TIME_MIN_INJ_TIME_DIFF_M     GENMASK(31, 16)
#define RTE_INB_INJ_TIME_MIN_INJ_TIME_DIFF_X(x)  (((x) & GENMASK(31, 16)) >> 16)

/*      RTE:INB_RD_TIMER_TBL:INB_RD_TIMER_CFG1 */
#define RTE_INB_RD_TIMER_CFG1(g)  TARGET_RTE,0,1,11264,g,32,16,0,0,1,4

#define RTE_INB_RD_TIMER_CFG1_FIRST_RUT_CNT(x)   ((x) & GENMASK(24, 0))
#define RTE_INB_RD_TIMER_CFG1_FIRST_RUT_CNT_M    GENMASK(24, 0)
#define RTE_INB_RD_TIMER_CFG1_FIRST_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:INB_RD_TIMER_TBL:INB_RD_TIMER_CFG2 */
#define RTE_INB_RD_TIMER_CFG2(g)  TARGET_RTE,0,1,11264,g,32,16,4,0,1,4

#define RTE_INB_RD_TIMER_CFG2_DELTA_RUT_CNT(x)   ((x) & GENMASK(24, 0))
#define RTE_INB_RD_TIMER_CFG2_DELTA_RUT_CNT_M    GENMASK(24, 0)
#define RTE_INB_RD_TIMER_CFG2_DELTA_RUT_CNT_X(x) ((x) & GENMASK(24, 0))

/*      RTE:INB_RD_TIMER_TBL:INB_RD_ACTION_ADDR */
#define RTE_INB_RD_ACTION_ADDR(g) TARGET_RTE,0,1,11264,g,32,16,8,0,1,4

#define RTE_INB_RD_ACTION_ADDR_RD_ACTION_ADDR(x) ((x) & GENMASK(5, 0))
#define RTE_INB_RD_ACTION_ADDR_RD_ACTION_ADDR_M  GENMASK(5, 0)
#define RTE_INB_RD_ACTION_ADDR_RD_ACTION_ADDR_X(x) ((x) & GENMASK(5, 0))

/*      RTE:INB_RD_ACTION_TBL:I_RAI_ADDR */
#define RTE_I_RAI_ADDR(g)         TARGET_RTE,0,1,9216,g,36,16,0,0,1,4

/*      RTE:INB_RD_ACTION_TBL:I_RD_ACTION_MISC */
#define RTE_I_RD_ACTION_MISC(g)   TARGET_RTE,0,1,9216,g,36,16,4,0,1,4

#define RTE_I_RD_ACTION_MISC_DG_DATA_LEN(x)      ((x) & GENMASK(10, 0))
#define RTE_I_RD_ACTION_MISC_DG_DATA_LEN_M       GENMASK(10, 0)
#define RTE_I_RD_ACTION_MISC_DG_DATA_LEN_X(x)    ((x) & GENMASK(10, 0))

#define RTE_I_RD_ACTION_MISC_RD_MAGIC_ENA(x)     (((x) << 16) & GENMASK(16, 16))
#define RTE_I_RD_ACTION_MISC_RD_MAGIC_ENA_M      GENMASK(16, 16)
#define RTE_I_RD_ACTION_MISC_RD_MAGIC_ENA_X(x)   (((x) & GENMASK(16, 16)) >> 16)

#define RTE_I_RD_ACTION_MISC_STATE_STICKY_ENA(x) (((x) << 17) & GENMASK(17, 17))
#define RTE_I_RD_ACTION_MISC_STATE_STICKY_ENA_M  GENMASK(17, 17)
#define RTE_I_RD_ACTION_MISC_STATE_STICKY_ENA_X(x)\
	(((x) & GENMASK(17, 17)) >> 17)

#define RTE_I_RD_ACTION_MISC_RD_CNT(x)           (((x) << 24) & GENMASK(25, 24))
#define RTE_I_RD_ACTION_MISC_RD_CNT_M            GENMASK(25, 24)
#define RTE_I_RD_ACTION_MISC_RD_CNT_X(x)         (((x) & GENMASK(25, 24)) >> 24)

/*      RTE:INB_RD_ACTION_TBL:I_RD_ACTION_ADDRS */
#define RTE_I_RD_ACTION_ADDRS(g)  TARGET_RTE,0,1,9216,g,36,16,8,0,1,4

#define RTE_I_RD_ACTION_ADDRS_FRM_DATA_CP_ADDR(x) ((x) & GENMASK(4, 0))
#define RTE_I_RD_ACTION_ADDRS_FRM_DATA_CP_ADDR_M GENMASK(4, 0)
#define RTE_I_RD_ACTION_ADDRS_FRM_DATA_CP_ADDR_X(x) ((x) & GENMASK(4, 0))

#define RTE_I_RD_ACTION_ADDRS_RD_ACTION_ADDR(x)  (((x) << 16) & GENMASK(21, 16))
#define RTE_I_RD_ACTION_ADDRS_RD_ACTION_ADDR_M   GENMASK(21, 16)
#define RTE_I_RD_ACTION_ADDRS_RD_ACTION_ADDR_X(x)\
	(((x) & GENMASK(21, 16)) >> 16)

/*      RTE:INB_RD_ACTION_TBL:I_RD_ACTION_STICKY */
#define RTE_I_RD_ACTION_STICKY(g) TARGET_RTE,0,1,9216,g,36,16,12,0,1,4

#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_DECODE_ERR_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_DECODE_ERR_STICKY_M GENMASK(3, 3)
#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_DECODE_ERR_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_SLAVE_ERR_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_SLAVE_ERR_STICKY_M GENMASK(2, 2)
#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_SLAVE_ERR_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_MAGIC_ERR_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_MAGIC_ERR_STICKY_M GENMASK(1, 1)
#define RTE_I_RD_ACTION_STICKY_RD_ACTION_RD_MAGIC_ERR_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_I_RD_ACTION_STICKY_RD_ACTION_DONE_STICKY(x) ((x) & GENMASK(0, 0))
#define RTE_I_RD_ACTION_STICKY_RD_ACTION_DONE_STICKY_M GENMASK(0, 0)
#define RTE_I_RD_ACTION_STICKY_RD_ACTION_DONE_STICKY_X(x) ((x) & GENMASK(0, 0))

/*      RTE:INB_BUF3_MISC:INB_BUF3_MISC */
#define RTE_INB_BUF3_MISC         TARGET_RTE,0,1,9900,0,1,24,0,0,1,4

#define RTE_INB_BUF3_MISC_BUF3_ADDR(x)           ((x) & GENMASK(5, 0))
#define RTE_INB_BUF3_MISC_BUF3_ADDR_M            GENMASK(5, 0)
#define RTE_INB_BUF3_MISC_BUF3_ADDR_X(x)         ((x) & GENMASK(5, 0))

#define RTE_INB_BUF3_MISC_BUF3_STATE_IRQ(x)      (((x) << 16) & GENMASK(16, 16))
#define RTE_INB_BUF3_MISC_BUF3_STATE_IRQ_M       GENMASK(16, 16)
#define RTE_INB_BUF3_MISC_BUF3_STATE_IRQ_X(x)    (((x) & GENMASK(16, 16)) >> 16)

/*      RTE:INB_BUF3_MISC:INB_BUF3_STICKY_BITS */
#define RTE_INB_BUF3_STICKY_BITS  TARGET_RTE,0,1,9900,0,1,24,4,0,1,4

#define RTE_INB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_INB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY_M GENMASK(3, 3)
#define RTE_INB_BUF3_STICKY_BITS_WR_REQ_BUF3_IDX_NE_NONE_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_INB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_INB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY_M GENMASK(2, 2)
#define RTE_INB_BUF3_STICKY_BITS_WR_REL_BUF3_IDX_EQ_NONE_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_INB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_INB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY_M GENMASK(1, 1)
#define RTE_INB_BUF3_STICKY_BITS_RD_REQ_BUF3_IDX_NE_NONE_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_INB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_INB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY_M GENMASK(0, 0)
#define RTE_INB_BUF3_STICKY_BITS_RD_REL_BUF3_IDX_EQ_NONE_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      RTE:INB_BUF3_MISC:INB_BUF3_STATE */
#define RTE_INB_BUF3_STATE(r)     TARGET_RTE,0,1,9900,0,1,24,8,r,2,4

/*      RTE:INB_BUF3_MISC:INB_BUF3_STATE_IRQ_MASK */
#define RTE_INB_BUF3_STATE_IRQ_MASK(r) TARGET_RTE,0,1,9900,0,1,24,16,r,2,4

/*      RTE:INB_BUF3_TBL:INB_BUF3 */
#define RTE_INB_BUF3              TARGET_RTE,0,1,7392,0,1,4,0,0,1,4

#define RTE_INB_BUF3_RD_IDX(x)                   ((x) & GENMASK(1, 0))
#define RTE_INB_BUF3_RD_IDX_M                    GENMASK(1, 0)
#define RTE_INB_BUF3_RD_IDX_X(x)                 ((x) & GENMASK(1, 0))

#define RTE_INB_BUF3_WR_IDX(x)                   (((x) << 2) & GENMASK(3, 2))
#define RTE_INB_BUF3_WR_IDX_M                    GENMASK(3, 2)
#define RTE_INB_BUF3_WR_IDX_X(x)                 (((x) & GENMASK(3, 2)) >> 2)

#define RTE_INB_BUF3_AV_IDX(x)                   (((x) << 4) & GENMASK(5, 4))
#define RTE_INB_BUF3_AV_IDX_M                    GENMASK(5, 4)
#define RTE_INB_BUF3_AV_IDX_X(x)                 (((x) & GENMASK(5, 4)) >> 4)

#define RTE_INB_BUF3_AV_NEW(x)                   (((x) << 6) & GENMASK(6, 6))
#define RTE_INB_BUF3_AV_NEW_M                    GENMASK(6, 6)
#define RTE_INB_BUF3_AV_NEW_X(x)                 (((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_BUF3_TOO_SLOW_CNT(x)             (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_BUF3_TOO_SLOW_CNT_M              GENMASK(11, 8)
#define RTE_INB_BUF3_TOO_SLOW_CNT_X(x)           (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_BUF3_WR_REQ:INB_BUF3_WR_REQ */
#define RTE_INB_BUF3_WR_REQ(g)    TARGET_RTE,0,1,12032,g,36,4,0,0,1,4

#define RTE_INB_BUF3_WR_REQ_RD_IDX(x)            ((x) & GENMASK(1, 0))
#define RTE_INB_BUF3_WR_REQ_RD_IDX_M             GENMASK(1, 0)
#define RTE_INB_BUF3_WR_REQ_RD_IDX_X(x)          ((x) & GENMASK(1, 0))

#define RTE_INB_BUF3_WR_REQ_WR_IDX(x)            (((x) << 2) & GENMASK(3, 2))
#define RTE_INB_BUF3_WR_REQ_WR_IDX_M             GENMASK(3, 2)
#define RTE_INB_BUF3_WR_REQ_WR_IDX_X(x)          (((x) & GENMASK(3, 2)) >> 2)

#define RTE_INB_BUF3_WR_REQ_AV_IDX(x)            (((x) << 4) & GENMASK(5, 4))
#define RTE_INB_BUF3_WR_REQ_AV_IDX_M             GENMASK(5, 4)
#define RTE_INB_BUF3_WR_REQ_AV_IDX_X(x)          (((x) & GENMASK(5, 4)) >> 4)

#define RTE_INB_BUF3_WR_REQ_AV_NEW(x)            (((x) << 6) & GENMASK(6, 6))
#define RTE_INB_BUF3_WR_REQ_AV_NEW_M             GENMASK(6, 6)
#define RTE_INB_BUF3_WR_REQ_AV_NEW_X(x)          (((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_BUF3_WR_REQ_TOO_SLOW_CNT(x)      (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_BUF3_WR_REQ_TOO_SLOW_CNT_M       GENMASK(11, 8)
#define RTE_INB_BUF3_WR_REQ_TOO_SLOW_CNT_X(x)    (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_BUF3_WR_REL:INB_BUF3_WR_REL */
#define RTE_INB_BUF3_WR_REL(g)    TARGET_RTE,0,1,12288,g,36,4,0,0,1,4

#define RTE_INB_BUF3_WR_REL_RD_IDX(x)            ((x) & GENMASK(1, 0))
#define RTE_INB_BUF3_WR_REL_RD_IDX_M             GENMASK(1, 0)
#define RTE_INB_BUF3_WR_REL_RD_IDX_X(x)          ((x) & GENMASK(1, 0))

#define RTE_INB_BUF3_WR_REL_WR_IDX(x)            (((x) << 2) & GENMASK(3, 2))
#define RTE_INB_BUF3_WR_REL_WR_IDX_M             GENMASK(3, 2)
#define RTE_INB_BUF3_WR_REL_WR_IDX_X(x)          (((x) & GENMASK(3, 2)) >> 2)

#define RTE_INB_BUF3_WR_REL_AV_IDX(x)            (((x) << 4) & GENMASK(5, 4))
#define RTE_INB_BUF3_WR_REL_AV_IDX_M             GENMASK(5, 4)
#define RTE_INB_BUF3_WR_REL_AV_IDX_X(x)          (((x) & GENMASK(5, 4)) >> 4)

#define RTE_INB_BUF3_WR_REL_AV_NEW(x)            (((x) << 6) & GENMASK(6, 6))
#define RTE_INB_BUF3_WR_REL_AV_NEW_M             GENMASK(6, 6)
#define RTE_INB_BUF3_WR_REL_AV_NEW_X(x)          (((x) & GENMASK(6, 6)) >> 6)

#define RTE_INB_BUF3_WR_REL_TOO_SLOW_CNT(x)      (((x) << 8) & GENMASK(11, 8))
#define RTE_INB_BUF3_WR_REL_TOO_SLOW_CNT_M       GENMASK(11, 8)
#define RTE_INB_BUF3_WR_REL_TOO_SLOW_CNT_X(x)    (((x) & GENMASK(11, 8)) >> 8)

/*      RTE:INB_FRM_DATA_CP_TBL:I_FD_CP_ADDRS */
#define RTE_I_FD_CP_ADDRS(g)      TARGET_RTE,0,1,8192,g,32,32,0,0,1,4

#define RTE_I_FD_CP_ADDRS_FRM_DATA_CP_ADDR(x)    ((x) & GENMASK(4, 0))
#define RTE_I_FD_CP_ADDRS_FRM_DATA_CP_ADDR_M     GENMASK(4, 0)
#define RTE_I_FD_CP_ADDRS_FRM_DATA_CP_ADDR_X(x)  ((x) & GENMASK(4, 0))

#define RTE_I_FD_CP_ADDRS_FRM_DATA_CTRL_ADDR(x)  (((x) << 16) & GENMASK(23, 16))
#define RTE_I_FD_CP_ADDRS_FRM_DATA_CTRL_ADDR_M   GENMASK(23, 16)
#define RTE_I_FD_CP_ADDRS_FRM_DATA_CTRL_ADDR_X(x)\
	(((x) & GENMASK(23, 16)) >> 16)

/*      RTE:INB_FRM_DATA_CP_TBL:I_FD_BYTE_ADDR1 */
#define RTE_I_FD_BYTE_ADDR1(g)    TARGET_RTE,0,1,8192,g,32,32,4,0,1,4

#define RTE_I_FD_BYTE_ADDR1_DG_FRM_DATA_BYTE_ADDR(x) ((x) & GENMASK(12, 0))
#define RTE_I_FD_BYTE_ADDR1_DG_FRM_DATA_BYTE_ADDR_M GENMASK(12, 0)
#define RTE_I_FD_BYTE_ADDR1_DG_FRM_DATA_BYTE_ADDR_X(x) ((x) & GENMASK(12, 0))

#define RTE_I_FD_BYTE_ADDR1_DG_VLD_FRM_DATA_BYTE_ADDR(x)\
	(((x) << 16) & GENMASK(28, 16))
#define RTE_I_FD_BYTE_ADDR1_DG_VLD_FRM_DATA_BYTE_ADDR_M GENMASK(28, 16)
#define RTE_I_FD_BYTE_ADDR1_DG_VLD_FRM_DATA_BYTE_ADDR_X(x)\
	(((x) & GENMASK(28, 16)) >> 16)

/*      RTE:INB_FRM_DATA_CP_TBL:I_FD_BYTE_ADDR2 */
#define RTE_I_FD_BYTE_ADDR2(g)    TARGET_RTE,0,1,8192,g,32,32,8,0,1,4

#define RTE_I_FD_BYTE_ADDR2_DG_STATUS_FRM_DATA_BYTE_ADDR(x)\
	((x) & GENMASK(12, 0))
#define RTE_I_FD_BYTE_ADDR2_DG_STATUS_FRM_DATA_BYTE_ADDR_M GENMASK(12, 0)
#define RTE_I_FD_BYTE_ADDR2_DG_STATUS_FRM_DATA_BYTE_ADDR_X(x)\
	((x) & GENMASK(12, 0))

/*      RTE:INB_FRM_DATA_CP_TBL:I_FD_CP_MISC */
#define RTE_I_FD_CP_MISC(g)       TARGET_RTE,0,1,8192,g,32,32,12,0,1,4

#define RTE_I_FD_CP_MISC_DG_VLD_CLR_MODE(x)      ((x) & GENMASK(1, 0))
#define RTE_I_FD_CP_MISC_DG_VLD_CLR_MODE_M       GENMASK(1, 0)
#define RTE_I_FD_CP_MISC_DG_VLD_CLR_MODE_X(x)    ((x) & GENMASK(1, 0))

#define RTE_I_FD_CP_MISC_DG_VLD_SET_MODE(x)      (((x) << 2) & GENMASK(3, 2))
#define RTE_I_FD_CP_MISC_DG_VLD_SET_MODE_M       GENMASK(3, 2)
#define RTE_I_FD_CP_MISC_DG_VLD_SET_MODE_X(x)    (((x) & GENMASK(3, 2)) >> 2)

#define RTE_I_FD_CP_MISC_DG_VLD_ERR_MODE(x)      (((x) << 4) & GENMASK(5, 4))
#define RTE_I_FD_CP_MISC_DG_VLD_ERR_MODE_M       GENMASK(5, 4)
#define RTE_I_FD_CP_MISC_DG_VLD_ERR_MODE_X(x)    (((x) & GENMASK(5, 4)) >> 4)

#define RTE_I_FD_CP_MISC_DG_STATUS_CLR_MODE(x)   (((x) << 6) & GENMASK(7, 6))
#define RTE_I_FD_CP_MISC_DG_STATUS_CLR_MODE_M    GENMASK(7, 6)
#define RTE_I_FD_CP_MISC_DG_STATUS_CLR_MODE_X(x) (((x) & GENMASK(7, 6)) >> 6)

#define RTE_I_FD_CP_MISC_DG_STATUS_SET_MODE(x)   (((x) << 8) & GENMASK(9, 8))
#define RTE_I_FD_CP_MISC_DG_STATUS_SET_MODE_M    GENMASK(9, 8)
#define RTE_I_FD_CP_MISC_DG_STATUS_SET_MODE_X(x) (((x) & GENMASK(9, 8)) >> 8)

#define RTE_I_FD_CP_MISC_DG_STATUS_ERR_MODE(x)   (((x) << 10) & GENMASK(11, 10))
#define RTE_I_FD_CP_MISC_DG_STATUS_ERR_MODE_M    GENMASK(11, 10)
#define RTE_I_FD_CP_MISC_DG_STATUS_ERR_MODE_X(x) (((x) & GENMASK(11, 10)) >> 10)

#define RTE_I_FD_CP_MISC_SOF(x)                  (((x) << 12) & GENMASK(12, 12))
#define RTE_I_FD_CP_MISC_SOF_M                   GENMASK(12, 12)
#define RTE_I_FD_CP_MISC_SOF_X(x)                (((x) & GENMASK(12, 12)) >> 12)

#define RTE_I_FD_CP_MISC_EOF(x)                  (((x) << 13) & GENMASK(13, 13))
#define RTE_I_FD_CP_MISC_EOF_M                   GENMASK(13, 13)
#define RTE_I_FD_CP_MISC_EOF_X(x)                (((x) & GENMASK(13, 13)) >> 13)

#define RTE_I_FD_CP_MISC_LAST_FRM_TX_CNT(x)      (((x) << 14) & GENMASK(14, 14))
#define RTE_I_FD_CP_MISC_LAST_FRM_TX_CNT_M       GENMASK(14, 14)
#define RTE_I_FD_CP_MISC_LAST_FRM_TX_CNT_X(x)    (((x) & GENMASK(14, 14)) >> 14)

#define RTE_I_FD_CP_MISC_STATE_STICKY_ENA(x)     (((x) << 15) & GENMASK(15, 15))
#define RTE_I_FD_CP_MISC_STATE_STICKY_ENA_M      GENMASK(15, 15)
#define RTE_I_FD_CP_MISC_STATE_STICKY_ENA_X(x)   (((x) & GENMASK(15, 15)) >> 15)

/*      RTE:INB_FRM_DATA_CP_TBL:I_FD_CP_STICKY */
#define RTE_I_FD_CP_STICKY(g)     TARGET_RTE,0,1,8192,g,32,32,16,0,1,4

#define RTE_I_FD_CP_STICKY_FRM_TXING_AT_START_STICKY(x)\
	(((x) << 4) & GENMASK(4, 4))
#define RTE_I_FD_CP_STICKY_FRM_TXING_AT_START_STICKY_M GENMASK(4, 4)
#define RTE_I_FD_CP_STICKY_FRM_TXING_AT_START_STICKY_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define RTE_I_FD_CP_STICKY_FRM_TXING_AT_END_STICKY(x)\
	(((x) << 3) & GENMASK(3, 3))
#define RTE_I_FD_CP_STICKY_FRM_TXING_AT_END_STICKY_M GENMASK(3, 3)
#define RTE_I_FD_CP_STICKY_FRM_TXING_AT_END_STICKY_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define RTE_I_FD_CP_STICKY_SAME_FRM_TX_CNT_STICKY(x)\
	(((x) << 2) & GENMASK(2, 2))
#define RTE_I_FD_CP_STICKY_SAME_FRM_TX_CNT_STICKY_M GENMASK(2, 2)
#define RTE_I_FD_CP_STICKY_SAME_FRM_TX_CNT_STICKY_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define RTE_I_FD_CP_STICKY_FRM_UPDATING_ON_SOF_ERR_STICKY(x)\
	(((x) << 1) & GENMASK(1, 1))
#define RTE_I_FD_CP_STICKY_FRM_UPDATING_ON_SOF_ERR_STICKY_M GENMASK(1, 1)
#define RTE_I_FD_CP_STICKY_FRM_UPDATING_ON_SOF_ERR_STICKY_X(x)\
	(((x) & GENMASK(1, 1)) >> 1)

#define RTE_I_FD_CP_STICKY_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY(x)\
	((x) & GENMASK(0, 0))
#define RTE_I_FD_CP_STICKY_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY_M GENMASK(0, 0)
#define RTE_I_FD_CP_STICKY_NOT_FRM_UPDATING_ON_EOF_ERR_STICKY_X(x)\
	((x) & GENMASK(0, 0))

/*      SYS:SYSTEM:RESET_CFG */
#define SYS_RESET_CFG             TARGET_SYS,0,1,3616,0,1,128,0,0,1,4

#define SYS_RESET_CFG_CORE_ENA(x)                ((x) & GENMASK(0, 0))
#define SYS_RESET_CFG_CORE_ENA_M                 GENMASK(0, 0)
#define SYS_RESET_CFG_CORE_ENA_X(x)              ((x) & GENMASK(0, 0))

/*      SYS:SYSTEM:PORT_MODE */
#define SYS_PORT_MODE(r)          TARGET_SYS,0,1,3616,0,1,128,4,r,10,4

#define SYS_PORT_MODE_DATA_WO_TS(x)              (((x) << 6) & GENMASK(7, 6))
#define SYS_PORT_MODE_DATA_WO_TS_M               GENMASK(7, 6)
#define SYS_PORT_MODE_DATA_WO_TS_X(x)            (((x) & GENMASK(7, 6)) >> 6)

#define SYS_PORT_MODE_INCL_INJ_HDR(x)            (((x) << 4) & GENMASK(5, 4))
#define SYS_PORT_MODE_INCL_INJ_HDR_M             GENMASK(5, 4)
#define SYS_PORT_MODE_INCL_INJ_HDR_X(x)          (((x) & GENMASK(5, 4)) >> 4)

#define SYS_PORT_MODE_INCL_XTR_HDR(x)            (((x) << 2) & GENMASK(3, 2))
#define SYS_PORT_MODE_INCL_XTR_HDR_M             GENMASK(3, 2)
#define SYS_PORT_MODE_INCL_XTR_HDR_X(x)          (((x) & GENMASK(3, 2)) >> 2)

#define SYS_PORT_MODE_INJ_HDR_ERR(x)             (((x) << 1) & GENMASK(1, 1))
#define SYS_PORT_MODE_INJ_HDR_ERR_M              GENMASK(1, 1)
#define SYS_PORT_MODE_INJ_HDR_ERR_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define SYS_PORT_MODE_PAD_DIS(x)                 ((x) & GENMASK(0, 0))
#define SYS_PORT_MODE_PAD_DIS_M                  GENMASK(0, 0)
#define SYS_PORT_MODE_PAD_DIS_X(x)               ((x) & GENMASK(0, 0))

/*      SYS:SYSTEM:FRONT_PORT_MODE */
#define SYS_FRONT_PORT_MODE(r)    TARGET_SYS,0,1,3616,0,1,128,44,r,8,4

#define SYS_FRONT_PORT_MODE_HDX_MODE(x)          (((x) << 1) & GENMASK(1, 1))
#define SYS_FRONT_PORT_MODE_HDX_MODE_M           GENMASK(1, 1)
#define SYS_FRONT_PORT_MODE_HDX_MODE_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE(x)     (((x) << 8) & GENMASK(9, 8))
#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE_M      GENMASK(9, 8)
#define SYS_FRONT_PORT_MODE_ADD_FRAG_SIZE_X(x)   (((x) & GENMASK(9, 8)) >> 8)

#define SYS_FRONT_PORT_MODE_DONT_WAIT_FOR_TS(x)  ((x) & GENMASK(0, 0))
#define SYS_FRONT_PORT_MODE_DONT_WAIT_FOR_TS_M   GENMASK(0, 0)
#define SYS_FRONT_PORT_MODE_DONT_WAIT_FOR_TS_X(x) ((x) & GENMASK(0, 0))

/*      SYS:SYSTEM:FRM_AGING */
#define SYS_FRM_AGING             TARGET_SYS,0,1,3616,0,1,128,76,0,1,4

#define SYS_FRM_AGING_AGE_TX_ENA(x)              (((x) << 20) & GENMASK(20, 20))
#define SYS_FRM_AGING_AGE_TX_ENA_M               GENMASK(20, 20)
#define SYS_FRM_AGING_AGE_TX_ENA_X(x)            (((x) & GENMASK(20, 20)) >> 20)

#define SYS_FRM_AGING_MAX_AGE(x)                 ((x) & GENMASK(19, 0))
#define SYS_FRM_AGING_MAX_AGE_M                  GENMASK(19, 0)
#define SYS_FRM_AGING_MAX_AGE_X(x)               ((x) & GENMASK(19, 0))

/*      SYS:SYSTEM:STAT_CFG */
#define SYS_STAT_CFG              TARGET_SYS,0,1,3616,0,1,128,80,0,1,4

#define SYS_STAT_CFG_STAT_CLEAR_SHOT(x)          (((x) << 10) & GENMASK(16, 10))
#define SYS_STAT_CFG_STAT_CLEAR_SHOT_M           GENMASK(16, 10)
#define SYS_STAT_CFG_STAT_CLEAR_SHOT_X(x)        (((x) & GENMASK(16, 10)) >> 10)

#define SYS_STAT_CFG_STAT_VIEW(x)                ((x) & GENMASK(9, 0))
#define SYS_STAT_CFG_STAT_VIEW_M                 GENMASK(9, 0)
#define SYS_STAT_CFG_STAT_VIEW_X(x)              ((x) & GENMASK(9, 0))

/*      SYS:SYSTEM:SW_STATUS */
#define SYS_SW_STATUS(r)          TARGET_SYS,0,1,3616,0,1,128,84,r,9,4

#define SYS_SW_STATUS_PORT_RX_PAUSED(x)          ((x) & GENMASK(0, 0))
#define SYS_SW_STATUS_PORT_RX_PAUSED_M           GENMASK(0, 0)
#define SYS_SW_STATUS_PORT_RX_PAUSED_X(x)        ((x) & GENMASK(0, 0))

/*      SYS:SYSTEM:MISC_CFG */
#define SYS_MISC_CFG              TARGET_SYS,0,1,3616,0,1,128,120,0,1,4

#define SYS_MISC_CFG_PTP_RSRV_CLR(x)             (((x) << 1) & GENMASK(1, 1))
#define SYS_MISC_CFG_PTP_RSRV_CLR_M              GENMASK(1, 1)
#define SYS_MISC_CFG_PTP_RSRV_CLR_X(x)           (((x) & GENMASK(1, 1)) >> 1)

#define SYS_MISC_CFG_PTP_IPV6_UDP_LAST(x)        ((x) & GENMASK(0, 0))
#define SYS_MISC_CFG_PTP_IPV6_UDP_LAST_M         GENMASK(0, 0)
#define SYS_MISC_CFG_PTP_IPV6_UDP_LAST_X(x)      ((x) & GENMASK(0, 0))

/*      SYS:SYSTEM:TIMESTAMP_OFFSET */
#define SYS_TIMESTAMP_OFFSET      TARGET_SYS,0,1,3616,0,1,128,124,0,1,4

#define SYS_TIMESTAMP_OFFSET_ETH_TYPE_CFG(x)     (((x) << 6) & GENMASK(21, 6))
#define SYS_TIMESTAMP_OFFSET_ETH_TYPE_CFG_M      GENMASK(21, 6)
#define SYS_TIMESTAMP_OFFSET_ETH_TYPE_CFG_X(x)   (((x) & GENMASK(21, 6)) >> 6)

#define SYS_TIMESTAMP_OFFSET_OFFSET(x)           ((x) & GENMASK(5, 0))
#define SYS_TIMESTAMP_OFFSET_OFFSET_M            GENMASK(5, 0)
#define SYS_TIMESTAMP_OFFSET_OFFSET_X(x)         ((x) & GENMASK(5, 0))

/*      SYS:PAUSE_CFG:PAUSE_CFG */
#define SYS_PAUSE_CFG(r)          TARGET_SYS,0,1,3744,0,1,112,0,r,9,4

#define SYS_PAUSE_CFG_PAUSE_START(x)             (((x) << 7) & GENMASK(12, 7))
#define SYS_PAUSE_CFG_PAUSE_START_M              GENMASK(12, 7)
#define SYS_PAUSE_CFG_PAUSE_START_X(x)           (((x) & GENMASK(12, 7)) >> 7)

#define SYS_PAUSE_CFG_PAUSE_STOP(x)              (((x) << 1) & GENMASK(6, 1))
#define SYS_PAUSE_CFG_PAUSE_STOP_M               GENMASK(6, 1)
#define SYS_PAUSE_CFG_PAUSE_STOP_X(x)            (((x) & GENMASK(6, 1)) >> 1)

#define SYS_PAUSE_CFG_PAUSE_ENA(x)               ((x) & GENMASK(0, 0))
#define SYS_PAUSE_CFG_PAUSE_ENA_M                GENMASK(0, 0)
#define SYS_PAUSE_CFG_PAUSE_ENA_X(x)             ((x) & GENMASK(0, 0))

/*      SYS:PAUSE_CFG:PAUSE_TOT_CFG */
#define SYS_PAUSE_TOT_CFG         TARGET_SYS,0,1,3744,0,1,112,36,0,1,4

#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_START(x)     (((x) << 6) & GENMASK(11, 6))
#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_START_M      GENMASK(11, 6)
#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_START_X(x)   (((x) & GENMASK(11, 6)) >> 6)

#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP(x)      ((x) & GENMASK(5, 0))
#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP_M       GENMASK(5, 0)
#define SYS_PAUSE_TOT_CFG_PAUSE_TOT_STOP_X(x)    ((x) & GENMASK(5, 0))

/*      SYS:PAUSE_CFG:ATOP */
#define SYS_ATOP(r)               TARGET_SYS,0,1,3744,0,1,112,40,r,9,4

#define SYS_ATOP_ATOP(x)                         ((x) & GENMASK(5, 0))
#define SYS_ATOP_ATOP_M                          GENMASK(5, 0)
#define SYS_ATOP_ATOP_X(x)                       ((x) & GENMASK(5, 0))

/*      SYS:PAUSE_CFG:ATOP_TOT_CFG */
#define SYS_ATOP_TOT_CFG          TARGET_SYS,0,1,3744,0,1,112,76,0,1,4

#define SYS_ATOP_TOT_CFG_ATOP_TOT(x)             ((x) & GENMASK(5, 0))
#define SYS_ATOP_TOT_CFG_ATOP_TOT_M              GENMASK(5, 0)
#define SYS_ATOP_TOT_CFG_ATOP_TOT_X(x)           ((x) & GENMASK(5, 0))

/*      SYS:PAUSE_CFG:MAC_FC_CFG */
#define SYS_MAC_FC_CFG(r)         TARGET_SYS,0,1,3744,0,1,112,80,r,8,4

#define SYS_MAC_FC_CFG_FC_LINK_SPEED(x)          (((x) << 26) & GENMASK(27, 26))
#define SYS_MAC_FC_CFG_FC_LINK_SPEED_M           GENMASK(27, 26)
#define SYS_MAC_FC_CFG_FC_LINK_SPEED_X(x)        (((x) & GENMASK(27, 26)) >> 26)

#define SYS_MAC_FC_CFG_FC_LATENCY_CFG(x)         (((x) << 20) & GENMASK(25, 20))
#define SYS_MAC_FC_CFG_FC_LATENCY_CFG_M          GENMASK(25, 20)
#define SYS_MAC_FC_CFG_FC_LATENCY_CFG_X(x)       (((x) & GENMASK(25, 20)) >> 20)

#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA(x)         (((x) << 18) & GENMASK(18, 18))
#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA_M          GENMASK(18, 18)
#define SYS_MAC_FC_CFG_ZERO_PAUSE_ENA_X(x)       (((x) & GENMASK(18, 18)) >> 18)

#define SYS_MAC_FC_CFG_TX_FC_ENA(x)              (((x) << 17) & GENMASK(17, 17))
#define SYS_MAC_FC_CFG_TX_FC_ENA_M               GENMASK(17, 17)
#define SYS_MAC_FC_CFG_TX_FC_ENA_X(x)            (((x) & GENMASK(17, 17)) >> 17)

#define SYS_MAC_FC_CFG_RX_FC_ENA(x)              (((x) << 16) & GENMASK(16, 16))
#define SYS_MAC_FC_CFG_RX_FC_ENA_M               GENMASK(16, 16)
#define SYS_MAC_FC_CFG_RX_FC_ENA_X(x)            (((x) & GENMASK(16, 16)) >> 16)

#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG(x)          ((x) & GENMASK(15, 0))
#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG_M           GENMASK(15, 0)
#define SYS_MAC_FC_CFG_PAUSE_VAL_CFG_X(x)        ((x) & GENMASK(15, 0))

/*      SYS:MMGT:MMGT */
#define SYS_MMGT                  TARGET_SYS,0,1,3856,0,1,8,0,0,1,4

#define SYS_MMGT_RELCNT(x)                       (((x) << 16) & GENMASK(31, 16))
#define SYS_MMGT_RELCNT_M                        GENMASK(31, 16)
#define SYS_MMGT_RELCNT_X(x)                     (((x) & GENMASK(31, 16)) >> 16)

#define SYS_MMGT_FREECNT(x)                      ((x) & GENMASK(15, 0))
#define SYS_MMGT_FREECNT_M                       GENMASK(15, 0)
#define SYS_MMGT_FREECNT_X(x)                    ((x) & GENMASK(15, 0))

/*      SYS:MMGT:MMGT_FAST */
#define SYS_MMGT_FAST             TARGET_SYS,0,1,3856,0,1,8,4,0,1,4

#define SYS_MMGT_FAST_FREEVLD(x)                 (((x) << 4) & GENMASK(7, 4))
#define SYS_MMGT_FAST_FREEVLD_M                  GENMASK(7, 4)
#define SYS_MMGT_FAST_FREEVLD_X(x)               (((x) & GENMASK(7, 4)) >> 4)

#define SYS_MMGT_FAST_RELVLD(x)                  ((x) & GENMASK(3, 0))
#define SYS_MMGT_FAST_RELVLD_M                   GENMASK(3, 0)
#define SYS_MMGT_FAST_RELVLD_X(x)                ((x) & GENMASK(3, 0))

/*      SYS:MISC:EVENTS_DIF */
#define SYS_EVENTS_DIF(r)         TARGET_SYS,0,1,3864,0,1,16,0,r,3,4

#define SYS_EVENTS_DIF_EV_DRX(x)                 (((x) << 6) & GENMASK(8, 6))
#define SYS_EVENTS_DIF_EV_DRX_M                  GENMASK(8, 6)
#define SYS_EVENTS_DIF_EV_DRX_X(x)               (((x) & GENMASK(8, 6)) >> 6)

#define SYS_EVENTS_DIF_EV_DTX(x)                 ((x) & GENMASK(5, 0))
#define SYS_EVENTS_DIF_EV_DTX_M                  GENMASK(5, 0)
#define SYS_EVENTS_DIF_EV_DTX_X(x)               ((x) & GENMASK(5, 0))

/*      SYS:MISC:EVENTS_CORE */
#define SYS_EVENTS_CORE           TARGET_SYS,0,1,3864,0,1,16,12,0,1,4

#define SYS_EVENTS_CORE_EV_FWR(x)                (((x) << 2) & GENMASK(2, 2))
#define SYS_EVENTS_CORE_EV_FWR_M                 GENMASK(2, 2)
#define SYS_EVENTS_CORE_EV_FWR_X(x)              (((x) & GENMASK(2, 2)) >> 2)

#define SYS_EVENTS_CORE_EV_ANA(x)                ((x) & GENMASK(1, 0))
#define SYS_EVENTS_CORE_EV_ANA_M                 GENMASK(1, 0)
#define SYS_EVENTS_CORE_EV_ANA_X(x)              ((x) & GENMASK(1, 0))

/*      SYS:STAT:CNT */
#define SYS_CNT(g)                TARGET_SYS,0,1,0,g,896,4,0,0,1,4

/*      SYS:PSTATE:FPORT_STATE */
#define SYS_FPORT_STATE(r)        TARGET_SYS,0,1,3584,0,1,32,0,r,8,4

#define SYS_FPORT_STATE_MAC_HOLD(x)              ((x) & GENMASK(0, 0))
#define SYS_FPORT_STATE_MAC_HOLD_M               GENMASK(0, 0)
#define SYS_FPORT_STATE_MAC_HOLD_X(x)            ((x) & GENMASK(0, 0))

/*      SYS:RAM_CTRL:RAM_INIT */
#define SYS_RAM_INIT              TARGET_SYS,0,1,3880,0,1,4,0,0,1,4

#define SYS_RAM_INIT_RAM_INIT(x)                 (((x) << 1) & GENMASK(1, 1))
#define SYS_RAM_INIT_RAM_INIT_M                  GENMASK(1, 1)
#define SYS_RAM_INIT_RAM_INIT_X(x)               (((x) & GENMASK(1, 1)) >> 1)

#define SYS_RAM_INIT_RAM_CFG_HOOK(x)             ((x) & GENMASK(0, 0))
#define SYS_RAM_INIT_RAM_CFG_HOOK_M              GENMASK(0, 0)
#define SYS_RAM_INIT_RAM_CFG_HOOK_X(x)           ((x) & GENMASK(0, 0))

/*      SYS:COREMEM:CM_ADDR */
#define SYS_CM_ADDR               TARGET_SYS,0,1,3884,0,1,16,0,0,1,4

/*      SYS:COREMEM:CM_DATA_WR */
#define SYS_CM_DATA_WR            TARGET_SYS,0,1,3884,0,1,16,4,0,1,4

/*      SYS:COREMEM:CM_DATA_RD */
#define SYS_CM_DATA_RD            TARGET_SYS,0,1,3884,0,1,16,8,0,1,4

/*      SYS:COREMEM:CM_OP */
#define SYS_CM_OP                 TARGET_SYS,0,1,3884,0,1,16,12,0,1,4

#define SYS_CM_OP_CM_OP(x)                       ((x) & GENMASK(1, 0))
#define SYS_CM_OP_CM_OP_M                        GENMASK(1, 0)
#define SYS_CM_OP_CM_OP_X(x)                     ((x) & GENMASK(1, 0))

/*      SYS:PTPPORT:PCH_CFG */
#define SYS_PCH_CFG(g)            TARGET_SYS,0,1,3900,g,10,28,0,0,1,4

#define SYS_PCH_CFG_PCH_SUB_PORT_ID(x)           (((x) << 5) & GENMASK(8, 5))
#define SYS_PCH_CFG_PCH_SUB_PORT_ID_M            GENMASK(8, 5)
#define SYS_PCH_CFG_PCH_SUB_PORT_ID_X(x)         (((x) & GENMASK(8, 5)) >> 5)

#define SYS_PCH_CFG_PCH_TX_MODE(x)               (((x) << 3) & GENMASK(4, 3))
#define SYS_PCH_CFG_PCH_TX_MODE_M                GENMASK(4, 3)
#define SYS_PCH_CFG_PCH_TX_MODE_X(x)             (((x) & GENMASK(4, 3)) >> 3)

#define SYS_PCH_CFG_PCH_RX_MODE(x)               ((x) & GENMASK(2, 0))
#define SYS_PCH_CFG_PCH_RX_MODE_M                GENMASK(2, 0)
#define SYS_PCH_CFG_PCH_RX_MODE_X(x)             ((x) & GENMASK(2, 0))

/*      SYS:PTPPORT:PTP_CFG */
#define SYS_PTP_CFG(g)            TARGET_SYS,0,1,3900,g,10,28,4,0,1,4

#define SYS_PTP_CFG_PTP_DOM_VAL(x)               (((x) << 2) & GENMASK(3, 2))
#define SYS_PTP_CFG_PTP_DOM_VAL_M                GENMASK(3, 2)
#define SYS_PTP_CFG_PTP_DOM_VAL_X(x)             (((x) & GENMASK(3, 2)) >> 2)

#define SYS_PTP_CFG_PTP_UDP6_CSUM_DIS(x)         (((x) << 1) & GENMASK(1, 1))
#define SYS_PTP_CFG_PTP_UDP6_CSUM_DIS_M          GENMASK(1, 1)
#define SYS_PTP_CFG_PTP_UDP6_CSUM_DIS_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define SYS_PTP_CFG_PTP_UDP4_CSUM_DIS(x)         ((x) & GENMASK(0, 0))
#define SYS_PTP_CFG_PTP_UDP4_CSUM_DIS_M          GENMASK(0, 0)
#define SYS_PTP_CFG_PTP_UDP4_CSUM_DIS_X(x)       ((x) & GENMASK(0, 0))

/*      SYS:PTPPORT:PTP_RXDLY_CFG */
#define SYS_PTP_RXDLY_CFG(g)      TARGET_SYS,0,1,3900,g,10,28,8,0,1,4

#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY(x)       ((x) & GENMASK(23, 0))
#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY_M        GENMASK(23, 0)
#define SYS_PTP_RXDLY_CFG_PTP_RX_IO_DLY_X(x)     ((x) & GENMASK(23, 0))

/*      SYS:PTPPORT:PTP_TXDLY_CFG */
#define SYS_PTP_TXDLY_CFG(g)      TARGET_SYS,0,1,3900,g,10,28,12,0,1,4

#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY(x)       ((x) & GENMASK(23, 0))
#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY_M        GENMASK(23, 0)
#define SYS_PTP_TXDLY_CFG_PTP_TX_IO_DLY_X(x)     ((x) & GENMASK(23, 0))

/*      SYS:PTPPORT:PTP_EVENTS */
#define SYS_PTP_EVENTS(g)         TARGET_SYS,0,1,3900,g,10,28,16,0,1,4

#define SYS_PTP_EVENTS_PCH_SUB_PORT_ID_ERR(x)    (((x) << 3) & GENMASK(3, 3))
#define SYS_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_M     GENMASK(3, 3)
#define SYS_PTP_EVENTS_PCH_SUB_PORT_ID_ERR_X(x)  (((x) & GENMASK(3, 3)) >> 3)

#define SYS_PTP_EVENTS_CF_TOO_BIG(x)             (((x) << 2) & GENMASK(2, 2))
#define SYS_PTP_EVENTS_CF_TOO_BIG_M              GENMASK(2, 2)
#define SYS_PTP_EVENTS_CF_TOO_BIG_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define SYS_PTP_EVENTS_RSRV_NOT_ZERO(x)          (((x) << 1) & GENMASK(1, 1))
#define SYS_PTP_EVENTS_RSRV_NOT_ZERO_M           GENMASK(1, 1)
#define SYS_PTP_EVENTS_RSRV_NOT_ZERO_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define SYS_PTP_EVENTS_PCH_CRC_ERR(x)            ((x) & GENMASK(0, 0))
#define SYS_PTP_EVENTS_PCH_CRC_ERR_M             GENMASK(0, 0)
#define SYS_PTP_EVENTS_PCH_CRC_ERR_X(x)          ((x) & GENMASK(0, 0))

/*      SYS:PTPPORT:PTP_MODE_CFG */
#define SYS_PTP_MODE_CFG(g,r)     TARGET_SYS,0,1,3900,g,10,28,20,r,2,4

#define SYS_PTP_MODE_CFG_PTP_MODE_VAL(x)         ((x) & GENMASK(1, 0))
#define SYS_PTP_MODE_CFG_PTP_MODE_VAL_M          GENMASK(1, 0)
#define SYS_PTP_MODE_CFG_PTP_MODE_VAL_X(x)       ((x) & GENMASK(1, 0))

/*      VCAP:VCAP_CORE_CFG:UPDATE_CTRL */
#define VCAP_UPDATE_CTRL(t)       TARGET_VCAP,t,3,0,0,1,8,0,0,1,4

#define VCAP_UPDATE_CTRL_UPDATE_CMD(x)           (((x) << 22) & GENMASK(24, 22))
#define VCAP_UPDATE_CTRL_UPDATE_CMD_M            GENMASK(24, 22)
#define VCAP_UPDATE_CTRL_UPDATE_CMD_X(x)         (((x) & GENMASK(24, 22)) >> 22)

#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS(x)     (((x) << 21) & GENMASK(21, 21))
#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS_M      GENMASK(21, 21)
#define VCAP_UPDATE_CTRL_UPDATE_ENTRY_DIS_X(x)   (((x) & GENMASK(21, 21)) >> 21)

#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS(x)    (((x) << 20) & GENMASK(20, 20))
#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS_M     GENMASK(20, 20)
#define VCAP_UPDATE_CTRL_UPDATE_ACTION_DIS_X(x)  (((x) & GENMASK(20, 20)) >> 20)

#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS(x)       (((x) << 19) & GENMASK(19, 19))
#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS_M        GENMASK(19, 19)
#define VCAP_UPDATE_CTRL_UPDATE_CNT_DIS_X(x)     (((x) & GENMASK(19, 19)) >> 19)

#define VCAP_UPDATE_CTRL_UPDATE_ADDR(x)          (((x) << 3) & GENMASK(18, 3))
#define VCAP_UPDATE_CTRL_UPDATE_ADDR_M           GENMASK(18, 3)
#define VCAP_UPDATE_CTRL_UPDATE_ADDR_X(x)        (((x) & GENMASK(18, 3)) >> 3)

#define VCAP_UPDATE_CTRL_UPDATE_SHOT(x)          (((x) << 2) & GENMASK(2, 2))
#define VCAP_UPDATE_CTRL_UPDATE_SHOT_M           GENMASK(2, 2)
#define VCAP_UPDATE_CTRL_UPDATE_SHOT_X(x)        (((x) & GENMASK(2, 2)) >> 2)

#define VCAP_UPDATE_CTRL_CLEAR_CACHE(x)          (((x) << 1) & GENMASK(1, 1))
#define VCAP_UPDATE_CTRL_CLEAR_CACHE_M           GENMASK(1, 1)
#define VCAP_UPDATE_CTRL_CLEAR_CACHE_X(x)        (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN(x)       ((x) & GENMASK(0, 0))
#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN_M        GENMASK(0, 0)
#define VCAP_UPDATE_CTRL_MV_TRAFFIC_IGN_X(x)     ((x) & GENMASK(0, 0))

/*      VCAP:VCAP_CORE_CFG:MV_CFG */
#define VCAP_MV_CFG(t)            TARGET_VCAP,t,3,0,0,1,8,4,0,1,4

#define VCAP_MV_CFG_MV_NUM_POS(x)                (((x) << 16) & GENMASK(31, 16))
#define VCAP_MV_CFG_MV_NUM_POS_M                 GENMASK(31, 16)
#define VCAP_MV_CFG_MV_NUM_POS_X(x)              (((x) & GENMASK(31, 16)) >> 16)

#define VCAP_MV_CFG_MV_SIZE(x)                   ((x) & GENMASK(15, 0))
#define VCAP_MV_CFG_MV_SIZE_M                    GENMASK(15, 0)
#define VCAP_MV_CFG_MV_SIZE_X(x)                 ((x) & GENMASK(15, 0))

/*      VCAP:VCAP_CORE_CACHE:ENTRY_DAT */
#define VCAP_ENTRY_DAT(t,r)       TARGET_VCAP,t,3,8,0,1,904,0,r,64,4

/*      VCAP:VCAP_CORE_CACHE:MASK_DAT */
#define VCAP_MASK_DAT(t,r)        TARGET_VCAP,t,3,8,0,1,904,256,r,64,4

/*      VCAP:VCAP_CORE_CACHE:ACTION_DAT */
#define VCAP_ACTION_DAT(t,r)      TARGET_VCAP,t,3,8,0,1,904,512,r,64,4

/*      VCAP:VCAP_CORE_CACHE:CNT_DAT */
#define VCAP_CNT_DAT(t,r)         TARGET_VCAP,t,3,8,0,1,904,768,r,32,4

/*      VCAP:VCAP_CORE_CACHE:CNT_FW_DAT */
#define VCAP_CNT_FW_DAT(t)        TARGET_VCAP,t,3,8,0,1,904,896,0,1,4

/*      VCAP:VCAP_CORE_CACHE:TG_DAT */
#define VCAP_TG_DAT(t)            TARGET_VCAP,t,3,8,0,1,904,900,0,1,4

/*      VCAP:VCAP_CORE_MAP:CORE_IDX */
#define VCAP_CORE_IDX(t)          TARGET_VCAP,t,3,912,0,1,8,0,0,1,4

#define VCAP_CORE_IDX_CORE_IDX(x)                ((x) & GENMASK(3, 0))
#define VCAP_CORE_IDX_CORE_IDX_M                 GENMASK(3, 0)
#define VCAP_CORE_IDX_CORE_IDX_X(x)              ((x) & GENMASK(3, 0))

/*      VCAP:VCAP_CORE_MAP:CORE_MAP */
#define VCAP_CORE_MAP(t)          TARGET_VCAP,t,3,912,0,1,8,4,0,1,4

#define VCAP_CORE_MAP_CORE_MAP(x)                ((x) & GENMASK(2, 0))
#define VCAP_CORE_MAP_CORE_MAP_M                 GENMASK(2, 0)
#define VCAP_CORE_MAP_CORE_MAP_X(x)              ((x) & GENMASK(2, 0))

/*      VCAP:VCAP_CORE_STICKY:STICKY */
#define VCAP_STICKY(t)            TARGET_VCAP,t,3,920,0,1,4,0,0,1,4

#define VCAP_STICKY_VCAP_ROW_DELETED_STICKY(x)   ((x) & GENMASK(0, 0))
#define VCAP_STICKY_VCAP_ROW_DELETED_STICKY_M    GENMASK(0, 0)
#define VCAP_STICKY_VCAP_ROW_DELETED_STICKY_X(x) ((x) & GENMASK(0, 0))

/*      VCAP:VCAP_CONST:VER */
#define VCAP_VER(t)               TARGET_VCAP,t,3,924,0,1,40,0,0,1,4

/*      VCAP:VCAP_CONST:ENTRY_WIDTH */
#define VCAP_ENTRY_WIDTH(t)       TARGET_VCAP,t,3,924,0,1,40,4,0,1,4

/*      VCAP:VCAP_CONST:ENTRY_CNT */
#define VCAP_ENTRY_CNT(t)         TARGET_VCAP,t,3,924,0,1,40,8,0,1,4

/*      VCAP:VCAP_CONST:ENTRY_SWCNT */
#define VCAP_ENTRY_SWCNT(t)       TARGET_VCAP,t,3,924,0,1,40,12,0,1,4

/*      VCAP:VCAP_CONST:ENTRY_TG_WIDTH */
#define VCAP_ENTRY_TG_WIDTH(t)    TARGET_VCAP,t,3,924,0,1,40,16,0,1,4

/*      VCAP:VCAP_CONST:ACTION_DEF_CNT */
#define VCAP_ACTION_DEF_CNT(t)    TARGET_VCAP,t,3,924,0,1,40,20,0,1,4

/*      VCAP:VCAP_CONST:ACTION_WIDTH */
#define VCAP_ACTION_WIDTH(t)      TARGET_VCAP,t,3,924,0,1,40,24,0,1,4

/*      VCAP:VCAP_CONST:CNT_WIDTH */
#define VCAP_CNT_WIDTH(t)         TARGET_VCAP,t,3,924,0,1,40,28,0,1,4

/*      VCAP:VCAP_CONST:CORE_CNT */
#define VCAP_CORE_CNT(t)          TARGET_VCAP,t,3,924,0,1,40,32,0,1,4

/*      VCAP:VCAP_CONST:IF_CNT */
#define VCAP_IF_CNT(t)            TARGET_VCAP,t,3,924,0,1,40,36,0,1,4

/*      VCAP:TCAM_BIST:TCAM_CFG */
#define VCAP_TCAM_CFG(t)          TARGET_VCAP,t,3,964,0,1,124,0,0,1,4

#define VCAP_TCAM_CFG_TCAM_HCG_DIS(x)            (((x) << 3) & GENMASK(3, 3))
#define VCAP_TCAM_CFG_TCAM_HCG_DIS_M             GENMASK(3, 3)
#define VCAP_TCAM_CFG_TCAM_HCG_DIS_X(x)          (((x) & GENMASK(3, 3)) >> 3)

#define VCAP_TCAM_CFG_TCAM_CG_DIS(x)             (((x) << 2) & GENMASK(2, 2))
#define VCAP_TCAM_CFG_TCAM_CG_DIS_M              GENMASK(2, 2)
#define VCAP_TCAM_CFG_TCAM_CG_DIS_X(x)           (((x) & GENMASK(2, 2)) >> 2)

#define VCAP_TCAM_CFG_TCAM_STCMP(x)              ((x) & GENMASK(1, 0))
#define VCAP_TCAM_CFG_TCAM_STCMP_M               GENMASK(1, 0)
#define VCAP_TCAM_CFG_TCAM_STCMP_X(x)            ((x) & GENMASK(1, 0))

/*      VCAP:TCAM_BIST:TCAM_CTRL */
#define VCAP_TCAM_CTRL(t)         TARGET_VCAP,t,3,964,0,1,124,4,0,1,4

#define VCAP_TCAM_CTRL_TCAM_RST_SHOT(x)          (((x) << 16) & GENMASK(31, 16))
#define VCAP_TCAM_CTRL_TCAM_RST_SHOT_M           GENMASK(31, 16)
#define VCAP_TCAM_CTRL_TCAM_RST_SHOT_X(x)        (((x) & GENMASK(31, 16)) >> 16)

#define VCAP_TCAM_CTRL_TCAM_SD(x)                ((x) & GENMASK(15, 0))
#define VCAP_TCAM_CTRL_TCAM_SD_M                 GENMASK(15, 0)
#define VCAP_TCAM_CTRL_TCAM_SD_X(x)              ((x) & GENMASK(15, 0))

/*      VCAP:TCAM_BIST:BIST_CTRL */
#define VCAP_BIST_CTRL(t)         TARGET_VCAP,t,3,964,0,1,124,8,0,1,4

#define VCAP_BIST_CTRL_BIST_RUN(x)               (((x) << 2) & GENMASK(2, 2))
#define VCAP_BIST_CTRL_BIST_RUN_M                GENMASK(2, 2)
#define VCAP_BIST_CTRL_BIST_RUN_X(x)             (((x) & GENMASK(2, 2)) >> 2)

#define VCAP_BIST_CTRL_BIST_RUN_FOREVER(x)       (((x) << 1) & GENMASK(1, 1))
#define VCAP_BIST_CTRL_BIST_RUN_FOREVER_M        GENMASK(1, 1)
#define VCAP_BIST_CTRL_BIST_RUN_FOREVER_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_BIST_CTRL_BIST_RESUME_SHOT(x)       ((x) & GENMASK(0, 0))
#define VCAP_BIST_CTRL_BIST_RESUME_SHOT_M        GENMASK(0, 0)
#define VCAP_BIST_CTRL_BIST_RESUME_SHOT_X(x)     ((x) & GENMASK(0, 0))

/*      VCAP:TCAM_BIST:BIST_CFG */
#define VCAP_BIST_CFG(t)          TARGET_VCAP,t,3,964,0,1,124,12,0,1,4

#define VCAP_BIST_CFG_BIST_REPAIR_ENA(x)         (((x) << 1) & GENMASK(1, 1))
#define VCAP_BIST_CFG_BIST_REPAIR_ENA_M          GENMASK(1, 1)
#define VCAP_BIST_CFG_BIST_REPAIR_ENA_X(x)       (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_BIST_CFG_BIST_RETENT_ENA(x)         ((x) & GENMASK(0, 0))
#define VCAP_BIST_CFG_BIST_RETENT_ENA_M          GENMASK(0, 0)
#define VCAP_BIST_CFG_BIST_RETENT_ENA_X(x)       ((x) & GENMASK(0, 0))

/*      VCAP:TCAM_BIST:BIST_STAT */
#define VCAP_BIST_STAT(t)         TARGET_VCAP,t,3,964,0,1,124,16,0,1,4

#define VCAP_BIST_STAT_BIST_PASS(x)              (((x) << 3) & GENMASK(3, 3))
#define VCAP_BIST_STAT_BIST_PASS_M               GENMASK(3, 3)
#define VCAP_BIST_STAT_BIST_PASS_X(x)            (((x) & GENMASK(3, 3)) >> 3)

#define VCAP_BIST_STAT_BIST_FAIL(x)              (((x) << 2) & GENMASK(2, 2))
#define VCAP_BIST_STAT_BIST_FAIL_M               GENMASK(2, 2)
#define VCAP_BIST_STAT_BIST_FAIL_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define VCAP_BIST_STAT_BIST_PAUSED(x)            (((x) << 1) & GENMASK(1, 1))
#define VCAP_BIST_STAT_BIST_PAUSED_M             GENMASK(1, 1)
#define VCAP_BIST_STAT_BIST_PAUSED_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_BIST_STAT_BIST_DONE(x)              ((x) & GENMASK(0, 0))
#define VCAP_BIST_STAT_BIST_DONE_M               GENMASK(0, 0)
#define VCAP_BIST_STAT_BIST_DONE_X(x)            ((x) & GENMASK(0, 0))

/*      VCAP:TCAM_BIST:BIST_FAIL_STAT */
#define VCAP_BIST_FAIL_STAT(t,r)  TARGET_VCAP,t,3,964,0,1,124,20,r,16,4

/*      VCAP:TCAM_BIST:BIST_DIAG_CTRL */
#define VCAP_BIST_DIAG_CTRL(t)    TARGET_VCAP,t,3,964,0,1,124,84,0,1,4

#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_IDX(x)     (((x) << 7) & GENMASK(12, 7))
#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_IDX_M      GENMASK(12, 7)
#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_IDX_X(x)   (((x) & GENMASK(12, 7)) >> 7)

#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_SHOT(x)    (((x) << 6) & GENMASK(6, 6))
#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_SHOT_M     GENMASK(6, 6)
#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_SHOT_X(x)  (((x) & GENMASK(6, 6)) >> 6)

#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT(x) (((x) << 5) & GENMASK(5, 5))
#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT_M GENMASK(5, 5)
#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_RST_SHOT_X(x) (((x) & GENMASK(5, 5)) >> 5)

#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR(x) ((x) & GENMASK(4, 0))
#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR_M GENMASK(4, 0)
#define VCAP_BIST_DIAG_CTRL_BIST_DIAG_SKIP_ERR_X(x) ((x) & GENMASK(4, 0))

/*      VCAP:TCAM_BIST:BIST_DIAG_STAT */
#define VCAP_BIST_DIAG_STAT(t)    TARGET_VCAP,t,3,964,0,1,124,88,0,1,4

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ(x)\
	(((x) << 18) & GENMASK(25, 18))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ_M GENMASK(25, 18)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL_SEQ_X(x)\
	(((x) & GENMASK(25, 18)) >> 18)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR(x)\
	(((x) << 10) & GENMASK(17, 10))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR_M GENMASK(17, 10)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL_ADDR_X(x)\
	(((x) & GENMASK(17, 10)) >> 10)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL(x) (((x) << 9) & GENMASK(9, 9))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL_M GENMASK(9, 9)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_HITA_FAIL_X(x)\
	(((x) & GENMASK(9, 9)) >> 9)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL(x) (((x) << 8) & GENMASK(8, 8))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL_M GENMASK(8, 8)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_HITB_FAIL_X(x)\
	(((x) & GENMASK(8, 8)) >> 8)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL(x) (((x) << 7) & GENMASK(7, 7))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL_M GENMASK(7, 7)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_VBITA_FAIL_X(x)\
	(((x) & GENMASK(7, 7)) >> 7)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL(x) (((x) << 6) & GENMASK(6, 6))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL_M GENMASK(6, 6)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_VBITB_FAIL_X(x)\
	(((x) & GENMASK(6, 6)) >> 6)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL(x) (((x) << 5) & GENMASK(5, 5))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL_M GENMASK(5, 5)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_MASKA_FAIL_X(x)\
	(((x) & GENMASK(5, 5)) >> 5)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL(x) (((x) << 4) & GENMASK(4, 4))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL_M GENMASK(4, 4)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_MASKB_FAIL_X(x)\
	(((x) & GENMASK(4, 4)) >> 4)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL(x) (((x) << 3) & GENMASK(3, 3))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL_M GENMASK(3, 3)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_DATAA_FAIL_X(x)\
	(((x) & GENMASK(3, 3)) >> 3)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL(x) (((x) << 2) & GENMASK(2, 2))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL_M GENMASK(2, 2)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_DATAB_FAIL_X(x)\
	(((x) & GENMASK(2, 2)) >> 2)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_PASS(x)    (((x) << 1) & GENMASK(1, 1))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_PASS_M     GENMASK(1, 1)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_PASS_X(x)  (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL(x)    ((x) & GENMASK(0, 0))
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL_M     GENMASK(0, 0)
#define VCAP_BIST_DIAG_STAT_BIST_DIAG_FAIL_X(x)  ((x) & GENMASK(0, 0))

/*      VCAP:TCAM_BIST:BIST_DIAG_BMA_STAT */
#define VCAP_BIST_DIAG_BMA_STAT(t,r) TARGET_VCAP,t,3,964,0,1,124,92,r,3,4

/*      VCAP:TCAM_BIST:BIST_DIAG_BMB_STAT */
#define VCAP_BIST_DIAG_BMB_STAT(t,r) TARGET_VCAP,t,3,964,0,1,124,104,r,3,4

/*      VCAP:TCAM_BIST:RCR_CTRL */
#define VCAP_RCR_CTRL(t)          TARGET_VCAP,t,3,964,0,1,124,116,0,1,4

#define VCAP_RCR_CTRL_RCR_OPR(x)                 (((x) << 21) & GENMASK(22, 21))
#define VCAP_RCR_CTRL_RCR_OPR_M                  GENMASK(22, 21)
#define VCAP_RCR_CTRL_RCR_OPR_X(x)               (((x) & GENMASK(22, 21)) >> 21)

#define VCAP_RCR_CTRL_RCR_IDX(x)                 (((x) << 15) & GENMASK(20, 15))
#define VCAP_RCR_CTRL_RCR_IDX_M                  GENMASK(20, 15)
#define VCAP_RCR_CTRL_RCR_IDX_X(x)               (((x) & GENMASK(20, 15)) >> 15)

#define VCAP_RCR_CTRL_RCR_DATA(x)                (((x) << 1) & GENMASK(14, 1))
#define VCAP_RCR_CTRL_RCR_DATA_M                 GENMASK(14, 1)
#define VCAP_RCR_CTRL_RCR_DATA_X(x)              (((x) & GENMASK(14, 1)) >> 1)

#define VCAP_RCR_CTRL_RCR_SHOT(x)                ((x) & GENMASK(0, 0))
#define VCAP_RCR_CTRL_RCR_SHOT_M                 GENMASK(0, 0)
#define VCAP_RCR_CTRL_RCR_SHOT_X(x)              ((x) & GENMASK(0, 0))

/*      VCAP:TCAM_BIST:RCR_STAT */
#define VCAP_RCR_STAT(t)          TARGET_VCAP,t,3,964,0,1,124,120,0,1,4

#define VCAP_RCR_STAT_RCR_BUSY(x)                ((x) & GENMASK(0, 0))
#define VCAP_RCR_STAT_RCR_BUSY_M                 GENMASK(0, 0)
#define VCAP_RCR_STAT_RCR_BUSY_X(x)              ((x) & GENMASK(0, 0))

/*      VCAP:ECC_CHK:ECC_CTRL */
#define VCAP_ECC_CTRL(t)          TARGET_VCAP,t,3,1088,0,1,16,0,0,1,4

#define VCAP_ECC_CTRL_AUTO_INVALIDATE_DIS(x)     (((x) << 2) & GENMASK(2, 2))
#define VCAP_ECC_CTRL_AUTO_INVALIDATE_DIS_M      GENMASK(2, 2)
#define VCAP_ECC_CTRL_AUTO_INVALIDATE_DIS_X(x)   (((x) & GENMASK(2, 2)) >> 2)

#define VCAP_ECC_CTRL_LOCAL_MEMITGR_DIS(x)       (((x) << 1) & GENMASK(1, 1))
#define VCAP_ECC_CTRL_LOCAL_MEMITGR_DIS_M        GENMASK(1, 1)
#define VCAP_ECC_CTRL_LOCAL_MEMITGR_DIS_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_ECC_CTRL_ECC_CHK_ENA(x)             ((x) & GENMASK(0, 0))
#define VCAP_ECC_CTRL_ECC_CHK_ENA_M              GENMASK(0, 0)
#define VCAP_ECC_CTRL_ECC_CHK_ENA_X(x)           ((x) & GENMASK(0, 0))

/*      VCAP:ECC_CHK:ECC_STAT */
#define VCAP_ECC_STAT(t)          TARGET_VCAP,t,3,1088,0,1,16,4,0,1,4

#define VCAP_ECC_STAT_BLK_DLY_TOO_SMALL(x)       (((x) << 1) & GENMASK(1, 1))
#define VCAP_ECC_STAT_BLK_DLY_TOO_SMALL_M        GENMASK(1, 1)
#define VCAP_ECC_STAT_BLK_DLY_TOO_SMALL_X(x)     (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_ECC_STAT_BLK_DONE(x)                ((x) & GENMASK(0, 0))
#define VCAP_ECC_STAT_BLK_DONE_M                 GENMASK(0, 0)
#define VCAP_ECC_STAT_BLK_DONE_X(x)              ((x) & GENMASK(0, 0))

/*      VCAP:ECC_CHK:ECC_BLK_DLY */
#define VCAP_ECC_BLK_DLY(t)       TARGET_VCAP,t,3,1088,0,1,16,8,0,1,4

/*      VCAP:ECC_CHK:ECC_INV */
#define VCAP_ECC_INV(t)           TARGET_VCAP,t,3,1088,0,1,16,12,0,1,4

#define VCAP_ECC_INV_INV_ADDR(x)                 (((x) << 2) & GENMASK(17, 2))
#define VCAP_ECC_INV_INV_ADDR_M                  GENMASK(17, 2)
#define VCAP_ECC_INV_INV_ADDR_X(x)               (((x) & GENMASK(17, 2)) >> 2)

#define VCAP_ECC_INV_INV(x)                      (((x) << 1) & GENMASK(1, 1))
#define VCAP_ECC_INV_INV_M                       GENMASK(1, 1)
#define VCAP_ECC_INV_INV_X(x)                    (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_ECC_INV_INV_ALL(x)                  ((x) & GENMASK(0, 0))
#define VCAP_ECC_INV_INV_ALL_M                   GENMASK(0, 0)
#define VCAP_ECC_INV_INV_ALL_X(x)                ((x) & GENMASK(0, 0))

/*      VCAP:MEMITGR:MEMITGR_CTRL */
#define VCAP_MEMITGR_CTRL(t)      TARGET_VCAP,t,3,1104,0,1,24,0,0,1,4

#define VCAP_MEMITGR_CTRL_ACTIVATE(x)            ((x) & GENMASK(0, 0))
#define VCAP_MEMITGR_CTRL_ACTIVATE_M             GENMASK(0, 0)
#define VCAP_MEMITGR_CTRL_ACTIVATE_X(x)          ((x) & GENMASK(0, 0))

/*      VCAP:MEMITGR:MEMITGR_STAT */
#define VCAP_MEMITGR_STAT(t)      TARGET_VCAP,t,3,1104,0,1,24,4,0,1,4

#define VCAP_MEMITGR_STAT_INDICATION_OVF(x)      (((x) << 5) & GENMASK(5, 5))
#define VCAP_MEMITGR_STAT_INDICATION_OVF_M       GENMASK(5, 5)
#define VCAP_MEMITGR_STAT_INDICATION_OVF_X(x)    (((x) & GENMASK(5, 5)) >> 5)

#define VCAP_MEMITGR_STAT_INDICATION(x)          (((x) << 4) & GENMASK(4, 4))
#define VCAP_MEMITGR_STAT_INDICATION_M           GENMASK(4, 4)
#define VCAP_MEMITGR_STAT_INDICATION_X(x)        (((x) & GENMASK(4, 4)) >> 4)

#define VCAP_MEMITGR_STAT_MODE_LISTEN(x)         (((x) << 3) & GENMASK(3, 3))
#define VCAP_MEMITGR_STAT_MODE_LISTEN_M          GENMASK(3, 3)
#define VCAP_MEMITGR_STAT_MODE_LISTEN_X(x)       (((x) & GENMASK(3, 3)) >> 3)

#define VCAP_MEMITGR_STAT_MODE_DETECT(x)         (((x) << 2) & GENMASK(2, 2))
#define VCAP_MEMITGR_STAT_MODE_DETECT_M          GENMASK(2, 2)
#define VCAP_MEMITGR_STAT_MODE_DETECT_X(x)       (((x) & GENMASK(2, 2)) >> 2)

#define VCAP_MEMITGR_STAT_MODE_IDLE(x)           (((x) << 1) & GENMASK(1, 1))
#define VCAP_MEMITGR_STAT_MODE_IDLE_M            GENMASK(1, 1)
#define VCAP_MEMITGR_STAT_MODE_IDLE_X(x)         (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_MEMITGR_STAT_MODE_BUSY(x)           ((x) & GENMASK(0, 0))
#define VCAP_MEMITGR_STAT_MODE_BUSY_M            GENMASK(0, 0)
#define VCAP_MEMITGR_STAT_MODE_BUSY_X(x)         ((x) & GENMASK(0, 0))

/*      VCAP:MEMITGR:MEMITGR_INFO */
#define VCAP_MEMITGR_INFO(t)      TARGET_VCAP,t,3,1104,0,1,24,8,0,1,4

#define VCAP_MEMITGR_INFO_MEM_ERR(x)             (((x) << 31) & GENMASK(31, 31))
#define VCAP_MEMITGR_INFO_MEM_ERR_M              GENMASK(31, 31)
#define VCAP_MEMITGR_INFO_MEM_ERR_X(x)           (((x) & GENMASK(31, 31)) >> 31)

#define VCAP_MEMITGR_INFO_MEM_COR(x)             (((x) << 30) & GENMASK(30, 30))
#define VCAP_MEMITGR_INFO_MEM_COR_M              GENMASK(30, 30)
#define VCAP_MEMITGR_INFO_MEM_COR_X(x)           (((x) & GENMASK(30, 30)) >> 30)

#define VCAP_MEMITGR_INFO_MEM_ERR_OVF(x)         (((x) << 29) & GENMASK(29, 29))
#define VCAP_MEMITGR_INFO_MEM_ERR_OVF_M          GENMASK(29, 29)
#define VCAP_MEMITGR_INFO_MEM_ERR_OVF_X(x)       (((x) & GENMASK(29, 29)) >> 29)

#define VCAP_MEMITGR_INFO_MEM_COR_OVF(x)         (((x) << 28) & GENMASK(28, 28))
#define VCAP_MEMITGR_INFO_MEM_COR_OVF_M          GENMASK(28, 28)
#define VCAP_MEMITGR_INFO_MEM_COR_OVF_X(x)       (((x) & GENMASK(28, 28)) >> 28)

#define VCAP_MEMITGR_INFO_MEM_ADDR(x)            ((x) & GENMASK(27, 0))
#define VCAP_MEMITGR_INFO_MEM_ADDR_M             GENMASK(27, 0)
#define VCAP_MEMITGR_INFO_MEM_ADDR_X(x)          ((x) & GENMASK(27, 0))

/*      VCAP:MEMITGR:MEMITGR_IDX */
#define VCAP_MEMITGR_IDX(t)       TARGET_VCAP,t,3,1104,0,1,24,12,0,1,4

#define VCAP_MEMITGR_IDX_MEM_IDX(x)              ((x) & GENMASK(15, 0))
#define VCAP_MEMITGR_IDX_MEM_IDX_M               GENMASK(15, 0)
#define VCAP_MEMITGR_IDX_MEM_IDX_X(x)            ((x) & GENMASK(15, 0))

/*      VCAP:MEMITGR:MEMITGR_DIV */
#define VCAP_MEMITGR_DIV(t)       TARGET_VCAP,t,3,1104,0,1,24,16,0,1,4

#define VCAP_MEMITGR_DIV_MEM_DIV(x)              ((x) & GENMASK(15, 0))
#define VCAP_MEMITGR_DIV_MEM_DIV_M               GENMASK(15, 0)
#define VCAP_MEMITGR_DIV_MEM_DIV_X(x)            ((x) & GENMASK(15, 0))

/*      VCAP:MEMITGR:MEMITGR_DBG */
#define VCAP_MEMITGR_DBG(t)       TARGET_VCAP,t,3,1104,0,1,24,20,0,1,4

#define VCAP_MEMITGR_DBG_MEM_DIV_SENSE(x)        (((x) << 9) & GENMASK(9, 9))
#define VCAP_MEMITGR_DBG_MEM_DIV_SENSE_M         GENMASK(9, 9)
#define VCAP_MEMITGR_DBG_MEM_DIV_SENSE_X(x)      (((x) & GENMASK(9, 9)) >> 9)

#define VCAP_MEMITGR_DBG_FORCE_INTR(x)           (((x) << 8) & GENMASK(8, 8))
#define VCAP_MEMITGR_DBG_FORCE_INTR_M            GENMASK(8, 8)
#define VCAP_MEMITGR_DBG_FORCE_INTR_X(x)         (((x) & GENMASK(8, 8)) >> 8)

#define VCAP_MEMITGR_DBG_SYNC_IN(x)              (((x) << 7) & GENMASK(7, 7))
#define VCAP_MEMITGR_DBG_SYNC_IN_M               GENMASK(7, 7)
#define VCAP_MEMITGR_DBG_SYNC_IN_X(x)            (((x) & GENMASK(7, 7)) >> 7)

#define VCAP_MEMITGR_DBG_ENA_IN(x)               (((x) << 6) & GENMASK(6, 6))
#define VCAP_MEMITGR_DBG_ENA_IN_M                GENMASK(6, 6)
#define VCAP_MEMITGR_DBG_ENA_IN_X(x)             (((x) & GENMASK(6, 6)) >> 6)

#define VCAP_MEMITGR_DBG_DATA_IN(x)              (((x) << 5) & GENMASK(5, 5))
#define VCAP_MEMITGR_DBG_DATA_IN_M               GENMASK(5, 5)
#define VCAP_MEMITGR_DBG_DATA_IN_X(x)            (((x) & GENMASK(5, 5)) >> 5)

#define VCAP_MEMITGR_DBG_INTR_IN(x)              (((x) << 4) & GENMASK(4, 4))
#define VCAP_MEMITGR_DBG_INTR_IN_M               GENMASK(4, 4)
#define VCAP_MEMITGR_DBG_INTR_IN_X(x)            (((x) & GENMASK(4, 4)) >> 4)

#define VCAP_MEMITGR_DBG_SYNC_OUT(x)             (((x) << 3) & GENMASK(3, 3))
#define VCAP_MEMITGR_DBG_SYNC_OUT_M              GENMASK(3, 3)
#define VCAP_MEMITGR_DBG_SYNC_OUT_X(x)           (((x) & GENMASK(3, 3)) >> 3)

#define VCAP_MEMITGR_DBG_ENA_OUT(x)              (((x) << 2) & GENMASK(2, 2))
#define VCAP_MEMITGR_DBG_ENA_OUT_M               GENMASK(2, 2)
#define VCAP_MEMITGR_DBG_ENA_OUT_X(x)            (((x) & GENMASK(2, 2)) >> 2)

#define VCAP_MEMITGR_DBG_FORCE_ENA(x)            (((x) << 1) & GENMASK(1, 1))
#define VCAP_MEMITGR_DBG_FORCE_ENA_M             GENMASK(1, 1)
#define VCAP_MEMITGR_DBG_FORCE_ENA_X(x)          (((x) & GENMASK(1, 1)) >> 1)

#define VCAP_MEMITGR_DBG_DETECT_ENA(x)           ((x) & GENMASK(0, 0))
#define VCAP_MEMITGR_DBG_DETECT_ENA_M            GENMASK(0, 0)
#define VCAP_MEMITGR_DBG_DETECT_ENA_X(x)         ((x) & GENMASK(0, 0))

#define MACACCESS_CMD_IDLE		0
#define MACACCESS_CMD_LEARN		1
#define MACACCESS_CMD_FORGET		2
#define MACACCESS_CMD_AGE		3
#define MACACCESS_CMD_GET_NEXT		4
#define MACACCESS_CMD_INIT		5
#define MACACCESS_CMD_READ		6
#define MACACCESS_CMD_WRITE		7

#define VLANACCESS_CMD_IDLE		0
#define VLANACCESS_CMD_READ		1
#define VLANACCESS_CMD_WRITE		2
#define VLANACCESS_CMD_INIT		3

#define XTR_EOF_0			0x00000080U
#define XTR_EOF_1			0x01000080U
#define XTR_EOF_2			0x02000080U
#define XTR_EOF_3			0x03000080U
#define XTR_PRUNED			0x04000080U
#define XTR_ABORT			0x05000080U
#define XTR_ESCAPE			0x06000080U
#define XTR_NOT_READY			0x07000080U
#define XTR_VALID_BYTES(x)		(4 - (((x) >> 24) & 3))

#define SYS_COUNT_RX_OCTETS		0x0
#define SYS_COUNT_RX_UC			0x1
#define SYS_COUNT_RX_MC			0x2
#define SYS_COUNT_RX_BC			0x3
#define SYS_COUNT_RX_SHORTS		0x4
#define SYS_COUNT_RX_FRAGMENTS		0x5
#define SYS_COUNT_RX_JABBERS		0x6
#define SYS_COUNT_RX_CRC		0x7
#define SYS_COUNT_RX_SYMBOL_ERR		0x8
#define SYS_COUNT_RX_64			0x9
#define SYS_COUNT_RX_65_127		0xa
#define SYS_COUNT_RX_128_255		0xb
#define SYS_COUNT_RX_256_511		0xc
#define SYS_COUNT_RX_512_1023		0xd
#define SYS_COUNT_RX_1024_1526		0xe
#define SYS_COUNT_RX_JUMBO		0xf
#define SYS_COUNT_RX_LONG		0x12
#define SYS_COUNT_RX_PMAC_OCTETS	0x30
#define SYS_COUNT_RX_PMAC_MC		0x32
#define SYS_COUNT_RX_PMAC_SHORTS	0x34
#define SYS_COUNT_RX_PMAC_FRAGMENTS	0x35
#define SYS_COUNT_RX_PMAC_JABBERS	0x36
#define SYS_COUNT_RX_PMAC_64		0x39
#define SYS_COUNT_RX_PMAC_65_127	0x3a
#define SYS_COUNT_RX_PMAC_128_255	0x3b
#define SYS_COUNT_RX_PMAC_256_511	0x3c
#define SYS_COUNT_RX_PMAC_512_1023	0x3d
#define SYS_COUNT_RX_PMAC_1024_1526	0x3e
#define SYS_COUNT_RX_PMAC_JUMBO		0x3f

#define SYS_COUNT_TX_OCTETS		0x43
#define SYS_COUNT_TX_UC			0x44
#define SYS_COUNT_TX_MC			0x45
#define SYS_COUNT_TX_BC			0x46
#define SYS_COUNT_TX_COLLISION		0x47
#define SYS_COUNT_TX_DROPS		0x48
#define SYS_COUNT_TX_64			0x4a
#define SYS_COUNT_TX_65_127		0x4b
#define SYS_COUNT_TX_128_255		0x4c
#define SYS_COUNT_TX_256_511		0x4d
#define SYS_COUNT_TX_512_1023		0x4e
#define SYS_COUNT_TX_1024_1526		0x4f
#define SYS_COUNT_TX_JUMBO		0x50
#define SYS_COUNT_TX_AGED		0x5d
#define SYS_COUNT_TX_PMAC_OCTETS	0x60
#define SYS_COUNT_TX_PMAC_64		0x65
#define SYS_COUNT_TX_PMAC_65_127	0x66
#define SYS_COUNT_TX_PMAC_128_255	0x67
#define SYS_COUNT_TX_PMAC_256_511	0x68
#define SYS_COUNT_TX_PMAC_512_1023	0x69
#define SYS_COUNT_TX_PMAC_1024_1526	0x6a
#define SYS_COUNT_TX_PMAC_JUMBO		0x6b

#endif /* _LAN966X_MESA_REGS_H_ */
