INFO: [VRFC 10-163] Analyzing VHDL file "C:/study/vlsi/try1/EITF35/lab2/LAB2.srcs/sources_1/new/edge_detector.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'edge_detector'
