
*** Running vivado
    with args -log kria_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kria_bd_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source kria_bd_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 1730.422 ; gain = 113.961 ; free physical = 3450 ; free virtual = 20250
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
add_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1810.086 ; gain = 74.664 ; free physical = 3390 ; free virtual = 20210
Command: link_design -top kria_bd_wrapper -part xck26-sfvc784-2LV-c
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2732.289 ; gain = 0.000 ; free physical = 2464 ; free virtual = 19392
INFO: [Netlist 29-17] Analyzing 67 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0_board.xdc] for cell 'kria_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0_board.xdc] for cell 'kria_bd_i/axi_gpio_0/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kria_bd_proc_sys_reset_1_1'. The XDC file /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/kria_bd_proc_sys_reset_1_1.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kria_bd_proc_sys_reset_1_1'. The XDC file /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_1_1/kria_bd_proc_sys_reset_1_1_board.xdc will not be read for any cell of this module.
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2_board.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2_board.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0.xdc] for cell 'kria_bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0.xdc] for cell 'kria_bd_i/axi_gpio_1/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0_board.xdc] for cell 'kria_bd_i/axi_gpio_1/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_1_0/kria_bd_axi_gpio_1_0_board.xdc] for cell 'kria_bd_i/axi_gpio_1/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_timer_0_0/kria_bd_axi_timer_0_0.xdc] for cell 'kria_bd_i/axi_timer_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_timer_0_0/kria_bd_axi_timer_0_0.xdc] for cell 'kria_bd_i/axi_timer_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0.xdc] for cell 'kria_bd_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_gpio_0_0/kria_bd_axi_gpio_0_0.xdc] for cell 'kria_bd_i/axi_gpio_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_bd_i/zynq_ultra_ps_e_0/inst'
create_clock: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2788.316 ; gain = 0.000 ; free physical = 2341 ; free virtual = 19286
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_zynq_ultra_ps_e_0_0/kria_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'kria_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/kria_bd_proc_sys_reset_0_1.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/kria_bd_proc_sys_reset_0_1.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/kria_bd_proc_sys_reset_0_1_board.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_1/kria_bd_proc_sys_reset_0_1_board.xdc] for cell 'kria_bd_i/proc_sys_reset_1/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kria_bd_proc_sys_reset_0_0'. The XDC file /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'kria_bd_proc_sys_reset_0_0'. The XDC file /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_proc_sys_reset_0_0/kria_bd_proc_sys_reset_0_0_board.xdc will not be read for any cell of this module.
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3184.098 ; gain = 395.781 ; free physical = 2144 ; free virtual = 19094
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_board.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_clk_wiz_0_0/kria_bd_clk_wiz_0_0_board.xdc] for cell 'kria_bd_i/clk_wiz_0/inst'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/fan_pinout.xdc]
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/fan_pinout.xdc]
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/pmod_pinout.xdc]
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/pmod_pinout.xdc]
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/spi_pinout.xdc]
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.srcs/constrs_1/new/spi_pinout.xdc]
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0_clocks.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_intc_0_0/kria_bd_axi_intc_0_0_clocks.xdc] for cell 'kria_bd_i/axi_intc_0/U0'
Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2_clocks.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.gen/sources_1/bd/kria_bd/ip/kria_bd_axi_quad_spi_0_2/kria_bd_axi_quad_spi_0_2_clocks.xdc] for cell 'kria_bd_i/axi_quad_spi_0/U0'
INFO: [Project 1-1714] 14 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3368.188 ; gain = 0.000 ; free physical = 2128 ; free virtual = 19089
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 23 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 16 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances

13 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3368.188 ; gain = 1558.102 ; free physical = 2128 ; free virtual = 19089
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3368.188 ; gain = 0.000 ; free physical = 2100 ; free virtual = 19070

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13716a4fd

Time (s): cpu = 00:00:00.91 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3368.188 ; gain = 0.000 ; free physical = 2098 ; free virtual = 19068

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/LOCAL_TX_EMPTY_FIFO_12_GEN.stop_clock_reg_i_1 into driver instance kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SS_O[3]_i_2, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_1__0 into driver instance kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_offset_r[0]_i_2__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_1 into driver instance kria_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_offset_r[0]_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-138] Pushed 9 inverter(s) to 235 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: acf6b64e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.72 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1776 ; free virtual = 18853
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 302 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: acf6b64e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.81 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1770 ; free virtual = 18854
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 90850656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1713 ; free virtual = 18856
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 159 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 4 BUFG optimization | Checksum: 90850656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1702 ; free virtual = 18854
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 90850656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1701 ; free virtual = 18855
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 90850656

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1698 ; free virtual = 18854
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |             302  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              1  |
|  Sweep                        |               0  |             159  |                                              2  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              1  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1686 ; free virtual = 18854
Ending Logic Optimization Task | Checksum: 1ad0f5e78

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1686 ; free virtual = 18854

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ad0f5e78

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1683 ; free virtual = 18853

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ad0f5e78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1683 ; free virtual = 18853

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1683 ; free virtual = 18853
Ending Netlist Obfuscation Task | Checksum: 1ad0f5e78

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3456.066 ; gain = 0.000 ; free physical = 1683 ; free virtual = 18853
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3456.066 ; gain = 87.879 ; free physical = 1683 ; free virtual = 18853
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3511.027 ; gain = 46.957 ; free physical = 1611 ; free virtual = 18823
INFO: [Common 17-1381] The checkpoint '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/impl_1/kria_bd_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kria_bd_wrapper_drc_opted.rpt -pb kria_bd_wrapper_drc_opted.pb -rpx kria_bd_wrapper_drc_opted.rpx
Command: report_drc -file kria_bd_wrapper_drc_opted.rpt -pb kria_bd_wrapper_drc_opted.pb -rpx kria_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/impl_1/kria_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 5024.051 ; gain = 1513.023 ; free physical = 563 ; free virtual = 18040
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 563 ; free virtual = 18035
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: cbeed21d

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 563 ; free virtual = 18035
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 562 ; free virtual = 18036

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19edb9bbb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 572 ; free virtual = 18062

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 244837884

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 599 ; free virtual = 18076

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 244837884

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 597 ; free virtual = 18075
Phase 1 Placer Initialization | Checksum: 244837884

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 592 ; free virtual = 18073

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 29e6ab022

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 783 ; free virtual = 18037

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 29e6ab022

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 727 ; free virtual = 18037

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 29e6ab022

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5024.051 ; gain = 0.000 ; free physical = 584 ; free virtual = 18012

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 1ff765b6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5044.402 ; gain = 20.352 ; free physical = 550 ; free virtual = 18008

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 1ff765b6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5044.402 ; gain = 20.352 ; free physical = 550 ; free virtual = 18008
Phase 2.1.1 Partition Driven Placement | Checksum: 1ff765b6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5044.402 ; gain = 20.352 ; free physical = 549 ; free virtual = 18008
Phase 2.1 Floorplanning | Checksum: 1ff765b6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5044.402 ; gain = 20.352 ; free physical = 548 ; free virtual = 18009

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ff765b6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5044.402 ; gain = 20.352 ; free physical = 559 ; free virtual = 18015

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ff765b6b

Time (s): cpu = 00:00:17 ; elapsed = 00:00:10 . Memory (MB): peak = 5044.402 ; gain = 20.352 ; free physical = 562 ; free virtual = 18018

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a4c39731

Time (s): cpu = 00:00:38 ; elapsed = 00:00:19 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 596 ; free virtual = 18021

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 107 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 28 nets or LUTs. Breaked 0 LUT, combined 28 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-1030] Pass 1. Identified 1 candidate driver set for equivalent driver rewiring.
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 5 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 5 existing cells
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 574 ; free virtual = 18032
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 576 ; free virtual = 18030

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             28  |                    28  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             28  |                    29  |           0  |           5  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 262ee69be

Time (s): cpu = 00:00:40 ; elapsed = 00:00:22 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 567 ; free virtual = 18030
Phase 2.4 Global Placement Core | Checksum: 24745220f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 650 ; free virtual = 18026
Phase 2 Global Placement | Checksum: 24745220f

Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 653 ; free virtual = 18030

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2d99cd5ba

Time (s): cpu = 00:00:51 ; elapsed = 00:00:26 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 628 ; free virtual = 18028

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2c40fc226

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 609 ; free virtual = 18022

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 29f8e26b7

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 625 ; free virtual = 18016

Phase 3.3.2 Flow Legalize Slice Clusters
Phase 3.3.2 Flow Legalize Slice Clusters | Checksum: 23e14bfd2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:28 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 623 ; free virtual = 18015

Phase 3.3.3 Slice Area Swap

Phase 3.3.3.1 Slice Area Swap Initial
Phase 3.3.3.1 Slice Area Swap Initial | Checksum: 24161bcdb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 606 ; free virtual = 18007
Phase 3.3.3 Slice Area Swap | Checksum: 24161bcdb

Time (s): cpu = 00:00:55 ; elapsed = 00:00:29 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 599 ; free virtual = 18002
Phase 3.3 Small Shape DP | Checksum: 1ca0ace52

Time (s): cpu = 00:00:58 ; elapsed = 00:00:30 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 593 ; free virtual = 18010

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 18489c620

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 587 ; free virtual = 18010

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 26e0b92d4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 585 ; free virtual = 18010
Phase 3 Detail Placement | Checksum: 26e0b92d4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:31 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 584 ; free virtual = 18010

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13e44c09d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.283 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: db634c03

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.19 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 612 ; free virtual = 18007
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: f27326b7

Time (s): cpu = 00:00:00.63 ; elapsed = 00:00:00.28 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 611 ; free virtual = 18007
Phase 4.1.1.1 BUFG Insertion | Checksum: 13e44c09d

Time (s): cpu = 00:01:11 ; elapsed = 00:00:36 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 611 ; free virtual = 18007

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.283. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 127d92d46

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 608 ; free virtual = 18007

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 608 ; free virtual = 18007
Phase 4.1 Post Commit Optimization | Checksum: 127d92d46

Time (s): cpu = 00:01:12 ; elapsed = 00:00:36 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 608 ; free virtual = 18007
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 588 ; free virtual = 18012

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 12c370344

Time (s): cpu = 00:01:22 ; elapsed = 00:00:45 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 590 ; free virtual = 18015

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 12c370344

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 589 ; free virtual = 18015
Phase 4.3 Placer Reporting | Checksum: 12c370344

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 589 ; free virtual = 18015

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 589 ; free virtual = 18015

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 589 ; free virtual = 18015
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 139fd2a18

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 588 ; free virtual = 18015
Ending Placer Task | Checksum: ec435378

Time (s): cpu = 00:01:23 ; elapsed = 00:00:45 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 587 ; free virtual = 18014
INFO: [Common 17-83] Releasing license: Implementation
77 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:31 ; elapsed = 00:00:48 . Memory (MB): peak = 5052.406 ; gain = 28.355 ; free physical = 655 ; free virtual = 18083
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 621 ; free virtual = 18072
INFO: [Common 17-1381] The checkpoint '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/impl_1/kria_bd_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kria_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.8 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 586 ; free virtual = 18048
INFO: [runtcl-4] Executing : report_utilization -file kria_bd_wrapper_utilization_placed.rpt -pb kria_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kria_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.44 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 593 ; free virtual = 18066
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 575 ; free virtual = 18045
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 576 ; free virtual = 18041
INFO: [Common 17-1381] The checkpoint '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/impl_1/kria_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7b3544ab ConstDB: 0 ShapeSum: 6cb038cf RouteDB: 45dd5fe
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 577 ; free virtual = 17928
Post Restoration Checksum: NetGraph: accb5bab NumContArr: 19d4e757 Constraints: 87eef60e Timing: 0
Phase 1 Build RT Design | Checksum: 14e8f3910

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 560 ; free virtual = 17928

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14e8f3910

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 600 ; free virtual = 17885

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14e8f3910

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 600 ; free virtual = 17885

Phase 2.3 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Global Clock Net Routing | Checksum: 18e53fbe0

Time (s): cpu = 00:00:18 ; elapsed = 00:00:11 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 657 ; free virtual = 17878

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1cdbbdc34

Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 634 ; free virtual = 17879
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.328  | TNS=0.000  | WHS=-0.030 | THS=-1.997 |


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1af7de086

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 593 ; free virtual = 17871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.328  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 27dd3e54f

Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 591 ; free virtual = 17871

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3214
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2739
  Number of Partially Routed Nets     = 475
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 222b672a1

Time (s): cpu = 00:00:32 ; elapsed = 00:00:17 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 669 ; free virtual = 17873

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 222b672a1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 669 ; free virtual = 17873
Phase 3 Initial Routing | Checksum: 26ed23fc1

Time (s): cpu = 00:00:38 ; elapsed = 00:00:20 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 606 ; free virtual = 17836

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 479
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.298  | TNS=0.000  | WHS=-0.009 | THS=-0.017 |

Phase 4.1 Global Iteration 0 | Checksum: 1acc6da76

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 572 ; free virtual = 17835

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 11d70e653

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 567 ; free virtual = 17832
Phase 4 Rip-up And Reroute | Checksum: 11d70e653

Time (s): cpu = 00:00:51 ; elapsed = 00:00:27 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 567 ; free virtual = 17832

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1be3fc451

Time (s): cpu = 00:00:54 ; elapsed = 00:00:29 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 579 ; free virtual = 17837
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.298  | TNS=0.000  | WHS=0.016  | THS=0.000  |


Phase 5.1.2 Update Timing
Phase 5.1.2 Update Timing | Checksum: 1b79836db

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 562 ; free virtual = 17836
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.298  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 22ea4e5ed

Time (s): cpu = 00:00:57 ; elapsed = 00:00:30 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 562 ; free virtual = 17837

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22ea4e5ed

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 562 ; free virtual = 17837
Phase 5 Delay and Skew Optimization | Checksum: 22ea4e5ed

Time (s): cpu = 00:00:57 ; elapsed = 00:00:31 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 562 ; free virtual = 17838

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 242d83019

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 579 ; free virtual = 17838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.298  | TNS=0.000  | WHS=0.016  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2064ee792

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 578 ; free virtual = 17838
Phase 6 Post Hold Fix | Checksum: 2064ee792

Time (s): cpu = 00:00:59 ; elapsed = 00:00:32 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 577 ; free virtual = 17838

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.281767 %
  Global Horizontal Routing Utilization  = 0.247791 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2064ee792

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 570 ; free virtual = 17835

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2064ee792

Time (s): cpu = 00:01:00 ; elapsed = 00:00:32 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 565 ; free virtual = 17830

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2064ee792

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 590 ; free virtual = 17837

Phase 10 Resolve XTalk
Phase 10 Resolve XTalk | Checksum: 2064ee792

Time (s): cpu = 00:01:01 ; elapsed = 00:00:33 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 591 ; free virtual = 17839

Phase 11 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.298  | TNS=0.000  | WHS=0.016  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 11 Post Router Timing | Checksum: 2064ee792

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 588 ; free virtual = 17839
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:02 ; elapsed = 00:00:33 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 651 ; free virtual = 17903

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:37 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 651 ; free virtual = 17903
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 5052.406 ; gain = 0.000 ; free physical = 619 ; free virtual = 17894
INFO: [Common 17-1381] The checkpoint '/home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/impl_1/kria_bd_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kria_bd_wrapper_drc_routed.rpt -pb kria_bd_wrapper_drc_routed.pb -rpx kria_bd_wrapper_drc_routed.rpx
Command: report_drc -file kria_bd_wrapper_drc_routed.rpt -pb kria_bd_wrapper_drc_routed.pb -rpx kria_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/impl_1/kria_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:05 . Memory (MB): peak = 5054.441 ; gain = 2.035 ; free physical = 601 ; free virtual = 17872
INFO: [runtcl-4] Executing : report_methodology -file kria_bd_wrapper_methodology_drc_routed.rpt -pb kria_bd_wrapper_methodology_drc_routed.pb -rpx kria_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file kria_bd_wrapper_methodology_drc_routed.rpt -pb kria_bd_wrapper_methodology_drc_routed.pb -rpx kria_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/petr/Documents/xilinx-workspace/projects/kria-1.2/hw/kria-1.runs/impl_1/kria_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kria_bd_wrapper_power_routed.rpt -pb kria_bd_wrapper_power_summary_routed.pb -rpx kria_bd_wrapper_power_routed.rpx
Command: report_power -file kria_bd_wrapper_power_routed.rpt -pb kria_bd_wrapper_power_summary_routed.pb -rpx kria_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 0 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 5070.449 ; gain = 16.008 ; free physical = 706 ; free virtual = 17890
INFO: [runtcl-4] Executing : report_route_status -file kria_bd_wrapper_route_status.rpt -pb kria_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file kria_bd_wrapper_timing_summary_routed.rpt -pb kria_bd_wrapper_timing_summary_routed.pb -rpx kria_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kria_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file kria_bd_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 5070.449 ; gain = 0.000 ; free physical = 578 ; free virtual = 17891
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kria_bd_wrapper_bus_skew_routed.rpt -pb kria_bd_wrapper_bus_skew_routed.pb -rpx kria_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2LV, Temperature grade: C, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs

WARNING::74 - Unsupported FPGA device name 'xck26-sfvc784-2LV-c'. Verify that the specified device is a valid customer supported device.
-p xck26-sfvc784-2LV-c
   ^

INFO: [Memdata 28-167] Found XPM memory block kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the kria_bd_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
Command: write_bitstream -force kria_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xck26'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 43925728 bits.
Writing bitstream ./kria_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:36 ; elapsed = 00:00:27 . Memory (MB): peak = 5070.449 ; gain = 0.000 ; free physical = 759 ; free virtual = 17871
INFO: [Common 17-206] Exiting Vivado at Thu Apr 13 16:51:49 2023...
