[02/14 12:40:14      0s] 
[02/14 12:40:14      0s] Cadence Innovus(TM) Implementation System.
[02/14 12:40:14      0s] Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.
[02/14 12:40:14      0s] 
[02/14 12:40:14      0s] Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
[02/14 12:40:14      0s] Options:	-batch -stylus -log /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects -disable_user_startup -execute if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0 
[02/14 12:40:14      0s] Date:		Sat Feb 14 12:40:14 2026
[02/14 12:40:14      0s] Host:		ece-rschsrv.ece.gatech.edu (x86_64 w/Linux 4.18.0-553.89.1.el8_10.x86_64) (22cores*88cpus*Intel(R) Xeon(R) CPU E5-2699 v4 @ 2.20GHz 56320KB)
[02/14 12:40:14      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[02/14 12:40:14      0s] 
[02/14 12:40:14      0s] License:
[02/14 12:40:14      0s] 		[12:40:14.185697] Configured Lic search path (25.01-s002): 5280@ece-winlic.ece.gatech.edu
[02/14 12:40:14      0s] 
[02/14 12:40:14      0s] 		invs	Innovus Implementation System	25.1	checkout succeeded
[02/14 12:40:14      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[02/14 12:40:31     16s] Memory management switch to non-aggressive memory release mode.
[02/14 12:40:31     16s] 
[02/14 12:40:31     16s] OS Mmap count monitoring thread starts. Limit of OS Mmap count is 65530
[02/14 12:40:31     16s] 
[02/14 12:40:31     16s] 
[02/14 12:40:31     16s] 
[02/14 12:40:34     19s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v25.11-s102_1 (64bit) 08/27/2025 13:03 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:40:39     23s] @(#)CDS: NanoRoute 25.11-s102_1 NR250730-0928/25_11-UB (database version 18.20.674) {superthreading v2.20}
[02/14 12:40:39     23s] @(#)CDS: AAE 25.11-s028 (64bit) 08/27/2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:40:39     23s] @(#)CDS: CTE 25.11-s034_1 () Aug 18 2025 08:55:47 ( )
[02/14 12:40:39     23s] @(#)CDS: SYNTECH 25.11-s013_1 () Jul 30 2025 05:18:51 ( )
[02/14 12:40:39     23s] @(#)CDS: CPE v25.11-s029
[02/14 12:40:39     23s] @(#)CDS: IQuantus/TQuantus 24.1.0-s290 (64bit) Sun Jul 20 21:40:56 PDT 2025 (Linux 4.18.0-305.el8.x86_64)
[02/14 12:40:39     23s] @(#)CDS: OA 22.62-p010 Tue Jun 10 08:32:29 2025
[02/14 12:40:39     23s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[02/14 12:40:39     23s] @(#)CDS: RCDB 11.15.0
[02/14 12:40:39     23s] @(#)CDS: STYLUS 25.10-b003_1 (03/20/2025 14:55 PDT)
[02/14 12:40:39     23s] @(#)CDS: IntegrityPlanner-25.11-186 (25.11) (2025-07-16 18:29:01+0800)
[02/14 12:40:39     23s] @(#)CDS: SYNTHESIS_ENGINE 25.11-s095
[02/14 12:40:39     23s] @(#)CDS: TCDB v25.10-b001
[02/14 12:40:39     23s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4070129_a974cc00-0050-476a-a088-4e22f5cea93d_ece-rschsrv.ece.gatech.edu_dkhalil8_t3hWtn.

[02/14 12:40:39     23s] Create and set the environment variable TMPDIR to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/innovus_temp_4070129_a974cc00-0050-476a-a088-4e22f5cea93d_ece-rschsrv.ece.gatech.edu_dkhalil8_t3hWtn.
[02/14 12:40:39     23s] 
[02/14 12:40:39     23s] Change the soft stacksize limit to 0.2%RAM (515 mbytes). Set global soft_stack_size_limit to change the value.
[02/14 12:40:41     24s] [INFO] Loading Pegasus 24.14 fill procedures
[02/14 12:40:43     27s] Info: Process UID = 4070129 / a974cc00-0050-476a-a088-4e22f5cea93d / RJXOX505Yj
[02/14 12:40:47     31s] 
[02/14 12:40:47     31s] **INFO:  MMMC transition support version v31-84 
[02/14 12:40:47     31s] 
[02/14 12:40:47     31s] #@ Processing -execute option
[02/14 12:40:47     31s] @innovus 1> if {[catch {init_flow  {flow_script {} yaml_script /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml flow_no_check 0 parent_uuid {} previous_uuid {} top_dir /nethome/dkhalil8/InnovateECE/RTL2GDS/design flow_dir . status_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3 metrics_file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects_3 run_tag {} db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} db_is_ref_run 0 branch {} caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} flow {flow flow:flow_current dir . db {enc dbs/floorplan.enc_3 counter_16bit {}} branch {} tool innovus caller_data {group 0 process_branch 0 trunk_process 1 flowtool_hostname ece-rschsrv.ece.gatech.edu flowtool_pid 4049743} uuid {} tool_options {} start_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} process_branch_trunk 1} flow_name flow:flow_current first_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} interactive 0 interactive_run 0 enabled_features {} inject_tcl {} trunk_process 1 aum_upload false tool_options {} overwrite 0 last_step {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects} log_prefix /nethome/dkhalil8/InnovateECE/RTL2GDS/design/logs/prects}; run_flow -from {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:block_start} step flow_step:block_start features {} str implementation.prects.block_start} -to {tool innovus flow flow:flow_current canonical_path {.steps flow:implementation .steps flow:prects .steps flow_step:schedule_prects_report_prects} step flow_step:schedule_prects_report_prects features {} str implementation.prects.schedule_prects_report_prects}} msg]} { puts [concat {Tcl error:} $errorInfo]; set fp [open {/nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3} a]; puts $fp {}; puts $fp [list [list script run_tcl status error flow {flow:flow_current} branch {} flow_working_directory {.} flow_starting_db {enc /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3 counter_16bit {}} {tool_options} {} steps_run [get_db flow_step_canonical_current] msg $msg]]; close $fp; exit 1 }; exit 0
[02/14 12:40:47     31s] init_flow summary:
[02/14 12:40:47     31s]   Flow script        : 
[02/14 12:40:47     31s]   YAML script        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/scripts/flow.yaml
[02/14 12:40:47     31s]   Flow               : flow:flow_current
[02/14 12:40:47     31s]   From               : implementation.prects.block_start
[02/14 12:40:47     31s]   To                 : implementation.prects.schedule_prects_report_prects
[02/14 12:40:47     31s]   Top directory      : /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:40:47     31s]   Working directory  : .
[02/14 12:40:47     31s]   Starting database  : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3
[02/14 12:40:47     31s]   Run tag            : 
[02/14 12:40:47     31s]   Branch name        : 
[02/14 12:40:47     31s]   Metrics file       : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.metrics.d/prects_3
[02/14 12:40:47     31s]   Status file        : /nethome/dkhalil8/InnovateECE/RTL2GDS/design/flow.status.d/prects_3
[02/14 12:40:47     31s] reading previous metrics...
[02/14 12:40:48     32s] Sourcing flow scripts...
[02/14 12:40:50     32s] Sourcing flow scripts done.
[02/14 12:40:50     33s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:40:50     33s] #@ Begin verbose flow_step activate_views
[02/14 12:40:50     33s] @flow 2: apply {{} {
[02/14 12:40:50     33s]     set db [get_db flow_starting_db]
[02/14 12:40:50     33s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:40:50     33s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:40:50     33s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:40:50     33s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:40:50     33s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:40:50     33s]   
[02/14 12:40:50     33s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:40:50     33s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:40:50     33s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:40:50     33s]         set cmd "set_analysis_view"
[02/14 12:40:50     33s]         if {$setup_views ne ""} {
[02/14 12:40:50     33s]           append cmd " -setup [list $setup_views]"
[02/14 12:40:50     33s]         } else {
[02/14 12:40:50     33s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:40:50     33s]         }
[02/14 12:40:50     33s]         if {$hold_views ne ""} {
[02/14 12:40:50     33s]           append cmd " -hold [list $hold_views]"
[02/14 12:40:50     33s]         } else {
[02/14 12:40:50     33s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:40:50     33s]         }
[02/14 12:40:50     33s]         if {$leakage_view ne ""} {
[02/14 12:40:50     33s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:40:50     33s]         } else {
[02/14 12:40:50     33s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:40:50     33s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:40:50     33s]           }
[02/14 12:40:50     33s]         }
[02/14 12:40:50     33s]         if {$dynamic_view ne ""} {
[02/14 12:40:50     33s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:40:50     33s]         } else {
[02/14 12:40:50     33s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:40:50     33s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:40:50     33s]           }
[02/14 12:40:50     33s]         }
[02/14 12:40:50     33s]         eval $cmd
[02/14 12:40:50     33s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:40:50     33s]         set cmd "set_flowkit_read_db_args"
[02/14 12:40:50     33s]         if {$setup_views ne ""} {
[02/14 12:40:50     33s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:40:50     33s]         }
[02/14 12:40:50     33s]         if {$hold_views ne ""} {
[02/14 12:40:50     33s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:40:50     33s]         }
[02/14 12:40:50     33s]         if {$leakage_view ne ""} {
[02/14 12:40:50     33s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:40:50     33s]         }
[02/14 12:40:50     33s]         if {$dynamic_view ne ""} {
[02/14 12:40:50     33s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:40:50     33s]         }
[02/14 12:40:50     33s]         eval $cmd
[02/14 12:40:50     33s]       } else {
[02/14 12:40:50     33s]       }
[02/14 12:40:50     33s]     }
[02/14 12:40:50     33s]   }}
[02/14 12:40:50     33s] #@ End verbose flow_step activate_views
[02/14 12:40:50     33s] #@ Begin verbose flow_step init_mcpu
[02/14 12:40:50     33s] @flow 2: apply {{} {
[02/14 12:40:50     33s]     # Multi host/cpu attributes
[02/14 12:40:50     33s]     #-----------------------------------------------------------------------------
[02/14 12:40:50     33s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:40:50     33s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:40:50     33s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:40:50     33s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:40:50     33s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:40:50     33s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:40:50     33s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:40:50     33s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:40:50     33s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:40:50     33s]     } else {
[02/14 12:40:50     33s]       set max_cpus 1
[02/14 12:40:50     33s]     }
[02/14 12:40:50     33s]     switch -glob [get_db program_short_name] {
[02/14 12:40:50     33s]       default       {}
[02/14 12:40:50     33s]       joules*       -
[02/14 12:40:50     33s]       genus*        -
[02/14 12:40:50     33s]       innovus*      -
[02/14 12:40:50     33s]       tempus*       -
[02/14 12:40:50     33s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:40:50     33s]     }
[02/14 12:40:50     33s] if {[get_feature opt_signoff]} {
[02/14 12:40:50     33s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:40:50     33s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:40:50     33s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:40:50     33s]         set_distributed_hosts -local
[02/14 12:40:50     33s]       }
[02/14 12:40:50     33s] }
[02/14 12:40:50     33s]   }}
[02/14 12:40:50     33s] set_multi_cpu_usage -local_cpu 1
[02/14 12:40:50     33s] #@ End verbose flow_step init_mcpu
[02/14 12:40:50     33s] End steps for plugin point Cadence.plugin.flowkit.read_db.pre
[02/14 12:40:50     33s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:40:50     33s] #% Begin load design ... (date=02/14 12:40:50, mem=2125.9M)
[02/14 12:40:51     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:51     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:51     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:51     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:51     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:51     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:52     34s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:40:52     34s] ##  Process: 130           (User Set)               
[02/14 12:40:52     34s] ##     Node: (not set)                           
[02/14 12:40:52     34s] 
[02/14 12:40:52     34s] ##  Check design process and node:  
[02/14 12:40:52     34s] ##  Design tech node is not set.
[02/14 12:40:52     34s] 
[02/14 12:40:52     34s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:40:52     34s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:40:52     34s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:40:52     34s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:40:52     34s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:40:52     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:52     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:52     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_aocv_enable_gba_combine_launch_capture' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:52     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:52     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:52     34s] **WARN: (IMPDBTCL-321):	The attribute 'timing_enable_backward_compatible_latch_thru_mt_mode' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[02/14 12:40:52     34s] Loading design 'counter_16bit' saved by 'Innovus' '25.11-s102_1' on 'Sat Feb 14 12:39:44 2026'.
[02/14 12:40:52     35s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/cadence_sky130/sky130_scl_9T_0.0.5/lib/sky130_tt_1.8_25_nldm.lib' ...
[02/14 12:40:52     35s] Read 109 cells in library 'sky130_tt_1.8_25' 
[02/14 12:40:52     35s] Reading tt_v1.8_25C timing library '/nethome/dkhalil8/InnovateECE/RTL2GDS/SiliconJackets/sram_sky130/lib/sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C.lib' ...
[02/14 12:40:52     35s] Read 1 cells in library 'sky130_sram_2kbyte_1rw1r_32x512_8_TT_1p8V_25C_lib' 
[02/14 12:40:53     35s] Ending "PreSetAnalysisView" (total cpu=0:00:00.6, real=0:00:01.0, peak res=2197.7M, current mem=2134.8M)
[02/14 12:40:53     35s] 
[02/14 12:40:53     35s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_scl_9T.tlef ...
[02/14 12:40:53     35s] 
[02/14 12:40:53     35s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_scl_9T.lef ...
[02/14 12:40:53     35s] Set DBUPerIGU to M2 pitch 460.
[02/14 12:40:53     35s] 
[02/14 12:40:53     35s] Loading LEF file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/lef/sky130_sram_2kbyte_1rw1r_32x512_8.lef ...
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-200):	Pin 'din0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-200' for more detail.
[02/14 12:40:53     35s] **WARN: (EMS-27):	Message (IMPLF-200) has exceeded the current message display limit of 20.
[02/14 12:40:53     35s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[0]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[1]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[2]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[3]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[4]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[5]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[6]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[7]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[8]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[9]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[10]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[11]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[12]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[13]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[14]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[15]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[16]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[17]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[18]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (IMPLF-201):	Pin 'dout0[19]' in macro 'sky130_sram_2kbyte_1rw1r_32x512_8' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[02/14 12:40:53     35s] Type 'man IMPLF-201' for more detail.
[02/14 12:40:53     35s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[02/14 12:40:53     35s] To increase the message display limit, refer to the product command reference manual.
[02/14 12:40:53     35s] 
[02/14 12:40:53     35s] ##  Check design process and node:  
[02/14 12:40:53     35s] ##  Design tech node is not set.
[02/14 12:40:53     35s] 
[02/14 12:40:53     35s] Loading view definition file from /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/viewDefinition.tcl
[02/14 12:40:53     35s] % Begin Load netlist data ... (date=02/14 12:40:53, mem=2143.5M)
[02/14 12:40:53     35s] *** Begin netlist parsing (mem=2143.5M) ***
[02/14 12:40:53     35s] Created 110 new cells from 2 timing libraries.
[02/14 12:40:53     35s] Reading netlist ...
[02/14 12:40:53     35s] Backslashed names will retain backslash and a trailing blank character.
[02/14 12:40:53     35s] Reading verilogBinary netlist '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.v.bin'
[02/14 12:40:53     35s] 
[02/14 12:40:53     35s] *** Memory Usage v#1 (Current mem = 2151.301M, initial mem = 944.801M) ***
[02/14 12:40:53     35s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=2151.3M) ***
[02/14 12:40:53     35s] % End Load netlist data ... (date=02/14 12:40:53, total cpu=0:00:00.1, real=0:00:00.0, peak res=2151.4M, current mem=2151.4M)
[02/14 12:40:53     35s] Top level cell is counter_16bit.
[02/14 12:40:53     35s] Hooked 110 DB cells to tlib cells.
[02/14 12:40:53     35s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2154.0M, current mem=2154.0M)
[02/14 12:40:53     35s] Starting recursive module instantiation check.
[02/14 12:40:53     35s] No recursion found.
[02/14 12:40:53     35s] Building hierarchical netlist for Cell counter_16bit ...
[02/14 12:40:53     35s] ***** UseNewTieNetMode *****.
[02/14 12:40:53     36s] *** Netlist is unique.
[02/14 12:40:53     36s] Setting Std. cell height to 4140 DBU (smallest netlist inst).
[02/14 12:40:53     36s] ** info: there are 119 modules.
[02/14 12:40:53     36s] ** info: there are 139 stdCell insts.
[02/14 12:40:53     36s] ** info: there are 139 stdCell insts with at least one signal pin.
[02/14 12:40:53     36s] 
[02/14 12:40:53     36s] *** Memory Usage v#1 (Current mem = 2181.434M, initial mem = 944.801M) ***
[02/14 12:40:53     36s] *info: set bottom ioPad orient R0
[02/14 12:40:53     36s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:40:53     36s] Type 'man IMPFP-3961' for more detail.
[02/14 12:40:53     36s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:40:53     36s] Type 'man IMPFP-3961' for more detail.
[02/14 12:40:53     36s] Start create_tracks
[02/14 12:40:53     36s] Generated pitch 3.66 in met5 is different from 3.22 defined in technology file in preferred direction.
[02/14 12:40:53     36s] Generated pitch 0.615 in met4 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:40:53     36s] Generated pitch 0.61 in met3 is different from 0.69 defined in technology file in preferred direction.
[02/14 12:40:53     36s] Loading preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/gui.pref.tcl ...
[02/14 12:40:53     36s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:40:53     36s] ##  Process: 130           (User Set)               
[02/14 12:40:53     36s] ##     Node: (not set)                           
[02/14 12:40:53     36s] 
[02/14 12:40:53     36s] ##  Check design process and node:  
[02/14 12:40:53     36s] ##  Design tech node is not set.
[02/14 12:40:53     36s] 
[02/14 12:40:53     36s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:40:53     36s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:40:53     36s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:40:53     36s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:40:53     36s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:40:53     36s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:40:54     36s] Extraction setup Delayed 
[02/14 12:40:54     36s] *Info: initialize multi-corner CTS.
[02/14 12:40:54     36s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2458.9M, current mem=2195.1M)
[02/14 12:40:54     37s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:40:54     37s] 
[02/14 12:40:54     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:40:54     37s] Summary for sequential cells identification: 
[02/14 12:40:54     37s]   Identified SBFF number: 16
[02/14 12:40:54     37s]   Identified MBFF number: 0
[02/14 12:40:54     37s]   Identified SB Latch number: 2
[02/14 12:40:54     37s]   Identified MB Latch number: 0
[02/14 12:40:54     37s]   Not identified SBFF number: 0
[02/14 12:40:54     37s]   Not identified MBFF number: 0
[02/14 12:40:54     37s]   Not identified SB Latch number: 0
[02/14 12:40:54     37s]   Not identified MB Latch number: 0
[02/14 12:40:54     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:40:54     37s] Total number of combinational cells: 87
[02/14 12:40:54     37s] Total number of sequential cells: 19
[02/14 12:40:54     37s] Total number of tristate cells: 3
[02/14 12:40:54     37s] Total number of level shifter cells: 0
[02/14 12:40:54     37s] Total number of power gating cells: 0
[02/14 12:40:54     37s] Total number of isolation cells: 0
[02/14 12:40:54     37s] Total number of power switch cells: 0
[02/14 12:40:54     37s] Total number of pulse generator cells: 0
[02/14 12:40:54     37s] 
[02/14 12:40:54     37s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[02/14 12:40:54     37s] Total number of always on buffers: 0
[02/14 12:40:54     37s] Total number of retention cells: 0
[02/14 12:40:54     37s] Total number of physical cells: 0
[02/14 12:40:54     37s] List of usable buffers: CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:40:54     37s] Total number of usable buffers: 7
[02/14 12:40:54     37s] List of unusable buffers:
[02/14 12:40:54     37s] Total number of unusable buffers: 0
[02/14 12:40:54     37s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:40:54     37s] Total number of usable inverters: 9
[02/14 12:40:54     37s] List of unusable inverters:
[02/14 12:40:54     37s] Total number of unusable inverters: 0
[02/14 12:40:54     37s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:40:54     37s] Total number of identified usable delay cells: 4
[02/14 12:40:54     37s] List of identified unusable delay cells:
[02/14 12:40:54     37s] Total number of identified unusable delay cells: 0
[02/14 12:40:54     37s] 
[02/14 12:40:54     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:40:54     37s] 
[02/14 12:40:54     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:40:54     37s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2472.0M, current mem=2472.0M)
[02/14 12:40:54     37s] 
[02/14 12:40:54     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[02/14 12:40:54     37s] Summary for sequential cells identification: 
[02/14 12:40:54     37s]   Identified SBFF number: 16
[02/14 12:40:54     37s]   Identified MBFF number: 0
[02/14 12:40:54     37s]   Identified SB Latch number: 2
[02/14 12:40:54     37s]   Identified MB Latch number: 0
[02/14 12:40:54     37s]   Not identified SBFF number: 0
[02/14 12:40:54     37s]   Not identified MBFF number: 0
[02/14 12:40:54     37s]   Not identified SB Latch number: 0
[02/14 12:40:54     37s]   Not identified MB Latch number: 0
[02/14 12:40:54     37s]   Number of sequential cells which are not FFs: 1
[02/14 12:40:54     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:40:54     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:40:54     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:40:54     37s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:40:54     37s]    : PowerDomain = none : Weighted F : unweighted  = 35.60 (1.000) with rcCorner = 0
[02/14 12:40:54     37s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:40:54     37s] 
[02/14 12:40:54     37s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[02/14 12:40:54     37s] 
[02/14 12:40:54     37s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:40:54     37s] 
[02/14 12:40:54     37s] TimeStamp Deleting Cell Server End ...
[02/14 12:40:54     37s] Reading floorplan file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.fp.gz (mem = 2473.6M).
[02/14 12:40:54     37s] % Begin Load floorplan data ... (date=02/14 12:40:54, mem=2474.3M)
[02/14 12:40:54     37s] *info: reset 160 existing net BottomPreferredLayer and AvoidDetour
[02/14 12:40:54     37s] Deleting old partition specification.
[02/14 12:40:55     37s] Set FPlanBox to (0 0 1025800 1301800)
[02/14 12:40:55     37s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:40:55     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:40:55     37s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[02/14 12:40:55     37s] Type 'man IMPFP-3961' for more detail.
[02/14 12:40:55     37s]  ... processed partition successfully.
[02/14 12:40:55     37s] Reading binary special route file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.fp.spr.gz (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026, version: 1)
[02/14 12:40:55     37s] Convert 0 swires and 0 svias from compressed groups
[02/14 12:40:55     37s] 85 swires and 88 svias were compressed
[02/14 12:40:55     37s] 85 swires and 74 svias were decompressed from small or sparse groups
[02/14 12:40:55     37s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=2475.9M, current mem=2475.9M)
[02/14 12:40:55     37s] Extracting standard cell pins and blockage ...... 
[02/14 12:40:55     37s] Pin and blockage extraction finished
[02/14 12:40:55     37s] Delete all existing relative floorplan constraints.
[02/14 12:40:55     37s] % End Load floorplan data ... (date=02/14 12:40:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=2476.7M, current mem=2476.7M)
[02/14 12:40:55     37s] Reading congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:40:55     37s] % Begin Load SymbolTable ... (date=02/14 12:40:55, mem=2476.7M)
[02/14 12:40:55     37s] % End Load SymbolTable ... (date=02/14 12:40:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2477.1M, current mem=2477.1M)
[02/14 12:40:55     37s] Loading place ...
[02/14 12:40:55     37s] % Begin Load placement data ... (date=02/14 12:40:55, mem=2477.1M)
[02/14 12:40:55     37s] Reading placement file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.place.gz.
[02/14 12:40:55     37s] ** Reading stdCellPlacement_binary (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026, version# 2) ...
[02/14 12:40:55     37s] Read Views for adaptive view pruning ...
[02/14 12:40:55     37s] Read 0 views from Binary DB for adaptive view pruning
[02/14 12:40:55     37s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2477.1M) ***
[02/14 12:40:55     37s] Total net length = 2.780e-01 (1.390e-01 1.390e-01) (ext = 0.000e+00)
[02/14 12:40:55     37s] % End Load placement data ... (date=02/14 12:40:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2477.4M, current mem=2477.4M)
[02/14 12:40:55     37s] Reading PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on       Sat Feb 14 12:39:43 2026)
[02/14 12:40:55     37s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2477.8M) ***
[02/14 12:40:55     37s] % Begin Load routing data ... (date=02/14 12:40:55, mem=2477.7M)
[02/14 12:40:55     37s] Reading routing file - /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.route.gz.
[02/14 12:40:56     37s] Reading Innovus routing data (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:39:43 2026 Format: 23.1) ...
[02/14 12:40:56     37s] *** Total 160 nets are successfully restored.
[02/14 12:40:56     37s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2478.7M) ***
[02/14 12:40:56     37s] % End Load routing data ... (date=02/14 12:40:56, total cpu=0:00:00.1, real=0:00:01.0, peak res=2478.7M, current mem=2477.9M)
[02/14 12:40:56     37s] TAT_INFO: ::restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[02/14 12:40:56     37s] Reading property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.prop
[02/14 12:40:56     37s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2481.0M) ***
[02/14 12:40:56     37s] Change floorplan default-technical-site to 'CoreSite'.
[02/14 12:40:56     38s] eee: Design meta data check started
[02/14 12:40:56     38s] Loading preRoute extraction data from directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/extraction/' ...
[02/14 12:40:56     38s] eee: Design meta data check completed
[02/14 12:40:56     38s] Extraction setup Started for TopCell counter_16bit 
[02/14 12:40:56     38s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[02/14 12:40:56     38s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For post_route extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[02/14 12:40:56     38s] eee: __QRC_SADV_USE_LE__ is set 0
[02/14 12:40:57     38s] Generating auto layer map file.
[02/14 12:40:57     38s] eee: cut Layer Id 33 mapped to tech Id 6 of Layer mcon 
[02/14 12:40:57     38s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[02/14 12:40:57     38s] eee:       33	    mcon	        6	       mcon	Via            
[02/14 12:40:57     38s] eee:        1	    met1	        7	     metal1	Metal          
[02/14 12:40:57     38s] eee:       34	     via	        8	       via1	Via            
[02/14 12:40:57     38s] eee:        2	    met2	        9	     metal2	Metal          
[02/14 12:40:57     38s] eee:       35	    via2	       10	       via2	Via            
[02/14 12:40:57     38s] eee:        3	    met3	       11	     metal3	Metal          
[02/14 12:40:57     38s] eee:       36	    via3	       12	       via3	Via            
[02/14 12:40:57     38s] eee:        4	    met4	       13	     metal4	Metal          
[02/14 12:40:57     38s] eee:       37	    via4	       14	       via4	Via            
[02/14 12:40:57     38s] eee:        5	    met5	       15	     metal5	Metal          
[02/14 12:40:57     38s] eee: TechFile: /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/mmmc/Nominal_25C/qrcTechFile
[02/14 12:40:57     38s] eee: HoWee  : 0 0 0 0 0 
[02/14 12:40:57     38s] eee: Erosn  : 0 0 0 0 0 
[02/14 12:40:57     38s] eee: nrColor: 0 0 0 0 0 
[02/14 12:40:57     38s] eee: Save / Restore of RC patterns enabled 
[02/14 12:40:57     38s] eee: Pattern meta data check started
[02/14 12:40:57     38s] eee: Pattern meta data check completed
[02/14 12:40:57     38s] eee: Pattern data restore started
[02/14 12:40:57     38s] Loading preRoute extracted patterns from file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit.techData.gz' ...
[02/14 12:40:57     38s] eee: Pattern data restore completed
[02/14 12:40:57     38s] Completed (cpu: 0:00:00.3 real: 0:00:01.0)
[02/14 12:40:57     38s] Set Shrink Factor to 1.00000
[02/14 12:40:57     38s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:40:57     38s] Summary of Active RC-Corners : 
[02/14 12:40:57     38s]  
[02/14 12:40:57     38s]  Analysis View: tt_v1.8_25C_Nominal_25_func
[02/14 12:40:57     38s]     RC-Corner Name        : Nominal_25C
[02/14 12:40:57     38s]     RC-Corner Index       : 0
[02/14 12:40:57     38s]     RC-Corner Temperature : 25 Celsius
[02/14 12:40:57     38s]     RC-Corner Cap Table   : ''
[02/14 12:40:57     38s]     RC-Corner PreRoute Res Factor         : 1
[02/14 12:40:57     38s]     RC-Corner PreRoute Cap Factor         : 1
[02/14 12:40:57     38s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[02/14 12:40:57     38s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[02/14 12:40:57     38s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[02/14 12:40:57     38s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[02/14 12:40:57     38s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[02/14 12:40:57     38s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
[02/14 12:40:57     38s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
[02/14 12:40:57     38s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[02/14 12:40:57     38s]     RC-Corner Technology file: '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/libs/mmmc/Nominal_25C/qrcTechFile'
[02/14 12:40:57     38s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:40:57     38s] eee: Grid density data restore started
[02/14 12:40:57     38s] eee: Grid density data restore failed
[02/14 12:40:57     38s] eee: pegSigSF=1.070000
[02/14 12:40:57     38s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:40:57     38s] Initializing multi-corner resistance tables ...
[02/14 12:40:57     38s] eee: Grid unit RC data computation started
[02/14 12:40:57     38s] eee: Grid unit RC data computation completed
[02/14 12:40:57     38s] eee: l=1 avDens=0.103518 usedTrk=7220.364178 availTrk=69750.000000 sigTrk=7220.364178
[02/14 12:40:57     38s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/14 12:40:57     38s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[02/14 12:40:57     38s] eee: l=4 avDens=0.026030 usedTrk=1396.530991 availTrk=53651.707317 sigTrk=1396.530991
[02/14 12:40:57     38s] eee: l=5 avDens=0.157043 usedTrk=1421.111739 availTrk=9049.180328 sigTrk=1421.111739
[02/14 12:40:57     38s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:40:57     38s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:40:57     38s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.265217 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:40:57     38s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:40:57     38s] eee: Metal Layers Info:
[02/14 12:40:57     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:40:57     38s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:40:57     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:40:57     38s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:40:57     38s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:40:57     38s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:40:57     38s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:40:57     38s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:40:57     38s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:40:57     38s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:40:57     38s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:40:57     38s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:40:57     38s] Default value for post_route extraction mode's extract_rc_effort_level (extract_rc_effort_level option of set_db) changed to 'medium'.
[02/14 12:40:57     38s] Start generating vias ..
[02/14 12:40:57     38s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1069576481 routing_via=1 timing=1 sns=1 ppa_info=1
[02/14 12:40:57     38s] #Skip building auto via since it is not turned on.
[02/14 12:40:57     38s] Extracting standard cell pins and blockage ...... 
[02/14 12:40:57     38s] Pin and blockage extraction finished
[02/14 12:40:57     38s] Via generation completed.
[02/14 12:40:57     38s] % Begin Load power constraints ... (date=02/14 12:40:57, mem=2496.8M)
[02/14 12:40:57     38s] source /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/floorplan.enc_3/counter_16bit_power_constraints.tcl
[02/14 12:40:57     38s] % End Load power constraints ... (date=02/14 12:40:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2497.5M, current mem=2497.5M)
[02/14 12:40:57     38s] % Begin load AAE data ... (date=02/14 12:40:57, mem=2532.0M)
[02/14 12:40:57     38s] % End load AAE data ... (date=02/14 12:40:57, total cpu=0:00:00.1, real=0:00:00.0, peak res=2532.0M, current mem=2532.0M)
[02/14 12:40:57     38s] Restoring CCOpt config...
[02/14 12:40:57     38s] Restoring CCOpt config done.
[02/14 12:40:57     38s] 
[02/14 12:40:57     38s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[02/14 12:40:57     38s] Summary for sequential cells identification: 
[02/14 12:40:57     38s]   Identified SBFF number: 16
[02/14 12:40:57     38s]   Identified MBFF number: 0
[02/14 12:40:57     38s]   Identified SB Latch number: 2
[02/14 12:40:57     38s]   Identified MB Latch number: 0
[02/14 12:40:57     38s]   Not identified SBFF number: 0
[02/14 12:40:57     38s]   Not identified MBFF number: 0
[02/14 12:40:57     38s]   Not identified SB Latch number: 0
[02/14 12:40:57     38s]   Not identified MB Latch number: 0
[02/14 12:40:57     38s]   Number of sequential cells which are not FFs: 1
[02/14 12:40:57     38s] Total number of combinational cells: 87
[02/14 12:40:57     38s] Total number of sequential cells: 19
[02/14 12:40:57     38s] Total number of tristate cells: 3
[02/14 12:40:57     38s] Total number of level shifter cells: 0
[02/14 12:40:57     38s] Total number of power gating cells: 0
[02/14 12:40:57     38s] Total number of isolation cells: 0
[02/14 12:40:57     38s] Total number of power switch cells: 0
[02/14 12:40:57     38s] Total number of pulse generator cells: 0
[02/14 12:40:57     38s] Total number of always on buffers: 0
[02/14 12:40:57     38s] Total number of retention cells: 0
[02/14 12:40:57     38s] Total number of physical cells: 0
[02/14 12:40:57     38s] List of usable buffers: CLKBUFX2 BUFX2[02/14 12:40:57     38s] 
[02/14 12:40:57     38s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16
[02/14 12:40:57     38s] Total number of usable buffers: 7
[02/14 12:40:57     38s] List of unusable buffers:
[02/14 12:40:57     38s] Total number of unusable buffers: 0
[02/14 12:40:57     38s] List of usable inverters: INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16
[02/14 12:40:57     38s] Total number of usable inverters: 9
[02/14 12:40:57     38s] List of unusable inverters:
[02/14 12:40:57     38s] Total number of unusable inverters: 0
[02/14 12:40:57     38s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X4 DLY4X4
[02/14 12:40:57     38s] Total number of identified usable delay cells: 4
[02/14 12:40:57     38s] List of identified unusable delay cells:
[02/14 12:40:57     38s] Total number of identified unusable delay cells: 0
[02/14 12:40:57     38s] 
[02/14 12:40:57     38s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:40:57     38s] 
[02/14 12:40:57     38s] TimeStamp Deleting Cell Server End ...
[02/14 12:40:57     38s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version (null). They will be removed in the next release. 
[02/14 12:40:57     38s] timing_aocv_enable_gba_combine_launch_capture
[02/14 12:40:57     38s] timing_enable_backward_compatible_latch_thru_mt_mode
[02/14 12:40:57     38s] #% End load design ... (date=02/14 12:40:57, total cpu=0:00:05.6, real=0:00:07.0, peak res=2562.4M, current mem=2533.8M)
[02/14 12:40:57     38s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:40:57     38s] 
[02/14 12:40:57     38s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:40:57     38s] Severity  ID               Count  Summary                                  
[02/14 12:40:57     38s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:40:57     38s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:40:57     38s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:40:57     38s] WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
[02/14 12:40:57     38s] WARNING   IMPDB-6501           2  "set_db design_process_node" will be obs...
[02/14 12:40:57     38s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:40:57     38s] *** Message Summary: 143 warning(s), 0 error(s)
[02/14 12:40:57     38s] 
[02/14 12:40:57     38s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:40:57     38s] UM:*                                                                   read_db
[02/14 12:40:57     38s] Sourcing flow scripts...
[02/14 12:40:58     39s] Sourcing flow scripts done.
[02/14 12:40:58     39s] reading previous metrics...
[02/14 12:40:59     40s] Begin steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:40:59     40s] #@ Begin verbose flow_step activate_views
[02/14 12:40:59     40s] @flow 2: apply {{} {
[02/14 12:40:59     40s]     set db [get_db flow_starting_db]
[02/14 12:40:59     40s]     set flow [lindex [get_db flow_hier_path] end]
[02/14 12:40:59     40s]     set setup_views [get_feature -obj $flow setup_views]
[02/14 12:40:59     40s]     set hold_views [get_feature -obj $flow hold_views]
[02/14 12:40:59     40s]     set leakage_view [get_feature -obj $flow leakage_view]
[02/14 12:40:59     40s]     set dynamic_view [get_feature -obj $flow dynamic_view]
[02/14 12:40:59     40s]   
[02/14 12:40:59     40s]     if {($setup_views ne "") || ($hold_views ne "") || ($leakage_view ne "") || ($dynamic_view ne "")} {
[02/14 12:40:59     40s]       #- use read_db args for DB types and set_analysis_views for TCL
[02/14 12:40:59     40s]       if {([llength [get_db analysis_views]]) > 0 &&  ([lindex $db 0] eq {tcl} || [lindex $db 0] in {enc cdb} && [file isfile [lindex $db 1]])} {
[02/14 12:40:59     40s]         set cmd "set_analysis_view"
[02/14 12:40:59     40s]         if {$setup_views ne ""} {
[02/14 12:40:59     40s]           append cmd " -setup [list $setup_views]"
[02/14 12:40:59     40s]         } else {
[02/14 12:40:59     40s]           append cmd " -setup [list [get_db [get_db analysis_views -if .is_setup] .name]]"
[02/14 12:40:59     40s]         }
[02/14 12:40:59     40s]         if {$hold_views ne ""} {
[02/14 12:40:59     40s]           append cmd " -hold [list $hold_views]"
[02/14 12:40:59     40s]         } else {
[02/14 12:40:59     40s]           append cmd " -hold [list [get_db [get_db analysis_views -if .is_hold] .name]]"
[02/14 12:40:59     40s]         }
[02/14 12:40:59     40s]         if {$leakage_view ne ""} {
[02/14 12:40:59     40s]           append cmd " -leakage [list $leakage_view]"
[02/14 12:40:59     40s]         } else {
[02/14 12:40:59     40s]           if {[llength [get_db analysis_views -if .is_leakage]] > 0} {
[02/14 12:40:59     40s]             append cmd " -leakage [list [get_db [get_db analysis_views -if .is_leakage] .name]]"
[02/14 12:40:59     40s]           }
[02/14 12:40:59     40s]         }
[02/14 12:40:59     40s]         if {$dynamic_view ne ""} {
[02/14 12:40:59     40s]           append cmd " -dynamic [list $dynamic_view]"
[02/14 12:40:59     40s]         } else {
[02/14 12:40:59     40s]           if {[llength [get_db analysis_views -if .is_dynamic]] > 0} {
[02/14 12:40:59     40s]             append cmd " -dynamic [list [get_db [get_db analysis_views -if .is_dynamic] .name]]"
[02/14 12:40:59     40s]           }
[02/14 12:40:59     40s]         }
[02/14 12:40:59     40s]         eval $cmd
[02/14 12:40:59     40s]       } elseif {[llength [get_db analysis_views]] == 0} {
[02/14 12:40:59     40s]         set cmd "set_flowkit_read_db_args"
[02/14 12:40:59     40s]         if {$setup_views ne ""} {
[02/14 12:40:59     40s]           append cmd " -setup_views [list $setup_views]"
[02/14 12:40:59     40s]         }
[02/14 12:40:59     40s]         if {$hold_views ne ""} {
[02/14 12:40:59     40s]           append cmd " -hold_views [list $hold_views]"
[02/14 12:40:59     40s]         }
[02/14 12:40:59     40s]         if {$leakage_view ne ""} {
[02/14 12:40:59     40s]           append cmd " -leakage_view [list $leakage_view]"
[02/14 12:40:59     40s]         }
[02/14 12:40:59     40s]         if {$dynamic_view ne ""} {
[02/14 12:40:59     40s]           append cmd " -dynamic_view [list $dynamic_view]"
[02/14 12:40:59     40s]         }
[02/14 12:40:59     40s]         eval $cmd
[02/14 12:40:59     40s]       } else {
[02/14 12:40:59     40s]       }
[02/14 12:40:59     40s]     }
[02/14 12:40:59     40s]   }}
[02/14 12:40:59     40s] #@ End verbose flow_step activate_views
[02/14 12:40:59     40s] #@ Begin verbose flow_step init_mcpu
[02/14 12:40:59     40s] @flow 2: apply {{} {
[02/14 12:40:59     40s]     # Multi host/cpu attributes
[02/14 12:40:59     40s]     #-----------------------------------------------------------------------------
[02/14 12:40:59     40s]     # The FLOWTOOL_NUM_CPUS is an environment variable which should be exported by
[02/14 12:40:59     40s]     # the specified dist script.  This connects the number of CPUs being reserved
[02/14 12:40:59     40s]     # for batch jobs with the current flow scripts.  The LSB_MAX_NUM_PROCESSORS is
[02/14 12:40:59     40s]     # a typical environment variable exported by distribution platforms and is
[02/14 12:40:59     40s]     # useful for ensuring all interactive jobs are using the reserved amount of CPUs.
[02/14 12:40:59     40s]     if {[info exists ::env(FLOWTOOL_NUM_CPUS)]} {
[02/14 12:40:59     40s]       set max_cpus $::env(FLOWTOOL_NUM_CPUS)
[02/14 12:40:59     40s]     } elseif {[info exists ::env(LSB_MAX_NUM_PROCESSORS)]} {
[02/14 12:40:59     40s]       set max_cpus $::env(LSB_MAX_NUM_PROCESSORS)
[02/14 12:40:59     40s]     } else {
[02/14 12:40:59     40s]       set max_cpus 1
[02/14 12:40:59     40s]     }
[02/14 12:40:59     40s]     switch -glob [get_db program_short_name] {
[02/14 12:40:59     40s]       default       {}
[02/14 12:40:59     40s]       joules*       -
[02/14 12:40:59     40s]       genus*        -
[02/14 12:40:59     40s]       innovus*      -
[02/14 12:40:59     40s]       tempus*       -
[02/14 12:40:59     40s]       voltus*       { set_multi_cpu_usage -verbose -local_cpu $max_cpus }
[02/14 12:40:59     40s]     }
[02/14 12:40:59     40s] if {[get_feature opt_signoff]} {
[02/14 12:40:59     40s]       if {[is_flow -inside flow:opt_signoff]} {
[02/14 12:40:59     40s]         set_multi_cpu_usage -verbose -remote_host 1
[02/14 12:40:59     40s]         set_multi_cpu_usage -verbose -cpu_per_remote_host 16
[02/14 12:40:59     40s]         set_distributed_hosts -local
[02/14 12:40:59     40s]       }
[02/14 12:40:59     40s] }
[02/14 12:40:59     40s]   }}
[02/14 12:40:59     40s] set_multi_cpu_usage -local_cpu 1
[02/14 12:40:59     40s] #@ End verbose flow_step init_mcpu
[02/14 12:40:59     40s] End steps for plugin point Cadence.plugin.flowkit.read_db.post
[02/14 12:41:00     41s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:00     41s] UM:*                                                                   init_flow
[02/14 12:41:00     41s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:00     41s] UM:*                                                                   prects
[02/14 12:41:01     42s] #@ Begin verbose flow_step implementation.prects.block_start
[02/14 12:41:01     42s] @@flow 2: set_db flow_write_db_common false
[02/14 12:41:01     42s] #@ End verbose flow_step implementation.prects.block_start
[02/14 12:41:02     43s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:02     43s] UM:          44.21             48                                      block_start
[02/14 12:41:06     47s] #@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
[02/14 12:41:06     47s] @flow 2: if {[get_feature report_lec]} {...}
[02/14 12:41:06     47s] @flow 8: # Design attributes  [get_db -category design]
[02/14 12:41:07     47s] @flow 9: #-------------------------------------------------------------------------------
[02/14 12:41:07     48s] @@flow 10: set_db design_process_node 130
[02/14 12:41:07     48s] **WARN: (IMPDB-6501):	"set_db design_process_node" will be obsoleted in future release. Remove it from the script to avoid the interruption of running the script in future.
[02/14 12:41:07     48s] ##  Process: 130           (User Set)               
[02/14 12:41:07     48s] ##     Node: (not set)                           
[02/14 12:41:07     48s] 
[02/14 12:41:07     48s] ##  Check design process and node:  
[02/14 12:41:07     48s] ##  Design tech node is not set.
[02/14 12:41:07     48s] 
[02/14 12:41:07     48s] Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
[02/14 12:41:07     48s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[02/14 12:41:07     48s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[02/14 12:41:07     48s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'standard'.
[02/14 12:41:07     48s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'low'.
[02/14 12:41:07     48s] @@flow 11: set_db design_top_routing_layer met5
[02/14 12:41:07     48s] @@flow 12: set_db design_bottom_routing_layer met1
[02/14 12:41:07     48s] @@flow 13: set_db design_flow_effort standard
[02/14 12:41:07     48s] @@flow 14: set_db design_power_effort none
[02/14 12:41:07     48s] @flow 16: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:41:07     48s] @flow 17: #-------------------------------------------------------------------------------
[02/14 12:41:07     48s] @@flow 18: set_db timing_analysis_cppr           both
[02/14 12:41:07     48s] @@flow 19: set_db timing_analysis_type           ocv
[02/14 12:41:07     48s] @@flow 20: set_db timing_analysis_aocv 0
[02/14 12:41:07     48s] @@flow 21: set_db timing_analysis_socv 0
[02/14 12:41:07     48s] @flow 22: if {[get_feature report_pba]} {...}
[02/14 12:41:07     48s] @flow 26: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:41:07     48s] @flow 27: #-------------------------------------------------------------------------------
[02/14 12:41:07     48s] @flow 28: if {[is_flow -after route.block_finish]} {...}
[02/14 12:41:07     48s] @flow 33: # Tieoff attributes  [get_db -category add_tieoffs]
[02/14 12:41:07     48s] @flow 34: #-------------------------------------------------------------------------------
[02/14 12:41:07     48s] @@flow 35: set_db add_tieoffs_cells {TIEHI TIELO}
[02/14 12:41:07     48s] @flow 37: # Optimization attributes  [get_db -category opt]
[02/14 12:41:07     48s] @flow 38: #-------------------------------------------------------------------------------
[02/14 12:41:07     48s] @@flow 39: set_db opt_new_inst_prefix            "[get_db flow_report_name]_"
[02/14 12:41:07     48s] @@flow 40: set_db opt_leakage_to_dynamic_ratio 0.5
[02/14 12:41:07     48s] @flow 42: # Clock attributes  [get_db -category cts]
[02/14 12:41:07     48s] @flow 43: #-------------------------------------------------------------------------------
[02/14 12:41:07     48s] @@flow 44: set_db cts_target_skew auto
[02/14 12:41:07     48s] @@flow 45: set_db cts_target_max_transition_time_top 100
[02/14 12:41:07     48s] @@flow 46: set_db cts_target_max_transition_time_trunk 100
[02/14 12:41:07     48s] @@flow 47: set_db cts_target_max_transition_time_leaf 100
[02/14 12:41:07     48s] @@flow 49: set_db cts_buffer_cells {CLKBUFX2 CLKBUFX4 CLKBUFX8}
[02/14 12:41:07     48s] @@flow 50: set_db cts_inverter_cells {CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:41:07     48s] @@flow 51: set_db cts_clock_gating_cells ICGX1
[02/14 12:41:07     48s] @@flow 52: set_db cts_logic_cells {CLKAND2X2 CLKXOR2X1 CLKMX2X2 CLKINVX1 CLKINVX2 CLKINVX4 CLKINVX8}
[02/14 12:41:07     48s] @flow 54: # Filler attributes  [get_db -category add_fillers]
[02/14 12:41:07     48s] @flow 55: #-------------------------------------------------------------------------------
[02/14 12:41:07     48s] @@flow 56: set_db add_fillers_cells {FILL1 FILL2 FILL4 FILL8 FILL16 FILL32 FILL64}
[02/14 12:41:07     48s] @flow 58: # Routing attributes  [get_db -category route]
[02/14 12:41:07     48s] @flow 59: #-------------------------------------------------------------------------------
[02/14 12:41:07     48s] #@ End verbose flow_step implementation.prects.init_innovus.init_innovus_yaml
[02/14 12:41:08     49s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:08     49s] UM:           5.89              6                                      init_innovus_yaml
[02/14 12:41:08     49s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:08     49s] UM:*                                                                   init_innovus
[02/14 12:41:13     54s] #@ Begin verbose flow_step implementation.prects.init_innovus.init_innovus_user
[02/14 12:41:13     54s] @flow 2: # Timing attributes  [get_db -category timing && delaycalc]
[02/14 12:41:13     54s] @flow 3: #-----------------------------------------------------------------------------
[02/14 12:41:13     54s] @flow 5: # Extraction attributes  [get_db -category extract_rc]
[02/14 12:41:13     54s] @flow 6: #-----------------------------------------------------------------------------
[02/14 12:41:13     54s] @flow 8: # Floorplan attributes  [get_db -category floorplan]
[02/14 12:41:13     54s] @flow 9: #-----------------------------------------------------------------------------
[02/14 12:41:13     54s] @@flow 10: set_db finish_floorplan_active_objs   [list macro soft_blockage core]
[02/14 12:41:13     54s] @flow 12: # Placement attributes  [get_db -category place]
[02/14 12:41:13     54s] @flow 13: #-----------------------------------------------------------------------------
[02/14 12:41:13     54s] @flow 15: # Optimization attributes  [get_db -category opt]
[02/14 12:41:13     54s] @flow 16: #-----------------------------------------------------------------------------
[02/14 12:41:13     54s] @flow 18: # Clock attributes  [get_db -category cts]
[02/14 12:41:13     54s] @flow 19: #-----------------------------------------------------------------------------
[02/14 12:41:13     54s] @flow 21: # Routing attributes  [get_db -category route]
[02/14 12:41:13     54s] @flow 22: #-----------------------------------------------------------------------------
[02/14 12:41:13     54s] #@ End verbose flow_step implementation.prects.init_innovus.init_innovus_user
[02/14 12:41:14     55s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:14     55s] UM:           5.51              6                                      init_innovus_user
[02/14 12:41:19     60s] #@ Begin verbose flow_step implementation.prects.add_clock_spec
[02/14 12:41:19     60s] @flow 2: #- automatically create clock spec if one is not available
[02/14 12:41:19     60s] @flow 3: if {[llength [get_db clock_trees]] == 0} {
[02/14 12:41:19     60s] @@flow 4: create_clock_tree_spec
[02/14 12:41:19     60s] Creating clock tree spec for modes (timing configs): func
[02/14 12:41:19     60s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[02/14 12:41:19     60s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:41:19     60s] 
[02/14 12:41:19     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:41:19     60s] Summary for sequential cells identification: 
[02/14 12:41:19     60s]   Identified SBFF number: 16
[02/14 12:41:19     60s]   Identified MBFF number: 0
[02/14 12:41:19     60s]   Identified SB Latch number: 2
[02/14 12:41:19     60s]   Identified MB Latch number: 0
[02/14 12:41:19     60s]   Not identified SBFF number: 0
[02/14 12:41:19     60s]   Not identified MBFF number: 0
[02/14 12:41:19     60s]   Not identified SB Latch number: 0
[02/14 12:41:19     60s]   Not identified MB Latch number: 0
[02/14 12:41:19     60s]   Number of sequential cells which are not FFs: 1
[02/14 12:41:19     60s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:41:19     60s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:41:19     60s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:41:19     60s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:41:19     60s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:41:19     60s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:41:19     60s] TLC MultiMap info (StdDelay):
[02/14 12:41:19     60s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:41:19     60s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:41:19     60s]  Setting StdDelay to: 37.6ps
[02/14 12:41:19     60s] 
[02/14 12:41:19     60s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:41:19     60s] Reset timing graph...
[02/14 12:41:19     60s] Ignoring AAE DB Resetting ...
[02/14 12:41:19     60s] Reset timing graph done.
[02/14 12:41:19     60s] Ignoring AAE DB Resetting ...
[02/14 12:41:19     60s] Analyzing clock structure...
[02/14 12:41:19     60s] Analyzing clock structure done.
[02/14 12:41:19     60s] Reset timing graph...
[02/14 12:41:19     60s] Ignoring AAE DB Resetting ...
[02/14 12:41:19     60s] Reset timing graph done.
[02/14 12:41:19     60s] Extracting original clock gating for core_clock...
[02/14 12:41:19     60s]   clock_tree core_clock contains 16 sinks and 0 clock gates.
[02/14 12:41:19     60s] Extracting original clock gating for core_clock done.
[02/14 12:41:19     60s] The skew group core_clock/func was created. It contains 16 sinks and 1 sources.
[02/14 12:41:19     60s] Checking clock tree convergence...
[02/14 12:41:19     60s] Checking clock tree convergence done.
[02/14 12:41:19     60s] @flow 5: }
[02/14 12:41:19     60s] #@ End verbose flow_step implementation.prects.add_clock_spec
[02/14 12:41:20     61s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:20     61s] UM:           6.27              6                                      add_clock_spec
[02/14 12:41:25     66s] #@ Begin verbose flow_step implementation.prects.add_clock_route_types
[02/14 12:41:25     66s] @flow 2: #- define route_types and/or route_rules
[02/14 12:41:25     66s] @flow 3: #create_route_type -name cts_top   < PLACEHOLDER: CLOCK TOP ROUTE RULE >
[02/14 12:41:25     66s] @flow 4: #create_route_type -name cts_trunk < PLACEHOLDER: CLOCK TRUNK ROUTE RULE >
[02/14 12:41:25     66s] @flow 5: #create_route_type -name cts_leaf  < PLACEHOLDER: CLOCK LEAF ROUTE RULE >
[02/14 12:41:25     66s] @@flow 7: set_db cts_route_type_top  default
[02/14 12:41:25     66s] @@flow 8: set_db cts_route_type_trunk default
[02/14 12:41:25     66s] @@flow 9: set_db cts_route_type_leaf  default
[02/14 12:41:25     66s] #@ End verbose flow_step implementation.prects.add_clock_route_types
[02/14 12:41:26     67s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:26     67s] UM:           5.67              6                                      add_clock_route_types
[02/14 12:41:31     71s] #@ Begin verbose flow_step implementation.prects.commit_route_types
[02/14 12:41:31     71s] @flow 2: #- assign route_types to clock nets
[02/14 12:41:31     71s] @@flow 3: commit_clock_tree_route_attributes
[02/14 12:41:31     71s] (commit_clock_tree_route_attributes): Committed routing attributes to 1 clock nets from 1 route_types.
[02/14 12:41:31     71s] #@ End verbose flow_step implementation.prects.commit_route_types
[02/14 12:41:32     72s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:32     72s] UM:           5.63              6                                      commit_route_types
[02/14 12:41:37     77s] #@ Begin verbose flow_step implementation.prects.run_place_opt
[02/14 12:41:37     77s] @flow 2: #- perform global placement and ideal clock setup optimization
[02/14 12:41:37     77s] @@flow 3: place_opt_design -report_dir debug -report_prefix [get_db flow_report_name]
[02/14 12:41:37     77s] #% Begin place_opt_design (date=02/14 12:41:37, mem=2747.8M)
[02/14 12:41:37     77s] **INFO: User settings:
[02/14 12:41:37     77s] setAnalysisMode -monteCarlo                         false
[02/14 12:41:37     77s] setDelayCalMode -engine                             aae
[02/14 12:41:37     77s] design_bottom_routing_layer                         met1
[02/14 12:41:37     77s] design_flow_effort                                  standard
[02/14 12:41:37     77s] design_power_effort                                 none
[02/14 12:41:37     77s] design_process_node                                 130
[02/14 12:41:37     77s] design_top_routing_layer                            met5
[02/14 12:41:37     77s] extract_rc_assume_metal_fill                        0.0
[02/14 12:41:37     77s] extract_rc_coupling_cap_threshold                   0.4
[02/14 12:41:37     77s] extract_rc_engine                                   pre_route
[02/14 12:41:37     77s] extract_rc_pre_place_site_size                      4.6
[02/14 12:41:37     77s] extract_rc_pre_place_wire_length_slope              1.9
[02/14 12:41:37     77s] extract_rc_pre_place_wire_length_y0                 2.0
[02/14 12:41:37     77s] extract_rc_relative_cap_threshold                   1.0
[02/14 12:41:37     77s] extract_rc_shrink_factor                            1.0
[02/14 12:41:37     77s] extract_rc_total_cap_threshold                      0.0
[02/14 12:41:37     77s] multibit_aware_seq_mapping                          auto
[02/14 12:41:37     77s] opt_leakage_to_dynamic_ratio                        0.5
[02/14 12:41:37     77s] opt_multi_bit_flop_name_prefix                      CDN_MBIT_
[02/14 12:41:37     77s] opt_multi_bit_flop_name_separator                   _MB_
[02/14 12:41:37     77s] opt_new_inst_prefix                                 prects_
[02/14 12:41:37     77s] setActiveLogicViewMode -keepHighFanoutCriticalInsts false
[02/14 12:41:37     77s] getAnalysisMode -monteCarlo                         false
[02/14 12:41:37     77s] getDelayCalMode -engine                             aae
[02/14 12:41:37     77s] getImportMode -config                               true
[02/14 12:41:37     77s] get_power_analysis_mode -honor_net_activity_for_tcf false
[02/14 12:41:37     77s] get_power_analysis_mode -honor_sublevel_activity    true
[02/14 12:41:37     77s] getAnalysisMode -monteCarlo                         false
[02/14 12:41:37     77s] Info: Logic Synthesis step was not run from RTL in this session / on this DB.
[02/14 12:41:37     77s] Info: Synthesize design with physical option was not run earlier in this session / on this DB.
[02/14 12:41:37     77s] Info: place_opt_design is not being run for the first time in this session
[02/14 12:41:37     77s] Info: place_opt_design has been started with standard effort
[02/14 12:41:37     77s] Checking for testpoints in the design....
[02/14 12:41:37     77s] Info: There is no testpoint present in the design. Skipping physical test point optimization.
[02/14 12:41:37     77s] 
[02/14 12:41:37     77s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:18.7/0:01:21.0 (1.0), mem = 2748.1M
[02/14 12:41:37     77s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[02/14 12:41:37     77s] 'set_default_switching_activity' finished successfully.
[02/14 12:41:37     77s] *** Starting GigaPlace ***
[02/14 12:41:37     77s] -earlyGlobalBlockTracks {}                # string, default="", private
[02/14 12:41:37     77s] -earlyGlobalCapacityScreen {}             # string, default="", private
[02/14 12:41:37     77s] There is no track adjustment
[02/14 12:41:37     77s] Starting place_opt_design V2 flow
[02/14 12:41:37     77s] #optDebug: fT-E <X 2 3 1 0>
[02/14 12:41:37     77s] #optDebug: fT-E <X 2 3 1 0>
[02/14 12:41:37     77s] Memory usage before memory release/compaction is 2748.6
[02/14 12:41:37     77s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:41:37     77s] Memory usage at beginning of DPlace-Init is 2748.6M.
[02/14 12:41:37     77s] OPERPROF: Starting DPlace-Init at level 1, MEM:2748.6M, EPOCH TIME: 1771090897.315420
[02/14 12:41:37     77s] # Init pin-track-align, new floorplan.
[02/14 12:41:37     77s] Processing tracks to init pin-track alignment.
[02/14 12:41:37     77s] z: 2, totalTracks: 1
[02/14 12:41:37     77s] z: 4, totalTracks: 1
[02/14 12:41:37     77s] #spOpts: N=130 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:41:37     77s] Cell counter_16bit LLGs are deleted
[02/14 12:41:37     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] # Building counter_16bit llgBox search-tree.
[02/14 12:41:37     77s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2749.5M, EPOCH TIME: 1771090897.341038
[02/14 12:41:37     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2750.3M, EPOCH TIME: 1771090897.341600
[02/14 12:41:37     77s] Max number of tech site patterns supported in site array is 256.
[02/14 12:41:37     77s] Core basic site is CoreSite
[02/14 12:41:37     77s] **WARN: (IMPSP-362):	Site 'CoreSite' has one std.Cell height, so ignoring its X-symmetry.
[02/14 12:41:37     77s] Type 'man IMPSP-362' for more detail.
[02/14 12:41:37     77s] DP-Init: Signature of floorplan is 31ce1a545f18cf00. Signature of routing blockage is efb3e80eb5dd3564.
[02/14 12:41:37     77s] After signature check, allow fast init is false, keep pre-filter is false.
[02/14 12:41:37     77s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:41:37     77s] Use non-trimmed site array because memory saving is not enough.
[02/14 12:41:37     77s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:41:37     77s] SiteArray: use 3,457,024 bytes
[02/14 12:41:37     77s] SiteArray: current memory after site array memory allocation 2754.5M
[02/14 12:41:37     77s] SiteArray: FP blocked sites are writable
[02/14 12:41:37     77s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): Create thread pool 0x7fac6d8eb830.
[02/14 12:41:37     77s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4ce0ea60): 0 out of 1 thread pools are available.
[02/14 12:41:37     77s] Keep-away cache is enable on metals: 1-5
[02/14 12:41:37     77s] Estimated cell power/ground rail width = 0.517 um
[02/14 12:41:37     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:41:37     77s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2760.2M, EPOCH TIME: 1771090897.357843
[02/14 12:41:37     77s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:41:37     77s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.008, MEM:2760.2M, EPOCH TIME: 1771090897.366079
[02/14 12:41:37     77s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:41:37     77s] Atter site array init, number of instance map data is 0.
[02/14 12:41:37     77s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.027, REAL:0.028, MEM:2760.2M, EPOCH TIME: 1771090897.369237
[02/14 12:41:37     77s] 
[02/14 12:41:37     77s] Scanning PG Shapes for Pre-Colorizing...Done.
[02/14 12:41:37     77s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:37     77s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:37     77s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.031, REAL:0.032, MEM:2760.4M, EPOCH TIME: 1771090897.372569
[02/14 12:41:37     77s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2760.4M, EPOCH TIME: 1771090897.372631
[02/14 12:41:37     77s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2760.4M, EPOCH TIME: 1771090897.372763
[02/14 12:41:37     77s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2760.4MB).
[02/14 12:41:37     77s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.062, REAL:0.063, MEM:2760.4M, EPOCH TIME: 1771090897.378641
[02/14 12:41:37     77s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2760.4M, EPOCH TIME: 1771090897.378686
[02/14 12:41:37     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] Cell counter_16bit LLGs are deleted
[02/14 12:41:37     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] # Resetting pin-track-align track data.
[02/14 12:41:37     77s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:2761.0M, EPOCH TIME: 1771090897.380410
[02/14 12:41:37     77s] Memory usage before memory release/compaction is 2761.0
[02/14 12:41:37     77s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:41:37     77s] Memory usage at end of DPlace-Cleanup is 2761.0M.
[02/14 12:41:37     77s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:18.7/0:01:21.1 (1.0), mem = 2761.0M
[02/14 12:41:37     77s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:41:37     77s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 16, percentage of missing scan cell = 0.00% (0 / 16)
[02/14 12:41:37     77s] no activity file in design. spp won't run.
[02/14 12:41:37     77s] {MMLU 0 0 158}
[02/14 12:41:37     77s] [oiLAM] Zs 5, 6
[02/14 12:41:37     77s] ### Creating LA Mngr. totSessionCpu=0:01:19 mem=2761.7M
[02/14 12:41:37     77s] ### Creating LA Mngr, finished. totSessionCpu=0:01:19 mem=2761.7M
[02/14 12:41:37     77s] Info: 1 threads available for lower-level modules during optimization.
[02/14 12:41:37     77s] *** Starting delete buffer tree (mem=2762.0M) ***
[02/14 12:41:37     77s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2784.7M, EPOCH TIME: 1771090897.607986
[02/14 12:41:37     77s] Memory usage before memory release/compaction is 2784.7
[02/14 12:41:37     77s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:41:37     77s] Memory usage at beginning of DPlace-Init is 2776.9M.
[02/14 12:41:37     77s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2776.9M, EPOCH TIME: 1771090897.608646
[02/14 12:41:37     77s] Processing tracks to init pin-track alignment.
[02/14 12:41:37     77s] z: 2, totalTracks: 1
[02/14 12:41:37     77s] z: 4, totalTracks: 1
[02/14 12:41:37     77s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:41:37     77s] Cell counter_16bit LLGs are deleted
[02/14 12:41:37     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] # Building counter_16bit llgBox search-tree.
[02/14 12:41:37     77s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2776.9M, EPOCH TIME: 1771090897.630978
[02/14 12:41:37     77s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     77s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2776.9M, EPOCH TIME: 1771090897.631099
[02/14 12:41:37     77s] Max number of tech site patterns supported in site array is 256.
[02/14 12:41:37     77s] Core basic site is CoreSite
[02/14 12:41:37     77s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:41:37     77s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:41:37     77s] Fast DP-INIT is on for default
[02/14 12:41:37     77s] Keep-away cache is enable on metals: 1-5
[02/14 12:41:37     77s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:41:37     77s] Atter site array init, number of instance map data is 0.
[02/14 12:41:37     77s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.009, REAL:0.010, MEM:2776.9M, EPOCH TIME: 1771090897.640977
[02/14 12:41:37     77s] 
[02/14 12:41:37     77s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:37     77s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:37     77s] # Starting Bad Lib Cell Checking (CMU) 
[02/14 12:41:37     77s] OPERPROF:       Starting CMU at level 4, MEM:2776.9M, EPOCH TIME: 1771090897.643234
[02/14 12:41:37     77s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2776.9M, EPOCH TIME: 1771090897.643696
[02/14 12:41:37     77s] 
[02/14 12:41:37     77s] Bad Lib Cell Checking (CMU) is done! (0)
[02/14 12:41:37     77s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.013, REAL:0.015, MEM:2777.0M, EPOCH TIME: 1771090897.645545
[02/14 12:41:37     77s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2777.0M, EPOCH TIME: 1771090897.645595
[02/14 12:41:37     77s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2777.0M, EPOCH TIME: 1771090897.645711
[02/14 12:41:37     77s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2777.0MB).
[02/14 12:41:37     77s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.043, MEM:2777.0M, EPOCH TIME: 1771090897.651540
[02/14 12:41:37     77s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.041, REAL:0.044, MEM:2777.0M, EPOCH TIME: 1771090897.651600
[02/14 12:41:37     77s] 
[02/14 12:41:37     77s] Added inverters: 10
[02/14 12:41:37     77s] Deleted inverters: 13
[02/14 12:41:37     77s] Inverter difference: -3
[02/14 12:41:37     77s] Added buffers: 0
[02/14 12:41:37     77s] Deleted Buffers: 24
[02/14 12:41:37     77s] Buffer difference: -24[02/14 12:41:37     77s] 
[02/14 12:41:37     77s] Buffer/Inverters difference: -27
OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2780.2M, EPOCH TIME: 1771090897.704584
[02/14 12:41:37     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     78s] Cell counter_16bit LLGs are deleted
[02/14 12:41:37     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     78s] # Resetting pin-track-align track data.
[02/14 12:41:37     78s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.003, REAL:0.003, MEM:2767.1M, EPOCH TIME: 1771090897.707247
[02/14 12:41:37     78s] Memory usage before memory release/compaction is 2767.1
[02/14 12:41:37     78s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:41:37     78s] Memory usage at end of DPlace-Cleanup is 2767.1M.
[02/14 12:41:37     78s] Info: pop threads available for lower-level modules during optimization.
[02/14 12:41:37     78s] *** Finished delete buffer tree (cpu=0:00:00.1 real=0:00:00.0 mem=2767.1M) ***
[02/14 12:41:37     78s] 
[02/14 12:41:37     78s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:41:37     78s] 
[02/14 12:41:37     78s] TimeStamp Deleting Cell Server End ...
[02/14 12:41:37     78s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/14 12:41:37     78s] Info: 1 threads available for lower-level modules during optimization.
[02/14 12:41:37     78s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:2786.7M, EPOCH TIME: 1771090897.787886
[02/14 12:41:37     78s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[02/14 12:41:37     78s]  OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:2786.7M, EPOCH TIME: 1771090897.788085
[02/14 12:41:37     78s] **Info: 'set_db add_tieoffs_cells' setting is detected. The placed tie cells will be deleted from the design before placement. You can use command 'addTieHiLo' to add them back later in the flow.
[02/14 12:41:37     78s]   Deleted 0 logical insts of cell TIEHI
[02/14 12:41:37     78s] no activity file in design. spp won't run.
[02/14 12:41:37     78s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto[02/14 12:41:37     78s]   Deleted 0 logical insts of cell TIELO
[02/14 12:41:37     78s] INFO: #ExclusiveGroups=0
[02/14 12:41:37     78s] INFO: There are no Exclusive Groups.
[02/14 12:41:37     78s] No user-set net weight.
[02/14 12:41:37     78s] Net fanout histogram:
[02/14 12:41:37     78s] 2		: 77 (63.6%) nets
[02/14 12:41:37     78s] 3		: 20 (16.5%) nets
[02/14 12:41:37     78s] 4     -	14	: 22 (18.2%) nets
[02/14 12:41:37     78s] 15    -	39	: 2 (1.7%) nets
[02/14 12:41:37     78s] 40    -	79	: 0 (0.0%) nets
[02/14 12:41:37     78s] 80    -	159	: 0 (0.0%) nets
[02/14 12:41:37     78s] 160   -	319	: 0 (0.0%) nets
[02/14 12:41:37     78s] 320   -	639	: 0 (0.0%) nets
[02/14 12:41:37     78s] 640   -	1279	: 0 (0.0%) nets
[02/14 12:41:37     78s] 1280  -	2559	: 0 (0.0%) nets
[02/14 12:41:37     78s] 2560  -	5119	: 0 (0.0%) nets
[02/14 12:41:37     78s] 5120+		: 0 (0.0%) nets
 gpEffort=medium 
[02/14 12:41:37     78s] Processing tracks to init pin-track alignment.
[02/14 12:41:37     78s] z: 2, totalTracks: 1
[02/14 12:41:37     78s] z: 4, totalTracks: 1
[02/14 12:41:37     78s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:41:37     78s] Scan chains were not defined.
[02/14 12:41:37     78s] Cell counter_16bit LLGs are deleted
[02/14 12:41:37     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     78s] # Building counter_16bit llgBox search-tree.
[02/14 12:41:37     78s] #std cell=112 (0 fixed + 112 movable) #buf cell=0 #inv cell=18 #block=0 (0 floating + 0 preplaced)
[02/14 12:41:37     78s] #ioInst=0 #net=121 #term=382 #term/net=3.16, #fixedIo=0, #floatIo=0, #fixedPin=19, #floatPin=0
[02/14 12:41:37     78s] stdCell: 112 single + 0 double + 0 multi
[02/14 12:41:37     78s] Total standard cell length = 0.4876 (mm), area = 0.0020 (mm^2)
[02/14 12:41:37     78s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2787.2M, EPOCH TIME: 1771090897.805013
[02/14 12:41:37     78s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     78s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:37     78s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2787.2M, EPOCH TIME: 1771090897.805123
[02/14 12:41:37     78s] Max number of tech site patterns supported in site array is 256.
[02/14 12:41:37     78s] Core basic site is CoreSite
[02/14 12:41:37     78s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:41:37     78s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[02/14 12:41:37     78s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:41:37     78s] SiteArray: use 3,457,024 bytes
[02/14 12:41:37     78s] SiteArray: current memory after site array memory allocation 2787.4M
[02/14 12:41:37     78s] SiteArray: FP blocked sites are writable
[02/14 12:41:37     78s] Keep-away cache is enable on metals: 1-5
[02/14 12:41:37     78s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:41:37     78s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2787.4M, EPOCH TIME: 1771090897.816164
[02/14 12:41:37     78s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:41:37     78s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.008, MEM:2787.4M, EPOCH TIME: 1771090897.824028
[02/14 12:41:37     78s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:41:37     78s] Atter site array init, number of instance map data is 0.
[02/14 12:41:37     78s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.020, MEM:2787.4M, EPOCH TIME: 1771090897.825598
[02/14 12:41:37     78s] 
[02/14 12:41:37     78s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:37     78s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:37     78s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.024, REAL:0.024, MEM:2787.6M, EPOCH TIME: 1771090897.828802
[02/14 12:41:37     78s] 
[02/14 12:41:37     78s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:37     78s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:37     78s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:2787.6M, EPOCH TIME: 1771090897.835829
[02/14 12:41:37     78s] Average module density = 0.002.
[02/14 12:41:37     78s] Density for the design = 0.002.
[02/14 12:41:37     78s]        = stdcell_area 1060 sites (2019 um^2) / alloc_area 630000 sites (1199772 um^2).
[02/14 12:41:37     78s] Pin Density = 0.0006063.
[02/14 12:41:37     78s]             = total # of pins 382 / total area 630000.
[02/14 12:41:37     78s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.004, REAL:0.004, MEM:2787.6M, EPOCH TIME: 1771090897.840030
[02/14 12:41:37     78s] OPERPROF: Starting pre-place ADS at level 1, MEM:2787.6M, EPOCH TIME: 1771090897.840828
[02/14 12:41:37     78s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2787.6M, EPOCH TIME: 1771090897.851999
[02/14 12:41:37     78s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2787.6M, EPOCH TIME: 1771090897.852054
[02/14 12:41:37     78s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2788.3M, EPOCH TIME: 1771090897.852191
[02/14 12:41:37     78s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2788.3M, EPOCH TIME: 1771090897.852562
[02/14 12:41:37     78s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2788.3M, EPOCH TIME: 1771090897.852602
[02/14 12:41:37     78s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.004, REAL:0.005, MEM:2788.3M, EPOCH TIME: 1771090897.857330
[02/14 12:41:37     78s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2788.3M, EPOCH TIME: 1771090897.857384
[02/14 12:41:37     78s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.002, REAL:0.002, MEM:2788.3M, EPOCH TIME: 1771090897.859719
[02/14 12:41:37     78s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.007, REAL:0.007, MEM:2788.3M, EPOCH TIME: 1771090897.859771
[02/14 12:41:37     78s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.007, REAL:0.008, MEM:2788.3M, EPOCH TIME: 1771090897.860110
[02/14 12:41:37     78s] ADSU 0.002 -> 0.002. site 630000.000 -> 630000.000. GS 33.120
[02/14 12:41:37     78s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.025, REAL:0.026, MEM:2788.4M, EPOCH TIME: 1771090897.866973
[02/14 12:41:37     78s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:2788.4M, EPOCH TIME: 1771090897.867032
[02/14 12:41:37     78s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:2788.4M, EPOCH TIME: 1771090897.867081
[02/14 12:41:37     78s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:2788.4M, EPOCH TIME: 1771090897.867489
[02/14 12:41:37     78s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.000, MEM:2788.4M, EPOCH TIME: 1771090897.867530
[02/14 12:41:37     78s] Initial padding reaches pin density 0.407 for top
[02/14 12:41:37     78s] InitPadU 0.002 -> 0.002 for top
[02/14 12:41:37     78s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2788.4M, EPOCH TIME: 1771090897.887006
[02/14 12:41:37     78s] Enable eGR PG blockage caching
[02/14 12:41:37     78s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2788.4M, EPOCH TIME: 1771090897.887089
[02/14 12:41:37     78s] OPERPROF: Starting spIPlaceForNP at level 1, MEM:2788.4M, EPOCH TIME: 1771090897.887166
[02/14 12:41:37     78s] Ignore, current top cell is counter_16bit.
[02/14 12:41:37     78s] Unignore, current top cell is counter_16bit.
[02/14 12:41:37     78s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2788.4M, EPOCH TIME: 1771090897.887974
[02/14 12:41:37     78s] no activity file in design. spp won't run.
[02/14 12:41:37     78s] [adp] 0:1:1:3
[02/14 12:41:37     78s] [spp] 0
[02/14 12:41:37     78s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:2788.4M, EPOCH TIME: 1771090897.888461
[02/14 12:41:37     78s] Ignore, current top cell is counter_16bit.
[02/14 12:41:37     78s] no activity file in design. spp won't run.
[02/14 12:41:37     78s] no activity file in design. spp won't run.
[02/14 12:41:37     78s] Unignore, current top cell is counter_16bit.
[02/14 12:41:37     78s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:2788.4M, EPOCH TIME: 1771090897.888886
[02/14 12:41:37     78s] Clock gating cells determined by native netlist tracing.
[02/14 12:41:37     78s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.006, REAL:0.006, MEM:2789.2M, EPOCH TIME: 1771090897.895089
[02/14 12:41:37     78s] === lastAutoLevel = 9 
[02/14 12:41:37     78s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2789.8M, EPOCH TIME: 1771090897.897511
[02/14 12:41:38     78s] OPERPROF:     Starting NP-Place at level 3, MEM:2791.6M, EPOCH TIME: 1771090898.900222
[02/14 12:41:38     78s] Iteration  1: Total net bbox = 2.932e+04 (1.27e+04 1.66e+04)
[02/14 12:41:38     78s]               Est.  stn bbox = 3.341e+04 (1.45e+04 1.89e+04)
[02/14 12:41:38     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2799.6M
[02/14 12:41:38     78s] Iteration  2: Total net bbox = 2.932e+04 (1.27e+04 1.66e+04)
[02/14 12:41:38     78s]               Est.  stn bbox = 3.341e+04 (1.45e+04 1.89e+04)
[02/14 12:41:38     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2799.6M
[02/14 12:41:38     78s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:38     78s] OPERPROF:       Starting InitSKP at level 4, MEM:2799.6M, EPOCH TIME: 1771090898.956711
[02/14 12:41:38     78s] Ignore, current top cell is counter_16bit.
[02/14 12:41:38     78s] 
[02/14 12:41:38     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:41:38     78s] TLC MultiMap info (StdDelay):
[02/14 12:41:38     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:41:38     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:41:38     78s]  Setting StdDelay to: 37.6ps
[02/14 12:41:38     78s] 
[02/14 12:41:38     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:41:38     78s] 
[02/14 12:41:38     78s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:41:38     78s] 
[02/14 12:41:38     78s] TimeStamp Deleting Cell Server End ...
[02/14 12:41:38     78s] 
[02/14 12:41:38     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:41:38     78s] TLC MultiMap info (StdDelay):
[02/14 12:41:38     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:41:38     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:41:38     78s]  Setting StdDelay to: 37.6ps
[02/14 12:41:38     78s] 
[02/14 12:41:38     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:41:39     78s] 
[02/14 12:41:39     78s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:41:39     78s] 
[02/14 12:41:39     78s] TimeStamp Deleting Cell Server End ...
[02/14 12:41:39     78s] 
[02/14 12:41:39     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:41:39     78s] TLC MultiMap info (StdDelay):
[02/14 12:41:39     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:41:39     78s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:41:39     78s]  Setting StdDelay to: 37.6ps
[02/14 12:41:39     78s] 
[02/14 12:41:39     78s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:41:39     78s] Unignore, current top cell is counter_16bit.
[02/14 12:41:39     78s] OPERPROF:       Finished InitSKP at level 4, CPU:0.569, REAL:0.583, MEM:2839.4M, EPOCH TIME: 1771090899.539447
[02/14 12:41:39     78s] *** Finished SKP initialization (cpu=0:00:00.6, real=0:00:01.0)***
[02/14 12:41:39     78s] SKP will use view:
[02/14 12:41:39     78s]   tt_v1.8_25C_Nominal_25_func
[02/14 12:41:39     78s] exp_mt_sequential is set from setPlaceMode option to 1
[02/14 12:41:39     78s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[02/14 12:41:39     78s] place_exp_mt_interval set to default 32
[02/14 12:41:39     78s] place_exp_mt_interval_bias (first half) set to default 0.750000
[02/14 12:41:39     78s] Iteration  3: Total net bbox = 1.803e+04 (8.18e+03 9.85e+03)
[02/14 12:41:39     78s]               Est.  stn bbox = 2.096e+04 (9.30e+03 1.17e+04)
[02/14 12:41:39     78s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2817.1M
[02/14 12:41:39     78s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:39     78s] Iteration  4: Total net bbox = 1.729e+04 (7.87e+03 9.42e+03)
[02/14 12:41:39     78s]               Est.  stn bbox = 2.007e+04 (8.92e+03 1.12e+04)
[02/14 12:41:39     78s] current cut-level : 3, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:39     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2817.8M
[02/14 12:41:39     78s] Iteration  5: Total net bbox = 1.729e+04 (7.87e+03 9.42e+03)
[02/14 12:41:39     78s]               Est.  stn bbox = 2.007e+04 (8.92e+03 1.12e+04)
[02/14 12:41:39     78s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2817.8M
[02/14 12:41:39     78s] OPERPROF:     Finished NP-Place at level 3, CPU:0.731, REAL:0.746, MEM:2817.8M, EPOCH TIME: 1771090899.646229
[02/14 12:41:39     78s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.735, REAL:1.749, MEM:2817.8M, EPOCH TIME: 1771090899.646926
[02/14 12:41:39     78s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2817.8M, EPOCH TIME: 1771090899.657570
[02/14 12:41:39     78s] Ignore, current top cell is counter_16bit.
[02/14 12:41:39     78s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/14 12:41:39     78s] Unignore, current top cell is counter_16bit.
[02/14 12:41:39     78s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:2817.8M, EPOCH TIME: 1771090899.657750
[02/14 12:41:39     78s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2817.8M, EPOCH TIME: 1771090899.658199
[02/14 12:41:39     78s] OPERPROF:     Starting NP-Place at level 3, MEM:2818.7M, EPOCH TIME: 1771090899.660533
[02/14 12:41:39     79s] current cut-level : 4, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:39     79s] Iteration  6: Total net bbox = 1.654e+04 (7.54e+03 9.01e+03)
[02/14 12:41:39     79s]               Est.  stn bbox = 1.918e+04 (8.50e+03 1.07e+04)
[02/14 12:41:39     79s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2819.0M
[02/14 12:41:39     79s] OPERPROF:     Finished NP-Place at level 3, CPU:0.102, REAL:0.106, MEM:2819.0M, EPOCH TIME: 1771090899.766701
[02/14 12:41:39     79s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.104, REAL:0.109, MEM:2819.0M, EPOCH TIME: 1771090899.767284
[02/14 12:41:39     79s] 
[02/14 12:41:39     79s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2819.0M, EPOCH TIME: 1771090899.767670
[02/14 12:41:39     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:39     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/14 12:41:39     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:39     79s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:2819.0M, EPOCH TIME: 1771090899.767767
[02/14 12:41:39     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:39     79s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:2819.0M, EPOCH TIME: 1771090899.767820
[02/14 12:41:39     79s] Starting Early Global Route rough congestion estimation: mem = 2819.0M
[02/14 12:41:39     79s] (I)      Initializing eGR engine (rough)
[02/14 12:41:39     79s] Set min layer with design mode ( 1 )
[02/14 12:41:39     79s] Set max layer with design mode ( 5 )
[02/14 12:41:39     79s] (I)      clean place blk overflow:
[02/14 12:41:39     79s] (I)      H : enabled 0.60 0
[02/14 12:41:39     79s] (I)      V : enabled 0.60 0
[02/14 12:41:39     79s] (I)      Initializing eGR engine (rough)
[02/14 12:41:39     79s] Set min layer with design mode ( 1 )
[02/14 12:41:39     79s] Set max layer with design mode ( 5 )
[02/14 12:41:39     79s] (I)      clean place blk overflow:
[02/14 12:41:39     79s] (I)      H : enabled 0.60 0
[02/14 12:41:39     79s] (I)      V : enabled 0.60 0
[02/14 12:41:39     79s] (I)      Running eGR Rough flow
[02/14 12:41:39     79s] (I)      # wire layers (front) : 6
[02/14 12:41:39     79s] (I)      # wire layers (back)  : 0
[02/14 12:41:39     79s] (I)      min wire layer : 1
[02/14 12:41:39     79s] (I)      max wire layer : 5
[02/14 12:41:39     79s] (I)      # cut layers (front) : 5
[02/14 12:41:39     79s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.72 MB )
[02/14 12:41:39     79s] (I)      # cut layers (back)  : 0
[02/14 12:41:39     79s] (I)      min cut layer : 1
[02/14 12:41:39     79s] (I)      max cut layer : 4
[02/14 12:41:39     79s] (I)      ================================ Layers ================================
[02/14 12:41:39     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:39     79s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:41:39     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:39     79s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:41:39     79s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:41:39     79s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:41:39     79s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:41:39     79s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:41:39     79s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:41:39     79s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:41:39     79s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:41:39     79s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:41:39     79s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:41:39     79s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:41:39     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:39     79s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:41:39     79s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:41:39     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:39     79s] (I)      Started Import and model ( Curr Mem: 2.72 MB )
[02/14 12:41:39     79s] (I)      == Non-default Options ==
[02/14 12:41:39     79s] (I)      Print mode                                         : 2
[02/14 12:41:39     79s] (I)      Stop if highly congested                           : false
[02/14 12:41:39     79s] (I)      Local connection modeling                          : true
[02/14 12:41:39     79s] (I)      Maximum routing layer                              : 5
[02/14 12:41:39     79s] (I)      Minimum routing layer                              : 1
[02/14 12:41:39     79s] (I)      Top routing layer                                  : 5
[02/14 12:41:39     79s] (I)      Bottom routing layer                               : 1
[02/14 12:41:39     79s] (I)      Assign partition pins                              : false
[02/14 12:41:39     79s] (I)      Support large GCell                                : true
[02/14 12:41:39     79s] (I)      Number of threads                                  : 1
[02/14 12:41:39     79s] (I)      Number of rows per GCell                           : 17
[02/14 12:41:39     79s] (I)      Max num rows per GCell                             : 32
[02/14 12:41:39     79s] (I)      Route tie net to shape                             : auto
[02/14 12:41:39     79s] (I)      Method to set GCell size                           : row
[02/14 12:41:39     79s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:41:39     79s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:41:39     79s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:41:39     79s] (I)      ============== Pin Summary ==============
[02/14 12:41:39     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:39     79s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:41:39     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:39     79s] (I)      |     1 |    363 |  100.00 |        Pin |
[02/14 12:41:39     79s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:41:39     79s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:41:39     79s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:41:39     79s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:41:39     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:39     79s] (I)      Custom ignore net properties:
[02/14 12:41:39     79s] (I)      1 : NotLegal
[02/14 12:41:39     79s] (I)      Default ignore net properties:
[02/14 12:41:39     79s] (I)      1 : Special
[02/14 12:41:39     79s] (I)      2 : Analog
[02/14 12:41:39     79s] (I)      3 : Fixed
[02/14 12:41:39     79s] (I)      4 : Skipped
[02/14 12:41:39     79s] (I)      5 : MixedSignal
[02/14 12:41:39     79s] (I)      Prerouted net properties:
[02/14 12:41:39     79s] (I)      1 : NotLegal
[02/14 12:41:39     79s] (I)      2 : Special
[02/14 12:41:39     79s] (I)      3 : Analog
[02/14 12:41:39     79s] (I)      4 : Fixed
[02/14 12:41:39     79s] (I)      5 : Skipped
[02/14 12:41:39     79s] (I)      6 : MixedSignal
[02/14 12:41:39     79s] (I)      Early global route reroute all routable nets
[02/14 12:41:39     79s] (I)      Use row-based GCell size
[02/14 12:41:39     79s] (I)      Use row-based GCell align
[02/14 12:41:39     79s] (I)      layer 0 area = 83000
[02/14 12:41:39     79s] (I)      layer 1 area = 67600
[02/14 12:41:39     79s] (I)      layer 2 area = 240000
[02/14 12:41:39     79s] (I)      layer 3 area = 240000
[02/14 12:41:39     79s] (I)      layer 4 area = 4000000
[02/14 12:41:39     79s] (I)      GCell unit size   : 4140
[02/14 12:41:39     79s] (I)      GCell multiplier  : 17
[02/14 12:41:39     79s] (I)      GCell row height  : 4140
[02/14 12:41:39     79s] (I)      Actual row height : 4140
[02/14 12:41:39     79s] (I)      GCell align ref   : 29900 29900
[02/14 12:41:39     79s] (I)      Track table information for default rule: 
[02/14 12:41:39     79s] (I)      met1 has single uniform track structure
[02/14 12:41:39     79s] (I)      met2 has single uniform track structure
[02/14 12:41:39     79s] (I)      met3 has single uniform track structure
[02/14 12:41:39     79s] (I)      met4 has single uniform track structure
[02/14 12:41:39     79s] (I)      met5 has single uniform track structure
[02/14 12:41:39     79s] (I)      =============== Default via ===============
[02/14 12:41:39     79s] (I)      +---+------------------+------------------+
[02/14 12:41:39     79s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:41:39     79s] (I)      +---+------------------+------------------+
[02/14 12:41:39     79s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:41:39     79s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:41:39     79s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:41:39     79s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:41:39     79s] (I)      +---+------------------+------------------+
[02/14 12:41:39     79s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:41:39     79s] (I)      Read 42254 PG shapes
[02/14 12:41:39     79s] (I)      Read 0 clock shapes
[02/14 12:41:39     79s] (I)      Read 0 other shapes
[02/14 12:41:39     79s] (I)      #Routing Blockages  : 0
[02/14 12:41:39     79s] (I)      #Bump Blockages     : 0
[02/14 12:41:39     79s] (I)      #Instance Blockages : 1490
[02/14 12:41:39     79s] (I)      #PG Blockages       : 42254
[02/14 12:41:39     79s] (I)      #Halo Blockages     : 0
[02/14 12:41:39     79s] (I)      #Boundary Blockages : 0
[02/14 12:41:39     79s] (I)      #Clock Blockages    : 0
[02/14 12:41:39     79s] (I)      #Other Blockages    : 0
[02/14 12:41:39     79s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:41:39     79s] (I)      #prerouted nets         : 0
[02/14 12:41:39     79s] (I)      #prerouted special nets : 0
[02/14 12:41:39     79s] (I)      #prerouted wires        : 0
[02/14 12:41:39     79s] (I)      Read 121 nets ( ignored 0 )
[02/14 12:41:39     79s] (I)        Front-side 121 ( ignored 0 )
[02/14 12:41:39     79s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:41:39     79s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:41:39     79s] (I)      handle routing halo
[02/14 12:41:39     79s] (I)      Reading macro buffers
[02/14 12:41:39     79s] (I)      Number of macro buffers: 0
[02/14 12:41:39     79s] (I)      Handle net priority by net group ordering
[02/14 12:41:39     79s] (I)      original grid = 15 x 19
[02/14 12:41:39     79s] (I)      merged grid = 15 x 19
[02/14 12:41:39     79s] (I)      Read Num Blocks=43744  Num Prerouted Wires=0  Num CS=0
[02/14 12:41:39     79s] (I)      Layer 0 (H) : #blockages 8875 : #preroutes 0
[02/14 12:41:39     79s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 0
[02/14 12:41:39     79s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 0
[02/14 12:41:39     79s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 0
[02/14 12:41:39     79s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:41:39     79s] (I)      Number of ignored nets                =      0
[02/14 12:41:39     79s] (I)      Number of connected nets              =      0
[02/14 12:41:39     79s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:41:39     79s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:41:39     79s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:41:39     79s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:41:39     79s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:41:39     79s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:41:39     79s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:41:39     79s] (I)      There are 1 clock nets ( 1 with NDR ).
[02/14 12:41:39     79s] (I)      Ndr track 0 does not exist
[02/14 12:41:39     79s] (I)      Ndr track 0 does not exist
[02/14 12:41:39     79s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:41:39     79s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:41:39     79s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:41:39     79s] (I)      Site width          :   460  (dbu)
[02/14 12:41:39     79s] (I)      Row height          :  4140  (dbu)
[02/14 12:41:39     79s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:41:39     79s] (I)      GCell width         : 70380  (dbu)
[02/14 12:41:39     79s] (I)      GCell height        : 70380  (dbu)
[02/14 12:41:39     79s] (I)      Grid                :    15    19     5
[02/14 12:41:39     79s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:41:39     79s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:41:39     79s] (I)      Vertical capacity   :     0 70380     0 70380     0
[02/14 12:41:39     79s] (I)      Horizontal capacity : 70380     0 70380     0 70380
[02/14 12:41:39     79s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:41:39     79s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:41:39     79s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:41:39     79s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:41:39     79s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:41:39     79s] (I)      Num tracks per GCell: 153.00 153.00 115.38 114.44 19.23
[02/14 12:41:39     79s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:41:39     79s] (I)      --------------------------------------------------------
[02/14 12:41:39     79s] 
[02/14 12:41:39     79s] (I)      == Routing rule table ==
[02/14 12:41:39     79s] (I)       ID  Name       #Nets 
[02/14 12:41:39     79s] (I)      ----------------------
[02/14 12:41:39     79s] (I)        0                 1 
[02/14 12:41:39     79s] (I)        1  (Default)    120 
[02/14 12:41:39     79s] (I)      ======== NDR :  =========
[02/14 12:41:39     79s] (I)      +--------------+--------+
[02/14 12:41:39     79s] (I)      |           ID |      0 |
[02/14 12:41:39     79s] (I)      |      Default |     no |
[02/14 12:41:39     79s] (I)      |  Clk Special |     no |
[02/14 12:41:39     79s] (I)      | Hard spacing |     no |
[02/14 12:41:39     79s] (I)      |    NDR track | (none) |
[02/14 12:41:39     79s] (I)      |      NDR via | (none) |
[02/14 12:41:39     79s] (I)      |  Extra space |      1 |
[02/14 12:41:39     79s] (I)      |      Shields |      0 |
[02/14 12:41:39     79s] (I)      |   Demand (H) |      2 |
[02/14 12:41:39     79s] (I)      |   Demand (V) |      2 |
[02/14 12:41:39     79s] (I)      |        #Nets |      1 |
[02/14 12:41:39     79s] (I)      +--------------+--------+
[02/14 12:41:39     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:39     79s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:41:39     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:39     79s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:41:39     79s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:41:39     79s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:41:39     79s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:41:39     79s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:41:39     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:39     79s] (I)      ==== NDR : (Default) ====
[02/14 12:41:39     79s] (I)      +--------------+--------+
[02/14 12:41:39     79s] (I)      |           ID |      1 |
[02/14 12:41:39     79s] (I)      |      Default |    yes |
[02/14 12:41:39     79s] (I)      |  Clk Special |     no |
[02/14 12:41:39     79s] (I)      | Hard spacing |     no |
[02/14 12:41:39     79s] (I)      |    NDR track | (none) |
[02/14 12:41:39     79s] (I)      |      NDR via | (none) |
[02/14 12:41:39     79s] (I)      |  Extra space |      0 |
[02/14 12:41:39     79s] (I)      |      Shields |      0 |
[02/14 12:41:39     79s] (I)      |   Demand (H) |      1 |
[02/14 12:41:39     79s] (I)      |   Demand (V) |      1 |
[02/14 12:41:39     79s] (I)      |        #Nets |    120 |
[02/14 12:41:39     79s] (I)      +--------------+--------+
[02/14 12:41:39     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:39     79s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:41:39     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:39     79s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:41:39     79s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:41:39     79s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:41:39     79s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:41:39     79s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:41:39     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:39     79s] (I)      =============== Blocked Tracks ===============
[02/14 12:41:39     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:39     79s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:41:39     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:39     79s] (I)      |     1 |   42435 |     4571 |        10.77% |
[02/14 12:41:39     79s] (I)      |     2 |   42351 |     6492 |        15.33% |
[02/14 12:41:39     79s] (I)      |     3 |   31995 |     9555 |        29.86% |
[02/14 12:41:39     79s] (I)      |     4 |   31692 |     5461 |        17.23% |
[02/14 12:41:39     79s] (I)      |     5 |    5325 |     1860 |        34.93% |
[02/14 12:41:39     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:39     79s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.09 sec, Curr Mem: 2.72 MB )
[02/14 12:41:39     79s] (I)      Reset routing kernel
[02/14 12:41:39     79s] (I)      numLocalWires=498  numGlobalNetBranches=51  numLocalNetBranches=199
[02/14 12:41:39     79s] (I)      totalPins=382  totalGlobalPin=22 (5.76%)
[02/14 12:41:39     79s] (I)      total 2D Cap : 139706 = (72008 H, 67698 V)
[02/14 12:41:39     79s] (I)      total 2D Demand : 12 = (12 H, 0 V)
[02/14 12:41:39     79s] (I)      init route region map
[02/14 12:41:39     79s] (I)      #blocked regions = 0
[02/14 12:41:39     79s] (I)      #non-blocked regions = 1
[02/14 12:41:39     79s] (I)      init safety region map
[02/14 12:41:39     79s] (I)      #blocked regions = 0
[02/14 12:41:39     79s] (I)      #non-blocked regions = 1
[02/14 12:41:39     79s] (I)      
[02/14 12:41:39     79s] (I)      ============  Phase 1a Route ============
[02/14 12:41:39     79s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/14 12:41:39     79s] (I)      Usage: 220 = (99 H, 121 V) = (0.14% H, 0.18% V) = (6.968e+03um H, 8.516e+03um V)
[02/14 12:41:39     79s] (I)      
[02/14 12:41:39     79s] (I)      ============  Phase 1b Route ============
[02/14 12:41:39     79s] (I)      Usage: 220 = (99 H, 121 V) = (0.14% H, 0.18% V) = (6.968e+03um H, 8.516e+03um V)
[02/14 12:41:39     79s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/14 12:41:39     79s] 
[02/14 12:41:39     79s] (I)      Updating congestion map
[02/14 12:41:39     79s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:41:39     79s] (I)      Finished Early Global Route kernel ( CPU: 0.02 sec, Real: 0.12 sec, Curr Mem: 2.72 MB )
[02/14 12:41:39     79s] Finished Early Global Route rough congestion estimation: mem = 2818.0M
[02/14 12:41:39     79s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.035, REAL:0.127, MEM:2818.0M, EPOCH TIME: 1771090899.894424
[02/14 12:41:39     79s] earlyGlobalRoute rough estimation gcell size 17 row height
[02/14 12:41:39     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:39     79s] OPERPROF:   Starting CDPad at level 2, MEM:2818.0M, EPOCH TIME: 1771090899.895017
[02/14 12:41:39     79s] CDPadU 0.002 -> 0.002. R=0.002, N=112, GS=70.380
[02/14 12:41:39     79s] OPERPROF:   Finished CDPad at level 2, CPU:0.028, REAL:0.029, MEM:2818.0M, EPOCH TIME: 1771090899.923668
[02/14 12:41:39     79s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2818.0M, EPOCH TIME: 1771090899.923838
[02/14 12:41:39     79s] OPERPROF:     Starting NP-Place at level 3, MEM:2818.8M, EPOCH TIME: 1771090899.926126
[02/14 12:41:39     79s] OPERPROF:     Finished NP-Place at level 3, CPU:0.048, REAL:0.048, MEM:2824.5M, EPOCH TIME: 1771090899.974390
[02/14 12:41:39     79s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.050, REAL:0.051, MEM:2824.5M, EPOCH TIME: 1771090899.974964
[02/14 12:41:39     79s] Global placement CDP skipped at cutLevel 7.
[02/14 12:41:39     79s] Iteration  7: Total net bbox = 1.669e+04 (7.68e+03 9.02e+03)
[02/14 12:41:39     79s]               Est.  stn bbox = 1.933e+04 (8.64e+03 1.07e+04)
[02/14 12:41:39     79s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2824.5M
[02/14 12:41:39     79s] Iteration  8: Total net bbox = 1.669e+04 (7.68e+03 9.02e+03)
[02/14 12:41:39     79s]               Est.  stn bbox = 1.933e+04 (8.64e+03 1.07e+04)
[02/14 12:41:39     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2824.5M
[02/14 12:41:39     79s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2824.5M, EPOCH TIME: 1771090899.982886
[02/14 12:41:39     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:39     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/14 12:41:39     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:39     79s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:2824.5M, EPOCH TIME: 1771090899.982988
[02/14 12:41:39     79s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2824.5M, EPOCH TIME: 1771090899.983367
[02/14 12:41:39     79s] OPERPROF:     Starting NP-Place at level 3, MEM:2825.3M, EPOCH TIME: 1771090899.985586
[02/14 12:41:40     79s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:40     79s] OPERPROF:     Finished NP-Place at level 3, CPU:0.102, REAL:0.105, MEM:2825.7M, EPOCH TIME: 1771090900.090771
[02/14 12:41:40     79s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.104, REAL:0.108, MEM:2825.7M, EPOCH TIME: 1771090900.091548
[02/14 12:41:40     79s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2825.7M, EPOCH TIME: 1771090900.091692
[02/14 12:41:40     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/14 12:41:40     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:2825.7M, EPOCH TIME: 1771090900.092078
[02/14 12:41:40     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:2825.7M, EPOCH TIME: 1771090900.092497
[02/14 12:41:40     79s] Starting Early Global Route rough congestion estimation: mem = 2825.7M
[02/14 12:41:40     79s] (I)      Initializing eGR engine (rough)
[02/14 12:41:40     79s] Set min layer with design mode ( 1 )
[02/14 12:41:40     79s] Set max layer with design mode ( 5 )
[02/14 12:41:40     79s] (I)      clean place blk overflow:
[02/14 12:41:40     79s] (I)      H : enabled 0.60 0
[02/14 12:41:40     79s] (I)      V : enabled 0.60 0
[02/14 12:41:40     79s] (I)      Initializing eGR engine (rough)
[02/14 12:41:40     79s] Set min layer with design mode ( 1 )
[02/14 12:41:40     79s] Set max layer with design mode ( 5 )
[02/14 12:41:40     79s] (I)      clean place blk overflow:
[02/14 12:41:40     79s] (I)      H : enabled 0.60 0
[02/14 12:41:40     79s] (I)      V : enabled 0.60 0
[02/14 12:41:40     79s] (I)      Started Early Global Route kernel ( Curr Mem: 2.73 MB )
[02/14 12:41:40     79s] (I)      Running eGR Rough flow
[02/14 12:41:40     79s] (I)      # wire layers (front) : 6
[02/14 12:41:40     79s] (I)      # wire layers (back)  : 0
[02/14 12:41:40     79s] (I)      min wire layer : 1
[02/14 12:41:40     79s] (I)      max wire layer : 5
[02/14 12:41:40     79s] (I)      # cut layers (front) : 5
[02/14 12:41:40     79s] (I)      # cut layers (back)  : 0
[02/14 12:41:40     79s] (I)      min cut layer : 1
[02/14 12:41:40     79s] (I)      max cut layer : 4
[02/14 12:41:40     79s] (I)      ================================ Layers ================================
[02/14 12:41:40     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:40     79s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:41:40     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:40     79s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:41:40     79s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:41:40     79s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:41:40     79s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:41:40     79s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:41:40     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:40     79s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:41:40     79s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:41:40     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:40     79s] (I)      Started Import and model ( Curr Mem: 2.73 MB )
[02/14 12:41:40     79s] (I)      == Non-default Options ==
[02/14 12:41:40     79s] (I)      Print mode                                         : 2
[02/14 12:41:40     79s] (I)      Stop if highly congested                           : false
[02/14 12:41:40     79s] (I)      Local connection modeling                          : true
[02/14 12:41:40     79s] (I)      Maximum routing layer                              : 5
[02/14 12:41:40     79s] (I)      Minimum routing layer                              : 1
[02/14 12:41:40     79s] (I)      Top routing layer                                  : 5
[02/14 12:41:40     79s] (I)      Bottom routing layer                               : 1
[02/14 12:41:40     79s] (I)      Assign partition pins                              : false
[02/14 12:41:40     79s] (I)      Support large GCell                                : true
[02/14 12:41:40     79s] (I)      Number of threads                                  : 1
[02/14 12:41:40     79s] (I)      Number of rows per GCell                           : 9
[02/14 12:41:40     79s] (I)      Max num rows per GCell                             : 32
[02/14 12:41:40     79s] (I)      Route tie net to shape                             : auto
[02/14 12:41:40     79s] (I)      Method to set GCell size                           : row
[02/14 12:41:40     79s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:41:40     79s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:41:40     79s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:41:40     79s] (I)      ============== Pin Summary ==============
[02/14 12:41:40     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:40     79s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:41:40     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:40     79s] (I)      |     1 |    363 |  100.00 |        Pin |
[02/14 12:41:40     79s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:41:40     79s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:41:40     79s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:41:40     79s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:41:40     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:40     79s] (I)      Custom ignore net properties:
[02/14 12:41:40     79s] (I)      1 : NotLegal
[02/14 12:41:40     79s] (I)      Default ignore net properties:
[02/14 12:41:40     79s] (I)      1 : Special
[02/14 12:41:40     79s] (I)      2 : Analog
[02/14 12:41:40     79s] (I)      3 : Fixed
[02/14 12:41:40     79s] (I)      4 : Skipped
[02/14 12:41:40     79s] (I)      5 : MixedSignal
[02/14 12:41:40     79s] (I)      Prerouted net properties:
[02/14 12:41:40     79s] (I)      1 : NotLegal
[02/14 12:41:40     79s] (I)      2 : Special
[02/14 12:41:40     79s] (I)      3 : Analog
[02/14 12:41:40     79s] (I)      4 : Fixed
[02/14 12:41:40     79s] (I)      5 : Skipped
[02/14 12:41:40     79s] (I)      6 : MixedSignal
[02/14 12:41:40     79s] (I)      Early global route reroute all routable nets
[02/14 12:41:40     79s] (I)      Use row-based GCell size
[02/14 12:41:40     79s] (I)      Use row-based GCell align
[02/14 12:41:40     79s] (I)      layer 0 area = 83000
[02/14 12:41:40     79s] (I)      layer 1 area = 67600
[02/14 12:41:40     79s] (I)      layer 2 area = 240000
[02/14 12:41:40     79s] (I)      layer 3 area = 240000
[02/14 12:41:40     79s] (I)      layer 4 area = 4000000
[02/14 12:41:40     79s] (I)      GCell unit size   : 4140
[02/14 12:41:40     79s] (I)      GCell multiplier  : 9
[02/14 12:41:40     79s] (I)      GCell row height  : 4140
[02/14 12:41:40     79s] (I)      Actual row height : 4140
[02/14 12:41:40     79s] (I)      GCell align ref   : 29900 29900
[02/14 12:41:40     79s] (I)      Track table information for default rule: 
[02/14 12:41:40     79s] (I)      met1 has single uniform track structure
[02/14 12:41:40     79s] (I)      met2 has single uniform track structure
[02/14 12:41:40     79s] (I)      met3 has single uniform track structure
[02/14 12:41:40     79s] (I)      met4 has single uniform track structure
[02/14 12:41:40     79s] (I)      met5 has single uniform track structure
[02/14 12:41:40     79s] (I)      =============== Default via ===============
[02/14 12:41:40     79s] (I)      +---+------------------+------------------+
[02/14 12:41:40     79s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:41:40     79s] (I)      +---+------------------+------------------+
[02/14 12:41:40     79s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:41:40     79s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:41:40     79s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:41:40     79s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:41:40     79s] (I)      +---+------------------+------------------+
[02/14 12:41:40     79s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:41:40     79s] (I)      Read 42254 PG shapes from cache
[02/14 12:41:40     79s] (I)      Read 0 clock shapes
[02/14 12:41:40     79s] (I)      Read 0 other shapes
[02/14 12:41:40     79s] (I)      #Routing Blockages  : 0
[02/14 12:41:40     79s] (I)      #Bump Blockages     : 0
[02/14 12:41:40     79s] (I)      #Instance Blockages : 1490
[02/14 12:41:40     79s] (I)      #PG Blockages       : 42254
[02/14 12:41:40     79s] (I)      #Halo Blockages     : 0
[02/14 12:41:40     79s] (I)      #Boundary Blockages : 0
[02/14 12:41:40     79s] (I)      #Clock Blockages    : 0
[02/14 12:41:40     79s] (I)      #Other Blockages    : 0
[02/14 12:41:40     79s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:41:40     79s] (I)      #prerouted nets         : 0
[02/14 12:41:40     79s] (I)      #prerouted special nets : 0
[02/14 12:41:40     79s] (I)      #prerouted wires        : 0
[02/14 12:41:40     79s] (I)      Read 121 nets ( ignored 0 )
[02/14 12:41:40     79s] (I)        Front-side 121 ( ignored 0 )
[02/14 12:41:40     79s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:41:40     79s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:41:40     79s] (I)      handle routing halo
[02/14 12:41:40     79s] (I)      Reading macro buffers
[02/14 12:41:40     79s] (I)      Number of macro buffers: 0
[02/14 12:41:40     79s] (I)      Handle net priority by net group ordering
[02/14 12:41:40     79s] (I)      original grid = 28 x 35
[02/14 12:41:40     79s] (I)      merged grid = 28 x 35
[02/14 12:41:40     79s] (I)      Read Num Blocks=43744  Num Prerouted Wires=0  Num CS=0
[02/14 12:41:40     79s] (I)      Layer 0 (H) : #blockages 8875 : #preroutes 0
[02/14 12:41:40     79s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 0
[02/14 12:41:40     79s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 0
[02/14 12:41:40     79s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 0
[02/14 12:41:40     79s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:41:40     79s] (I)      Number of ignored nets                =      0
[02/14 12:41:40     79s] (I)      Number of connected nets              =      0
[02/14 12:41:40     79s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:41:40     79s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:41:40     79s] (I)      There are 1 clock nets ( 1 with NDR ).
[02/14 12:41:40     79s] (I)      Ndr track 0 does not exist
[02/14 12:41:40     79s] (I)      Ndr track 0 does not exist
[02/14 12:41:40     79s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:41:40     79s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:41:40     79s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:41:40     79s] (I)      Site width          :   460  (dbu)
[02/14 12:41:40     79s] (I)      Row height          :  4140  (dbu)
[02/14 12:41:40     79s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:41:40     79s] (I)      GCell width         : 37260  (dbu)
[02/14 12:41:40     79s] (I)      GCell height        : 37260  (dbu)
[02/14 12:41:40     79s] (I)      Grid                :    28    35     5
[02/14 12:41:40     79s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:41:40     79s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:41:40     79s] (I)      Vertical capacity   :     0 37260     0 37260     0
[02/14 12:41:40     79s] (I)      Horizontal capacity : 37260     0 37260     0 37260
[02/14 12:41:40     79s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:41:40     79s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:41:40     79s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:41:40     79s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:41:40     79s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:41:40     79s] (I)      Num tracks per GCell: 81.00 81.00 61.08 60.59 10.18
[02/14 12:41:40     79s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:41:40     79s] (I)      --------------------------------------------------------
[02/14 12:41:40     79s] 
[02/14 12:41:40     79s] (I)      == Routing rule table ==
[02/14 12:41:40     79s] (I)       ID  Name       #Nets 
[02/14 12:41:40     79s] (I)      ----------------------
[02/14 12:41:40     79s] (I)        0                 1 
[02/14 12:41:40     79s] (I)        1  (Default)    120 
[02/14 12:41:40     79s] (I)      ======== NDR :  =========
[02/14 12:41:40     79s] (I)      +--------------+--------+
[02/14 12:41:40     79s] (I)      |           ID |      0 |
[02/14 12:41:40     79s] (I)      |      Default |     no |
[02/14 12:41:40     79s] (I)      |  Clk Special |     no |
[02/14 12:41:40     79s] (I)      | Hard spacing |     no |
[02/14 12:41:40     79s] (I)      |    NDR track | (none) |
[02/14 12:41:40     79s] (I)      |      NDR via | (none) |
[02/14 12:41:40     79s] (I)      |  Extra space |      1 |
[02/14 12:41:40     79s] (I)      |      Shields |      0 |
[02/14 12:41:40     79s] (I)      |   Demand (H) |      2 |
[02/14 12:41:40     79s] (I)      |   Demand (V) |      2 |
[02/14 12:41:40     79s] (I)      |        #Nets |      1 |
[02/14 12:41:40     79s] (I)      +--------------+--------+
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      ==== NDR : (Default) ====
[02/14 12:41:40     79s] (I)      +--------------+--------+
[02/14 12:41:40     79s] (I)      |           ID |      1 |
[02/14 12:41:40     79s] (I)      |      Default |    yes |
[02/14 12:41:40     79s] (I)      |  Clk Special |     no |
[02/14 12:41:40     79s] (I)      | Hard spacing |     no |
[02/14 12:41:40     79s] (I)      |    NDR track | (none) |
[02/14 12:41:40     79s] (I)      |      NDR via | (none) |
[02/14 12:41:40     79s] (I)      |  Extra space |      0 |
[02/14 12:41:40     79s] (I)      |      Shields |      0 |
[02/14 12:41:40     79s] (I)      |   Demand (H) |      1 |
[02/14 12:41:40     79s] (I)      |   Demand (V) |      1 |
[02/14 12:41:40     79s] (I)      |        #Nets |    120 |
[02/14 12:41:40     79s] (I)      +--------------+--------+
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      =============== Blocked Tracks ===============
[02/14 12:41:40     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:40     79s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:41:40     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:40     79s] (I)      |     1 |   79212 |     8386 |        10.59% |
[02/14 12:41:40     79s] (I)      |     2 |   78015 |    11900 |        15.25% |
[02/14 12:41:40     79s] (I)      |     3 |   59724 |    15611 |        26.14% |
[02/14 12:41:40     79s] (I)      |     4 |   58380 |    10005 |        17.14% |
[02/14 12:41:40     79s] (I)      |     5 |    9940 |     3411 |        34.32% |
[02/14 12:41:40     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:40     79s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.07 sec, Curr Mem: 2.73 MB )
[02/14 12:41:40     79s] (I)      Reset routing kernel
[02/14 12:41:40     79s] (I)      numLocalWires=464  numGlobalNetBranches=109  numLocalNetBranches=123
[02/14 12:41:40     79s] (I)      totalPins=382  totalGlobalPin=54 (14.14%)
[02/14 12:41:40     79s] (I)      total 2D Cap : 258190 = (134075 H, 124115 V)
[02/14 12:41:40     79s] (I)      total 2D Demand : 21 = (21 H, 0 V)
[02/14 12:41:40     79s] (I)      init route region map
[02/14 12:41:40     79s] (I)      #blocked regions = 0
[02/14 12:41:40     79s] (I)      #non-blocked regions = 1
[02/14 12:41:40     79s] (I)      init safety region map
[02/14 12:41:40     79s] (I)      #blocked regions = 0
[02/14 12:41:40     79s] (I)      #non-blocked regions = 1
[02/14 12:41:40     79s] (I)      
[02/14 12:41:40     79s] (I)      ============  Phase 1a Route ============
[02/14 12:41:40     79s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/14 12:41:40     79s] (I)      Usage: 430 = (197 H, 233 V) = (0.15% H, 0.19% V) = (7.340e+03um H, 8.682e+03um V)
[02/14 12:41:40     79s] (I)      
[02/14 12:41:40     79s] (I)      ============  Phase 1b Route ============
[02/14 12:41:40     79s] (I)      Usage: 430 = (197 H, 233 V) = (0.15% H, 0.19% V) = (7.340e+03um H, 8.682e+03um V)
[02/14 12:41:40     79s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/14 12:41:40     79s] 
[02/14 12:41:40     79s] (I)      Updating congestion map
[02/14 12:41:40     79s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:41:40     79s] (I)      Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.10 sec, Curr Mem: 2.73 MB )
[02/14 12:41:40     79s] Finished Early Global Route rough congestion estimation: mem = 2820.4M
[02/14 12:41:40     79s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.032, REAL:0.113, MEM:2820.4M, EPOCH TIME: 1771090900.205381
[02/14 12:41:40     79s] earlyGlobalRoute rough estimation gcell size 9 row height
[02/14 12:41:40     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] OPERPROF:   Starting CDPad at level 2, MEM:2820.4M, EPOCH TIME: 1771090900.205739
[02/14 12:41:40     79s] CDPadU 0.002 -> 0.002. R=0.002, N=112, GS=37.260
[02/14 12:41:40     79s] OPERPROF:   Finished CDPad at level 2, CPU:0.029, REAL:0.030, MEM:2820.4M, EPOCH TIME: 1771090900.235370
[02/14 12:41:40     79s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2820.4M, EPOCH TIME: 1771090900.235591
[02/14 12:41:40     79s] OPERPROF:     Starting NP-Place at level 3, MEM:2821.1M, EPOCH TIME: 1771090900.237945
[02/14 12:41:40     79s] OPERPROF:     Finished NP-Place at level 3, CPU:0.049, REAL:0.049, MEM:2826.9M, EPOCH TIME: 1771090900.287025
[02/14 12:41:40     79s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.051, REAL:0.052, MEM:2826.9M, EPOCH TIME: 1771090900.287598
[02/14 12:41:40     79s] Global placement CDP skipped at cutLevel 9.
[02/14 12:41:40     79s] Iteration  9: Total net bbox = 1.673e+04 (7.68e+03 9.05e+03)
[02/14 12:41:40     79s]               Est.  stn bbox = 1.939e+04 (8.66e+03 1.07e+04)
[02/14 12:41:40     79s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 2826.9M
[02/14 12:41:40     79s] Iteration 10: Total net bbox = 1.673e+04 (7.68e+03 9.05e+03)
[02/14 12:41:40     79s]               Est.  stn bbox = 1.939e+04 (8.66e+03 1.07e+04)
[02/14 12:41:40     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2826.9M
[02/14 12:41:40     79s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2826.9M, EPOCH TIME: 1771090900.296264
[02/14 12:41:40     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/14 12:41:40     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:2826.9M, EPOCH TIME: 1771090900.296368
[02/14 12:41:40     79s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2826.9M, EPOCH TIME: 1771090900.296434
[02/14 12:41:40     79s] OPERPROF:     Starting NP-Place at level 3, MEM:2827.6M, EPOCH TIME: 1771090900.298803
[02/14 12:41:40     79s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:40     79s] OPERPROF:     Finished NP-Place at level 3, CPU:0.111, REAL:0.119, MEM:2827.9M, EPOCH TIME: 1771090900.417849
[02/14 12:41:40     79s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.114, REAL:0.122, MEM:2827.9M, EPOCH TIME: 1771090900.418386
[02/14 12:41:40     79s] Legalizing MH Cells... 0 / 0 (level 6) on counter_16bit
[02/14 12:41:40     79s] MH legal: No MH instances from GP
[02/14 12:41:40     79s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:41:40     79s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2827.9M, DRC: 0)
[02/14 12:41:40     79s] Adjust Halo Group For DCLS Group
[02/14 12:41:40     79s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2827.9M, EPOCH TIME: 1771090900.419804
[02/14 12:41:40     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/14 12:41:40     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:2827.9M, EPOCH TIME: 1771090900.420292
[02/14 12:41:40     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] OPERPROF:   Starting HUM-Estimate at level 2, MEM:2827.9M, EPOCH TIME: 1771090900.420351
[02/14 12:41:40     79s] Starting Early Global Route rough congestion estimation: mem = 2827.9M
[02/14 12:41:40     79s] (I)      Initializing eGR engine (rough)
[02/14 12:41:40     79s] Set min layer with design mode ( 1 )
[02/14 12:41:40     79s] Set max layer with design mode ( 5 )
[02/14 12:41:40     79s] (I)      clean place blk overflow:
[02/14 12:41:40     79s] (I)      H : enabled 0.60 0
[02/14 12:41:40     79s] (I)      V : enabled 0.60 0
[02/14 12:41:40     79s] (I)      Initializing eGR engine (rough)
[02/14 12:41:40     79s] Set min layer with design mode ( 1 )
[02/14 12:41:40     79s] Set max layer with design mode ( 5 )
[02/14 12:41:40     79s] (I)      clean place blk overflow:
[02/14 12:41:40     79s] (I)      H : enabled 0.60 0
[02/14 12:41:40     79s] (I)      V : enabled 0.60 0
[02/14 12:41:40     79s] (I)      Started Early Global Route kernel ( Curr Mem: 2.73 MB )
[02/14 12:41:40     79s] (I)      Running eGR Rough flow
[02/14 12:41:40     79s] (I)      # wire layers (front) : 6
[02/14 12:41:40     79s] (I)      # wire layers (back)  : 0
[02/14 12:41:40     79s] (I)      min wire layer : 1
[02/14 12:41:40     79s] (I)      max wire layer : 5
[02/14 12:41:40     79s] (I)      # cut layers (front) : 5
[02/14 12:41:40     79s] (I)      # cut layers (back)  : 0
[02/14 12:41:40     79s] (I)      min cut layer : 1
[02/14 12:41:40     79s] (I)      max cut layer : 4
[02/14 12:41:40     79s] (I)      ================================ Layers ================================
[02/14 12:41:40     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:40     79s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:41:40     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:40     79s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:41:40     79s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:41:40     79s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:41:40     79s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:41:40     79s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:41:40     79s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:41:40     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:40     79s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:41:40     79s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:41:40     79s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:40     79s] (I)      Started Import and model ( Curr Mem: 2.73 MB )
[02/14 12:41:40     79s] (I)      == Non-default Options ==
[02/14 12:41:40     79s] (I)      Print mode                                         : 2
[02/14 12:41:40     79s] (I)      Stop if highly congested                           : false
[02/14 12:41:40     79s] (I)      Local connection modeling                          : true
[02/14 12:41:40     79s] (I)      Maximum routing layer                              : 5
[02/14 12:41:40     79s] (I)      Minimum routing layer                              : 1
[02/14 12:41:40     79s] (I)      Top routing layer                                  : 5
[02/14 12:41:40     79s] (I)      Bottom routing layer                               : 1
[02/14 12:41:40     79s] (I)      Assign partition pins                              : false
[02/14 12:41:40     79s] (I)      Support large GCell                                : true
[02/14 12:41:40     79s] (I)      Number of threads                                  : 1
[02/14 12:41:40     79s] (I)      Number of rows per GCell                           : 5
[02/14 12:41:40     79s] (I)      Max num rows per GCell                             : 32
[02/14 12:41:40     79s] (I)      Route tie net to shape                             : auto
[02/14 12:41:40     79s] (I)      Method to set GCell size                           : row
[02/14 12:41:40     79s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:41:40     79s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:41:40     79s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:41:40     79s] (I)      ============== Pin Summary ==============
[02/14 12:41:40     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:40     79s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:41:40     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:40     79s] (I)      |     1 |    363 |  100.00 |        Pin |
[02/14 12:41:40     79s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:41:40     79s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:41:40     79s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:41:40     79s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:41:40     79s] (I)      +-------+--------+---------+------------+
[02/14 12:41:40     79s] (I)      Custom ignore net properties:
[02/14 12:41:40     79s] (I)      1 : NotLegal
[02/14 12:41:40     79s] (I)      Default ignore net properties:
[02/14 12:41:40     79s] (I)      1 : Special
[02/14 12:41:40     79s] (I)      2 : Analog
[02/14 12:41:40     79s] (I)      3 : Fixed
[02/14 12:41:40     79s] (I)      4 : Skipped
[02/14 12:41:40     79s] (I)      5 : MixedSignal
[02/14 12:41:40     79s] (I)      Prerouted net properties:
[02/14 12:41:40     79s] (I)      1 : NotLegal
[02/14 12:41:40     79s] (I)      2 : Special
[02/14 12:41:40     79s] (I)      3 : Analog
[02/14 12:41:40     79s] (I)      4 : Fixed
[02/14 12:41:40     79s] (I)      5 : Skipped
[02/14 12:41:40     79s] (I)      6 : MixedSignal
[02/14 12:41:40     79s] (I)      Early global route reroute all routable nets
[02/14 12:41:40     79s] (I)      Use row-based GCell size
[02/14 12:41:40     79s] (I)      Use row-based GCell align
[02/14 12:41:40     79s] (I)      layer 0 area = 83000
[02/14 12:41:40     79s] (I)      layer 1 area = 67600
[02/14 12:41:40     79s] (I)      layer 2 area = 240000
[02/14 12:41:40     79s] (I)      layer 3 area = 240000
[02/14 12:41:40     79s] (I)      layer 4 area = 4000000
[02/14 12:41:40     79s] (I)      GCell unit size   : 4140
[02/14 12:41:40     79s] (I)      GCell multiplier  : 5
[02/14 12:41:40     79s] (I)      GCell row height  : 4140
[02/14 12:41:40     79s] (I)      Actual row height : 4140
[02/14 12:41:40     79s] (I)      GCell align ref   : 29900 29900
[02/14 12:41:40     79s] (I)      Track table information for default rule: 
[02/14 12:41:40     79s] (I)      met1 has single uniform track structure
[02/14 12:41:40     79s] (I)      met2 has single uniform track structure
[02/14 12:41:40     79s] (I)      met3 has single uniform track structure
[02/14 12:41:40     79s] (I)      met4 has single uniform track structure
[02/14 12:41:40     79s] (I)      met5 has single uniform track structure
[02/14 12:41:40     79s] (I)      =============== Default via ===============
[02/14 12:41:40     79s] (I)      +---+------------------+------------------+
[02/14 12:41:40     79s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:41:40     79s] (I)      +---+------------------+------------------+
[02/14 12:41:40     79s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:41:40     79s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:41:40     79s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:41:40     79s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:41:40     79s] (I)      +---+------------------+------------------+
[02/14 12:41:40     79s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:41:40     79s] (I)      Read 42254 PG shapes from cache
[02/14 12:41:40     79s] (I)      Read 0 clock shapes
[02/14 12:41:40     79s] (I)      Read 0 other shapes
[02/14 12:41:40     79s] (I)      #Routing Blockages  : 0
[02/14 12:41:40     79s] (I)      #Bump Blockages     : 0
[02/14 12:41:40     79s] (I)      #Instance Blockages : 1490
[02/14 12:41:40     79s] (I)      #PG Blockages       : 42254
[02/14 12:41:40     79s] (I)      #Halo Blockages     : 0
[02/14 12:41:40     79s] (I)      #Boundary Blockages : 0
[02/14 12:41:40     79s] (I)      #Clock Blockages    : 0
[02/14 12:41:40     79s] (I)      #Other Blockages    : 0
[02/14 12:41:40     79s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:41:40     79s] (I)      #prerouted nets         : 0
[02/14 12:41:40     79s] (I)      #prerouted special nets : 0
[02/14 12:41:40     79s] (I)      #prerouted wires        : 0
[02/14 12:41:40     79s] (I)      Read 121 nets ( ignored 0 )
[02/14 12:41:40     79s] (I)        Front-side 121 ( ignored 0 )
[02/14 12:41:40     79s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:41:40     79s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:41:40     79s] (I)      handle routing halo
[02/14 12:41:40     79s] (I)      Reading macro buffers
[02/14 12:41:40     79s] (I)      Number of macro buffers: 0
[02/14 12:41:40     79s] (I)      Handle net priority by net group ordering
[02/14 12:41:40     79s] (I)      original grid = 50 x 63
[02/14 12:41:40     79s] (I)      merged grid = 50 x 63
[02/14 12:41:40     79s] (I)      Read Num Blocks=43744  Num Prerouted Wires=0  Num CS=0
[02/14 12:41:40     79s] (I)      Layer 0 (H) : #blockages 8875 : #preroutes 0
[02/14 12:41:40     79s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 0
[02/14 12:41:40     79s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 0
[02/14 12:41:40     79s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 0
[02/14 12:41:40     79s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:41:40     79s] (I)      Number of ignored nets                =      0
[02/14 12:41:40     79s] (I)      Number of connected nets              =      0
[02/14 12:41:40     79s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:41:40     79s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:41:40     79s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:41:40     79s] (I)      There are 1 clock nets ( 1 with NDR ).
[02/14 12:41:40     79s] (I)      Ndr track 0 does not exist
[02/14 12:41:40     79s] (I)      Ndr track 0 does not exist
[02/14 12:41:40     79s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:41:40     79s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:41:40     79s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:41:40     79s] (I)      Site width          :   460  (dbu)
[02/14 12:41:40     79s] (I)      Row height          :  4140  (dbu)
[02/14 12:41:40     79s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:41:40     79s] (I)      GCell width         : 20700  (dbu)
[02/14 12:41:40     79s] (I)      GCell height        : 20700  (dbu)
[02/14 12:41:40     79s] (I)      Grid                :    50    63     5
[02/14 12:41:40     79s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:41:40     79s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:41:40     79s] (I)      Vertical capacity   :     0 20700     0 20700     0
[02/14 12:41:40     79s] (I)      Horizontal capacity : 20700     0 20700     0 20700
[02/14 12:41:40     79s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:41:40     79s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:41:40     79s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:41:40     79s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:41:40     79s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:41:40     79s] (I)      Num tracks per GCell: 45.00 45.00 33.93 33.66  5.66
[02/14 12:41:40     79s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:41:40     79s] (I)      --------------------------------------------------------
[02/14 12:41:40     79s] 
[02/14 12:41:40     79s] (I)      == Routing rule table ==
[02/14 12:41:40     79s] (I)       ID  Name       #Nets 
[02/14 12:41:40     79s] (I)      ----------------------
[02/14 12:41:40     79s] (I)        0                 1 
[02/14 12:41:40     79s] (I)        1  (Default)    120 
[02/14 12:41:40     79s] (I)      ======== NDR :  =========
[02/14 12:41:40     79s] (I)      +--------------+--------+
[02/14 12:41:40     79s] (I)      |           ID |      0 |
[02/14 12:41:40     79s] (I)      |      Default |     no |
[02/14 12:41:40     79s] (I)      |  Clk Special |     no |
[02/14 12:41:40     79s] (I)      | Hard spacing |     no |
[02/14 12:41:40     79s] (I)      |    NDR track | (none) |
[02/14 12:41:40     79s] (I)      |      NDR via | (none) |
[02/14 12:41:40     79s] (I)      |  Extra space |      1 |
[02/14 12:41:40     79s] (I)      |      Shields |      0 |
[02/14 12:41:40     79s] (I)      |   Demand (H) |      2 |
[02/14 12:41:40     79s] (I)      |   Demand (V) |      2 |
[02/14 12:41:40     79s] (I)      |        #Nets |      1 |
[02/14 12:41:40     79s] (I)      +--------------+--------+
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      ==== NDR : (Default) ====
[02/14 12:41:40     79s] (I)      +--------------+--------+
[02/14 12:41:40     79s] (I)      |           ID |      1 |
[02/14 12:41:40     79s] (I)      |      Default |    yes |
[02/14 12:41:40     79s] (I)      |  Clk Special |     no |
[02/14 12:41:40     79s] (I)      | Hard spacing |     no |
[02/14 12:41:40     79s] (I)      |    NDR track | (none) |
[02/14 12:41:40     79s] (I)      |      NDR via | (none) |
[02/14 12:41:40     79s] (I)      |  Extra space |      0 |
[02/14 12:41:40     79s] (I)      |      Shields |      0 |
[02/14 12:41:40     79s] (I)      |   Demand (H) |      1 |
[02/14 12:41:40     79s] (I)      |   Demand (V) |      1 |
[02/14 12:41:40     79s] (I)      |        #Nets |    120 |
[02/14 12:41:40     79s] (I)      +--------------+--------+
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:41:40     79s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:40     79s] (I)      =============== Blocked Tracks ===============
[02/14 12:41:40     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:40     79s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:41:40     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:40     79s] (I)      |     1 |  141450 |    14716 |        10.40% |
[02/14 12:41:40     79s] (I)      |     2 |  140427 |    20702 |        14.74% |
[02/14 12:41:40     79s] (I)      |     3 |  106650 |    15300 |        14.35% |
[02/14 12:41:40     79s] (I)      |     4 |  105084 |    17682 |        16.83% |
[02/14 12:41:40     79s] (I)      |     5 |   17750 |     6075 |        34.23% |
[02/14 12:41:40     79s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:40     79s] (I)      Finished Import and model ( CPU: 0.02 sec, Real: 0.08 sec, Curr Mem: 2.73 MB )
[02/14 12:41:40     79s] (I)      Reset routing kernel
[02/14 12:41:40     79s] (I)      numLocalWires=381  numGlobalNetBranches=104  numLocalNetBranches=87
[02/14 12:41:40     79s] (I)      totalPins=382  totalGlobalPin=121 (31.68%)
[02/14 12:41:40     79s] (I)      total 2D Cap : 461510 = (238950 H, 222560 V)
[02/14 12:41:40     79s] (I)      total 2D Demand : 31 = (31 H, 0 V)
[02/14 12:41:40     79s] (I)      init route region map
[02/14 12:41:40     79s] (I)      #blocked regions = 0
[02/14 12:41:40     79s] (I)      #non-blocked regions = 1
[02/14 12:41:40     79s] (I)      init safety region map
[02/14 12:41:40     79s] (I)      #blocked regions = 0
[02/14 12:41:40     79s] (I)      #non-blocked regions = 1
[02/14 12:41:40     79s] (I)      
[02/14 12:41:40     79s] (I)      ============  Phase 1a Route ============
[02/14 12:41:40     79s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/14 12:41:40     79s] (I)      Usage: 808 = (383 H, 425 V) = (0.16% H, 0.19% V) = (7.928e+03um H, 8.798e+03um V)
[02/14 12:41:40     79s] (I)      
[02/14 12:41:40     79s] (I)      ============  Phase 1b Route ============
[02/14 12:41:40     79s] (I)      Usage: 808 = (383 H, 425 V) = (0.16% H, 0.19% V) = (7.928e+03um H, 8.798e+03um V)
[02/14 12:41:40     79s] (I)      eGR overflow: 0.00% H + 0.00% V
[02/14 12:41:40     79s] 
[02/14 12:41:40     79s] (I)      Updating congestion map
[02/14 12:41:40     79s] (I)      Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:41:40     79s] (I)      Finished Early Global Route kernel ( CPU: 0.03 sec, Real: 0.12 sec, Curr Mem: 2.73 MB )
[02/14 12:41:40     79s] Finished Early Global Route rough congestion estimation: mem = 2823.1M
[02/14 12:41:40     79s] OPERPROF:   Finished HUM-Estimate at level 2, CPU:0.036, REAL:0.123, MEM:2823.1M, EPOCH TIME: 1771090900.543726
[02/14 12:41:40     79s] earlyGlobalRoute rough estimation gcell size 5 row height
[02/14 12:41:40     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] OPERPROF:   Starting CDPad at level 2, MEM:2823.1M, EPOCH TIME: 1771090900.544181
[02/14 12:41:40     79s] CDPadU 0.002 -> 0.002. R=0.002, N=112, GS=20.700
[02/14 12:41:40     79s] OPERPROF:   Finished CDPad at level 2, CPU:0.036, REAL:0.036, MEM:2823.1M, EPOCH TIME: 1771090900.580276
[02/14 12:41:40     79s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2823.1M, EPOCH TIME: 1771090900.580445
[02/14 12:41:40     79s] OPERPROF:     Starting NP-Place at level 3, MEM:2823.8M, EPOCH TIME: 1771090900.582701
[02/14 12:41:40     79s] OPERPROF:     Finished NP-Place at level 3, CPU:0.048, REAL:0.049, MEM:2829.6M, EPOCH TIME: 1771090900.631462
[02/14 12:41:40     79s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.051, REAL:0.052, MEM:2829.6M, EPOCH TIME: 1771090900.632150
[02/14 12:41:40     79s] Global placement CDP skipped at cutLevel 11.
[02/14 12:41:40     79s] Iteration 11: Total net bbox = 1.676e+04 (7.76e+03 9.00e+03)
[02/14 12:41:40     79s]               Est.  stn bbox = 1.943e+04 (8.76e+03 1.07e+04)
[02/14 12:41:40     79s]               cpu = 0:00:00.2 real = 0:00:00.0 mem = 2829.6M
[02/14 12:41:40     79s] Iteration 12: Total net bbox = 1.676e+04 (7.76e+03 9.00e+03)
[02/14 12:41:40     79s]               Est.  stn bbox = 1.943e+04 (8.76e+03 1.07e+04)
[02/14 12:41:40     79s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2829.7M
[02/14 12:41:40     79s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2829.7M, EPOCH TIME: 1771090900.643410
[02/14 12:41:40     79s] Ignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/14 12:41:40     79s] Unignore, current top cell is counter_16bit.
[02/14 12:41:40     79s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:2829.7M, EPOCH TIME: 1771090900.643510
[02/14 12:41:40     79s] Legalizing MH Cells... 0 / 0 (level 9) on counter_16bit
[02/14 12:41:40     79s] MH legal: No MH instances from GP
[02/14 12:41:40     79s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:41:40     79s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2829.7M, DRC: 0)
[02/14 12:41:40     79s] OPERPROF:   Starting NP-MAIN at level 2, MEM:2829.7M, EPOCH TIME: 1771090900.644506
[02/14 12:41:40     79s] OPERPROF:     Starting NP-Place at level 3, MEM:2829.7M, EPOCH TIME: 1771090900.646111
[02/14 12:41:40     79s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:40     79s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:40     79s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:41:40     79s] GP RA stats: MHOnly 0 nrInst 112 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/14 12:41:41     80s] OPERPROF:       Starting NP-Blockage-Aware-Snap at level 4, MEM:2830.2M, EPOCH TIME: 1771090901.342771
[02/14 12:41:41     80s] OPERPROF:       Finished NP-Blockage-Aware-Snap at level 4, CPU:0.000, REAL:0.000, MEM:2830.2M, EPOCH TIME: 1771090901.342847
[02/14 12:41:41     80s] OPERPROF:     Finished NP-Place at level 3, CPU:0.651, REAL:0.697, MEM:2829.7M, EPOCH TIME: 1771090901.343121
[02/14 12:41:41     80s] OPERPROF:   Finished NP-MAIN at level 2, CPU:0.654, REAL:0.700, MEM:2829.1M, EPOCH TIME: 1771090901.344110
[02/14 12:41:41     80s] Iteration 13: Total net bbox = 1.747e+04 (8.03e+03 9.45e+03)
[02/14 12:41:41     80s]               Est.  stn bbox = 2.023e+04 (9.07e+03 1.12e+04)
[02/14 12:41:41     80s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 2829.1M
[02/14 12:41:41     80s] Iteration 14: Total net bbox = 1.747e+04 (8.03e+03 9.45e+03)
[02/14 12:41:41     80s]               Est.  stn bbox = 2.023e+04 (9.07e+03 1.12e+04)
[02/14 12:41:41     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2829.1M
[02/14 12:41:41     80s] [adp] clock
[02/14 12:41:41     80s] [adp] weight, nr nets, wire length
[02/14 12:41:41     80s] [adp]      0        1  165.409000
[02/14 12:41:41     80s] [adp] data
[02/14 12:41:41     80s] [adp] weight, nr nets, wire length
[02/14 12:41:41     80s] [adp]      0      120  17308.705000
[02/14 12:41:41     80s] [adp] 0.000000|0.000000|0.000000
[02/14 12:41:41     80s] Clear WL Bound Manager after Global Placement... 
[02/14 12:41:41     80s] Iteration 15: Total net bbox = 1.747e+04 (8.03e+03 9.45e+03)
[02/14 12:41:41     80s]               Est.  stn bbox = 2.023e+04 (9.07e+03 1.12e+04)
[02/14 12:41:41     80s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2829.1M
[02/14 12:41:41     80s] Finished Global Placement (cpu=0:00:02.1, real=0:00:04.0, mem=2829.1M)
[02/14 12:41:41     80s] 0 delay mode for cte disabled.
[02/14 12:41:41     80s] SKP cleared!
[02/14 12:41:41     80s] OPERPROF: Finished spIPlaceForNP at level 1, CPU:2.158, REAL:3.504, MEM:2828.2M, EPOCH TIME: 1771090901.391018
[02/14 12:41:41     80s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[02/14 12:41:41     80s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2828.2M, EPOCH TIME: 1771090901.391151
[02/14 12:41:41     80s] Deleting eGR PG blockage cache
[02/14 12:41:41     80s] Disable eGR PG blockage caching
[02/14 12:41:41     80s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2828.2M, EPOCH TIME: 1771090901.391556
[02/14 12:41:41     80s] Ignore, current top cell is counter_16bit.
[02/14 12:41:41     80s] Saved padding area to DB
[02/14 12:41:41     80s] Cell counter_16bit LLGs are deleted
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] # Resetting pin-track-align track data.
[02/14 12:41:41     80s] Solver runtime cpu: 0:00:00.7 real: 0:00:00.8
[02/14 12:41:41     80s] Core Placement runtime cpu: 0:00:01.8 real: 0:00:04.0
[02/14 12:41:41     80s] **INFO user setting to run inv-resyn!
[02/14 12:41:41     80s] *** Starting nbf detetable inverters collection (mem=2828.2M) ***
[02/14 12:41:41     80s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2828.2M, EPOCH TIME: 1771090901.394193
[02/14 12:41:41     80s] Memory usage before memory release/compaction is 2828.2
[02/14 12:41:41     80s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:41:41     80s] Memory usage at beginning of DPlace-Init is 2821.2M.
[02/14 12:41:41     80s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2821.2M, EPOCH TIME: 1771090901.395138
[02/14 12:41:41     80s] Processing tracks to init pin-track alignment.
[02/14 12:41:41     80s] z: 2, totalTracks: 1
[02/14 12:41:41     80s] z: 4, totalTracks: 1
[02/14 12:41:41     80s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:41:41     80s] Cell counter_16bit LLGs are deleted
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] # Building counter_16bit llgBox search-tree.
[02/14 12:41:41     80s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2821.2M, EPOCH TIME: 1771090901.418064
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2821.2M, EPOCH TIME: 1771090901.418189
[02/14 12:41:41     80s] Max number of tech site patterns supported in site array is 256.
[02/14 12:41:41     80s] Core basic site is CoreSite
[02/14 12:41:41     80s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:41:41     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:41:41     80s] Fast DP-INIT is on for default
[02/14 12:41:41     80s] Keep-away cache is enable on metals: 1-5
[02/14 12:41:41     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:41:41     80s] Atter site array init, number of instance map data is 0.
[02/14 12:41:41     80s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.008, REAL:0.009, MEM:2821.2M, EPOCH TIME: 1771090901.427013
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:41     80s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:41     80s] # Starting Bad Lib Cell Checking (CMU) 
[02/14 12:41:41     80s] OPERPROF:       Starting CMU at level 4, MEM:2821.2M, EPOCH TIME: 1771090901.429541
[02/14 12:41:41     80s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2821.2M, EPOCH TIME: 1771090901.430357
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] Bad Lib Cell Checking (CMU) is done! (0)
[02/14 12:41:41     80s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.012, REAL:0.014, MEM:2822.0M, EPOCH TIME: 1771090901.431895
[02/14 12:41:41     80s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2822.0M, EPOCH TIME: 1771090901.431952
[02/14 12:41:41     80s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2822.0M, EPOCH TIME: 1771090901.432064
[02/14 12:41:41     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2822.0MB).
[02/14 12:41:41     80s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.040, REAL:0.043, MEM:2822.0M, EPOCH TIME: 1771090901.437891
[02/14 12:41:41     80s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.040, REAL:0.044, MEM:2822.0M, EPOCH TIME: 1771090901.438366
[02/14 12:41:41     80s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2822.0M, EPOCH TIME: 1771090901.439265
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] Cell counter_16bit LLGs are deleted
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] # Resetting pin-track-align track data.
[02/14 12:41:41     80s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2822.0M, EPOCH TIME: 1771090901.440509
[02/14 12:41:41     80s] Memory usage before memory release/compaction is 2822.0
[02/14 12:41:41     80s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:41:41     80s] Memory usage at end of DPlace-Cleanup is 2822.0M.
[02/14 12:41:41     80s] *** Finished nbf detetable inverters collection (cpu=0:00:00.0 real=0:00:00.0 mem=2822.0M) ***
[02/14 12:41:41     80s] Finally NBF detect 0 inverters cannot be deleted
[02/14 12:41:41     80s] INV-Resyn: timingGraphUpdate: 0, invFlow: 1, enableHybrid: 1, NbfAPI: 1
[02/14 12:41:41     80s] INV-Resyn: there are 18 deletable inverters
[02/14 12:41:41     80s] [Inverter Restructure]: Starting analysis of design 'counter_16bit' of instances=112 and nets=133.
[02/14 12:41:41     80s] [Inverter Restructure]: Found 112 root-nets and 18 deletable inverters for buffering analysis.
[02/14 12:41:41     80s] No floating exclusive groups are found. CDER will not be conducted
[02/14 12:41:41     80s] [Inverter Restructure]: minFanout is 6
[02/14 12:41:41     80s] inv-resyn real minFanout is 100
[02/14 12:41:41     80s] [Inverter Restructure]: Exp #added inverter: 0
[02/14 12:41:41     80s] ratio is 0.00000 
[02/14 12:41:41     80s] NBF resyn would process 0 inverters
[02/14 12:41:41     80s] [Inverter Restructure]: No exp added inverter & Skip!
[02/14 12:41:41     80s] Begin: Reorder Scan Chains
[02/14 12:41:41     80s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/14 12:41:41     80s] Type 'man IMPSP-9025' for more detail.
[02/14 12:41:41     80s] End: Reorder Scan Chains
[02/14 12:41:41     80s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:2822.0M, EPOCH TIME: 1771090901.442999
[02/14 12:41:41     80s] Memory usage before memory release/compaction is 2822.0
[02/14 12:41:41     80s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:41:41     80s] Memory usage at beginning of DPlace-Init is 2822.0M.
[02/14 12:41:41     80s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2822.0M, EPOCH TIME: 1771090901.443147
[02/14 12:41:41     80s] Processing tracks to init pin-track alignment.
[02/14 12:41:41     80s] z: 2, totalTracks: 1
[02/14 12:41:41     80s] z: 4, totalTracks: 1
[02/14 12:41:41     80s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:41:41     80s] Cell counter_16bit LLGs are deleted
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] # Building counter_16bit llgBox search-tree.
[02/14 12:41:41     80s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:2822.0M, EPOCH TIME: 1771090901.463352
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:2822.0M, EPOCH TIME: 1771090901.463465
[02/14 12:41:41     80s] Max number of tech site patterns supported in site array is 256.
[02/14 12:41:41     80s] Core basic site is CoreSite
[02/14 12:41:41     80s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:41:41     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:41:41     80s] Fast DP-INIT is on for default
[02/14 12:41:41     80s] Keep-away cache is enable on metals: 1-5
[02/14 12:41:41     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:41:41     80s] Atter site array init, number of instance map data is 0.
[02/14 12:41:41     80s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:0.008, REAL:0.009, MEM:2822.0M, EPOCH TIME: 1771090901.472048
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:41     80s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:41     80s] # Starting Bad Lib Cell Checking (CMU) 
[02/14 12:41:41     80s] OPERPROF:       Starting CMU at level 4, MEM:2822.0M, EPOCH TIME: 1771090901.473836
[02/14 12:41:41     80s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.000, MEM:2822.0M, EPOCH TIME: 1771090901.474250
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] Bad Lib Cell Checking (CMU) is done! (0)
[02/14 12:41:41     80s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.011, REAL:0.012, MEM:2822.0M, EPOCH TIME: 1771090901.475742
[02/14 12:41:41     80s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:2822.0M, EPOCH TIME: 1771090901.475795
[02/14 12:41:41     80s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.000, MEM:2822.0M, EPOCH TIME: 1771090901.475911
[02/14 12:41:41     80s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2822.0MB).
[02/14 12:41:41     80s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.037, REAL:0.039, MEM:2822.0M, EPOCH TIME: 1771090901.481791
[02/14 12:41:41     80s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.037, REAL:0.039, MEM:2822.0M, EPOCH TIME: 1771090901.482258
[02/14 12:41:41     80s] TDRefine: refinePlace mode is spiral
[02/14 12:41:41     80s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.RJXOX505Yj.1
[02/14 12:41:41     80s] OPERPROF: Starting Refine-Place at level 1, MEM:2822.0M, EPOCH TIME: 1771090901.482766
[02/14 12:41:41     80s] *** Starting place_detail (0:01:21 mem=2822.0M) ***
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:41     80s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:41     80s] Total net bbox length = 1.747e+04 (8.028e+03 9.446e+03) (ext = 1.552e+04)
[02/14 12:41:41     80s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:41:41     80s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2822.1M, EPOCH TIME: 1771090901.485888
[02/14 12:41:41     80s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2822.1M, EPOCH TIME: 1771090901.485953
[02/14 12:41:41     80s] Set min layer with design mode ( 1 )
[02/14 12:41:41     80s] Set max layer with design mode ( 5 )
[02/14 12:41:41     80s] Set min layer with design mode ( 1 )
[02/14 12:41:41     80s] Set max layer with design mode ( 5 )
[02/14 12:41:41     80s] OPERPROF:   Starting Cell-Halo-Init at level 2, MEM:2822.1M, EPOCH TIME: 1771090901.491280
[02/14 12:41:41     80s] OPERPROF:   Finished Cell-Halo-Init at level 2, CPU:0.000, REAL:0.000, MEM:2822.1M, EPOCH TIME: 1771090901.491652
[02/14 12:41:41     80s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:2822.1M, EPOCH TIME: 1771090901.491713
[02/14 12:41:41     80s] Starting refinePlace ...
[02/14 12:41:41     80s] Set min layer with design mode ( 1 )
[02/14 12:41:41     80s] Set max layer with design mode ( 5 )
[02/14 12:41:41     80s] Set min layer with design mode ( 1 )
[02/14 12:41:41     80s] Set max layer with design mode ( 5 )
[02/14 12:41:41     80s]   Spread Effort: high, standalone mode, useDDP on.
[02/14 12:41:41     80s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2822.9MB) @(0:01:21 - 0:01:21).
[02/14 12:41:41     80s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:41:41     80s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:2822.9M, EPOCH TIME: 1771090901.500795
[02/14 12:41:41     80s] Tweakage: fix icg 0, fix clk 0.
[02/14 12:41:41     80s] Tweakage: density cost 0, scale 0.4.
[02/14 12:41:41     80s] Tweakage: activity cost 0, scale 1.0.
[02/14 12:41:41     80s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:2822.9M, EPOCH TIME: 1771090901.501748
[02/14 12:41:41     80s] Cut to 2 partitions.
[02/14 12:41:41     80s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:2823.7M, EPOCH TIME: 1771090901.505658
[02/14 12:41:41     80s] Tweakage swap 4 pairs.
[02/14 12:41:41     80s] Tweakage perm 7 insts, flip 51 insts.
[02/14 12:41:41     80s] Tweakage perm 2 insts, flip 1 insts.
[02/14 12:41:41     80s] Tweakage swap 3 pairs.
[02/14 12:41:41     80s] Tweakage perm 0 insts, flip 1 insts.
[02/14 12:41:41     80s] Tweakage perm 0 insts, flip 0 insts.
[02/14 12:41:41     80s] Tweakage swap 0 pairs.
[02/14 12:41:41     80s] Tweakage swap 0 pairs.
[02/14 12:41:41     80s] Tweakage perm 1 insts, flip 10 insts.
[02/14 12:41:41     80s] Tweakage perm 1 insts, flip 1 insts.
[02/14 12:41:41     80s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.013, REAL:0.013, MEM:2823.7M, EPOCH TIME: 1771090901.518829
[02/14 12:41:41     80s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.017, REAL:0.017, MEM:2823.7M, EPOCH TIME: 1771090901.519000
[02/14 12:41:41     80s] Cleanup congestion map
[02/14 12:41:41     80s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.018, REAL:0.019, MEM:2824.1M, EPOCH TIME: 1771090901.519398
[02/14 12:41:41     80s] Move report: Congestion aware Tweak moved 95 insts, mean move: 1.33 um, max move: 8.69 um 
[02/14 12:41:41     80s] 	Max move on inst (g50): (67.54, 58.85) --> (58.88, 58.88)
[02/14 12:41:41     80s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2824.1mb) @(0:01:21 - 0:01:21).
[02/14 12:41:41     80s] Cleanup congestion map
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s]  === Spiral for Logical I: (movable: 112) ===
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s]  Info: 0 filler has been deleted!
[02/14 12:41:41     80s] Move report: legalization moved 18 insts, mean move: 0.62 um, max move: 1.37 um spiral
[02/14 12:41:41     80s] 	Max move on inst (g2838): (65.44, 49.35) --> (65.32, 50.60)
[02/14 12:41:41     80s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:41:41     80s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:41:41     80s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2823.8MB) @(0:01:21 - 0:01:22).
[02/14 12:41:41     80s] Move report: Detail placement moved 112 insts, mean move: 1.23 um, max move: 8.69 um 
[02/14 12:41:41     80s] 	Max move on inst (g50): (67.54, 58.85) --> (58.88, 58.88)
[02/14 12:41:41     80s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2823.8MB
[02/14 12:41:41     80s] Statistics of distance of Instance movement in refine placement:
[02/14 12:41:41     80s]   maximum (X+Y) =         8.69 um
[02/14 12:41:41     80s]   inst (g50) with max move: (67.542, 58.852) -> (58.88, 58.88)
[02/14 12:41:41     80s]   mean    (X+Y) =         1.23 um
[02/14 12:41:41     80s] Summary Report:
[02/14 12:41:41     80s] Instances moved: 112 (out of 112 movable)
[02/14 12:41:41     80s] Instances flipped: 0
[02/14 12:41:41     80s] Mean displacement: 1.23 um
[02/14 12:41:41     80s] Max displacement: 8.69 um (Instance: g50) (67.542, 58.852) -> (58.88, 58.88)
[02/14 12:41:41     80s] 	Violation at original loc: Overlapping with other instance
[02/14 12:41:41     80s] Total instances moved : 112
[02/14 12:41:41     80s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKAND2X2
[02/14 12:41:41     80s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:41:41     80s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:0.044, REAL:0.047, MEM:2824.1M, EPOCH TIME: 1771090901.538875
[02/14 12:41:41     80s] Total net bbox length = 1.733e+04 (7.910e+03 9.421e+03) (ext = 1.553e+04)
[02/14 12:41:41     80s] Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2824.1MB
[02/14 12:41:41     80s] [CPU] RefinePlace/total (cpu=0:00:00.1, real=0:00:00.0, mem=2824.1MB) @(0:01:21 - 0:01:22).
[02/14 12:41:41     80s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.RJXOX505Yj.1
[02/14 12:41:41     80s] *** Finished place_detail (0:01:22 mem=2824.1M) ***
[02/14 12:41:41     80s] OPERPROF: Finished Refine-Place at level 1, CPU:0.051, REAL:0.057, MEM:2824.1M, EPOCH TIME: 1771090901.539459
[02/14 12:41:41     80s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2824.1M, EPOCH TIME: 1771090901.539556
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:112).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] Cell counter_16bit LLGs are deleted
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] # Resetting pin-track-align track data.
[02/14 12:41:41     80s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:2823.4M, EPOCH TIME: 1771090901.541341
[02/14 12:41:41     80s] Memory usage before memory release/compaction is 2823.4
[02/14 12:41:41     80s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:41:41     80s] Memory usage at end of DPlace-Cleanup is 2823.4M.
[02/14 12:41:41     80s] Processing tracks to init pin-track alignment.
[02/14 12:41:41     80s] z: 2, totalTracks: 1
[02/14 12:41:41     80s] z: 4, totalTracks: 1
[02/14 12:41:41     80s] *** Finished Initial Placement (cpu=0:00:02.4, real=0:00:04.0, mem=2823.4M) ***
[02/14 12:41:41     80s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:41:41     80s] Cell counter_16bit LLGs are deleted
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] # Building counter_16bit llgBox search-tree.
[02/14 12:41:41     80s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2823.4M, EPOCH TIME: 1771090901.559068
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2823.4M, EPOCH TIME: 1771090901.559187
[02/14 12:41:41     80s] Max number of tech site patterns supported in site array is 256.
[02/14 12:41:41     80s] Core basic site is CoreSite
[02/14 12:41:41     80s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:41:41     80s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:41:41     80s] Fast DP-INIT is on for default
[02/14 12:41:41     80s] Keep-away cache is enable on metals: 1-5
[02/14 12:41:41     80s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:41:41     80s] Atter site array init, number of instance map data is 0.
[02/14 12:41:41     80s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.008, REAL:0.009, MEM:2823.4M, EPOCH TIME: 1771090901.567825
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:41     80s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:41     80s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.011, REAL:0.012, MEM:2823.5M, EPOCH TIME: 1771090901.571452
[02/14 12:41:41     80s] default core: bins with density > 0.750 =  0.00 % ( 0 / 720 )
[02/14 12:41:41     80s] Density distribution unevenness ratio = 99.571%
[02/14 12:41:41     80s] Density distribution unevenness ratio (U70) = 0.000%
[02/14 12:41:41     80s] Density distribution unevenness ratio (U80) = 0.000%
[02/14 12:41:41     80s] Density distribution unevenness ratio (U90) = 0.000%
[02/14 12:41:41     80s] Density distribution unevenness ratio (U70R) = 0.000%
[02/14 12:41:41     80s] Density distribution unevenness ratio (U80R) = 0.000%
[02/14 12:41:41     80s] Density distribution unevenness ratio (U90R) = 0.000%
[02/14 12:41:41     80s] Density distribution weighted unevenness ratio = 0.000%
[02/14 12:41:41     80s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:2823.5M, EPOCH TIME: 1771090901.582855
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] Cell counter_16bit LLGs are deleted
[02/14 12:41:41     80s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:41     80s] # Resetting pin-track-align track data.
[02/14 12:41:41     80s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.001, REAL:0.002, MEM:2823.5M, EPOCH TIME: 1771090901.584440
[02/14 12:41:41     80s] Memory usage before memory release/compaction is 2823.5
[02/14 12:41:41     80s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:41:41     80s] Memory usage at end of DPlace-Cleanup is 2823.5M.
[02/14 12:41:41     80s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:41     80s] UM:*                                                                   final
[02/14 12:41:41     80s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:41     80s] UM:*                                                                   global_place
[02/14 12:41:41     80s] Effort level <high> specified for tdgp_reg2reg_default path_group
[02/14 12:41:41     80s] User Input Parameters:
[02/14 12:41:41     80s] - Congestion Driven    : On
[02/14 12:41:41     80s] - Timing Driven        : On
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] *** Start incrementalPlace ***
[02/14 12:41:41     80s] - Area-Violation Based : On
[02/14 12:41:41     80s] - Start Rollback Level : -5
[02/14 12:41:41     80s] - Legalized            : On
[02/14 12:41:41     80s] - Window Based         : Off
[02/14 12:41:41     80s] - eDen incr mode       : Off
[02/14 12:41:41     80s] - Small incr mode      : Off
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2823.5M, EPOCH TIME: 1771090901.810324
[02/14 12:41:41     80s] Enable eGR PG blockage caching
[02/14 12:41:41     80s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:2823.5M, EPOCH TIME: 1771090901.810399
[02/14 12:41:41     80s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2823.5M, EPOCH TIME: 1771090901.811626
[02/14 12:41:41     80s] No Views given, use default active views for adaptive view pruning
[02/14 12:41:41     80s] Active views:
[02/14 12:41:41     80s]   tt_v1.8_25C_Nominal_25_func
[02/14 12:41:41     80s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:41:41     80s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:41:41     80s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.004, REAL:0.004, MEM:2823.8M, EPOCH TIME: 1771090901.815191
[02/14 12:41:41     80s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2823.8M, EPOCH TIME: 1771090901.815298
[02/14 12:41:41     80s] Starting Early Global Route congestion estimation: mem = 2823.8M
[02/14 12:41:41     80s] (I)      Initializing eGR engine (regular)
[02/14 12:41:41     80s] Set min layer with design mode ( 1 )
[02/14 12:41:41     80s] Set max layer with design mode ( 5 )
[02/14 12:41:41     80s] (I)      clean place blk overflow:
[02/14 12:41:41     80s] (I)      H : enabled 1.00 0
[02/14 12:41:41     80s] (I)      V : enabled 1.00 0
[02/14 12:41:41     80s] (I)      Initializing eGR engine (regular)
[02/14 12:41:41     80s] Set min layer with design mode ( 1 )
[02/14 12:41:41     80s] Set max layer with design mode ( 5 )
[02/14 12:41:41     80s] (I)      clean place blk overflow:
[02/14 12:41:41     80s] (I)      H : enabled 1.00 0
[02/14 12:41:41     80s] (I)      V : enabled 1.00 0
[02/14 12:41:41     80s] (I)      Started Early Global Route kernel ( Curr Mem: 2.73 MB )
[02/14 12:41:41     80s] (I)      Running eGR Regular flow
[02/14 12:41:41     80s] (I)      # wire layers (front) : 6
[02/14 12:41:41     80s] (I)      # wire layers (back)  : 0
[02/14 12:41:41     80s] (I)      min wire layer : 1
[02/14 12:41:41     80s] (I)      max wire layer : 5
[02/14 12:41:41     80s] (I)      # cut layers (front) : 5
[02/14 12:41:41     80s] (I)      # cut layers (back)  : 0
[02/14 12:41:41     80s] (I)      min cut layer : 1
[02/14 12:41:41     80s] (I)      max cut layer : 4
[02/14 12:41:41     80s] (I)      ================================ Layers ================================
[02/14 12:41:41     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:41     80s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:41:41     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:41     80s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:41:41     80s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:41:41     80s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:41:41     80s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:41:41     80s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:41:41     80s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:41:41     80s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:41:41     80s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:41:41     80s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:41:41     80s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:41:41     80s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:41:41     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:41     80s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:41:41     80s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:41:41     80s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:41:41     80s] (I)      Started Import and model ( Curr Mem: 2.73 MB )
[02/14 12:41:41     80s] (I)      == Non-default Options ==
[02/14 12:41:41     80s] (I)      Maximum routing layer                              : 5
[02/14 12:41:41     80s] (I)      Minimum routing layer                              : 1
[02/14 12:41:41     80s] (I)      Top routing layer                                  : 5
[02/14 12:41:41     80s] (I)      Bottom routing layer                               : 1
[02/14 12:41:41     80s] (I)      Number of threads                                  : 1
[02/14 12:41:41     80s] (I)      Route tie net to shape                             : auto
[02/14 12:41:41     80s] (I)      Use non-blocking free Dbs wires                    : false
[02/14 12:41:41     80s] (I)      Method to set GCell size                           : row
[02/14 12:41:41     80s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:41:41     80s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:41:41     80s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:41:41     80s] (I)      ============== Pin Summary ==============
[02/14 12:41:41     80s] (I)      +-------+--------+---------+------------+
[02/14 12:41:41     80s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:41:41     80s] (I)      +-------+--------+---------+------------+
[02/14 12:41:41     80s] (I)      |     1 |    373 |  100.00 |        Pin |
[02/14 12:41:41     80s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:41:41     80s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:41:41     80s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:41:41     80s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:41:41     80s] (I)      +-------+--------+---------+------------+
[02/14 12:41:41     80s] (I)      Custom ignore net properties:
[02/14 12:41:41     80s] (I)      1 : NotLegal
[02/14 12:41:41     80s] (I)      Default ignore net properties:
[02/14 12:41:41     80s] (I)      1 : Special
[02/14 12:41:41     80s] (I)      2 : Analog
[02/14 12:41:41     80s] (I)      3 : Fixed
[02/14 12:41:41     80s] (I)      4 : Skipped
[02/14 12:41:41     80s] (I)      5 : MixedSignal
[02/14 12:41:41     80s] (I)      Prerouted net properties:
[02/14 12:41:41     80s] (I)      1 : NotLegal
[02/14 12:41:41     80s] (I)      2 : Special
[02/14 12:41:41     80s] (I)      3 : Analog
[02/14 12:41:41     80s] (I)      4 : Fixed
[02/14 12:41:41     80s] (I)      5 : Skipped
[02/14 12:41:41     80s] (I)      6 : MixedSignal
[02/14 12:41:41     80s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:41:41     80s] (I)      Use row-based GCell size
[02/14 12:41:41     80s] (I)      Use row-based GCell align
[02/14 12:41:41     80s] (I)      layer 0 area = 83000
[02/14 12:41:41     80s] (I)      layer 1 area = 67600
[02/14 12:41:41     80s] (I)      layer 2 area = 240000
[02/14 12:41:41     80s] (I)      layer 3 area = 240000
[02/14 12:41:41     80s] (I)      layer 4 area = 4000000
[02/14 12:41:41     80s] (I)      GCell unit size   : 4140
[02/14 12:41:41     80s] (I)      GCell multiplier  : 1
[02/14 12:41:41     80s] (I)      GCell row height  : 4140
[02/14 12:41:41     80s] (I)      Actual row height : 4140
[02/14 12:41:41     80s] (I)      GCell align ref   : 29900 29900
[02/14 12:41:41     80s] [NR-eGR] Track table information for default rule: 
[02/14 12:41:41     80s] [NR-eGR] met1 has single uniform track structure
[02/14 12:41:41     80s] [NR-eGR] met2 has single uniform track structure
[02/14 12:41:41     80s] [NR-eGR] met3 has single uniform track structure
[02/14 12:41:41     80s] [NR-eGR] met4 has single uniform track structure
[02/14 12:41:41     80s] [NR-eGR] met5 has single uniform track structure
[02/14 12:41:41     80s] (I)      =============== Default via ===============
[02/14 12:41:41     80s] (I)      +---+------------------+------------------+
[02/14 12:41:41     80s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:41:41     80s] (I)      +---+------------------+------------------+
[02/14 12:41:41     80s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:41:41     80s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:41:41     80s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:41:41     80s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:41:41     80s] (I)      +---+------------------+------------------+
[02/14 12:41:41     80s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:41:41     80s] [NR-eGR] Read 42254 PG shapes
[02/14 12:41:41     80s] [NR-eGR] Read 0 clock shapes
[02/14 12:41:41     80s] [NR-eGR] Read 0 other shapes
[02/14 12:41:41     80s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:41:41     80s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:41:41     80s] [NR-eGR] #Instance Blockages : 1490
[02/14 12:41:41     80s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:41:41     80s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:41:41     80s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:41:41     80s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:41:41     80s] [NR-eGR] #Other Blockages    : 0
[02/14 12:41:41     80s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:41:41     80s] [NR-eGR] #prerouted nets         : 0
[02/14 12:41:41     80s] [NR-eGR] #prerouted special nets : 0
[02/14 12:41:41     80s] [NR-eGR] #prerouted wires        : 0
[02/14 12:41:41     80s] (I)        Front-side 121 ( ignored 0 )
[02/14 12:41:41     80s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:41:41     80s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:41:41     80s] [NR-eGR] Read 121 nets ( ignored 0 )
[02/14 12:41:41     80s] (I)      handle routing halo
[02/14 12:41:41     80s] (I)      Reading macro buffers
[02/14 12:41:41     80s] (I)      Number of macro buffers: 0
[02/14 12:41:41     80s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:41:41     80s] (I)      original grid = 248 x 315
[02/14 12:41:41     80s] (I)      merged grid = 248 x 315
[02/14 12:41:41     80s] (I)      Read Num Blocks=43744  Num Prerouted Wires=0  Num CS=0
[02/14 12:41:41     80s] (I)      Layer 0 (H) : #blockages 8875 : #preroutes 0
[02/14 12:41:41     80s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 0
[02/14 12:41:41     80s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 0
[02/14 12:41:41     80s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 0
[02/14 12:41:41     80s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:41:41     80s] (I)      Number of ignored nets                =      0
[02/14 12:41:41     80s] (I)      Number of connected nets              =      0
[02/14 12:41:41     80s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:41:41     80s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:41:41     80s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:41:41     80s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:41:41     80s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:41:41     80s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:41:41     80s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:41:41     80s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/14 12:41:41     80s] (I)      Ndr track 0 does not exist
[02/14 12:41:41     80s] (I)      Ndr track 0 does not exist
[02/14 12:41:41     80s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:41:41     80s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:41:41     80s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:41:41     80s] (I)      Site width          :   460  (dbu)
[02/14 12:41:41     80s] (I)      Row height          :  4140  (dbu)
[02/14 12:41:41     80s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:41:41     80s] (I)      GCell width         :  4140  (dbu)
[02/14 12:41:41     80s] (I)      GCell height        :  4140  (dbu)
[02/14 12:41:41     80s] (I)      Grid                :   248   315     5
[02/14 12:41:41     80s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:41:41     80s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:41:41     80s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:41:41     80s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:41:41     80s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:41:41     80s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:41:41     80s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:41:41     80s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:41:41     80s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:41:41     80s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:41:41     80s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:41:41     80s] (I)      --------------------------------------------------------
[02/14 12:41:41     80s] 
[02/14 12:41:41     80s] [NR-eGR] == Routing rule table ==
[02/14 12:41:41     80s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:41:41     80s] [NR-eGR] ----------------------
[02/14 12:41:41     80s] [NR-eGR]   0                 1 
[02/14 12:41:41     80s] [NR-eGR]   1  (Default)    120 
[02/14 12:41:41     80s] (I)      ======== NDR :  =========
[02/14 12:41:41     80s] (I)      +--------------+--------+
[02/14 12:41:41     80s] (I)      |           ID |      0 |
[02/14 12:41:41     80s] (I)      |      Default |     no |
[02/14 12:41:41     80s] (I)      |  Clk Special |     no |
[02/14 12:41:41     80s] (I)      | Hard spacing |     no |
[02/14 12:41:41     80s] (I)      |    NDR track | (none) |
[02/14 12:41:41     80s] (I)      |      NDR via | (none) |
[02/14 12:41:41     80s] (I)      |  Extra space |      1 |
[02/14 12:41:41     80s] (I)      |      Shields |      0 |
[02/14 12:41:41     80s] (I)      |   Demand (H) |      2 |
[02/14 12:41:41     80s] (I)      |   Demand (V) |      2 |
[02/14 12:41:41     80s] (I)      |        #Nets |      1 |
[02/14 12:41:41     80s] (I)      +--------------+--------+
[02/14 12:41:41     80s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:41     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:41:41     80s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:41     80s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:41:41     80s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:41:41     80s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:41:41     80s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:41:41     80s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:41:41     80s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:41     80s] (I)      ==== NDR : (Default) ====
[02/14 12:41:41     80s] (I)      +--------------+--------+
[02/14 12:41:41     80s] (I)      |           ID |      1 |
[02/14 12:41:41     80s] (I)      |      Default |    yes |
[02/14 12:41:41     80s] (I)      |  Clk Special |     no |
[02/14 12:41:41     80s] (I)      | Hard spacing |     no |
[02/14 12:41:41     80s] (I)      |    NDR track | (none) |
[02/14 12:41:41     80s] (I)      |      NDR via | (none) |
[02/14 12:41:41     80s] (I)      |  Extra space |      0 |
[02/14 12:41:41     80s] (I)      |      Shields |      0 |
[02/14 12:41:41     80s] (I)      |   Demand (H) |      1 |
[02/14 12:41:41     80s] (I)      |   Demand (V) |      1 |
[02/14 12:41:41     80s] (I)      |        #Nets |    120 |
[02/14 12:41:41     80s] (I)      +--------------+--------+
[02/14 12:41:41     80s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:41     80s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:41:41     80s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:41     80s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:41:41     80s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:41:41     80s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:41:41     80s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:41:41     80s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:41:41     80s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:41:41     80s] (I)      =============== Blocked Tracks ===============
[02/14 12:41:41     80s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:41     80s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:41:41     80s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:41     80s] (I)      |     1 |  701592 |    73723 |        10.51% |
[02/14 12:41:41     80s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:41:41     80s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:41:41     80s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:41:41     80s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:41:41     80s] (I)      +-------+---------+----------+---------------+
[02/14 12:41:41     80s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.14 sec, Curr Mem: 2.75 MB )
[02/14 12:41:41     80s] (I)      Reset routing kernel
[02/14 12:41:41     80s] (I)      Started Global Routing ( Curr Mem: 2.75 MB )
[02/14 12:41:41     80s] (I)      totalPins=382  totalGlobalPin=373 (97.64%)
[02/14 12:41:41     80s] (I)      ================= Net Group Info =================
[02/14 12:41:41     80s] (I)      +----+----------------+--------------+-----------+
[02/14 12:41:41     80s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:41:41     80s] (I)      +----+----------------+--------------+-----------+
[02/14 12:41:41     80s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[02/14 12:41:41     80s] (I)      |  2 |            120 |      met1(1) |   met5(5) |
[02/14 12:41:41     80s] (I)      +----+----------------+--------------+-----------+
[02/14 12:41:41     80s] (I)      total 2D Cap : 941225 = (502917 H, 438308 V)
[02/14 12:41:41     80s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/14 12:41:41     80s] (I)      init route region map
[02/14 12:41:42     80s] (I)      #blocked regions = 0
[02/14 12:41:42     80s] (I)      #non-blocked regions = 1
[02/14 12:41:42     80s] (I)      init safety region map
[02/14 12:41:42     80s] (I)      #blocked regions = 0
[02/14 12:41:42     80s] (I)      #non-blocked regions = 1
[02/14 12:41:42     80s] (I)      Adjusted 0 GCells for pin access
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/14 12:41:42     80s] (I)      ============  Phase 1a Route ============
[02/14 12:41:42     80s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1b Route ============
[02/14 12:41:42     80s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:41:42     80s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566800e+02um
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1c Route ============
[02/14 12:41:42     80s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1d Route ============
[02/14 12:41:42     80s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1e Route ============
[02/14 12:41:42     80s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:41:42     80s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566800e+02um
[02/14 12:41:42     80s] (I)      #Nets         : 1
[02/14 12:41:42     80s] (I)      #Relaxed nets : 0
[02/14 12:41:42     80s] (I)      Wire length   : 62
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1l Route ============
[02/14 12:41:42     80s] (I)      total 2D Cap : 2295371 = (1189275 H, 1106096 V)
[02/14 12:41:42     80s] (I)      total 2D Demand : 157 = (85 H, 72 V)
[02/14 12:41:42     80s] (I)      init route region map
[02/14 12:41:42     80s] (I)      #blocked regions = 0
[02/14 12:41:42     80s] (I)      #non-blocked regions = 1
[02/14 12:41:42     80s] (I)      init safety region map
[02/14 12:41:42     80s] (I)      #blocked regions = 0
[02/14 12:41:42     80s] (I)      #non-blocked regions = 1
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1a Route ============
[02/14 12:41:42     80s] [NR-eGR] Layer group 2: route 120 net(s) in layer range [1, 5]
[02/14 12:41:42     80s] (I)      Usage: 4273 = (1938 H, 2335 V) = (0.16% H, 0.21% V) = (8.023e+03um H, 9.667e+03um V)
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1b Route ============
[02/14 12:41:42     80s] (I)      Usage: 4273 = (1938 H, 2335 V) = (0.16% H, 0.21% V) = (8.023e+03um H, 9.667e+03um V)
[02/14 12:41:42     80s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.769022e+04um
[02/14 12:41:42     80s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:41:42     80s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1c Route ============
[02/14 12:41:42     80s] (I)      Usage: 4273 = (1938 H, 2335 V) = (0.16% H, 0.21% V) = (8.023e+03um H, 9.667e+03um V)
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1d Route ============
[02/14 12:41:42     80s] (I)      Usage: 4273 = (1938 H, 2335 V) = (0.16% H, 0.21% V) = (8.023e+03um H, 9.667e+03um V)
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1e Route ============
[02/14 12:41:42     80s] (I)      Usage: 4273 = (1938 H, 2335 V) = (0.16% H, 0.21% V) = (8.023e+03um H, 9.667e+03um V)
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] (I)      ============  Phase 1l Route ============
[02/14 12:41:42     80s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.769022e+04um
[02/14 12:41:42     80s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:41:42     80s] (I)      Layer  1:     625284       186         2         819      699426    ( 0.12%) 
[02/14 12:41:42     80s] (I)      Layer  2:     678510      1927         0           0      700848    ( 0.00%) 
[02/14 12:41:42     80s] (I)      Layer  3:     507221      1893         6           0      528054    ( 0.00%) 
[02/14 12:41:42     80s] (I)      Layer  4:     436699       526         0       14493      509718    ( 2.76%) 
[02/14 12:41:42     80s] (I)      Layer  5:      57884         8         0       28451       59558    (32.33%) 
[02/14 12:41:42     80s] (I)      Total:       2305598      4540         8       43762     2497603    ( 1.72%) 
[02/14 12:41:42     80s] (I)      
[02/14 12:41:42     80s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:41:42     80s] [NR-eGR]                        OverCon           OverCon            
[02/14 12:41:42     80s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/14 12:41:42     80s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/14 12:41:42     80s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:41:42     80s] [NR-eGR]    met1 ( 1)         2( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:41:42     80s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:41:42     80s] [NR-eGR]    met3 ( 3)         2( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:41:42     80s] [NR-eGR]    met4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:41:42     80s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:41:42     80s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:41:42     80s] [NR-eGR]        Total         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:41:42     80s] [NR-eGR] 
[02/14 12:41:42     80s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.12 sec, Curr Mem: 2.75 MB )
[02/14 12:41:42     80s] (I)      Updating congestion map
[02/14 12:41:42     80s] (I)      total 2D Cap : 2318078 = (1196266 H, 1121812 V)
[02/14 12:41:42     81s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:41:42     81s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.249, REAL:0.378, MEM:2830.8M, EPOCH TIME: 1771090902.193237
[02/14 12:41:42     81s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.37 sec, Curr Mem: 2.74 MB )
[02/14 12:41:42     81s] Early Global Route congestion estimation runtime: 0.38 seconds, mem = 2830.8M
[02/14 12:41:42     81s] OPERPROF: Starting HotSpotCal at level 1, MEM:2830.8M, EPOCH TIME: 1771090902.193322
[02/14 12:41:42     81s] [hotspot] +------------+---------------+---------------+
[02/14 12:41:42     81s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:41:42     81s] [hotspot] +------------+---------------+---------------+
[02/14 12:41:42     81s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:41:42     81s] [hotspot] +------------+---------------+---------------+
[02/14 12:41:42     81s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:41:42     81s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:41:42     81s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2831.7M, EPOCH TIME: 1771090902.196757
[02/14 12:41:42     81s] Skipped repairing congestion.
[02/14 12:41:42     81s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2831.7M, EPOCH TIME: 1771090902.196924
[02/14 12:41:42     81s] Starting Early Global Route wiring: mem = 2831.7M
[02/14 12:41:42     81s] (I)      Running track assignment and export wires
[02/14 12:41:42     81s] (I)      Delete wires for 121 nets 
[02/14 12:41:42     81s] (I)      ============= Track Assignment ============
[02/14 12:41:42     81s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.74 MB )
[02/14 12:41:42     81s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:41:42     81s] (I)      Run Multi-thread track assignment
[02/14 12:41:42     81s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.75 MB )
[02/14 12:41:42     81s] (I)      Started Export ( Curr Mem: 2.75 MB )
[02/14 12:41:42     81s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:41:42     81s] [NR-eGR] Total eGR-routed clock nets wire length: 263um, number of vias: 56
[02/14 12:41:42     81s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:41:42     81s] [NR-eGR]               Length (um)  Vias 
[02/14 12:41:42     81s] [NR-eGR] --------------------------------
[02/14 12:41:42     81s] [NR-eGR]  met1  (1H)          1141   386 
[02/14 12:41:42     81s] [NR-eGR]  met2  (2V)          7854   203 
[02/14 12:41:42     81s] [NR-eGR]  met3  (3H)          6976    49 
[02/14 12:41:42     81s] [NR-eGR]  met4  (4V)          1885    17 
[02/14 12:41:42     81s] [NR-eGR]  met5  (5H)            37     0 
[02/14 12:41:42     81s] [NR-eGR] --------------------------------
[02/14 12:41:42     81s] [NR-eGR]        Total        17893   655 
[02/14 12:41:42     81s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:41:42     81s] [NR-eGR] Total half perimeter of net bounding box: 17331um
[02/14 12:41:42     81s] [NR-eGR] Total length: 17893um, number of vias: 655
[02/14 12:41:42     81s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:41:42     81s] (I)      == Layer wire length by net rule ==
[02/14 12:41:42     81s] (I)                    Default 
[02/14 12:41:42     81s] (I)      ----------------------
[02/14 12:41:42     81s] (I)       met1  (1H)    1141um 
[02/14 12:41:42     81s] (I)       met2  (2V)    7854um 
[02/14 12:41:42     81s] (I)       met3  (3H)    6976um 
[02/14 12:41:42     81s] (I)       met4  (4V)    1885um 
[02/14 12:41:42     81s] (I)       met5  (5H)      37um 
[02/14 12:41:42     81s] (I)      ----------------------
[02/14 12:41:42     81s] (I)             Total  17893um 
[02/14 12:41:42     81s] (I)      == Layer via count by net rule ==
[02/14 12:41:42     81s] (I)                    Default 
[02/14 12:41:42     81s] (I)      ----------------------
[02/14 12:41:42     81s] (I)       met1  (1H)       386 
[02/14 12:41:42     81s] (I)       met2  (2V)       203 
[02/14 12:41:42     81s] (I)       met3  (3H)        49 
[02/14 12:41:42     81s] (I)       met4  (4V)        17 
[02/14 12:41:42     81s] (I)       met5  (5H)         0 
[02/14 12:41:42     81s] (I)      ----------------------
[02/14 12:41:42     81s] (I)             Total      655 
[02/14 12:41:42     81s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.00 sec, Curr Mem: 2.75 MB )
[02/14 12:41:42     81s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:41:42     81s] (I)      Global routing data unavailable, rerun eGR
[02/14 12:41:42     81s] (I)      Initializing eGR engine (regular)
[02/14 12:41:42     81s] Set min layer with design mode ( 1 )
[02/14 12:41:42     81s] Set max layer with design mode ( 5 )
[02/14 12:41:42     81s] (I)      clean place blk overflow:
[02/14 12:41:42     81s] (I)      H : enabled 1.00 0
[02/14 12:41:42     81s] (I)      V : enabled 1.00 0
[02/14 12:41:42     81s] Early Global Route wiring runtime: 0.02 seconds, mem = 2833.9M
[02/14 12:41:42     81s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.023, REAL:0.024, MEM:2833.9M, EPOCH TIME: 1771090902.220866
[02/14 12:41:42     81s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2833.9M, EPOCH TIME: 1771090902.221905
[02/14 12:41:42     81s] Deleting eGR PG blockage cache
[02/14 12:41:42     81s] Disable eGR PG blockage caching
[02/14 12:41:42     81s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2833.9M, EPOCH TIME: 1771090902.221970
[02/14 12:41:42     81s] Tdgp not enabled or already been cleared! skip clearing
[02/14 12:41:42     81s] 
[02/14 12:41:42     81s] *** Finished incrementalPlace (cpu=0:00:00.3, real=0:00:01.0)***
[02/14 12:41:42     81s] ***** Total cpu  0:0:3
[02/14 12:41:42     81s] ***** Total real time  0:0:5
[02/14 12:41:42     81s] Tdgp not enabled or already been cleared! skip clearing
[02/14 12:41:42     81s] **place_design ... cpu = 0: 0: 3, real = 0: 0: 5, mem = 2831.5M **
[02/14 12:41:42     81s] AAE DB initialization (MEM=2845.972656 CPU=0:00:00.0 REAL=0:00:00.0) 
[02/14 12:41:42     81s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:41:43     81s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:43     81s] UM:*                                                                   final
[02/14 12:41:43     81s] UM: Running design category ...
[02/14 12:41:43     81s] Cell counter_16bit LLGs are deleted
[02/14 12:41:43     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     81s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2846.5M, EPOCH TIME: 1771090903.027374
[02/14 12:41:43     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     81s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2846.5M, EPOCH TIME: 1771090903.027549
[02/14 12:41:43     81s] Max number of tech site patterns supported in site array is 256.
[02/14 12:41:43     81s] Core basic site is CoreSite
[02/14 12:41:43     81s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:41:43     81s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:41:43     81s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:41:43     81s] SiteArray: use 3,457,024 bytes
[02/14 12:41:43     81s] SiteArray: current memory after site array memory allocation 2846.3M
[02/14 12:41:43     81s] SiteArray: FP blocked sites are writable
[02/14 12:41:43     81s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:2846.3M, EPOCH TIME: 1771090903.039627
[02/14 12:41:43     81s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:41:43     81s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.008, REAL:0.008, MEM:2846.3M, EPOCH TIME: 1771090903.047595
[02/14 12:41:43     81s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:41:43     81s] Atter site array init, number of instance map data is 0.
[02/14 12:41:43     81s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.020, REAL:0.022, MEM:2846.3M, EPOCH TIME: 1771090903.049152
[02/14 12:41:43     81s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.022, REAL:0.024, MEM:2846.3M, EPOCH TIME: 1771090903.050933
[02/14 12:41:43     81s] Cell counter_16bit LLGs are deleted
[02/14 12:41:43     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     81s] # Resetting pin-track-align track data.
[02/14 12:41:43     81s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     81s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:41:43     82s] UM:           4.35              6                                      place_design
[02/14 12:41:43     82s] VSMManager cleared!
[02/14 12:41:43     82s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.4/0:00:05.9 (0.7), totSession cpu/real = 0:01:23.1/0:01:27.0 (1.0), mem = 2847.4M
[02/14 12:41:43     82s] 
[02/14 12:41:43     82s] =============================================================================================
[02/14 12:41:43     82s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         25.11-s102_1
[02/14 12:41:43     82s] =============================================================================================
[02/14 12:41:43     82s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:41:43     82s] ---------------------------------------------------------------------------------------------
[02/14 12:41:43     82s] [ CellServerInit         ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:41:43     82s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:41:43     82s] [ RefinePlace            ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:41:43     82s] [ InitialGlobalPlace     ]      1   0:00:03.1  (  52.6 % )     0:00:03.5 /  0:00:02.2    0.6
[02/14 12:41:43     82s] [ DetailPlaceInit        ]      3   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:41:43     82s] [ DPLegalizeMH           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:41:43     82s] [ IncrementalPlace       ]      1   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.3    0.7
[02/14 12:41:43     82s] [ EgrRoughEstimate       ]      3   0:00:00.4  (   6.1 % )     0:00:00.4 /  0:00:00.1    0.3
[02/14 12:41:43     82s] [ EarlyGlobalRoute       ]      2   0:00:00.4  (   6.8 % )     0:00:00.4 /  0:00:00.3    0.6
[02/14 12:41:43     82s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:41:43     82s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:41:43     82s] [ MISC                   ]          0:00:01.8  (  30.6 % )     0:00:01.8 /  0:00:01.8    1.0
[02/14 12:41:43     82s] ---------------------------------------------------------------------------------------------
[02/14 12:41:43     82s]  GlobalPlace #1 TOTAL               0:00:05.9  ( 100.0 % )     0:00:05.9 /  0:00:04.4    0.7
[02/14 12:41:43     82s] ---------------------------------------------------------------------------------------------
[02/14 12:41:43     82s] Enable CTE adjustment.
[02/14 12:41:43     82s] Enable Layer aware incrSKP.
[02/14 12:41:43     82s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 2847.6M, totSessionCpu=0:01:23 **
[02/14 12:41:43     82s] 
[02/14 12:41:43     82s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:41:43     82s] GigaOpt running with 1 threads.
[02/14 12:41:43     82s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:23.2/0:01:27.1 (1.0), mem = 2847.6M
[02/14 12:41:43     82s] **INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
[02/14 12:41:43     82s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:41:43     82s] Memory usage before memory release/compaction is 2849.3
[02/14 12:41:43     82s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:41:43     82s] Memory usage at beginning of DPlace-Init is 2849.3M.
[02/14 12:41:43     82s] OPERPROF: Starting DPlace-Init at level 1, MEM:2849.3M, EPOCH TIME: 1771090903.365848
[02/14 12:41:43     82s] Processing tracks to init pin-track alignment.
[02/14 12:41:43     82s] z: 2, totalTracks: 1
[02/14 12:41:43     82s] z: 4, totalTracks: 1
[02/14 12:41:43     82s] #spOpts: N=130 minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:41:43     82s] Cell counter_16bit LLGs are deleted
[02/14 12:41:43     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s] # Building counter_16bit llgBox search-tree.
[02/14 12:41:43     82s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2849.8M, EPOCH TIME: 1771090903.389320
[02/14 12:41:43     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2849.8M, EPOCH TIME: 1771090903.389456
[02/14 12:41:43     82s] Max number of tech site patterns supported in site array is 256.
[02/14 12:41:43     82s] Core basic site is CoreSite
[02/14 12:41:43     82s] After signature check, allow fast init is false, keep pre-filter is true.
[02/14 12:41:43     82s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[02/14 12:41:43     82s] SiteArray: non-trimmed site array dimensions = 300 x 2100
[02/14 12:41:43     82s] SiteArray: use 3,457,024 bytes
[02/14 12:41:43     82s] SiteArray: current memory after site array memory allocation 2849.6M
[02/14 12:41:43     82s] SiteArray: FP blocked sites are writable
[02/14 12:41:43     82s] Keep-away cache is enable on metals: 1-5
[02/14 12:41:43     82s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:41:43     82s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:2849.6M, EPOCH TIME: 1771090903.401030
[02/14 12:41:43     82s] Process 19651 (called=268 computed=25) wires and vias for routing blockage analysis
[02/14 12:41:43     82s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:0.008, REAL:0.008, MEM:2849.6M, EPOCH TIME: 1771090903.408956
[02/14 12:41:43     82s] SiteArray: number of non floorplan blocked sites for llg default is 630000
[02/14 12:41:43     82s] Atter site array init, number of instance map data is 0.
[02/14 12:41:43     82s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.020, REAL:0.021, MEM:2849.6M, EPOCH TIME: 1771090903.410554
[02/14 12:41:43     82s] 
[02/14 12:41:43     82s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:41:43     82s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:41:43     82s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.024, REAL:0.025, MEM:2849.8M, EPOCH TIME: 1771090903.413830
[02/14 12:41:43     82s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2849.8M, EPOCH TIME: 1771090903.413891
[02/14 12:41:43     82s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2849.8M, EPOCH TIME: 1771090903.414024
[02/14 12:41:43     82s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2849.8MB).
[02/14 12:41:43     82s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.052, REAL:0.054, MEM:2849.8M, EPOCH TIME: 1771090903.419846
[02/14 12:41:43     82s] [GPS] CheckCellPlaceLegality turned OFF
[02/14 12:41:43     82s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2849.8M, EPOCH TIME: 1771090903.420307
[02/14 12:41:43     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:41:43     82s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.001, MEM:2849.8M, EPOCH TIME: 1771090903.421622
[02/14 12:41:43     82s] Memory usage before memory release/compaction is 2849.8
[02/14 12:41:43     82s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:41:43     82s] Memory usage at end of DPlace-Cleanup is 2849.8M.
[02/14 12:41:43     82s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:41:43     82s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:41:43     82s] eee: pegSigSF=1.070000
[02/14 12:41:43     82s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:41:43     82s] Initializing multi-corner resistance tables ...
[02/14 12:41:43     82s] eee: Grid unit RC data computation started
[02/14 12:41:43     82s] eee: Grid unit RC data computation completed
[02/14 12:41:43     82s] eee: l=1 avDens=0.103913 usedTrk=7247.929396 availTrk=69750.000000 sigTrk=7247.929396
[02/14 12:41:43     82s] eee: l=2 avDens=0.016208 usedTrk=191.088720 availTrk=11790.000000 sigTrk=191.088720
[02/14 12:41:43     82s] eee: l=3 avDens=0.031546 usedTrk=211.959275 availTrk=6719.016393 sigTrk=211.959275
[02/14 12:41:43     82s] eee: l=4 avDens=0.026949 usedTrk=1445.842513 availTrk=53651.707317 sigTrk=1445.842513
[02/14 12:41:43     82s] eee: l=5 avDens=0.157150 usedTrk=1422.074178 availTrk=9049.180328 sigTrk=1422.074178
[02/14 12:41:43     82s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:41:43     82s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:41:43     82s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263702 uaWl=1.000000 uaWlH=0.102500 aWlH=0.000000 lMod=0 pMax=0.834200 pMod=82 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:41:43     82s] eee: NetCapCache creation started. (Current Mem: 2850.008M) 
[02/14 12:41:43     82s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2850.059M) 
[02/14 12:41:43     82s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:41:43     82s] eee: Metal Layers Info:
[02/14 12:41:43     82s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:41:43     82s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:41:43     82s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:41:43     82s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:41:43     82s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:41:43     82s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:41:43     82s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:41:43     82s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:41:43     82s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:41:43     82s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:41:43     82s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:41:43     82s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:41:43     82s] 
[02/14 12:41:43     82s] Creating Lib Analyzer ...
[02/14 12:41:43     82s] **Info: Design Mode has illegal Min Route Layer 1/[2,5].
[02/14 12:41:43     82s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:41:43     82s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:41:43     82s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:41:43     82s] 
[02/14 12:41:43     82s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:41:43     82s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:24 mem=2855.0M
[02/14 12:41:43     82s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:24 mem=2855.0M
[02/14 12:41:43     82s] Creating Lib Analyzer, finished. 
[02/14 12:41:43     82s] ### Creating TopoMgr, started
[02/14 12:41:43     82s] ### Creating TopoMgr, finished
[02/14 12:41:43     82s] #optDebug: Start CG creation (mem=2855.0M)
[02/14 12:41:43     82s]  ...initializing CG [02/14 12:41:43     82s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:41:43     82s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
ToF 2042.4130um
[02/14 12:41:43     82s] (cpu=0:00:00.3, mem=2902.1M)
[02/14 12:41:43     82s]  ...processing cgPrt (cpu=0:00:00.3, mem=2902.1M)
[02/14 12:41:43     82s]  ...processing cgEgp (cpu=0:00:00.3, mem=2902.1M)
[02/14 12:41:43     82s]  ...processing cgPbk (cpu=0:00:00.3, mem=2902.3M)
[02/14 12:41:43     82s]  ...processing cgNrb(cpu=0:00:00.3, mem=2902.3M)
[02/14 12:41:43     82s]  ...processing cgObs (cpu=0:00:00.3, mem=2902.3M)
[02/14 12:41:43     82s]  ...processing cgCon (cpu=0:00:00.3, mem=2902.3M)
[02/14 12:41:43     82s]  ...processing cgPdm (cpu=0:00:00.3, mem=2902.3M)
[02/14 12:41:43     82s] #optDebug: Finish CG creation (cpu=0:00:00.3, mem=2902.3M)
[02/14 12:41:44     82s] AAE DB initialization (MEM=2902.535156 CPU=0:00:00.0 REAL=0:00:01.0) 
[02/14 12:41:44     82s] #optDebug: fT-S <1 2 3 1 0>
[02/14 12:41:44     82s] Info: IPO magic value 0x8053BEEF.
[02/14 12:41:44     82s] Info: Using SynthesisEngine executable '/tools/software/cadence/ddi/latest/INNOVUS251/bin/innovus_'.
[02/14 12:41:44     82s]       (normalized executable '/tools/software/cadence/ddi/25.11.001/INNOVUS251/bin/innovus_')
[02/14 12:41:44     82s]       SynthesisEngine workers will not check out additional licenses.
[02/14 12:42:11     82s] **opt_design ... cpu = 0:00:01, real = 0:00:28, mem = 2903.0M, totSessionCpu=0:01:24 **
[02/14 12:42:11     82s] #optDebug: { P: 130 W: 4195 FE: standard PE: none LDR: 0.5}
[02/14 12:42:11     82s] *** opt_design -pre_cts ***
[02/14 12:42:11     82s] DRC Margin: user margin 0.0; extra margin 0.2
[02/14 12:42:11     82s] Setup Target Slack: user slack 0; extra slack 0.0
[02/14 12:42:11     82s] Hold Target Slack: user slack 0
[02/14 12:42:11     83s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/14 12:42:11     83s] Type 'man IMPOPT-3195' for more detail.
[02/14 12:42:11     83s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2903.1M, EPOCH TIME: 1771090931.272685
[02/14 12:42:11     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:11     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:11     83s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:11     83s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.010, REAL:0.010, MEM:2903.1M, EPOCH TIME: 1771090931.282564
[02/14 12:42:11     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:11     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:11     83s] Include MVT Delays for Hold Opt
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:42:11     83s] Deleting Lib Analyzer.
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] TimeStamp Deleting Cell Server End ...
[02/14 12:42:11     83s] Multi-VT timing optimization disabled based on library information.
[02/14 12:42:11     83s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:42:11     83s] Summary for sequential cells identification: 
[02/14 12:42:11     83s]   Identified SBFF number: 16
[02/14 12:42:11     83s]   Identified MBFF number: 0
[02/14 12:42:11     83s]   Identified SB Latch number: 2
[02/14 12:42:11     83s]   Identified MB Latch number: 0
[02/14 12:42:11     83s]   Not identified SBFF number: 0
[02/14 12:42:11     83s]   Not identified MBFF number: 0
[02/14 12:42:11     83s]   Not identified SB Latch number: 0
[02/14 12:42:11     83s]   Not identified MB Latch number: 0
[02/14 12:42:11     83s]   Number of sequential cells which are not FFs: 1
[02/14 12:42:11     83s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:42:11     83s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:42:11     83s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:42:11     83s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:42:11     83s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:42:11     83s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:42:11     83s] TLC MultiMap info (StdDelay):
[02/14 12:42:11     83s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:42:11     83s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:42:11     83s]  Setting StdDelay to: 37.6ps
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] TimeStamp Deleting Cell Server End ...
[02/14 12:42:11     83s] **INFO: Using Advanced Metric Collection system.
[02/14 12:42:11     83s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2904.3M, EPOCH TIME: 1771090931.552514
[02/14 12:42:11     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:11     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:11     83s] Cell counter_16bit LLGs are deleted
[02/14 12:42:11     83s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:11     83s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:11     83s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2899.7M, EPOCH TIME: 1771090931.553085
[02/14 12:42:11     83s] Memory usage before memory release/compaction is 2899.7
[02/14 12:42:11     83s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:11     83s] Memory usage at end of DPlace-Cleanup is 2899.7M.
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] Creating Lib Analyzer ...
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[02/14 12:42:11     83s] Summary for sequential cells identification: 
[02/14 12:42:11     83s]   Identified SBFF number: 16
[02/14 12:42:11     83s]   Identified MBFF number: 0
[02/14 12:42:11     83s]   Identified SB Latch number: 2
[02/14 12:42:11     83s]   Identified MB Latch number: 0
[02/14 12:42:11     83s]   Not identified SBFF number: 0
[02/14 12:42:11     83s]   Not identified MBFF number: 0
[02/14 12:42:11     83s]   Not identified SB Latch number: 0
[02/14 12:42:11     83s]   Not identified MB Latch number: 0
[02/14 12:42:11     83s]   Number of sequential cells which are not FFs: 1
[02/14 12:42:11     83s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:42:11     83s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:42:11     83s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:42:11     83s]  Visiting view : tt_v1.8_25C_Nominal_25_func
[02/14 12:42:11     83s]    : PowerDomain = none : Weighted F : unweighted  = 37.60 (1.000) with rcCorner = 0
[02/14 12:42:11     83s]    : PowerDomain = none : Weighted F : unweighted  = 29.80 (1.000) with rcCorner = -1
[02/14 12:42:11     83s] TLC MultiMap info (StdDelay):
[02/14 12:42:11     83s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + Nominal_25C := 37.6ps
[02/14 12:42:11     83s]   : tt_v1.8_25C_Nominal_25 + tt_v1.8_25C + 1 + no RcCorner := 29.8ps
[02/14 12:42:11     83s]  Setting StdDelay to: 37.6ps
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[02/14 12:42:11     83s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:42:11     83s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:42:11     83s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:42:11     83s] 
[02/14 12:42:11     83s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:11     83s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:25 mem=2903.8M
[02/14 12:42:11     83s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:25 mem=2903.8M
[02/14 12:42:11     83s] Creating Lib Analyzer, finished. 
[02/14 12:42:11     83s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:11     83s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:11     83s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:11     83s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:11     83s] {MMLU 0 0 131}
[02/14 12:42:11     83s] [oiLAM] Zs 5, 6
[02/14 12:42:11     83s] ### Creating LA Mngr. totSessionCpu=0:01:25 mem=2903.8M
[02/14 12:42:11     83s] ### Creating LA Mngr, finished. totSessionCpu=0:01:25 mem=2903.8M
[02/14 12:42:11     83s] Running pre-eGR process
[02/14 12:42:11     83s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:42:11     83s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:42:11     83s] (I)      Initializing eGR engine (regular)
[02/14 12:42:11     83s] [NR-eGR] Started Early Global Route ( Curr Mem: 2.78 MB )
[02/14 12:42:11     83s] Set min layer with design mode ( 1 )
[02/14 12:42:11     83s] Set max layer with design mode ( 5 )
[02/14 12:42:11     83s] (I)      clean place blk overflow:
[02/14 12:42:11     83s] (I)      H : enabled 1.00 0
[02/14 12:42:11     83s] (I)      V : enabled 1.00 0
[02/14 12:42:11     83s] (I)      Initializing eGR engine (regular)
[02/14 12:42:11     83s] Set min layer with design mode ( 1 )
[02/14 12:42:11     83s] Set max layer with design mode ( 5 )
[02/14 12:42:11     83s] (I)      clean place blk overflow:
[02/14 12:42:11     83s] (I)      H : enabled 1.00 0
[02/14 12:42:11     83s] (I)      V : enabled 1.00 0
[02/14 12:42:11     83s] (I)      Running eGR Regular flow
[02/14 12:42:11     83s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.78 MB )
[02/14 12:42:11     83s] (I)      # wire layers (front) : 6
[02/14 12:42:11     83s] (I)      # wire layers (back)  : 0
[02/14 12:42:11     83s] (I)      min wire layer : 1
[02/14 12:42:11     83s] (I)      max wire layer : 5
[02/14 12:42:11     83s] (I)      # cut layers (front) : 5
[02/14 12:42:11     83s] (I)      # cut layers (back)  : 0
[02/14 12:42:11     83s] (I)      min cut layer : 1
[02/14 12:42:11     83s] (I)      max cut layer : 4
[02/14 12:42:11     83s] (I)      ================================ Layers ================================
[02/14 12:42:11     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:11     83s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:42:11     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:11     83s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:42:11     83s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:42:11     83s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:42:11     83s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:42:11     83s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:42:11     83s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:42:11     83s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:42:11     83s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:42:11     83s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:42:11     83s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:42:11     83s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:42:11     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:11     83s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:42:11     83s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:42:11     83s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:11     83s] (I)      Started Import and model ( Curr Mem: 2.78 MB )
[02/14 12:42:11     83s] (I)      Number of ignored instance 0
[02/14 12:42:11     83s] (I)      Number of inbound cells 0
[02/14 12:42:11     83s] (I)      Number of opened ILM blockages 0
[02/14 12:42:11     83s] (I)      Number of instances temporarily fixed by detailed placement 0
[02/14 12:42:11     83s] (I)      numMoveCells=112, numMacros=0  numNoFlopBlockages=0  numPads=19  numMultiRowHeightInsts=0
[02/14 12:42:11     83s] (I)      cell height: 4140, count: 112
[02/14 12:42:11     83s] (I)      Number of nets = 121 ( 10 ignored )
[02/14 12:42:11     83s] (I)      Identified Clock instances: Flop 16, Clock buffer/inverter 0, Gate 0, Logic 0
[02/14 12:42:11     83s] (I)      == Non-default Options ==
[02/14 12:42:11     83s] (I)      Maximum routing layer                              : 5
[02/14 12:42:11     83s] (I)      Minimum routing layer                              : 1
[02/14 12:42:11     83s] (I)      Top routing layer                                  : 5
[02/14 12:42:11     83s] (I)      Bottom routing layer                               : 1
[02/14 12:42:11     83s] (I)      Buffering-aware routing                            : true
[02/14 12:42:11     83s] (I)      Spread congestion away from blockages              : true
[02/14 12:42:11     83s] (I)      Number of threads                                  : 1
[02/14 12:42:11     83s] (I)      Overflow penalty cost                              : 10
[02/14 12:42:11     83s] (I)      Punch through distance                             : 3234.860000
[02/14 12:42:11     83s] (I)      Source-to-sink ratio                               : 0.300000
[02/14 12:42:11     83s] (I)      Route tie net to shape                             : auto
[02/14 12:42:11     83s] (I)      Method to set GCell size                           : row
[02/14 12:42:11     83s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:42:11     83s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:42:11     83s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:42:11     83s] (I)      ============== Pin Summary ==============
[02/14 12:42:11     83s] (I)      +-------+--------+---------+------------+
[02/14 12:42:11     83s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:42:11     83s] (I)      +-------+--------+---------+------------+
[02/14 12:42:11     83s] (I)      |     1 |    373 |  100.00 |        Pin |
[02/14 12:42:11     83s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:42:11     83s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:42:11     83s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:42:11     83s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:42:11     83s] (I)      +-------+--------+---------+------------+
[02/14 12:42:11     83s] (I)      Custom ignore net properties:
[02/14 12:42:11     83s] (I)      1 : NotLegal
[02/14 12:42:11     83s] (I)      Default ignore net properties:
[02/14 12:42:11     83s] (I)      1 : Special
[02/14 12:42:11     83s] (I)      2 : Analog
[02/14 12:42:11     83s] (I)      3 : Fixed
[02/14 12:42:11     83s] (I)      4 : Skipped
[02/14 12:42:11     83s] (I)      5 : MixedSignal
[02/14 12:42:11     83s] (I)      Prerouted net properties:
[02/14 12:42:11     83s] (I)      1 : NotLegal
[02/14 12:42:11     83s] (I)      2 : Special
[02/14 12:42:11     83s] (I)      3 : Analog
[02/14 12:42:11     83s] (I)      4 : Fixed
[02/14 12:42:11     83s] (I)      5 : Skipped
[02/14 12:42:11     83s] (I)      6 : MixedSignal
[02/14 12:42:11     83s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:42:11     83s] (I)      Use row-based GCell size
[02/14 12:42:11     83s] (I)      Use row-based GCell align
[02/14 12:42:11     83s] (I)      layer 0 area = 83000
[02/14 12:42:11     83s] (I)      layer 1 area = 67600
[02/14 12:42:11     83s] (I)      layer 2 area = 240000
[02/14 12:42:11     83s] (I)      layer 3 area = 240000
[02/14 12:42:11     83s] (I)      layer 4 area = 4000000
[02/14 12:42:11     83s] (I)      GCell unit size   : 4140
[02/14 12:42:11     83s] (I)      GCell multiplier  : 1
[02/14 12:42:11     83s] (I)      GCell row height  : 4140
[02/14 12:42:11     83s] (I)      Actual row height : 4140
[02/14 12:42:11     83s] (I)      GCell align ref   : 29900 29900
[02/14 12:42:11     83s] [NR-eGR] Track table information for default rule: 
[02/14 12:42:11     83s] [NR-eGR] met1 has single uniform track structure
[02/14 12:42:11     83s] [NR-eGR] met2 has single uniform track structure
[02/14 12:42:11     83s] [NR-eGR] met3 has single uniform track structure
[02/14 12:42:11     83s] [NR-eGR] met4 has single uniform track structure
[02/14 12:42:11     83s] [NR-eGR] met5 has single uniform track structure
[02/14 12:42:11     83s] (I)      =============== Default via ===============
[02/14 12:42:11     83s] (I)      +---+------------------+------------------+
[02/14 12:42:11     83s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:42:11     83s] (I)      +---+------------------+------------------+
[02/14 12:42:11     83s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:42:11     83s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:42:11     83s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:42:11     83s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:42:11     83s] (I)      +---+------------------+------------------+
[02/14 12:42:11     83s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:42:11     83s] [NR-eGR] Read 42254 PG shapes
[02/14 12:42:11     83s] [NR-eGR] Read 0 clock shapes
[02/14 12:42:11     83s] [NR-eGR] Read 0 other shapes
[02/14 12:42:11     83s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:42:11     83s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:42:11     83s] [NR-eGR] #Instance Blockages : 1490
[02/14 12:42:11     83s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:42:11     83s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:42:11     83s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:42:11     83s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:42:11     83s] [NR-eGR] #Other Blockages    : 0
[02/14 12:42:11     83s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:42:11     83s] [NR-eGR] #prerouted nets         : 0
[02/14 12:42:11     83s] [NR-eGR] #prerouted special nets : 0
[02/14 12:42:11     83s] [NR-eGR] #prerouted wires        : 0
[02/14 12:42:11     83s] (I)        Front-side 121 ( ignored 0 )
[02/14 12:42:11     83s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:42:11     83s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:42:11     83s] (I)      handle routing halo
[02/14 12:42:11     83s] (I)      Reading macro buffers
[02/14 12:42:11     83s] (I)      Number of macro buffers: 0
[02/14 12:42:11     83s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:42:11     83s] [NR-eGR] Read 121 nets ( ignored 0 )
[02/14 12:42:11     83s] (I)      original grid = 248 x 315
[02/14 12:42:11     83s] (I)      merged grid = 248 x 315
[02/14 12:42:11     83s] (I)      Read Num Blocks=43744  Num Prerouted Wires=0  Num CS=0
[02/14 12:42:11     83s] (I)      Layer 0 (H) : #blockages 8875 : #preroutes 0
[02/14 12:42:11     83s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 0
[02/14 12:42:11     83s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 0
[02/14 12:42:11     83s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 0
[02/14 12:42:11     83s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:42:11     83s] (I)      Number of ignored nets                =      0
[02/14 12:42:11     83s] (I)      Number of connected nets              =      0
[02/14 12:42:11     83s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:42:11     83s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:42:11     83s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:42:11     83s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:42:11     83s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:42:11     83s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:42:11     83s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:42:11     83s] (I)      Constructing bin map
[02/14 12:42:11     83s] (I)      Initialize bin information with width=8280 height=8280
[02/14 12:42:11     83s] (I)      Done constructing bin map
[02/14 12:42:11     83s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/14 12:42:11     83s] (I)      Ndr track 0 does not exist
[02/14 12:42:11     83s] (I)      Ndr track 0 does not exist
[02/14 12:42:12     83s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:42:12     83s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:42:12     83s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:42:12     83s] (I)      Site width          :   460  (dbu)
[02/14 12:42:12     83s] (I)      Row height          :  4140  (dbu)
[02/14 12:42:12     83s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:42:12     83s] (I)      GCell width         :  4140  (dbu)
[02/14 12:42:12     83s] (I)      GCell height        :  4140  (dbu)
[02/14 12:42:12     83s] (I)      Grid                :   248   315     5
[02/14 12:42:12     83s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:42:12     83s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:42:12     83s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:42:12     83s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:42:12     83s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:42:12     83s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:42:12     83s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:42:12     83s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:42:12     83s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:42:12     83s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:42:12     83s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:42:12     83s] (I)      --------------------------------------------------------
[02/14 12:42:12     83s] 
[02/14 12:42:12     83s] [NR-eGR] == Routing rule table ==
[02/14 12:42:12     83s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:42:12     83s] [NR-eGR] ----------------------
[02/14 12:42:12     83s] [NR-eGR]   0                 1 
[02/14 12:42:12     83s] [NR-eGR]   1  (Default)    120 
[02/14 12:42:12     83s] (I)      ======== NDR :  =========
[02/14 12:42:12     83s] (I)      +--------------+--------+
[02/14 12:42:12     83s] (I)      |           ID |      0 |
[02/14 12:42:12     83s] (I)      |      Default |     no |
[02/14 12:42:12     83s] (I)      |  Clk Special |     no |
[02/14 12:42:12     83s] (I)      | Hard spacing |     no |
[02/14 12:42:12     83s] (I)      |    NDR track | (none) |
[02/14 12:42:12     83s] (I)      |      NDR via | (none) |
[02/14 12:42:12     83s] (I)      |  Extra space |      1 |
[02/14 12:42:12     83s] (I)      |      Shields |      0 |
[02/14 12:42:12     83s] (I)      |   Demand (H) |      2 |
[02/14 12:42:12     83s] (I)      |   Demand (V) |      2 |
[02/14 12:42:12     83s] (I)      |        #Nets |      1 |
[02/14 12:42:12     83s] (I)      +--------------+--------+
[02/14 12:42:12     83s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:12     83s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:42:12     83s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:12     83s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:42:12     83s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:42:12     83s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:42:12     83s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:42:12     83s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:42:12     83s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:12     83s] (I)      ==== NDR : (Default) ====
[02/14 12:42:12     83s] (I)      +--------------+--------+
[02/14 12:42:12     83s] (I)      |           ID |      1 |
[02/14 12:42:12     83s] (I)      |      Default |    yes |
[02/14 12:42:12     83s] (I)      |  Clk Special |     no |
[02/14 12:42:12     83s] (I)      | Hard spacing |     no |
[02/14 12:42:12     83s] (I)      |    NDR track | (none) |
[02/14 12:42:12     83s] (I)      |      NDR via | (none) |
[02/14 12:42:12     83s] (I)      |  Extra space |      0 |
[02/14 12:42:12     83s] (I)      |      Shields |      0 |
[02/14 12:42:12     83s] (I)      |   Demand (H) |      1 |
[02/14 12:42:12     83s] (I)      |   Demand (V) |      1 |
[02/14 12:42:12     83s] (I)      |        #Nets |    120 |
[02/14 12:42:12     83s] (I)      +--------------+--------+
[02/14 12:42:12     83s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:12     83s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:42:12     83s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:12     83s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:42:12     83s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:42:12     83s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:42:12     83s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:42:12     83s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:42:12     83s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:12     83s] (I)      =============== Blocked Tracks ===============
[02/14 12:42:12     83s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:12     83s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:42:12     83s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:12     83s] (I)      |     1 |  701592 |    73723 |        10.51% |
[02/14 12:42:12     83s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:42:12     83s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:42:12     83s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:42:12     83s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:42:12     83s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:12     83s] (I)      Finished Import and model ( CPU: 0.07 sec, Real: 0.15 sec, Curr Mem: 2.80 MB )
[02/14 12:42:12     83s] (I)      Reset routing kernel
[02/14 12:42:12     83s] (I)      Started Global Routing ( Curr Mem: 2.80 MB )
[02/14 12:42:12     83s] (I)      totalPins=382  totalGlobalPin=373 (97.64%)
[02/14 12:42:12     83s] (I)      ================= Net Group Info =================
[02/14 12:42:12     83s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:12     83s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:42:12     83s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:12     83s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[02/14 12:42:12     83s] (I)      |  2 |            120 |      met1(1) |   met5(5) |
[02/14 12:42:12     83s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:12     83s] (I)      total 2D Cap : 941225 = (502917 H, 438308 V)
[02/14 12:42:12     83s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/14 12:42:12     83s] (I)      init route region map
[02/14 12:42:12     83s] (I)      #blocked regions = 0
[02/14 12:42:12     83s] (I)      #non-blocked regions = 1
[02/14 12:42:12     83s] (I)      init safety region map
[02/14 12:42:12     83s] (I)      #blocked regions = 0
[02/14 12:42:12     83s] (I)      #non-blocked regions = 1
[02/14 12:42:12     83s] (I)      Adjusted 0 GCells for pin access
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1a Route ============
[02/14 12:42:12     83s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/14 12:42:12     83s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[02/14 12:42:12     83s] (I)      Usage: 61 = (35 H, 26 V) = (0.01% H, 0.01% V) = (1.449e+02um H, 1.076e+02um V)
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1b Route ============
[02/14 12:42:12     83s] (I)      Usage: 61 = (35 H, 26 V) = (0.01% H, 0.01% V) = (1.449e+02um H, 1.076e+02um V)
[02/14 12:42:12     83s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.525400e+02um
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1c Route ============
[02/14 12:42:12     83s] (I)      Level2 Grid: 50 x 63
[02/14 12:42:12     83s] (I)      Usage: 61 = (35 H, 26 V) = (0.01% H, 0.01% V) = (1.449e+02um H, 1.076e+02um V)
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1d Route ============
[02/14 12:42:12     83s] (I)      Usage: 62 = (36 H, 26 V) = (0.01% H, 0.01% V) = (1.490e+02um H, 1.076e+02um V)
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1e Route ============
[02/14 12:42:12     83s] (I)      Usage: 62 = (36 H, 26 V) = (0.01% H, 0.01% V) = (1.490e+02um H, 1.076e+02um V)
[02/14 12:42:12     83s] (I)      #Nets         : 1
[02/14 12:42:12     83s] (I)      #Relaxed nets : 0
[02/14 12:42:12     83s] (I)      Wire length   : 62
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1l Route ============
[02/14 12:42:12     83s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566800e+02um
[02/14 12:42:12     83s] (I)      total 2D Cap : 2295371 = (1189275 H, 1106096 V)
[02/14 12:42:12     83s] (I)      total 2D Demand : 157 = (89 H, 68 V)
[02/14 12:42:12     83s] (I)      init route region map
[02/14 12:42:12     83s] (I)      #blocked regions = 0
[02/14 12:42:12     83s] (I)      #non-blocked regions = 1
[02/14 12:42:12     83s] (I)      init safety region map
[02/14 12:42:12     83s] (I)      #blocked regions = 0
[02/14 12:42:12     83s] (I)      #non-blocked regions = 1
[02/14 12:42:12     83s] (I)      #blocked areas for congestion spreading : 0
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] [NR-eGR] Layer group 2: route 120 net(s) in layer range [1, 5]
[02/14 12:42:12     83s] (I)      ============  Phase 1a Route ============
[02/14 12:42:12     83s] (I)      Usage: 4274 = (1948 H, 2326 V) = (0.16% H, 0.21% V) = (8.065e+03um H, 9.630e+03um V)
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1b Route ============
[02/14 12:42:12     83s] (I)      Usage: 4274 = (1948 H, 2326 V) = (0.16% H, 0.21% V) = (8.065e+03um H, 9.630e+03um V)
[02/14 12:42:12     83s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.769436e+04um
[02/14 12:42:12     83s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:42:12     83s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1c Route ============
[02/14 12:42:12     83s] (I)      Usage: 4274 = (1948 H, 2326 V) = (0.16% H, 0.21% V) = (8.065e+03um H, 9.630e+03um V)
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1d Route ============
[02/14 12:42:12     83s] (I)      Usage: 4274 = (1948 H, 2326 V) = (0.16% H, 0.21% V) = (8.065e+03um H, 9.630e+03um V)
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1e Route ============
[02/14 12:42:12     83s] (I)      Usage: 4274 = (1948 H, 2326 V) = (0.16% H, 0.21% V) = (8.065e+03um H, 9.630e+03um V)
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] (I)      ============  Phase 1l Route ============
[02/14 12:42:12     83s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.769436e+04um
[02/14 12:42:12     83s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:42:12     83s] (I)      Layer  1:     625284       216         1         819      699426    ( 0.12%) 
[02/14 12:42:12     83s] (I)      Layer  2:     678510      1715         0           0      700848    ( 0.00%) 
[02/14 12:42:12     83s] (I)      Layer  3:     507221      1885         4           0      528054    ( 0.00%) 
[02/14 12:42:12     83s] (I)      Layer  4:     436699       710         3       14493      509718    ( 2.76%) 
[02/14 12:42:12     83s] (I)      Layer  5:      57884         5         0       28451       59558    (32.33%) 
[02/14 12:42:12     83s] (I)      Total:       2305598      4531         8       43762     2497603    ( 1.72%) 
[02/14 12:42:12     83s] (I)      
[02/14 12:42:12     83s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:42:12     83s] [NR-eGR]                        OverCon           OverCon            
[02/14 12:42:12     83s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/14 12:42:12     83s] [NR-eGR]        Layer             (1-2)               (3)    OverCon
[02/14 12:42:12     83s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:42:12     83s] [NR-eGR]    met1 ( 1)         1( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:12     83s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:12     83s] [NR-eGR]    met3 ( 3)         3( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:12     83s] [NR-eGR]    met4 ( 4)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:42:12     83s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:12     83s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:42:12     83s] [NR-eGR]        Total         4( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:42:12     83s] [NR-eGR] 
[02/14 12:42:12     83s] (I)      Finished Global Routing ( CPU: 0.11 sec, Real: 0.15 sec, Curr Mem: 2.81 MB )
[02/14 12:42:12     83s] (I)      Updating congestion map
[02/14 12:42:12     83s] (I)      total 2D Cap : 2318078 = (1196266 H, 1121812 V)
[02/14 12:42:12     83s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:42:12     83s] (I)      Running track assignment and export wires
[02/14 12:42:12     83s] (I)      Delete wires for 121 nets 
[02/14 12:42:12     83s] (I)      ============= Track Assignment ============
[02/14 12:42:12     83s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.80 MB )
[02/14 12:42:12     83s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:42:12     83s] (I)      Run Multi-thread track assignment
[02/14 12:42:12     84s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.80 MB )
[02/14 12:42:12     84s] (I)      Started Export ( Curr Mem: 2.80 MB )
[02/14 12:42:12     84s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:42:12     84s] [NR-eGR] Total eGR-routed clock nets wire length: 265um, number of vias: 58
[02/14 12:42:12     84s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:42:12     84s] [NR-eGR]               Length (um)  Vias 
[02/14 12:42:12     84s] [NR-eGR] --------------------------------
[02/14 12:42:12     84s] [NR-eGR]  met1  (1H)          1273   382 
[02/14 12:42:12     84s] [NR-eGR]  met2  (2V)          6985   209 
[02/14 12:42:12     84s] [NR-eGR]  met3  (3H)          6903    56 
[02/14 12:42:12     84s] [NR-eGR]  met4  (4V)          2706    13 
[02/14 12:42:12     84s] [NR-eGR]  met5  (5H)            30     0 
[02/14 12:42:12     84s] [NR-eGR] --------------------------------
[02/14 12:42:12     84s] [NR-eGR]        Total        17897   660 
[02/14 12:42:12     84s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:42:12     84s] [NR-eGR] Total half perimeter of net bounding box: 17331um
[02/14 12:42:12     84s] [NR-eGR] Total length: 17897um, number of vias: 660
[02/14 12:42:12     84s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:42:12     84s] (I)      == Layer wire length by net rule ==
[02/14 12:42:12     84s] (I)                    Default 
[02/14 12:42:12     84s] (I)      ----------------------
[02/14 12:42:12     84s] (I)       met1  (1H)    1273um 
[02/14 12:42:12     84s] (I)       met2  (2V)    6985um 
[02/14 12:42:12     84s] (I)       met3  (3H)    6903um 
[02/14 12:42:12     84s] (I)       met4  (4V)    2706um 
[02/14 12:42:12     84s] (I)       met5  (5H)      30um 
[02/14 12:42:12     84s] (I)      ----------------------
[02/14 12:42:12     84s] (I)             Total  17897um 
[02/14 12:42:12     84s] (I)      == Layer via count by net rule ==
[02/14 12:42:12     84s] (I)                    Default 
[02/14 12:42:12     84s] (I)      ----------------------
[02/14 12:42:12     84s] (I)       met1  (1H)       382 
[02/14 12:42:12     84s] (I)       met2  (2V)       209 
[02/14 12:42:12     84s] (I)       met3  (3H)        56 
[02/14 12:42:12     84s] (I)       met4  (4V)        13 
[02/14 12:42:12     84s] (I)       met5  (5H)         0 
[02/14 12:42:12     84s] (I)      ----------------------
[02/14 12:42:12     84s] (I)             Total      660 
[02/14 12:42:12     84s] (I)      Finished Export ( CPU: 0.00 sec, Real: 0.01 sec, Curr Mem: 2.80 MB )
[02/14 12:42:12     84s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:42:12     84s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.29 sec, Real: 0.43 sec, Curr Mem: 2.80 MB )
[02/14 12:42:12     84s] [NR-eGR] Finished Early Global Route ( CPU: 0.30 sec, Real: 0.44 sec, Curr Mem: 2.79 MB )
[02/14 12:42:12     84s] (I)      =========================================== Runtime Summary ============================================
[02/14 12:42:12     84s] (I)       Step                                                       %      Start     Finish      Real       CPU 
[02/14 12:42:12     84s] (I)      --------------------------------------------------------------------------------------------------------
[02/14 12:42:12     84s] (I)       Early Global Route                                   100.00%  32.12 sec  32.56 sec  0.44 sec  0.30 sec 
[02/14 12:42:12     84s] (I)       +-Early Global Route kernel                           98.68%  32.13 sec  32.56 sec  0.43 sec  0.29 sec 
[02/14 12:42:12     84s] (I)       | +-Import and model                                  35.42%  32.15 sec  32.30 sec  0.15 sec  0.07 sec 
[02/14 12:42:12     84s] (I)       | | +-Create place DB                                  0.55%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Import place data                              0.53%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read instances and placement                 0.28%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read nets                                    0.09%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read rows                                    0.02%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read module constraints                      0.00%  32.15 sec  32.15 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Create route DB                                 14.93%  32.15 sec  32.22 sec  0.06 sec  0.05 sec 
[02/14 12:42:12     84s] (I)       | | | +-Import route data (1T)                        14.57%  32.15 sec  32.22 sec  0.06 sec  0.05 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read blockages ( Layer 1-5 )                 1.31%  32.16 sec  32.17 sec  0.01 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Read routing blockages                     0.00%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Read bump blockages                        0.00%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Read instance blockages                    0.07%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Read PG blockages                          0.10%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | | +-Allocate memory for PG via list          0.04%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Read clock blockages                       0.09%  32.16 sec  32.16 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Read other blockages                       0.10%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Read halo blockages                        0.00%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Read boundary cut boxes                    0.00%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read blackboxes                              0.07%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read prerouted                               0.25%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read nets                                    0.03%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Set up via pillars                           0.01%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Read net priorities                          0.13%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Initialize 3D grid graph                     0.46%  32.17 sec  32.17 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Model blockage capacity                      8.68%  32.17 sec  32.21 sec  0.04 sec  0.04 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Initialize 3D capacity                     8.23%  32.17 sec  32.21 sec  0.04 sec  0.04 sec 
[02/14 12:42:12     84s] (I)       | | +-Read aux data                                    1.04%  32.22 sec  32.22 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Others data preparation                          0.00%  32.22 sec  32.22 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Create route kernel                             18.74%  32.22 sec  32.30 sec  0.08 sec  0.01 sec 
[02/14 12:42:12     84s] (I)       | +-Global Routing                                    33.32%  32.30 sec  32.45 sec  0.15 sec  0.11 sec 
[02/14 12:42:12     84s] (I)       | | +-Initialization                                   0.89%  32.30 sec  32.31 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Net group 1                                      9.84%  32.31 sec  32.36 sec  0.04 sec  0.04 sec 
[02/14 12:42:12     84s] (I)       | | | +-Generate topology                              0.01%  32.31 sec  32.31 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1a                                       0.49%  32.34 sec  32.34 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Pattern routing (1T)                         0.17%  32.34 sec  32.34 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Pattern Routing Avoiding Blockages           0.29%  32.34 sec  32.34 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1b                                       0.48%  32.34 sec  32.34 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Monotonic routing (1T)                       0.27%  32.34 sec  32.34 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1c                                       1.53%  32.34 sec  32.35 sec  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Two level Routing                            1.51%  32.34 sec  32.35 sec  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Two Level Routing (Regular)                0.58%  32.35 sec  32.35 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Two Level Routing (Strong)                 0.53%  32.35 sec  32.35 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Two Level Routing ( Reach Aware Clean )    0.11%  32.35 sec  32.35 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1d                                       0.61%  32.35 sec  32.35 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Detoured routing (1T)                        0.58%  32.35 sec  32.35 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1e                                       0.26%  32.35 sec  32.36 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Route legalization                           0.03%  32.35 sec  32.35 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Legalize Blockage Violations               0.00%  32.35 sec  32.35 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Legalize Reach Aware Violations            0.00%  32.35 sec  32.35 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1l                                       0.04%  32.36 sec  32.36 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Layer assignment (1T)                        0.02%  32.36 sec  32.36 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Net group 2                                     12.81%  32.36 sec  32.41 sec  0.06 sec  0.05 sec 
[02/14 12:42:12     84s] (I)       | | | +-Generate topology                              0.07%  32.36 sec  32.36 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1a                                       0.96%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Pattern routing (1T)                         0.37%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Add via demand to 2D                         0.54%  32.39 sec  32.39 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1b                                       0.90%  32.39 sec  32.40 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1c                                       0.08%  32.40 sec  32.40 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1d                                       0.08%  32.40 sec  32.40 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1e                                       0.25%  32.40 sec  32.40 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Route legalization                           0.02%  32.40 sec  32.40 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | | | +-Legalize Reach Aware Violations            0.00%  32.40 sec  32.40 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Phase 1l                                       2.68%  32.40 sec  32.41 sec  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)       | | | | +-Layer assignment (1T)                        1.50%  32.40 sec  32.41 sec  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)       | +-Export cong map                                   19.76%  32.45 sec  32.53 sec  0.09 sec  0.09 sec 
[02/14 12:42:12     84s] (I)       | | +-Export 2D cong map                               9.35%  32.49 sec  32.53 sec  0.04 sec  0.04 sec 
[02/14 12:42:12     84s] (I)       | +-Extract Global 3D Wires                            0.04%  32.54 sec  32.54 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | +-Track Assignment (1T)                              3.98%  32.54 sec  32.55 sec  0.02 sec  0.02 sec 
[02/14 12:42:12     84s] (I)       | | +-Initialization                                   0.09%  32.54 sec  32.54 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Track Assignment Kernel                          3.76%  32.54 sec  32.55 sec  0.02 sec  0.02 sec 
[02/14 12:42:12     84s] (I)       | | +-Free Memory                                      0.00%  32.55 sec  32.55 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | +-Export                                             1.38%  32.55 sec  32.56 sec  0.01 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Export DB wires                                  0.19%  32.55 sec  32.55 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Export all nets                                0.12%  32.55 sec  32.55 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | | +-Set wire vias                                  0.03%  32.55 sec  32.55 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Report wirelength                                1.08%  32.55 sec  32.56 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Update net boxes                                 0.05%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | | +-Update timing                                    0.00%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)       | +-Postprocess design                                 0.11%  32.56 sec  32.56 sec  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)      ========================== Summary by functions ==========================
[02/14 12:42:12     84s] (I)       Lv  Step                                           %      Real       CPU 
[02/14 12:42:12     84s] (I)      --------------------------------------------------------------------------
[02/14 12:42:12     84s] (I)        0  Early Global Route                       100.00%  0.44 sec  0.30 sec 
[02/14 12:42:12     84s] (I)        1  Early Global Route kernel                 98.68%  0.43 sec  0.29 sec 
[02/14 12:42:12     84s] (I)        2  Import and model                          35.42%  0.15 sec  0.07 sec 
[02/14 12:42:12     84s] (I)        2  Global Routing                            33.32%  0.15 sec  0.11 sec 
[02/14 12:42:12     84s] (I)        2  Export cong map                           19.76%  0.09 sec  0.09 sec 
[02/14 12:42:12     84s] (I)        2  Track Assignment (1T)                      3.98%  0.02 sec  0.02 sec 
[02/14 12:42:12     84s] (I)        2  Export                                     1.38%  0.01 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        2  Postprocess design                         0.11%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        2  Extract Global 3D Wires                    0.04%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Create route kernel                       18.74%  0.08 sec  0.01 sec 
[02/14 12:42:12     84s] (I)        3  Create route DB                           14.93%  0.06 sec  0.05 sec 
[02/14 12:42:12     84s] (I)        3  Net group 2                               12.81%  0.06 sec  0.05 sec 
[02/14 12:42:12     84s] (I)        3  Net group 1                                9.84%  0.04 sec  0.04 sec 
[02/14 12:42:12     84s] (I)        3  Export 2D cong map                         9.35%  0.04 sec  0.04 sec 
[02/14 12:42:12     84s] (I)        3  Track Assignment Kernel                    3.76%  0.02 sec  0.02 sec 
[02/14 12:42:12     84s] (I)        3  Report wirelength                          1.08%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Read aux data                              1.04%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Initialization                             0.98%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Create place DB                            0.55%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Export DB wires                            0.19%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Update net boxes                           0.05%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Others data preparation                    0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Update timing                              0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        3  Free Memory                                0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        4  Import route data (1T)                    14.57%  0.06 sec  0.05 sec 
[02/14 12:42:12     84s] (I)        4  Phase 1l                                   2.72%  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)        4  Phase 1c                                   1.61%  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)        4  Phase 1a                                   1.46%  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)        4  Phase 1b                                   1.37%  0.01 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        4  Phase 1d                                   0.68%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        4  Import place data                          0.53%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        4  Phase 1e                                   0.51%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        4  Export all nets                            0.12%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        4  Generate topology                          0.07%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        4  Set wire vias                              0.03%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Model blockage capacity                    8.68%  0.04 sec  0.04 sec 
[02/14 12:42:12     84s] (I)        5  Layer assignment (1T)                      1.53%  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)        5  Two level Routing                          1.51%  0.01 sec  0.01 sec 
[02/14 12:42:12     84s] (I)        5  Read blockages ( Layer 1-5 )               1.31%  0.01 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Detoured routing (1T)                      0.58%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Add via demand to 2D                       0.54%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Pattern routing (1T)                       0.53%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Initialize 3D grid graph                   0.46%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Pattern Routing Avoiding Blockages         0.29%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Read instances and placement               0.28%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Monotonic routing (1T)                     0.27%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Read prerouted                             0.25%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Read net priorities                        0.13%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Read nets                                  0.12%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Read blackboxes                            0.07%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Route legalization                         0.05%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Read rows                                  0.02%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Set up via pillars                         0.01%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        5  Read module constraints                    0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Initialize 3D capacity                     8.23%  0.04 sec  0.04 sec 
[02/14 12:42:12     84s] (I)        6  Two Level Routing (Regular)                0.58%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Two Level Routing (Strong)                 0.53%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Two Level Routing ( Reach Aware Clean )    0.11%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Read other blockages                       0.10%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Read PG blockages                          0.10%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Read clock blockages                       0.09%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Read instance blockages                    0.07%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Legalize Reach Aware Violations            0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Read halo blockages                        0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Legalize Blockage Violations               0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Read routing blockages                     0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Read bump blockages                        0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        6  Read boundary cut boxes                    0.00%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] (I)        7  Allocate memory for PG via list            0.04%  0.00 sec  0.00 sec 
[02/14 12:42:12     84s] Running post-eGR process
[02/14 12:42:12     84s] Extraction called for design 'counter_16bit' of instances=112 and nets=133 using extraction engine 'pre_route' .
[02/14 12:42:12     84s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:42:12     84s] RC Extraction called in multi-corner(1) mode.
[02/14 12:42:12     84s] RCMode: PreRoute
[02/14 12:42:12     84s]       RC Corner Indexes            0   
[02/14 12:42:12     84s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:42:12     84s] Resistance Scaling Factor    : 1.00000 
[02/14 12:42:12     84s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:42:12     84s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:42:12     84s] Shrink Factor                : 1.00000
[02/14 12:42:12     84s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/14 12:42:12     84s] Using Quantus QRC technology file ...
[02/14 12:42:12     84s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:42:12     84s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:42:12     84s] eee: pegSigSF=1.070000
[02/14 12:42:12     84s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:42:12     84s] Initializing multi-corner resistance tables ...
[02/14 12:42:12     84s] eee: Grid unit RC data computation started
[02/14 12:42:12     84s] eee: Grid unit RC data computation completed
[02/14 12:42:12     84s] eee: l=1 avDens=0.103959 usedTrk=7251.113332 availTrk=69750.000000 sigTrk=7251.113332
[02/14 12:42:12     84s] eee: l=2 avDens=0.016823 usedTrk=169.571691 availTrk=10080.000000 sigTrk=169.571691
[02/14 12:42:12     84s] eee: l=3 avDens=0.023956 usedTrk=195.105991 availTrk=8144.262295 sigTrk=195.105991
[02/14 12:42:12     84s] eee: l=4 avDens=0.027268 usedTrk=1462.953842 availTrk=53651.707317 sigTrk=1462.953842
[02/14 12:42:12     84s] eee: l=5 avDens=0.157130 usedTrk=1421.894589 availTrk=9049.180328 sigTrk=1421.894589
[02/14 12:42:12     84s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:12     84s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:42:12     84s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263212 uaWl=1.000000 uaWlH=0.149000 aWlH=0.000000 lMod=0 pMax=0.843500 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:42:12     84s] eee: NetCapCache creation started. (Current Mem: 2906.941M) 
[02/14 12:42:12     84s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2906.941M) 
[02/14 12:42:12     84s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:42:12     84s] eee: Metal Layers Info:
[02/14 12:42:12     84s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:42:12     84s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:42:12     84s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:42:12     84s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:42:12     84s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:42:12     84s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:42:12     84s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:42:12     84s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:42:12     84s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:42:12     84s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:42:12     84s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:42:12     84s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:42:12     84s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2906.941M)
[02/14 12:42:12     84s] Cell counter_16bit LLGs are deleted
[02/14 12:42:12     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:12     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:12     84s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2907.1M, EPOCH TIME: 1771090932.545154
[02/14 12:42:12     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:12     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:12     84s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:2907.1M, EPOCH TIME: 1771090932.545373
[02/14 12:42:12     84s] Max number of tech site patterns supported in site array is 256.
[02/14 12:42:12     84s] Core basic site is CoreSite
[02/14 12:42:12     84s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:42:12     84s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:42:12     84s] Fast DP-INIT is on for default
[02/14 12:42:12     84s] Atter site array init, number of instance map data is 0.
[02/14 12:42:12     84s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:0.009, REAL:0.010, MEM:2907.1M, EPOCH TIME: 1771090932.555034
[02/14 12:42:12     84s] 
[02/14 12:42:12     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:12     84s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:12     84s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.013, REAL:0.013, MEM:2907.1M, EPOCH TIME: 1771090932.558336
[02/14 12:42:12     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:12     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:12     84s] Starting delay calculation for Setup views
[02/14 12:42:12     84s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:42:12     84s] #################################################################################
[02/14 12:42:12     84s] # Design Stage: PreRoute
[02/14 12:42:12     84s] # Design Name: counter_16bit
[02/14 12:42:12     84s] # Design Mode: 130nm
[02/14 12:42:12     84s] # Analysis Mode: MMMC OCV 
[02/14 12:42:12     84s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:42:12     84s] # Signoff Settings: SI Off 
[02/14 12:42:12     84s] #################################################################################
[02/14 12:42:12     84s] Calculate early delays in OCV mode...
[02/14 12:42:12     84s] Calculate late delays in OCV mode...
[02/14 12:42:12     84s] Topological Sorting (REAL = 0:00:00.0, MEM = 2940.3M, InitMEM = 2939.9M)
[02/14 12:42:12     84s] Start delay calculation (fullDC) (1 T). (MEM=2940.29)
[02/14 12:42:12     84s] Start AAE Lib Loading. (MEM=2949.035156)
[02/14 12:42:12     84s] End AAE Lib Loading. (MEM=2952.125000 CPU=0:00:00.0 Real=0:00:00.0)
[02/14 12:42:12     84s] End AAE Lib Interpolated Model. (MEM=2952.125000 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:42:12     84s] Total number of fetched objects 131
[02/14 12:42:12     84s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:42:12     84s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:42:12     84s] End delay calculation. (MEM=2969.22 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:42:12     84s] End delay calculation (fullDC). (MEM=2961.68 CPU=0:00:00.3 REAL=0:00:00.0)
[02/14 12:42:12     84s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 2961.7M) ***
[02/14 12:42:13     84s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:01:26 mem=2984.1M)
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] OptSummary:
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] ------------------------------------------------------------------
[02/14 12:42:13     84s]              Initial Summary
[02/14 12:42:13     84s] ------------------------------------------------------------------
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] Setup views included:
[02/14 12:42:13     84s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] +--------------------+---------+
[02/14 12:42:13     84s] |     Setup mode     |   all   |
[02/14 12:42:13     84s] +--------------------+---------+
[02/14 12:42:13     84s] |           WNS (ns):| -1.110  |
[02/14 12:42:13     84s] |           TNS (ns):| -7.052  |
[02/14 12:42:13     84s] |    Violating Paths:|   15    |
[02/14 12:42:13     84s] |          All Paths:|   32    |
[02/14 12:42:13     84s] +--------------------+----[02/14 12:42:13     84s] 
-----+
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] +----------------+-------------------------------+------------------+
[02/14 12:42:13     84s] |                |              Real             |       Total      |
[02/14 12:42:13     84s] |    DRVs        +------------------+------------+------------------|
[02/14 12:42:13     84s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:42:13     84s] +----------------+------------------+------------+------------------+
[02/14 12:42:13     84s] |   max_cap      |      1 (1)       |   -0.111   |      1 (1)       |
[02/14 12:42:13     84s] |   max_tran     |      2 (6)       |   -0.717   |      2 (6)       |
[02/14 12:42:13     84s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:42:13     84s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:42:13     84s] +----------------+------------------+------------+------------------+
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] Density: 0.168%
[02/14 12:42:13     84s] ------------------------------------------------------------------
[02/14 12:42:13     84s] **opt_design ... cpu = 0:00:02, real = 0:00:30, mem = 2963.4M, totSessionCpu=0:01:26 **
[02/14 12:42:13     84s] Begin: Collecting metrics
[02/14 12:42:13     84s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | -1.110 |  -7 |        0.17 | 0:00:01  |        2963 |    2 |   1 |
 ------------------------------------------------------------------------------------ 
[02/14 12:42:13     84s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2987.7M, current mem=2963.4M)

[02/14 12:42:13     84s] End: Collecting metrics
[02/14 12:42:13     84s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:30.0 (0.1), totSession cpu/real = 0:01:25.8/0:01:57.1 (0.7), mem = 2963.4M
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] =============================================================================================
[02/14 12:42:13     84s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             25.11-s102_1
[02/14 12:42:13     84s] =============================================================================================
[02/14 12:42:13     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:13     84s] ---------------------------------------------------------------------------------------------
[02/14 12:42:13     84s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    0.8
[02/14 12:42:13     84s] [ OptSummaryReport       ]      1   0:00:00.0  (   0.1 % )     0:00:00.6 /  0:00:00.5    0.8
[02/14 12:42:13     84s] [ MetricReport           ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:42:13     84s] [ DrvReport              ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:42:13     84s] [ CellServerInit         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:13     84s] [ LibAnalyzerInit        ]      2   0:00:00.4  (   1.5 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:42:13     84s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:42:13     84s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:42:13     84s] [ ChannelGraphInit       ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:42:13     84s] [ MetricInit             ]      1   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.1
[02/14 12:42:13     84s] [ DetailPlaceInit        ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.9
[02/14 12:42:13     84s] [ EarlyGlobalRoute       ]      1   0:00:00.6  (   1.9 % )     0:00:00.6 /  0:00:00.3    0.5
[02/14 12:42:13     84s] [ ExtractRC              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:42:13     84s] [ UpdateTimingGraph      ]      1   0:00:00.1  (   0.4 % )     0:00:00.6 /  0:00:00.5    0.8
[02/14 12:42:13     84s] [ FullDelayCalc          ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.3    0.7
[02/14 12:42:13     84s] [ TimingUpdate           ]      2   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.8
[02/14 12:42:13     84s] [ TimingReport           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.6
[02/14 12:42:13     84s] [ MISC                   ]          0:00:27.6  (  91.9 % )     0:00:27.6 /  0:00:00.6    0.0
[02/14 12:42:13     84s] ---------------------------------------------------------------------------------------------
[02/14 12:42:13     84s]  InitOpt #1 TOTAL                   0:00:30.0  ( 100.0 % )     0:00:30.0 /  0:00:02.7    0.1
[02/14 12:42:13     84s] ---------------------------------------------------------------------------------------------
[02/14 12:42:13     84s] ** INFO : this run is activating medium effort placeOptDesign flow
[02/14 12:42:13     84s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:42:13     84s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:26 mem=2963.4M
[02/14 12:42:13     84s] Memory usage before memory release/compaction is 2963.4
[02/14 12:42:13     84s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:13     84s] Memory usage at beginning of DPlace-Init is 2963.4M.
[02/14 12:42:13     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:2963.4M, EPOCH TIME: 1771090933.360983
[02/14 12:42:13     84s] Processing tracks to init pin-track alignment.
[02/14 12:42:13     84s] z: 2, totalTracks: 1
[02/14 12:42:13     84s] z: 4, totalTracks: 1
[02/14 12:42:13     84s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:13     84s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2963.5M, EPOCH TIME: 1771090933.392430
[02/14 12:42:13     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:13     84s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:13     84s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2964.2M, EPOCH TIME: 1771090933.401165
[02/14 12:42:13     84s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2964.2M, EPOCH TIME: 1771090933.401231
[02/14 12:42:13     84s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2964.2M, EPOCH TIME: 1771090933.401364
[02/14 12:42:13     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2964.2MB).
[02/14 12:42:13     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.041, MEM:2964.2M, EPOCH TIME: 1771090933.401825
[02/14 12:42:13     84s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=2964.3M
[02/14 12:42:13     84s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2964.3M, EPOCH TIME: 1771090933.402656
[02/14 12:42:13     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:2964.3M, EPOCH TIME: 1771090933.404502
[02/14 12:42:13     84s] Memory usage before memory release/compaction is 2964.3
[02/14 12:42:13     84s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:13     84s] Memory usage at end of DPlace-Cleanup is 2964.3M.
[02/14 12:42:13     84s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:42:13     84s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:26 mem=2964.3M
[02/14 12:42:13     84s] Memory usage before memory release/compaction is 2964.3
[02/14 12:42:13     84s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:13     84s] Memory usage at beginning of DPlace-Init is 2964.3M.
[02/14 12:42:13     84s] OPERPROF: Starting DPlace-Init at level 1, MEM:2964.3M, EPOCH TIME: 1771090933.406167
[02/14 12:42:13     84s] Processing tracks to init pin-track alignment.
[02/14 12:42:13     84s] z: 2, totalTracks: 1
[02/14 12:42:13     84s] z: 4, totalTracks: 1
[02/14 12:42:13     84s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:13     84s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2964.3M, EPOCH TIME: 1771090933.428339
[02/14 12:42:13     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:13     84s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:13     84s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2964.3M, EPOCH TIME: 1771090933.436618
[02/14 12:42:13     84s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2964.3M, EPOCH TIME: 1771090933.437553
[02/14 12:42:13     84s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2964.3M, EPOCH TIME: 1771090933.437682
[02/14 12:42:13     84s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2964.3MB).
[02/14 12:42:13     84s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.032, MEM:2964.3M, EPOCH TIME: 1771090933.438516
[02/14 12:42:13     84s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:26 mem=2964.3M
[02/14 12:42:13     84s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2964.3M, EPOCH TIME: 1771090933.438905
[02/14 12:42:13     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:13     84s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.001, REAL:0.002, MEM:2964.3M, EPOCH TIME: 1771090933.440563
[02/14 12:42:13     84s] Memory usage before memory release/compaction is 2964.3
[02/14 12:42:13     84s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:13     84s] Memory usage at end of DPlace-Cleanup is 2964.3M.
[02/14 12:42:13     84s] *** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.9/0:01:57.1 (0.7), mem = 2964.3M
[02/14 12:42:13     84s] *** Starting optimizing excluded clock nets MEM= 2964.3M) ***
[02/14 12:42:13     84s] *info: No excluded clock nets to be optimized.
[02/14 12:42:13     84s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2964.3M) ***
[02/14 12:42:13     84s] *** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:25.9/0:01:57.1 (0.7), mem = 2964.3M
[02/14 12:42:13     84s] 
[02/14 12:42:13     84s] =============================================================================================
[02/14 12:42:13     84s]  Step TAT Report : ExcludedClockNetOpt #1 / place_opt_design #1                 25.11-s102_1
[02/14 12:42:13     84s] =============================================================================================
[02/14 12:42:13     84s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:13     84s] ---------------------------------------------------------------------------------------------
[02/14 12:42:13     84s] [ MISC                   ]          0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:13     84s] ---------------------------------------------------------------------------------------------
[02/14 12:42:13     84s]  ExcludedClockNetOpt #1 TOTAL       0:00:00.0  ( 100.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:13     84s] ---------------------------------------------------------------------------------------------
[02/14 12:42:13     84s] The useful skew maximum allowed delay is: 0.2
[02/14 12:42:13     84s] Deleting Lib Analyzer.
[02/14 12:42:13     84s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.0/0:01:57.2 (0.7), mem = 2968.0M
[02/14 12:42:13     84s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:42:13     84s] ### Creating LA Mngr. totSessionCpu=0:01:26 mem=2968.0M
[02/14 12:42:13     84s] ### Creating LA Mngr, finished. totSessionCpu=0:01:26 mem=2968.0M
[02/14 12:42:13     84s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/14 12:42:13     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.1
[02/14 12:42:13     85s] 
[02/14 12:42:13     85s] Creating Lib Analyzer ...
[02/14 12:42:13     85s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:42:13     85s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:42:13     85s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:42:13     85s] 
[02/14 12:42:13     85s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:13     85s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:26 mem=2968.6M
[02/14 12:42:13     85s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:26 mem=2968.6M
[02/14 12:42:13     85s] Creating Lib Analyzer, finished. 
[02/14 12:42:13     85s] 
[02/14 12:42:13     85s] Footprint cell information for calculating maxBufDist
[02/14 12:42:13     85s] *info: There are 7 candidate Buffer cells
[02/14 12:42:13     85s] *info: There are 9 candidate Inverter cells
[02/14 12:42:13     85s] 
[02/14 12:42:14     85s] 
[02/14 12:42:14     85s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:42:14     85s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:42:14     85s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:27 mem=2968.7M
[02/14 12:42:14     85s] Memory usage before memory release/compaction is 2968.7
[02/14 12:42:14     85s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:14     85s] Memory usage at beginning of DPlace-Init is 2967.4M.
[02/14 12:42:14     85s] OPERPROF: Starting DPlace-Init at level 1, MEM:2967.4M, EPOCH TIME: 1771090934.109803
[02/14 12:42:14     85s] Processing tracks to init pin-track alignment.
[02/14 12:42:14     85s] z: 2, totalTracks: 1
[02/14 12:42:14     85s] z: 4, totalTracks: 1
[02/14 12:42:14     85s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:14     85s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2967.4M, EPOCH TIME: 1771090934.132101
[02/14 12:42:14     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     85s] 
[02/14 12:42:14     85s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:14     85s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:14     85s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2967.4M, EPOCH TIME: 1771090934.140787
[02/14 12:42:14     85s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2967.4M, EPOCH TIME: 1771090934.140855
[02/14 12:42:14     85s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2967.4M, EPOCH TIME: 1771090934.140955
[02/14 12:42:14     85s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2967.4MB).
[02/14 12:42:14     85s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:2967.4M, EPOCH TIME: 1771090934.141466
[02/14 12:42:14     85s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:42:14     85s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=2967.4M
[02/14 12:42:14     85s] [oiPhyDebug] optDemand 2018664000.00, spDemand 2018664000.00.
[02/14 12:42:14     85s] [LDM::Info] TotalInstCnt at InitDesignMc1: 112
[02/14 12:42:14     85s] ### Creating RouteCongInterface, started
[02/14 12:42:14     85s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:42:14     85s] 
[02/14 12:42:14     85s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:42:14     85s] 
[02/14 12:42:14     85s] #optDebug: {0, 1.000}
[02/14 12:42:14     85s] ### Creating RouteCongInterface, finished
[02/14 12:42:14     85s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:14     85s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:14     85s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:14     85s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:14     85s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:14     85s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:14     85s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:14     85s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:14     85s] 
[02/14 12:42:14     85s] Netlist preparation processing... 
[02/14 12:42:14     85s] Removed 0 instance
[02/14 12:42:14     85s] *info: Marking 0 isolation instances dont touch
[02/14 12:42:14     85s] *info: Marking 0 level shifter instances dont touch
[02/14 12:42:14     85s] CSM is empty.
[02/14 12:42:14     85s] CSM is empty.
[02/14 12:42:14     85s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 112
[02/14 12:42:14     85s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2969.9M, EPOCH TIME: 1771090934.190728
[02/14 12:42:14     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:112).
[02/14 12:42:14     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     85s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     85s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     85s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2969.0M, EPOCH TIME: 1771090934.193034
[02/14 12:42:14     85s] Memory usage before memory release/compaction is 2969.0
[02/14 12:42:14     85s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:14     85s] Memory usage at end of DPlace-Cleanup is 2969.0M.
[02/14 12:42:14     85s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.1
[02/14 12:42:14     85s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.7/0:00:00.7 (1.0), totSession cpu/real = 0:01:26.6/0:01:57.9 (0.7), mem = 2969.0M
[02/14 12:42:14     85s] 
[02/14 12:42:14     85s] =============================================================================================
[02/14 12:42:14     85s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     25.11-s102_1
[02/14 12:42:14     85s] =============================================================================================
[02/14 12:42:14     85s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:14     85s] ---------------------------------------------------------------------------------------------
[02/14 12:42:14     85s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  37.0 % )     0:00:00.2 /  0:00:00.3    1.0
[02/14 12:42:14     85s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:42:14     85s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.2
[02/14 12:42:14     85s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:14     85s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.5 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:42:14     85s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:14     85s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:14     85s] [ IncrDelayCalc          ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:14     85s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.8 % )     0:00:00.0 /  0:00:00.0    1.3
[02/14 12:42:14     85s] [ TimingUpdate           ]      4   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:14     85s] [ MISC                   ]          0:00:00.3  (  48.5 % )     0:00:00.3 /  0:00:00.3    0.9
[02/14 12:42:14     85s] ---------------------------------------------------------------------------------------------
[02/14 12:42:14     85s]  SimplifyNetlist #1 TOTAL           0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:42:14     85s] ---------------------------------------------------------------------------------------------
[02/14 12:42:14     85s] Begin: Collecting metrics
[02/14 12:42:14     85s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -1.110 |  -7 |        0.17 | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist |        |     |             | 0:00:01  |        2969 |      |     |
 ------------------------------------------------------------------------------------- 
[02/14 12:42:14     85s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2969.2M, current mem=2969.2M)

[02/14 12:42:14     85s] End: Collecting metrics
[02/14 12:42:14     85s] Running new flow changes for HFN
[02/14 12:42:14     85s] Begin: GigaOpt high fanout net optimization
[02/14 12:42:14     85s] GigaOpt HFN: use maxLocalDensity 1.2
[02/14 12:42:14     85s] GigaOpt HFN: use maxLocalDensity 1.2
[02/14 12:42:14     85s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/14 12:42:14     85s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/14 12:42:14     85s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:26.8/0:01:58.1 (0.7), mem = 2969.2M
[02/14 12:42:14     85s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:42:14     85s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.2
[02/14 12:42:14     85s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:42:14     85s] 
[02/14 12:42:14     85s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:42:14     85s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/14 12:42:14     85s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:27 mem=2969.2M
[02/14 12:42:14     86s] Memory usage before memory release/compaction is 2969.2
[02/14 12:42:14     86s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:14     86s] Memory usage at beginning of DPlace-Init is 2969.2M.
[02/14 12:42:14     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2969.2M, EPOCH TIME: 1771090934.575179
[02/14 12:42:14     86s] Processing tracks to init pin-track alignment.
[02/14 12:42:14     86s] z: 2, totalTracks: 1
[02/14 12:42:14     86s] z: 4, totalTracks: 1
[02/14 12:42:14     86s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:14     86s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2969.2M, EPOCH TIME: 1771090934.600073
[02/14 12:42:14     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     86s] 
[02/14 12:42:14     86s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:14     86s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:14     86s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.011, MEM:2969.2M, EPOCH TIME: 1771090934.611024
[02/14 12:42:14     86s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2969.2M, EPOCH TIME: 1771090934.611107
[02/14 12:42:14     86s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.003, MEM:2969.2M, EPOCH TIME: 1771090934.613653
[02/14 12:42:14     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2969.2MB).
[02/14 12:42:14     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.039, MEM:2969.2M, EPOCH TIME: 1771090934.614224
[02/14 12:42:14     86s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:42:14     86s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:27 mem=2969.2M
[02/14 12:42:14     86s] [oiPhyDebug] optDemand 2018664000.00, spDemand 2018664000.00.
[02/14 12:42:14     86s] [LDM::Info] TotalInstCnt at InitDesignMc1: 112
[02/14 12:42:14     86s] ### Creating RouteCongInterface, started
[02/14 12:42:14     86s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:42:14     86s] 
[02/14 12:42:14     86s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[02/14 12:42:14     86s] 
[02/14 12:42:14     86s] #optDebug: {0, 1.000}
[02/14 12:42:14     86s] ### Creating RouteCongInterface, finished
[02/14 12:42:14     86s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:14     86s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:14     86s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:14     86s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:14     86s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:14     86s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:14     86s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:14     86s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:14     86s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:14     86s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:14     86s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:14     86s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:14     86s] AoF 3029.5830um
[02/14 12:42:14     86s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/14 12:42:14     86s] Total-nets :: 121, Stn-nets :: 0, ratio :: 0 %, Total-len 17897.4, Stn-len 0
[02/14 12:42:14     86s] CSM is empty.
[02/14 12:42:14     86s] CSM is empty.
[02/14 12:42:14     86s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 112
[02/14 12:42:14     86s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2969.9M, EPOCH TIME: 1771090934.868388
[02/14 12:42:14     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:14     86s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2968.3M, EPOCH TIME: 1771090934.871219
[02/14 12:42:14     86s] Memory usage before memory release/compaction is 2968.3
[02/14 12:42:14     86s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:14     86s] Memory usage at end of DPlace-Cleanup is 2968.3M.
[02/14 12:42:14     86s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.2
[02/14 12:42:14     86s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.5 (1.0), totSession cpu/real = 0:01:27.3/0:01:58.6 (0.7), mem = 2968.3M
[02/14 12:42:14     86s] 
[02/14 12:42:14     86s] =============================================================================================
[02/14 12:42:14     86s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              25.11-s102_1
[02/14 12:42:14     86s] =============================================================================================
[02/14 12:42:14     86s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:14     86s] ---------------------------------------------------------------------------------------------
[02/14 12:42:14     86s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   4.9 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:42:14     86s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   5.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:42:14     86s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   4.0 % )     0:00:00.0 /  0:00:00.0    0.5
[02/14 12:42:14     86s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:14     86s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:14     86s] [ DetailPlaceInit        ]      1   0:00:00.0  (   8.2 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:42:14     86s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:14     86s] [ MISC                   ]          0:00:00.4  (  77.6 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:42:14     86s] ---------------------------------------------------------------------------------------------
[02/14 12:42:14     86s]  DrvOpt #1 TOTAL                    0:00:00.5  ( 100.0 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:42:14     86s] ---------------------------------------------------------------------------------------------
[02/14 12:42:14     86s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/14 12:42:14     86s] GigaOpt HFN: restore maxLocalDensity to 0.98
[02/14 12:42:14     86s] End: GigaOpt high fanout net optimization
[02/14 12:42:14     86s] Begin: Collecting metrics
[02/14 12:42:15     86s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | -1.110 |  -7 |        0.17 | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist |        |     |             | 0:00:01  |        2969 |      |     |
| drv_fixing       |        |     |             | 0:00:00  |        2968 |      |     |
 ------------------------------------------------------------------------------------- 
[02/14 12:42:15     86s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2969.2M, current mem=2968.3M)

[02/14 12:42:15     86s] End: Collecting metrics
[02/14 12:42:15     86s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:42:15     86s] Deleting Lib Analyzer.
[02/14 12:42:15     86s] Begin: GigaOpt DRV Optimization
[02/14 12:42:15     86s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[02/14 12:42:15     86s] [GPS-DRV] number of DCLS groups: 0; maxIter: 2
[02/14 12:42:15     86s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/14 12:42:15     86s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[02/14 12:42:15     86s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:27.5/0:01:58.8 (0.7), mem = 2968.6M
[02/14 12:42:15     86s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:42:15     86s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.3
[02/14 12:42:15     86s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:42:15     86s] 
[02/14 12:42:15     86s] Creating Lib Analyzer ...
[02/14 12:42:15     86s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:42:15     86s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:42:15     86s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:42:15     86s] 
[02/14 12:42:15     86s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:15     86s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:28 mem=2968.6M
[02/14 12:42:15     86s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:28 mem=2968.6M
[02/14 12:42:15     86s] Creating Lib Analyzer, finished. 
[02/14 12:42:15     86s] 
[02/14 12:42:15     86s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:42:15     86s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/14 12:42:15     86s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:28 mem=2968.6M
[02/14 12:42:15     86s] Memory usage before memory release/compaction is 2968.6
[02/14 12:42:15     86s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:15     86s] Memory usage at beginning of DPlace-Init is 2968.5M.
[02/14 12:42:15     86s] OPERPROF: Starting DPlace-Init at level 1, MEM:2968.5M, EPOCH TIME: 1771090935.485883
[02/14 12:42:15     86s] Processing tracks to init pin-track alignment.
[02/14 12:42:15     86s] z: 2, totalTracks: 1
[02/14 12:42:15     86s] z: 4, totalTracks: 1
[02/14 12:42:15     86s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:15     86s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2968.5M, EPOCH TIME: 1771090935.507877
[02/14 12:42:15     86s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:15     86s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:15     86s] 
[02/14 12:42:15     86s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:15     86s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:15     86s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.011, REAL:0.012, MEM:2968.5M, EPOCH TIME: 1771090935.519571
[02/14 12:42:15     86s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2968.5M, EPOCH TIME: 1771090935.519642
[02/14 12:42:15     86s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2968.5M, EPOCH TIME: 1771090935.519745
[02/14 12:42:15     86s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2968.5MB).
[02/14 12:42:15     86s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.033, REAL:0.035, MEM:2968.5M, EPOCH TIME: 1771090935.520534
[02/14 12:42:15     86s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:42:15     87s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:28 mem=2968.5M
[02/14 12:42:15     87s] [oiPhyDebug] optDemand 2018664000.00, spDemand 2018664000.00.
[02/14 12:42:15     87s] [LDM::Info] TotalInstCnt at InitDesignMc1: 112
[02/14 12:42:15     87s] ### Creating RouteCongInterface, started
[02/14 12:42:15     87s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:42:15     87s] 
[02/14 12:42:15     87s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[02/14 12:42:15     87s] 
[02/14 12:42:15     87s] #optDebug: {0, 1.000}
[02/14 12:42:15     87s] ### Creating RouteCongInterface, finished
[02/14 12:42:15     87s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:15     87s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:15     87s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:15     87s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:15     87s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:15     87s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:15     87s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:15     87s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:15     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:15     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:15     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:15     87s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:42:15     87s] AoF 3029.5830um
[02/14 12:42:15     87s] [GPS-DRV] Optimizer inputs ============================= 
[02/14 12:42:15     87s] [GPS-DRV] drvFixingStage: Large Scale
[02/14 12:42:15     87s] [GPS-DRV] costLowerBound: 0.1
[02/14 12:42:15     87s] [GPS-DRV] setupTNSCost  : 0
[02/14 12:42:15     87s] [GPS-DRV] maxIter       : 2
[02/14 12:42:15     87s] [GPS-DRV] numExtraItersOnHighCongestion: 2
[02/14 12:42:15     87s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:42:15     87s] [GPS-DRV] Optimizer parameters ============================= 
[02/14 12:42:15     87s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/14 12:42:15     87s] [GPS-DRV] maxDensity (design): 0.95
[02/14 12:42:15     87s] [GPS-DRV] maxLocalDensity: 1.2
[02/14 12:42:15     87s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[02/14 12:42:15     87s] [GPS-DRV] Dflt RT Characteristic Length 1281.72um AoF 3029.58um x 1
[02/14 12:42:15     87s] [GPS-DRV] isCPECostingOn: false
[02/14 12:42:15     87s] [GPS-DRV] all active and enabled setup drv original views
[02/14 12:42:15     87s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[02/14 12:42:15     87s] [GPS-DRV] All active and enabled setup views
[02/14 12:42:15     87s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[02/14 12:42:15     87s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[02/14 12:42:15     87s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[02/14 12:42:15     87s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/14 12:42:15     87s] [GPS-DRV] 2DC {3 0 0 0 0 1}
[02/14 12:42:15     87s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[02/14 12:42:15     87s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:0)
[02/14 12:42:15     87s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[02/14 12:42:15     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:42:15     87s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/14 12:42:15     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:42:15     87s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/14 12:42:15     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:42:15     87s] Info: violation cost 10.683242 (cap = 2.109034, tran = 8.574208, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/14 12:42:15     87s] |     4|    16|    -0.84|     4|     4|    -0.13|     0|     0|     0|     0|    -1.11|    -7.05|       0|       0|       0|  0.17%|          |         |
[02/14 12:42:15     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/14 12:42:15     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|    -5.25|       4|       0|       0[02/14 12:42:15     87s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
|  0.17%| 0:00:00.0|  2981.0M|
[02/14 12:42:15     87s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.44|    -5.25|       0|       0|       0|  0.17%| 0:00:00.0|  2981.0M|
[02/14 12:42:15     87s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:42:15     87s] Bottom Preferred Layer:
[02/14 12:42:15     87s] +-------------+------------+----------+
[02/14 12:42:15     87s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:42:15     87s] +-------------+------------+----------+
[02/14 12:42:15     87s] | met3 (z=3)  |          1 | default  |
[02/14 12:42:15     87s] +-------------+------------+----------+
[02/14 12:42:15     87s] Via Pillar Rule:
[02/14 12:42:15     87s]     None
[02/14 12:42:15     87s] Finished writing unified metrics of routing constraints.
[02/14 12:42:15     87s] 
[02/14 12:42:15     87s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=2981.0M) ***
[02/14 12:42:15     87s] 
[02/14 12:42:15     87s] Total-nets :: 125, Stn-nets :: 0, ratio :: 0 %, Total-len 17895.1, Stn-len 0
[02/14 12:42:15     87s] CSM is empty.
[02/14 12:42:15     87s] CSM is empty.
[02/14 12:42:15     87s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 116
[02/14 12:42:15     87s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2981.1M, EPOCH TIME: 1771090935.858212
[02/14 12:42:15     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:116).
[02/14 12:42:15     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:15     87s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:15     87s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:15     87s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2979.6M, EPOCH TIME: 1771090935.862398
[02/14 12:42:15     87s] Memory usage before memory release/compaction is 2979.6
[02/14 12:42:15     87s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:15     87s] Memory usage at end of DPlace-Cleanup is 2979.6M.
[02/14 12:42:15     87s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.3
[02/14 12:42:15     87s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:01:28.3/0:01:59.6 (0.7), mem = 2979.6M
[02/14 12:42:15     87s] 
[02/14 12:42:15     87s] =============================================================================================
[02/14 12:42:15     87s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              25.11-s102_1
[02/14 12:42:15     87s] =============================================================================================
[02/14 12:42:15     87s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:15     87s] ---------------------------------------------------------------------------------------------
[02/14 12:42:15     87s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  27.8 % )     0:00:00.2 /  0:00:00.2    1.1
[02/14 12:42:15     87s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    2.0
[02/14 12:42:15     87s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   2.4 % )     0:00:00.1 /  0:00:00.0    0.9
[02/14 12:42:15     87s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:42:15     87s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:42:15     87s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:42:15     87s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ OptEval                ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:42:15     87s] [ OptCommit              ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:42:15     87s] [ IncrDelayCalc          ]      5   0:00:00.0  (   4.7 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:42:15     87s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ DetailPlaceInit        ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:42:15     87s] [ TimingUpdate           ]      3   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:15     87s] [ MISC                   ]          0:00:00.4  (  48.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:42:15     87s] ---------------------------------------------------------------------------------------------
[02/14 12:42:15     87s]  DrvOpt #2 TOTAL                    0:00:00.8  ( 100.0 % )     0:00:00.8 /  0:00:00.8    1.0
[02/14 12:42:15     87s] ---------------------------------------------------------------------------------------------
[02/14 12:42:15     87s] End: GigaOpt DRV Optimization
[02/14 12:42:15     87s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/14 12:42:15     87s] GigaOpt DRV: restore maxLocalDensity to 0.98
[02/14 12:42:15     87s] **opt_design ... cpu = 0:00:05, real = 0:00:32, mem = 2979.6M, totSessionCpu=0:01:28 **
[02/14 12:42:15     87s] Begin: Collecting metrics
[02/14 12:42:16     87s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.110 |           |       -7 |        0.17 | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        2969 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        2968 |      |     |
| drv_fixing_2     |     0.000 |   -0.442 |         0 |       -5 |        0.17 | 0:00:01  |        2980 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------- 
[02/14 12:42:16     87s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=2979.6M, current mem=2979.6M)

[02/14 12:42:16     87s] End: Collecting metrics
[02/14 12:42:16     87s] 
[02/14 12:42:16     87s] Active setup views:
[02/14 12:42:16     87s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:42:16     87s]   Dominating endpoints: 0
[02/14 12:42:16     87s]   Dominating TNS: -0.000
[02/14 12:42:16     87s] 
[02/14 12:42:16     87s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:42:16     87s] Deleting Lib Analyzer.
[02/14 12:42:16     87s] Begin: GigaOpt Global Optimization
[02/14 12:42:16     87s] *info: use new DP (enabled)
[02/14 12:42:16     87s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/14 12:42:16     87s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[02/14 12:42:16     87s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:42:16     87s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:28.6/0:01:59.9 (0.7), mem = 2979.7M
[02/14 12:42:16     87s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.4
[02/14 12:42:16     87s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:42:16     87s] 
[02/14 12:42:16     87s] Creating Lib Analyzer ...
[02/14 12:42:16     87s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:42:16     87s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:42:16     87s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:42:16     87s] 
[02/14 12:42:16     87s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:16     87s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:29 mem=2979.9M
[02/14 12:42:16     87s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:29 mem=2979.9M
[02/14 12:42:16     87s] Creating Lib Analyzer, finished. 
[02/14 12:42:16     88s] 
[02/14 12:42:16     88s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:42:16     88s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[02/14 12:42:16     88s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:29 mem=2979.9M
[02/14 12:42:16     88s] Memory usage before memory release/compaction is 2979.9
[02/14 12:42:16     88s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:16     88s] Memory usage at beginning of DPlace-Init is 2979.8M.
[02/14 12:42:16     88s] OPERPROF: Starting DPlace-Init at level 1, MEM:2979.8M, EPOCH TIME: 1771090936.562413
[02/14 12:42:16     88s] Processing tracks to init pin-track alignment.
[02/14 12:42:16     88s] z: 2, totalTracks: 1
[02/14 12:42:16     88s] z: 4, totalTracks: 1
[02/14 12:42:16     88s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:16     88s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2979.8M, EPOCH TIME: 1771090936.583965
[02/14 12:42:16     88s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:16     88s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:16     88s] 
[02/14 12:42:16     88s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:16     88s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:16     88s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2979.8M, EPOCH TIME: 1771090936.594390
[02/14 12:42:16     88s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2979.8M, EPOCH TIME: 1771090936.594514
[02/14 12:42:16     88s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2979.8M, EPOCH TIME: 1771090936.594653
[02/14 12:42:16     88s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2979.8MB).
[02/14 12:42:16     88s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.033, MEM:2979.8M, EPOCH TIME: 1771090936.595538
[02/14 12:42:16     88s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:42:16     88s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:29 mem=2979.8M
[02/14 12:42:16     88s] [oiPhyDebug] optDemand 2060560800.00, spDemand 2060560800.00.
[02/14 12:42:16     88s] [LDM::Info] TotalInstCnt at InitDesignMc1: 116
[02/14 12:42:16     88s] ### Creating RouteCongInterface, started
[02/14 12:42:16     88s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:42:16     88s] 
[02/14 12:42:16     88s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:42:16     88s] 
[02/14 12:42:16     88s] #optDebug: {0, 1.000}
[02/14 12:42:16     88s] ### Creating RouteCongInterface, finished
[02/14 12:42:16     88s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:16     88s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:16     88s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:16     88s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:16     88s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:16     88s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:16     88s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:16     88s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:16     88s] *info: 1 clock net excluded
[02/14 12:42:16     88s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:42:16     88s] ** GigaOpt Global Opt WNS Slack -0.442  TNS Slack -5.245 
[02/14 12:42:16     88s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:16     88s] |  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:42:16     88s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:16     88s] |  -0.442|  -5.245|    0.17%|   0:00:00.0| 2980.8M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[11]/D  |
[02/14 12:42:17     88s] |  -0.373|  -4.178|    0.17%|   0:00:01.0| 2987.2M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[15]/D  |
[02/14 12:42:17     88s] |  -0.240|  -2.932|    0.18%|   0:00:00.0| 2989.5M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[5]/D   |
[02/14 12:42:17     88s] |  -0.240|  -2.932|    0.18%|   0:00:00.0| 2989.5M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[5]/D   |
[02/14 12:42:17     88s] |  -0.225|  -2.655|    0.18%|   0:00:00.0| 2989.7M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[15]/D  |
[02/14 12:42:17     88s] |  -0.223|  -2.630|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[15]/D  |
[02/14 12:42:17     88s] |  -0.189|  -2.344|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     88s] |  -0.189|  -2.344|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     88s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     88s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     88s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     88s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     89s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     89s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     89s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     89s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     89s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     89s] |  -0.189|  -2.329|    0.18%|   0:00:00.0| 2990.0M|tt_v1.8_25C_Nominal_25_func|  default| count_reg[6]/D   |
[02/14 12:42:17     89s] +--------+--------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:17     89s] 
[02/14 12:42:17     89s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2990.0M) ***
[02/14 12:42:17     89s] 
[02/14 12:42:17     89s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.8 real=0:00:01.0 mem=2990.0M) ***
[02/14 12:42:17     89s] Finished writing unified metrics of routing constraints.
[02/14 12:42:17     89s] Bottom Preferred Layer:
[02/14 12:42:17     89s] +-------------+------------+----------+
[02/14 12:42:17     89s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:42:17     89s] +-------------+------------+----------+
[02/14 12:42:17     89s] | met3 (z=3)  |          1 | default  |
[02/14 12:42:17     89s] +-------------+------------+----------+
[02/14 12:42:17     89s] Via Pillar Rule:
[02/14 12:42:17     89s]     None
[02/14 12:42:17     89s] ** GigaOpt Global Opt End WNS Slack -0.189  TNS Slack -2.329 
[02/14 12:42:17     89s] Total-nets :: 135, Stn-nets :: 0, ratio :: 0 %, Total-len 17891.1, Stn-len 0
[02/14 12:42:17     89s] CSM is empty.
[02/14 12:42:17     89s] CSM is empty.
[02/14 12:42:17     89s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 126
[02/14 12:42:17     89s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2990.1M, EPOCH TIME: 1771090937.690932
[02/14 12:42:17     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:126).
[02/14 12:42:17     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:17     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:17     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:17     89s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.005, REAL:0.005, MEM:2973.6M, EPOCH TIME: 1771090937.696306
[02/14 12:42:17     89s] Memory usage before memory release/compaction is 2973.6
[02/14 12:42:17     89s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:17     89s] Memory usage at end of DPlace-Cleanup is 2973.6M.
[02/14 12:42:17     89s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.4
[02/14 12:42:17     89s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:01:30.1/0:02:01.4 (0.7), mem = 2973.6M
[02/14 12:42:17     89s] 
[02/14 12:42:17     89s] =============================================================================================
[02/14 12:42:17     89s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           25.11-s102_1
[02/14 12:42:17     89s] =============================================================================================
[02/14 12:42:17     89s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:17     89s] ---------------------------------------------------------------------------------------------
[02/14 12:42:17     89s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:17     89s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  14.0 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:42:17     89s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:42:17     89s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:42:17     89s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:17     89s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    0.4
[02/14 12:42:17     89s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:17     89s] [ BottleneckAnalyzerInit ]      5   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:42:17     89s] [ TransformInit          ]      1   0:00:00.1  (   8.5 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:42:17     89s] [ OptSingleIteration     ]     17   0:00:00.0  (   0.8 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:42:17     89s] [ OptGetWeight           ]     17   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:17     89s] [ OptEval                ]     17   0:00:00.4  (  29.4 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:42:17     89s] [ OptCommit              ]     17   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:17     89s] [ PostCommitDelayUpdate  ]     17   0:00:00.0  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:42:17     89s] [ IncrDelayCalc          ]     25   0:00:00.1  (   7.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:42:17     89s] [ SetupOptGetWorkingSet  ]     17   0:00:00.0  (   2.4 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:42:17     89s] [ SetupOptGetActiveNode  ]     17   0:00:00.0  (   1.3 % )     0:00:00.0 /  0:00:00.0    1.5
[02/14 12:42:17     89s] [ SetupOptSlackGraph     ]     17   0:00:00.0  (   3.1 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:42:17     89s] [ DetailPlaceInit        ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:42:17     89s] [ TimingUpdate           ]      9   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:17     89s] [ IncrTimingUpdate       ]      7   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.5
[02/14 12:42:17     89s] [ MISC                   ]          0:00:00.3  (  21.5 % )     0:00:00.3 /  0:00:00.3    1.0
[02/14 12:42:17     89s] ---------------------------------------------------------------------------------------------
[02/14 12:42:17     89s]  GlobalOpt #1 TOTAL                 0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[02/14 12:42:17     89s] ---------------------------------------------------------------------------------------------
[02/14 12:42:17     89s] End: GigaOpt Global Optimization
[02/14 12:42:17     89s] Begin: Collecting metrics
[02/14 12:42:17     89s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.110 |           |       -7 |        0.17 | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        2969 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        2968 |      |     |
| drv_fixing_2     |     0.000 |   -0.442 |         0 |       -5 |        0.17 | 0:00:01  |        2980 |    0 |   0 |
| global_opt       |           |   -0.189 |           |       -2 |        0.18 | 0:00:01  |        2974 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[02/14 12:42:17     89s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2990.1M, current mem=2973.6M)

[02/14 12:42:17     89s] End: Collecting metrics
[02/14 12:42:17     89s] *** Timing NOT met, worst failing slack is -0.189
[02/14 12:42:17     89s] *** Check timing (0:00:00.0)
[02/14 12:42:17     89s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:42:17     89s] Deleting Lib Analyzer.
[02/14 12:42:17     89s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[02/14 12:42:17     89s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[02/14 12:42:17     89s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:42:17     89s] ### Creating LA Mngr. totSessionCpu=0:01:30 mem=2973.6M
[02/14 12:42:17     89s] ### Creating LA Mngr, finished. totSessionCpu=0:01:30 mem=2973.6M
[02/14 12:42:17     89s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/14 12:42:17     89s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:42:17     89s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:30 mem=2973.7M
[02/14 12:42:17     89s] Memory usage before memory release/compaction is 2973.7
[02/14 12:42:17     89s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:17     89s] Memory usage at beginning of DPlace-Init is 2971.7M.
[02/14 12:42:17     89s] OPERPROF: Starting DPlace-Init at level 1, MEM:2971.7M, EPOCH TIME: 1771090937.994997
[02/14 12:42:17     89s] Processing tracks to init pin-track alignment.
[02/14 12:42:17     89s] z: 2, totalTracks: 1
[02/14 12:42:17     89s] z: 4, totalTracks: 1
[02/14 12:42:17     89s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:18     89s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2971.7M, EPOCH TIME: 1771090938.017120
[02/14 12:42:18     89s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:18     89s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:18     89s] 
[02/14 12:42:18     89s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:18     89s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:18     89s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2971.7M, EPOCH TIME: 1771090938.026236
[02/14 12:42:18     89s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2971.7M, EPOCH TIME: 1771090938.026299
[02/14 12:42:18     89s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2971.7M, EPOCH TIME: 1771090938.026439
[02/14 12:42:18     89s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:01.0, mem=2971.7MB).
[02/14 12:42:18     89s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:2971.7M, EPOCH TIME: 1771090938.027232
[02/14 12:42:18     89s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:42:18     89s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:30 mem=2971.7M
[02/14 12:42:18     89s] [oiPhyDebug] optDemand 2169111600.00, spDemand 2169111600.00.
[02/14 12:42:18     89s] [LDM::Info] TotalInstCnt at InitDesignMc1: 126
[02/14 12:42:18     89s] Begin: Area Reclaim Optimization
[02/14 12:42:18     89s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:42:18     89s] 
[02/14 12:42:18     89s] Creating Lib Analyzer ...
[02/14 12:42:18     89s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:30.5/0:02:01.8 (0.7), mem = 2971.7M
[02/14 12:42:18     89s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:42:18     89s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:42:18     89s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:42:18     89s] 
[02/14 12:42:18     89s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:18     89s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:31 mem=2975.7M
[02/14 12:42:18     89s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:31 mem=2975.7M
[02/14 12:42:18     89s] Creating Lib Analyzer, finished. 
[02/14 12:42:18     89s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.5
[02/14 12:42:18     89s] 
[02/14 12:42:18     89s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:42:18     89s] [LDM::Info] TotalInstCnt at InitDesignMc2: 126
[02/14 12:42:18     89s] ### Creating RouteCongInterface, started
[02/14 12:42:18     89s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:42:18     89s] 
[02/14 12:42:18     89s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:42:18     89s] 
[02/14 12:42:18     89s] #optDebug: {0, 1.000}
[02/14 12:42:18     89s] ### Creating RouteCongInterface, finished
[02/14 12:42:18     89s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:18     89s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:18     89s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:18     89s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:18     89s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:18     89s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:18     89s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:18     89s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:18     89s] Reclaim Optimization WNS Slack -0.189  TNS Slack -2.329 Density 0.18
[02/14 12:42:18     89s] +---------+---------+--------+--------+------------+--------+
[02/14 12:42:18     89s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/14 12:42:18     89s] +---------+---------+--------+--------+------------+--------+
[02/14 12:42:18     89s] |    0.18%|        -|  -0.189|  -2.329|   0:00:00.0| 2975.9M|
[02/14 12:42:18     90s] |    0.18%|        0|  -0.189|  -2.329|   0:00:00.0| 2976.8M|
[02/14 12:42:18     90s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:42:18     90s] |    0.18%|        0|  -0.189|  -2.329|   0:00:00.0| 2976.8M|
[02/14 12:42:18     90s] |    0.18%|        1|  -0.189|  -2.329|   0:00:00.0| 2977.5M|
[02/14 12:42:19     90s] |    0.17%|       20|  -0.185|  -2.235|   0:00:01.0| 2977.8M|
[02/14 12:42:19     90s] |    0.17%|        1|  -0.185|  -2.229|   0:00:00.0| 2979.8M|
[02/14 12:42:19     90s] |    0.17%|        0|  -0.185|  -2.229|   0:00:00.0| 2979.8M|
[02/14 12:42:19     90s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:42:19     90s] |    0.17%|        0|  -0.185|  -2.229|   0:00:00.0| 2979.8M|
[02/14 12:42:19     90s] +---------+---------+--------+--------+------------+--------+
[02/14 12:42:19     90s] Reclaim Optimization End WNS Slack -0.185  TNS Slack -2.229 Density 0.17
[02/14 12:42:19     90s] 
[02/14 12:42:19     90s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 18 **
[02/14 12:42:19     90s] --------------------------------------------------------------
[02/14 12:42:19     90s] |                                   | Total     | Sequential |
[02/14 12:42:19     90s] --------------------------------------------------------------
[02/14 12:42:19     90s] | Num insts resized                 |      18  |       0    |
[02/14 12:42:19     90s] | Num insts undone                  |       3  |       0    |
[02/14 12:42:19     90s] | Num insts Downsized               |      18  |       0    |
[02/14 12:42:19     90s] | Num insts Samesized               |       0  |       0    |
[02/14 12:42:19     90s] | Num insts Upsized                 |       0  |       0    |
[02/14 12:42:19     90s] | Num multiple commits+uncommits    |       0  |       -    |
[02/14 12:42:19     90s] --------------------------------------------------------------
[02/14 12:42:19     90s] Finished writing unified metrics of routing constraints.
[02/14 12:42:19     90s] Bottom Preferred Layer:
[02/14 12:42:19     90s] +-------------+------------+----------+
[02/14 12:42:19     90s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:42:19     90s] +-------------+------------+----------+
[02/14 12:42:19     90s] | met3 (z=3)  |          1 | default  |
[02/14 12:42:19     90s] +-------------+------------+----------+
[02/14 12:42:19     90s] Via Pillar Rule:
[02/14 12:42:19     90s]     None
[02/14 12:42:19     90s] 
[02/14 12:42:19     90s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/14 12:42:19     90s] End: Core Area Reclaim Optimization (cpu = 0:00:01.2) (real = 0:00:01.0) **
[02/14 12:42:19     90s] CSM is empty.
[02/14 12:42:19     90s] CSM is empty.
[02/14 12:42:19     90s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 125
[02/14 12:42:19     90s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.5
[02/14 12:42:19     90s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.2 (1.0), totSession cpu/real = 0:01:31.7/0:02:03.0 (0.7), mem = 2979.8M
[02/14 12:42:19     90s] 
[02/14 12:42:19     90s] =============================================================================================
[02/14 12:42:19     90s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             25.11-s102_1
[02/14 12:42:19     90s] =============================================================================================
[02/14 12:42:19     90s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:19     90s] ---------------------------------------------------------------------------------------------
[02/14 12:42:19     90s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:19     90s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:42:19     90s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   1.8 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:42:19     90s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:19     90s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   1.5 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:42:19     90s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:19     90s] [ OptimizationStep       ]      1   0:00:00.0  (   2.3 % )     0:00:00.8 /  0:00:00.8    1.0
[02/14 12:42:19     90s] [ OptSingleIteration     ]      7   0:00:00.0  (   3.5 % )     0:00:00.8 /  0:00:00.8    1.0
[02/14 12:42:19     90s] [ OptGetWeight           ]     40   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:19     90s] [ OptEval                ]     40   0:00:00.5  (  43.5 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:42:19     90s] [ OptCommit              ]     40   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:19     90s] [ PostCommitDelayUpdate  ]     43   0:00:00.0  (   0.7 % )     0:00:00.2 /  0:00:00.1    1.0
[02/14 12:42:19     90s] [ IncrDelayCalc          ]     39   0:00:00.1  (  11.9 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:42:19     90s] [ TimingUpdate           ]      3   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:19     90s] [ IncrTimingUpdate       ]     13   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:42:19     90s] [ MISC                   ]          0:00:00.2  (  13.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:42:19     90s] ---------------------------------------------------------------------------------------------
[02/14 12:42:19     90s]  AreaOpt #1 TOTAL                   0:00:01.2  ( 100.0 % )     0:00:01.2 /  0:00:01.2    1.0
[02/14 12:42:19     90s] ---------------------------------------------------------------------------------------------
[02/14 12:42:19     90s] Executing incremental physical updates
[02/14 12:42:19     90s] Executing incremental physical updates
[02/14 12:42:19     90s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 125
[02/14 12:42:19     90s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2979.9M, EPOCH TIME: 1771090939.278902
[02/14 12:42:19     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:125).
[02/14 12:42:19     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:19     90s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:19     90s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:19     90s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.005, MEM:2976.3M, EPOCH TIME: 1771090939.283988
[02/14 12:42:19     90s] Memory usage before memory release/compaction is 2976.3
[02/14 12:42:19     90s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:19     90s] Memory usage at end of DPlace-Cleanup is 2976.3M.
[02/14 12:42:19     90s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2976.29M, totSessionCpu=0:01:32).
[02/14 12:42:19     90s] Begin: Collecting metrics
[02/14 12:42:19     90s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   -1.110 |           |       -7 |        0.17 | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist |           |          |           |          |             | 0:00:01  |        2969 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:00  |        2968 |      |     |
| drv_fixing_2     |     0.000 |   -0.442 |         0 |       -5 |        0.17 | 0:00:01  |        2980 |    0 |   0 |
| global_opt       |           |   -0.189 |           |       -2 |        0.18 | 0:00:01  |        2974 |      |     |
| area_reclaiming  |     0.000 |   -0.185 |         0 |       -2 |        0.17 | 0:00:02  |        2976 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[02/14 12:42:19     90s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:00.0, peak res=2976.3M, current mem=2976.3M)

[02/14 12:42:19     90s] End: Collecting metrics
[02/14 12:42:19     90s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:31.9/0:02:03.2 (0.7), mem = 2976.3M
[02/14 12:42:19     90s] User Input Parameters:
[02/14 12:42:19     90s] - Congestion Driven    : On
[02/14 12:42:19     90s] - Timing Driven        : On
[02/14 12:42:19     90s] - Area-Violation Based : On
[02/14 12:42:19     90s] - Start Rollback Level : -5
[02/14 12:42:19     90s] - Legalized            : On
[02/14 12:42:19     90s] - Window Based         : Off
[02/14 12:42:19     90s] 
[02/14 12:42:19     90s] *** Start incrementalPlace ***
[02/14 12:42:19     90s] - eDen incr mode       : Off
[02/14 12:42:19     90s] - Small incr mode      : Off
[02/14 12:42:19     90s] 
[02/14 12:42:19     90s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:2976.3M, EPOCH TIME: 1771090939.535070
[02/14 12:42:19     90s] Enable eGR PG blockage caching
[02/14 12:42:19     90s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.001, MEM:2976.3M, EPOCH TIME: 1771090939.535576
[02/14 12:42:19     90s] no activity file in design. spp won't run.
[02/14 12:42:19     91s] Effort level <high> specified for reg2reg path_group
[02/14 12:42:19     91s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2979.1M, EPOCH TIME: 1771090939.616574
[02/14 12:42:19     91s] No Views given, use default active views for adaptive view pruning
[02/14 12:42:19     91s] Active views:
[02/14 12:42:19     91s]   tt_v1.8_25C_Nominal_25_func
[02/14 12:42:19     91s] **WARN: (IMPPTN-1250):	Pin placement has been enabled on metal layer 1.
[02/14 12:42:19     91s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.002, REAL:0.002, MEM:2979.1M, EPOCH TIME: 1771090939.618446
[02/14 12:42:19     91s] Type 'man IMPPTN-1250' for more detail.
[02/14 12:42:19     91s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2979.1M, EPOCH TIME: 1771090939.618946
[02/14 12:42:19     91s] Starting Early Global Route congestion estimation: mem = 2979.1M
[02/14 12:42:19     91s] (I)      Initializing eGR engine (regular)
[02/14 12:42:19     91s] Set min layer with design mode ( 1 )
[02/14 12:42:19     91s] Set max layer with design mode ( 5 )
[02/14 12:42:19     91s] (I)      clean place blk overflow:
[02/14 12:42:19     91s] (I)      H : enabled 1.00 0
[02/14 12:42:19     91s] (I)      V : enabled 1.00 0
[02/14 12:42:19     91s] (I)      Initializing eGR engine (regular)
[02/14 12:42:19     91s] Set min layer with design mode ( 1 )
[02/14 12:42:19     91s] Set max layer with design mode ( 5 )
[02/14 12:42:19     91s] (I)      clean place blk overflow:
[02/14 12:42:19     91s] (I)      H : enabled 1.00 0
[02/14 12:42:19     91s] (I)      V : enabled 1.00 0
[02/14 12:42:19     91s] (I)      Running eGR Regular flow
[02/14 12:42:19     91s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.78 MB )
[02/14 12:42:19     91s] (I)      # wire layers (front) : 6
[02/14 12:42:19     91s] (I)      # wire layers (back)  : 0
[02/14 12:42:19     91s] (I)      min wire layer : 1
[02/14 12:42:19     91s] (I)      max wire layer : 5
[02/14 12:42:19     91s] (I)      # cut layers (front) : 5
[02/14 12:42:19     91s] (I)      # cut layers (back)  : 0
[02/14 12:42:19     91s] (I)      min cut layer : 1
[02/14 12:42:19     91s] (I)      max cut layer : 4
[02/14 12:42:19     91s] (I)      ================================ Layers ================================
[02/14 12:42:19     91s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:19     91s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:42:19     91s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:19     91s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:42:19     91s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:42:19     91s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:42:19     91s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:42:19     91s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:42:19     91s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:42:19     91s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:42:19     91s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:42:19     91s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:42:19     91s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:42:19     91s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:42:19     91s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:19     91s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:42:19     91s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:42:19     91s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:19     91s] (I)      Started Import and model ( Curr Mem: 2.78 MB )
[02/14 12:42:19     91s] (I)      == Non-default Options ==
[02/14 12:42:19     91s] (I)      Maximum routing layer                              : 5
[02/14 12:42:19     91s] (I)      Minimum routing layer                              : 1
[02/14 12:42:19     91s] (I)      Top routing layer                                  : 5
[02/14 12:42:19     91s] (I)      Bottom routing layer                               : 1
[02/14 12:42:19     91s] (I)      Number of threads                                  : 1
[02/14 12:42:19     91s] (I)      Route tie net to shape                             : auto
[02/14 12:42:19     91s] (I)      Use non-blocking free Dbs wires                    : false
[02/14 12:42:19     91s] (I)      Method to set GCell size                           : row
[02/14 12:42:19     91s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:42:19     91s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:42:19     91s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:42:19     91s] (I)      ============== Pin Summary ==============
[02/14 12:42:19     91s] (I)      +-------+--------+---------+------------+
[02/14 12:42:19     91s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:42:19     91s] (I)      +-------+--------+---------+------------+
[02/14 12:42:19     91s] (I)      |     1 |    399 |  100.00 |        Pin |
[02/14 12:42:19     91s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:42:19     91s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:42:19     91s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:42:19     91s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:42:19     91s] (I)      +-------+--------+---------+------------+
[02/14 12:42:19     91s] (I)      Custom ignore net properties:
[02/14 12:42:19     91s] (I)      1 : NotLegal
[02/14 12:42:19     91s] (I)      Default ignore net properties:
[02/14 12:42:19     91s] (I)      1 : Special
[02/14 12:42:19     91s] (I)      2 : Analog
[02/14 12:42:19     91s] (I)      3 : Fixed
[02/14 12:42:19     91s] (I)      4 : Skipped
[02/14 12:42:19     91s] (I)      5 : MixedSignal
[02/14 12:42:19     91s] (I)      Prerouted net properties:
[02/14 12:42:19     91s] (I)      1 : NotLegal
[02/14 12:42:19     91s] (I)      2 : Special
[02/14 12:42:19     91s] (I)      3 : Analog
[02/14 12:42:19     91s] (I)      4 : Fixed
[02/14 12:42:19     91s] (I)      5 : Skipped
[02/14 12:42:19     91s] (I)      6 : MixedSignal
[02/14 12:42:19     91s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:42:19     91s] (I)      Use row-based GCell size
[02/14 12:42:19     91s] (I)      Use row-based GCell align
[02/14 12:42:19     91s] (I)      layer 0 area = 83000
[02/14 12:42:19     91s] (I)      layer 1 area = 67600
[02/14 12:42:19     91s] (I)      layer 2 area = 240000
[02/14 12:42:19     91s] (I)      layer 3 area = 240000
[02/14 12:42:19     91s] (I)      layer 4 area = 4000000
[02/14 12:42:19     91s] (I)      GCell unit size   : 4140
[02/14 12:42:19     91s] (I)      GCell multiplier  : 1
[02/14 12:42:19     91s] (I)      GCell row height  : 4140
[02/14 12:42:19     91s] (I)      Actual row height : 4140
[02/14 12:42:19     91s] (I)      GCell align ref   : 29900 29900
[02/14 12:42:19     91s] [NR-eGR] Track table information for default rule: 
[02/14 12:42:19     91s] [NR-eGR] met1 has single uniform track structure
[02/14 12:42:19     91s] [NR-eGR] met2 has single uniform track structure
[02/14 12:42:19     91s] [NR-eGR] met3 has single uniform track structure
[02/14 12:42:19     91s] [NR-eGR] met4 has single uniform track structure
[02/14 12:42:19     91s] [NR-eGR] met5 has single uniform track structure
[02/14 12:42:19     91s] (I)      =============== Default via ===============
[02/14 12:42:19     91s] (I)      +---+------------------+------------------+
[02/14 12:42:19     91s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:42:19     91s] (I)      +---+------------------+------------------+
[02/14 12:42:19     91s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:42:19     91s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:42:19     91s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:42:19     91s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:42:19     91s] (I)      +---+------------------+------------------+
[02/14 12:42:19     91s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:42:19     91s] [NR-eGR] Read 42254 PG shapes
[02/14 12:42:19     91s] [NR-eGR] Read 0 clock shapes
[02/14 12:42:19     91s] [NR-eGR] Read 0 other shapes
[02/14 12:42:19     91s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:42:19     91s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:42:19     91s] [NR-eGR] #Instance Blockages : 1607
[02/14 12:42:19     91s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:42:19     91s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:42:19     91s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:42:19     91s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:42:19     91s] [NR-eGR] #Other Blockages    : 0
[02/14 12:42:19     91s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:42:19     91s] [NR-eGR] #prerouted nets         : 0
[02/14 12:42:19     91s] [NR-eGR] #prerouted special nets : 0
[02/14 12:42:19     91s] [NR-eGR] #prerouted wires        : 0
[02/14 12:42:19     91s] (I)        Front-side 134 ( ignored 0 )
[02/14 12:42:19     91s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:42:19     91s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:42:19     91s] [NR-eGR] Read 134 nets ( ignored 0 )
[02/14 12:42:19     91s] (I)      handle routing halo
[02/14 12:42:19     91s] (I)      Reading macro buffers
[02/14 12:42:19     91s] (I)      Number of macro buffers: 0
[02/14 12:42:19     91s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:42:19     91s] (I)      original grid = 248 x 315
[02/14 12:42:19     91s] (I)      merged grid = 248 x 315
[02/14 12:42:19     91s] (I)      Read Num Blocks=43861  Num Prerouted Wires=0  Num CS=0
[02/14 12:42:19     91s] (I)      Layer 0 (H) : #blockages 8992 : #preroutes 0
[02/14 12:42:19     91s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 0
[02/14 12:42:19     91s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 0
[02/14 12:42:19     91s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 0
[02/14 12:42:19     91s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:42:19     91s] (I)      Number of ignored nets                =      0
[02/14 12:42:19     91s] (I)      Number of connected nets              =      0
[02/14 12:42:19     91s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:42:19     91s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:42:19     91s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:42:19     91s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:42:19     91s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:42:19     91s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:42:19     91s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:42:19     91s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/14 12:42:19     91s] (I)      Ndr track 0 does not exist
[02/14 12:42:19     91s] (I)      Ndr track 0 does not exist
[02/14 12:42:19     91s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:42:19     91s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:42:19     91s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:42:19     91s] (I)      Site width          :   460  (dbu)
[02/14 12:42:19     91s] (I)      Row height          :  4140  (dbu)
[02/14 12:42:19     91s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:42:19     91s] (I)      GCell width         :  4140  (dbu)
[02/14 12:42:19     91s] (I)      GCell height        :  4140  (dbu)
[02/14 12:42:19     91s] (I)      Grid                :   248   315     5
[02/14 12:42:19     91s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:42:19     91s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:42:19     91s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:42:19     91s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:42:19     91s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:42:19     91s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:42:19     91s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:42:19     91s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:42:19     91s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:42:19     91s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:42:19     91s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:42:19     91s] (I)      --------------------------------------------------------
[02/14 12:42:19     91s] 
[02/14 12:42:19     91s] [NR-eGR] == Routing rule table ==
[02/14 12:42:19     91s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:42:19     91s] [NR-eGR] ----------------------
[02/14 12:42:19     91s] [NR-eGR]   0  (Default)    133 
[02/14 12:42:19     91s] [NR-eGR]   1                 1 
[02/14 12:42:19     91s] (I)      ==== NDR : (Default) ====
[02/14 12:42:19     91s] (I)      +--------------+--------+
[02/14 12:42:19     91s] (I)      |           ID |      0 |
[02/14 12:42:19     91s] (I)      |      Default |    yes |
[02/14 12:42:19     91s] (I)      |  Clk Special |     no |
[02/14 12:42:19     91s] (I)      | Hard spacing |     no |
[02/14 12:42:19     91s] (I)      |    NDR track | (none) |
[02/14 12:42:19     91s] (I)      |      NDR via | (none) |
[02/14 12:42:19     91s] (I)      |  Extra space |      0 |
[02/14 12:42:19     91s] (I)      |      Shields |      0 |
[02/14 12:42:19     91s] (I)      |   Demand (H) |      1 |
[02/14 12:42:19     91s] (I)      |   Demand (V) |      1 |
[02/14 12:42:19     91s] (I)      |        #Nets |    133 |
[02/14 12:42:19     91s] (I)      +--------------+--------+
[02/14 12:42:19     91s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:19     91s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:42:19     91s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:19     91s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:42:19     91s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:42:19     91s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:42:19     91s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:42:19     91s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:42:19     91s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:19     91s] (I)      ======== NDR :  =========
[02/14 12:42:19     91s] (I)      +--------------+--------+
[02/14 12:42:19     91s] (I)      |           ID |      1 |
[02/14 12:42:19     91s] (I)      |      Default |     no |
[02/14 12:42:19     91s] (I)      |  Clk Special |     no |
[02/14 12:42:19     91s] (I)      | Hard spacing |     no |
[02/14 12:42:19     91s] (I)      |    NDR track | (none) |
[02/14 12:42:19     91s] (I)      |      NDR via | (none) |
[02/14 12:42:19     91s] (I)      |  Extra space |      1 |
[02/14 12:42:19     91s] (I)      |      Shields |      0 |
[02/14 12:42:19     91s] (I)      |   Demand (H) |      2 |
[02/14 12:42:19     91s] (I)      |   Demand (V) |      2 |
[02/14 12:42:19     91s] (I)      |        #Nets |      1 |
[02/14 12:42:19     91s] (I)      +--------------+--------+
[02/14 12:42:19     91s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:19     91s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:42:19     91s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:19     91s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:42:19     91s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:42:19     91s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:42:19     91s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:42:19     91s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:42:19     91s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:19     91s] (I)      =============== Blocked Tracks ===============
[02/14 12:42:19     91s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:19     91s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:42:19     91s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:19     91s] (I)      |     1 |  701592 |    73781 |        10.52% |
[02/14 12:42:19     91s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:42:19     91s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:42:19     91s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:42:19     91s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:42:19     91s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:19     91s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.15 sec, Curr Mem: 2.79 MB )
[02/14 12:42:19     91s] (I)      Reset routing kernel
[02/14 12:42:19     91s] (I)      Started Global Routing ( Curr Mem: 2.79 MB )
[02/14 12:42:19     91s] (I)      totalPins=408  totalGlobalPin=395 (96.81%)
[02/14 12:42:19     91s] (I)      ================= Net Group Info =================
[02/14 12:42:19     91s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:19     91s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:42:19     91s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:19     91s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[02/14 12:42:19     91s] (I)      |  2 |            133 |      met1(1) |   met5(5) |
[02/14 12:42:19     91s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:19     91s] (I)      total 2D Cap : 941225 = (502917 H, 438308 V)
[02/14 12:42:19     91s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/14 12:42:19     91s] (I)      init route region map
[02/14 12:42:19     91s] (I)      #blocked regions = 0
[02/14 12:42:19     91s] (I)      #non-blocked regions = 1
[02/14 12:42:19     91s] (I)      init safety region map
[02/14 12:42:19     91s] (I)      #blocked regions = 0
[02/14 12:42:19     91s] (I)      #non-blocked regions = 1
[02/14 12:42:19     91s] (I)      Adjusted 0 GCells for pin access
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/14 12:42:19     91s] (I)      ============  Phase 1a Route ============
[02/14 12:42:19     91s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1b Route ============
[02/14 12:42:19     91s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:42:19     91s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566800e+02um
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1c Route ============
[02/14 12:42:19     91s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1d Route ============
[02/14 12:42:19     91s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1e Route ============
[02/14 12:42:19     91s] (I)      Usage: 62 = (34 H, 28 V) = (0.01% H, 0.01% V) = (1.408e+02um H, 1.159e+02um V)
[02/14 12:42:19     91s] (I)      #Nets         : 1
[02/14 12:42:19     91s] (I)      #Relaxed nets : 0
[02/14 12:42:19     91s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.566800e+02um
[02/14 12:42:19     91s] (I)      Wire length   : 62
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1l Route ============
[02/14 12:42:19     91s] (I)      total 2D Cap : 2295324 = (1189228 H, 1106096 V)
[02/14 12:42:19     91s] (I)      total 2D Demand : 161 = (89 H, 72 V)
[02/14 12:42:19     91s] (I)      init route region map
[02/14 12:42:19     91s] (I)      #blocked regions = 0
[02/14 12:42:19     91s] (I)      #non-blocked regions = 1
[02/14 12:42:19     91s] (I)      init safety region map
[02/14 12:42:19     91s] (I)      #blocked regions = 0
[02/14 12:42:19     91s] (I)      #non-blocked regions = 1
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1a Route ============
[02/14 12:42:19     91s] [NR-eGR] Layer group 2: route 133 net(s) in layer range [1, 5]
[02/14 12:42:19     91s] (I)      Usage: 4278 = (1944 H, 2334 V) = (0.16% H, 0.21% V) = (8.048e+03um H, 9.663e+03um V)
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1b Route ============
[02/14 12:42:19     91s] (I)      Usage: 4278 = (1944 H, 2334 V) = (0.16% H, 0.21% V) = (8.048e+03um H, 9.663e+03um V)
[02/14 12:42:19     91s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.771092e+04um
[02/14 12:42:19     91s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:42:19     91s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1c Route ============
[02/14 12:42:19     91s] (I)      Usage: 4278 = (1944 H, 2334 V) = (0.16% H, 0.21% V) = (8.048e+03um H, 9.663e+03um V)
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1d Route ============
[02/14 12:42:19     91s] (I)      Usage: 4278 = (1944 H, 2334 V) = (0.16% H, 0.21% V) = (8.048e+03um H, 9.663e+03um V)
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1e Route ============
[02/14 12:42:19     91s] (I)      Usage: 4278 = (1944 H, 2334 V) = (0.16% H, 0.21% V) = (8.048e+03um H, 9.663e+03um V)
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] (I)      ============  Phase 1l Route ============
[02/14 12:42:19     91s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.771092e+04um
[02/14 12:42:19     91s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:42:19     91s] (I)      Layer  1:     625236       189         0         945      699300    ( 0.13%) 
[02/14 12:42:19     91s] (I)      Layer  2:     678510      1678         0           0      700848    ( 0.00%) 
[02/14 12:42:19     91s] (I)      Layer  3:     507221      1682         8           0      528054    ( 0.00%) 
[02/14 12:42:19     91s] (I)      Layer  4:     436699       795         0       14493      509718    ( 2.76%) 
[02/14 12:42:19     91s] (I)      Layer  5:      57884       241         0       28451       59558    (32.33%) 
[02/14 12:42:19     91s] (I)      Total:       2305550      4585         8       43888     2497477    ( 1.73%) 
[02/14 12:42:19     91s] (I)      
[02/14 12:42:19     91s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:42:19     91s] [NR-eGR]                        OverCon           OverCon           OverCon            
[02/14 12:42:19     91s] [NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[02/14 12:42:19     91s] [NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[02/14 12:42:19     91s] [NR-eGR] --------------------------------------------------------------------------------
[02/14 12:42:19     91s] [NR-eGR]    met1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:19     91s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:19     91s] [NR-eGR]    met3 ( 3)         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:42:19     91s] [NR-eGR]    met4 ( 4)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:19     91s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:19     91s] [NR-eGR] --------------------------------------------------------------------------------
[02/14 12:42:19     91s] [NR-eGR]        Total         1( 0.00%)         0( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:42:19     91s] [NR-eGR] 
[02/14 12:42:19     91s] (I)      Finished Global Routing ( CPU: 0.10 sec, Real: 0.12 sec, Curr Mem: 2.79 MB )
[02/14 12:42:19     91s] (I)      Updating congestion map
[02/14 12:42:19     91s] (I)      total 2D Cap : 2318032 = (1196220 H, 1121812 V)
[02/14 12:42:19     91s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:42:19     91s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.255, REAL:0.381, MEM:2978.1M, EPOCH TIME: 1771090939.999940
[02/14 12:42:19     91s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.25 sec, Real: 0.37 sec, Curr Mem: 2.78 MB )
[02/14 12:42:19     91s] Early Global Route congestion estimation runtime: 0.38 seconds, mem = 2978.1M
[02/14 12:42:20     91s] OPERPROF: Starting HotSpotCal at level 1, MEM:2978.1M, EPOCH TIME: 1771090940.000032
[02/14 12:42:20     91s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:20     91s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:42:20     91s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:20     91s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:42:20     91s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:20     91s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:42:20     91s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.004, REAL:0.004, MEM:2978.3M, EPOCH TIME: 1771090940.003760
[02/14 12:42:20     91s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:42:20     91s] 
[02/14 12:42:20     91s] === incrementalPlace Internal Loop 1 ===
[02/14 12:42:20     91s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:42:20     91s] UM:*                                                                   incrNP_iter_start
[02/14 12:42:20     91s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[02/14 12:42:20     91s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:2978.4M, EPOCH TIME: 1771090940.122316
[02/14 12:42:20     91s] Processing tracks to init pin-track alignment.
[02/14 12:42:20     91s] z: 2, totalTracks: 1
[02/14 12:42:20     91s] z: 4, totalTracks: 1
[02/14 12:42:20     91s] #spOpts: N=130 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:20     91s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2978.4M, EPOCH TIME: 1771090940.140774
[02/14 12:42:20     91s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:20     91s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:20     91s] 
[02/14 12:42:20     91s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:20     91s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:20     91s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2978.4M, EPOCH TIME: 1771090940.151210
[02/14 12:42:20     91s] OPERPROF:   Starting post-place ADS at level 2, MEM:2978.4M, EPOCH TIME: 1771090940.151283
[02/14 12:42:20     91s] ADSU 0.002 -> 0.002. site 630000.000 -> 630000.000. GS 33.120
[02/14 12:42:20     91s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.021, REAL:0.021, MEM:2978.4M, EPOCH TIME: 1771090940.172460
[02/14 12:42:20     91s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:2978.5M, EPOCH TIME: 1771090940.172568
[02/14 12:42:20     91s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:2978.5M, EPOCH TIME: 1771090940.173042
[02/14 12:42:20     91s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:2978.5M, EPOCH TIME: 1771090940.173092
[02/14 12:42:20     91s] MP Top (125): mp=1.453. U=0.002.
[02/14 12:42:20     91s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.001, REAL:0.002, MEM:2978.5M, EPOCH TIME: 1771090940.174316
[02/14 12:42:20     91s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:2978.5M, EPOCH TIME: 1771090940.181161
[02/14 12:42:20     91s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:2978.5M, EPOCH TIME: 1771090940.181242
[02/14 12:42:20     91s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:2978.5M, EPOCH TIME: 1771090940.181312
[02/14 12:42:20     91s] no activity file in design. spp won't run.
[02/14 12:42:20     91s] [adp] 0:1:1:3
[02/14 12:42:20     91s] [spp] 0
[02/14 12:42:20     91s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.001, MEM:2978.5M, EPOCH TIME: 1771090940.181830
[02/14 12:42:20     91s] SP #FI/SF FL/PI 0/0 125/0
[02/14 12:42:20     91s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.058, REAL:0.060, MEM:2978.5M, EPOCH TIME: 1771090940.182702
[02/14 12:42:20     91s] PP off. flexM 0
[02/14 12:42:20     91s] OPERPROF: Starting CDPad at level 1, MEM:2978.8M, EPOCH TIME: 1771090940.190111
[02/14 12:42:20     91s] 3DP is on.
[02/14 12:42:20     91s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[02/14 12:42:20     91s] design sh 0.001. rd 0.200
[02/14 12:42:20     91s] design sh 0.001. rd 0.200
[02/14 12:42:20     91s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[02/14 12:42:20     91s] design sh 0.001. rd 0.200
[02/14 12:42:20     91s] CDPadU 0.003 -> 0.003. R=0.002, N=125, GS=4.140
[02/14 12:42:20     91s] OPERPROF: Finished CDPad at level 1, CPU:0.367, REAL:0.370, MEM:2992.1M, EPOCH TIME: 1771090940.560464
[02/14 12:42:20     91s] OPERPROF: Starting InitSKP at level 1, MEM:2992.1M, EPOCH TIME: 1771090940.560561
[02/14 12:42:20     91s] no activity file in design. spp won't run.
[02/14 12:42:20     91s] no activity file in design. spp won't run.
[02/14 12:42:20     91s] OPERPROF: Finished InitSKP at level 1, CPU:0.051, REAL:0.051, MEM:2995.4M, EPOCH TIME: 1771090940.612050
[02/14 12:42:20     91s] *** Finished SKP initialization (cpu=0:00:00.0, real=0:00:00.0)***
[02/14 12:42:20     91s] NP #FI/FS/SF FL/PI: 0/0/0 125/0
[02/14 12:42:20     91s] no activity file in design. spp won't run.
[02/14 12:42:20     91s] 
[02/14 12:42:20     91s] AB Est...
[02/14 12:42:20     91s] OPERPROF: Starting NP-Place at level 1, MEM:2995.6M, EPOCH TIME: 1771090940.613572
[02/14 12:42:20     91s] OPERPROF: Finished NP-Place at level 1, CPU:0.049, REAL:0.049, MEM:3002.8M, EPOCH TIME: 1771090940.662972
[02/14 12:42:20     91s] Iteration  4: Skipped, with CDP Off
[02/14 12:42:20     91s] 
[02/14 12:42:20     91s] AB Est...
[02/14 12:42:20     91s] OPERPROF: Starting NP-Place at level 1, MEM:3002.9M, EPOCH TIME: 1771090940.664563
[02/14 12:42:20     91s] OPERPROF: Finished NP-Place at level 1, CPU:0.044, REAL:0.044, MEM:3002.9M, EPOCH TIME: 1771090940.708387
[02/14 12:42:20     91s] Iteration  5: Skipped, with CDP Off
[02/14 12:42:20     91s] 
[02/14 12:42:20     91s] AB Est...
[02/14 12:42:20     91s] OPERPROF: Starting NP-Place at level 1, MEM:3002.9M, EPOCH TIME: 1771090940.708967
[02/14 12:42:20     92s] OPERPROF: Finished NP-Place at level 1, CPU:0.044, REAL:0.044, MEM:3003.2M, EPOCH TIME: 1771090940.752898
[02/14 12:42:20     92s] Iteration  6: Skipped, with CDP Off
[02/14 12:42:20     92s] OPERPROF: Starting NP-Place at level 1, MEM:3003.2M, EPOCH TIME: 1771090940.754592
[02/14 12:42:20     92s] current cut-level : 5, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:42:20     92s] SKP will use view:
[02/14 12:42:20     92s]   tt_v1.8_25C_Nominal_25_func
[02/14 12:42:20     92s] Iteration  7: Total net bbox = 1.670e+04 (7.66e+03 9.04e+03)
[02/14 12:42:20     92s]               Est.  stn bbox = 1.799e+04 (7.99e+03 1.00e+04)
[02/14 12:42:20     92s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2995.2M
[02/14 12:42:20     92s] OPERPROF: Finished NP-Place at level 1, CPU:0.077, REAL:0.080, MEM:2995.2M, EPOCH TIME: 1771090940.834498
[02/14 12:42:20     92s] no activity file in design. spp won't run.
[02/14 12:42:20     92s] NP #FI/FS/SF FL/PI: 0/0/0 125/0
[02/14 12:42:20     92s] no activity file in design. spp won't run.
[02/14 12:42:20     92s] OPERPROF: Starting NP-Place at level 1, MEM:2995.0M, EPOCH TIME: 1771090940.837572
[02/14 12:42:20     92s] current cut-level : 6, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:42:20     92s] Iteration  8: Total net bbox = 1.670e+04 (7.73e+03 8.97e+03)
[02/14 12:42:20     92s]               Est.  stn bbox = 1.800e+04 (8.10e+03 9.90e+03)
[02/14 12:42:20     92s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2995.5M
[02/14 12:42:20     92s] OPERPROF: Finished NP-Place at level 1, CPU:0.113, REAL:0.119, MEM:2995.5M, EPOCH TIME: 1771090940.956648
[02/14 12:42:20     92s] Legalizing MH Cells... 0 / 0 (level 6) on counter_16bit
[02/14 12:42:20     92s] MH legal: No MH instances from GP
[02/14 12:42:20     92s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:42:20     92s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2995.5M, DRC: 0)
[02/14 12:42:20     92s] no activity file in design. spp won't run.
[02/14 12:42:20     92s] NP #FI/FS/SF FL/PI: 0/0/0 125/0
[02/14 12:42:20     92s] no activity file in design. spp won't run.
[02/14 12:42:20     92s] OPERPROF: Starting NP-Place at level 1, MEM:2996.0M, EPOCH TIME: 1771090940.960587
[02/14 12:42:21     92s] current cut-level : 7, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:42:21     92s] Iteration  9: Total net bbox = 1.695e+04 (7.79e+03 9.16e+03)
[02/14 12:42:21     92s]               Est.  stn bbox = 1.829e+04 (8.18e+03 1.01e+04)
[02/14 12:42:21     92s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 2996.3M
[02/14 12:42:21     92s] OPERPROF: Finished NP-Place at level 1, CPU:0.121, REAL:0.127, MEM:2996.3M, EPOCH TIME: 1771090941.088078
[02/14 12:42:21     92s] Legalizing MH Cells... 0 / 0 (level 7) on counter_16bit
[02/14 12:42:21     92s] MH legal: No MH instances from GP
[02/14 12:42:21     92s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:42:21     92s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2996.3M, DRC: 0)
[02/14 12:42:21     92s] no activity file in design. spp won't run.
[02/14 12:42:21     92s] NP #FI/FS/SF FL/PI: 0/0/0 125/0
[02/14 12:42:21     92s] no activity file in design. spp won't run.
[02/14 12:42:21     92s] OPERPROF: Starting NP-Place at level 1, MEM:2996.8M, EPOCH TIME: 1771090941.091690
[02/14 12:42:21     92s] current cut-level : 8, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:42:21     92s] Starting Early Global Route supply map. mem = 3005.4M
[02/14 12:42:21     92s] (I)      Initializing eGR engine (regular)
[02/14 12:42:21     92s] Set min layer with design mode ( 1 )
[02/14 12:42:21     92s] Set max layer with design mode ( 5 )
[02/14 12:42:21     92s] (I)      clean place blk overflow:
[02/14 12:42:21     92s] (I)      H : enabled 1.00 0
[02/14 12:42:21     92s] (I)      V : enabled 1.00 0
[02/14 12:42:21     92s] (I)      Initializing eGR engine (regular)
[02/14 12:42:21     92s] Set min layer with design mode ( 1 )
[02/14 12:42:21     92s] Set max layer with design mode ( 5 )
[02/14 12:42:21     92s] (I)      clean place blk overflow:
[02/14 12:42:21     92s] (I)      H : enabled 1.00 0
[02/14 12:42:21     92s] (I)      V : enabled 1.00 0
[02/14 12:42:21     92s] (I)      Running eGR Regular flow
[02/14 12:42:21     92s] (I)      # wire layers (front) : 6
[02/14 12:42:21     92s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2.83 MB )
[02/14 12:42:21     92s] (I)      # wire layers (back)  : 0
[02/14 12:42:21     92s] (I)      min wire layer : 1
[02/14 12:42:21     92s] (I)      max wire layer : 5
[02/14 12:42:21     92s] (I)      # cut layers (front) : 5
[02/14 12:42:21     92s] (I)      # cut layers (back)  : 0
[02/14 12:42:21     92s] (I)      min cut layer : 1
[02/14 12:42:21     92s] (I)      max cut layer : 4
[02/14 12:42:21     92s] (I)      ================================ Layers ================================
[02/14 12:42:21     92s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:21     92s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:42:21     92s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:21     92s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:42:21     92s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:42:21     92s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:42:21     92s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:42:21     92s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:42:21     92s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:42:21     92s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:42:21     92s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:42:21     92s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:42:21     92s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:42:21     92s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:42:21     92s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:21     92s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:42:21     92s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:42:21     92s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:21     92s] Finished Early Global Route supply map. mem = 3009.9M
[02/14 12:42:22     93s] Iteration 10: Total net bbox = 1.736e+04 (7.96e+03 9.41e+03)
[02/14 12:42:22     93s]               Est.  stn bbox = 1.870e+04 (8.34e+03 1.04e+04)
[02/14 12:42:22     93s]               cpu = 0:00:01.5 real = 0:00:01.0 mem = 3021.3M
[02/14 12:42:22     93s] OPERPROF: Finished NP-Place at level 1, CPU:1.581, REAL:1.618, MEM:3021.3M, EPOCH TIME: 1771090942.710175
[02/14 12:42:22     93s] Legalizing MH Cells... 0 / 0 (level 8) on counter_16bit
[02/14 12:42:22     93s] MH legal: No MH instances from GP
[02/14 12:42:22     93s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:42:22     93s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=3021.3M, DRC: 0)
[02/14 12:42:22     93s] no activity file in design. spp won't run.
[02/14 12:42:22     93s] NP #FI/FS/SF FL/PI: 0/0/0 125/0
[02/14 12:42:22     93s] no activity file in design. spp won't run.
[02/14 12:42:22     93s] OPERPROF: Starting NP-Place at level 1, MEM:3021.8M, EPOCH TIME: 1771090942.713665
[02/14 12:42:22     93s] current cut-level : 9, npgLightWeightRegionList : (nil), npgRegionList : (nil).
[02/14 12:42:22     93s] GP RA stats: MHOnly 0 nrInst 125 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[02/14 12:42:23     94s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:3022.7M, EPOCH TIME: 1771090943.325807
[02/14 12:42:23     94s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.000, MEM:3022.7M, EPOCH TIME: 1771090943.325899
[02/14 12:42:23     94s] Iteration 11: Total net bbox = 1.772e+04 (8.15e+03 9.56e+03)
[02/14 12:42:23     94s]               Est.  stn bbox = 1.908e+04 (8.55e+03 1.05e+04)
[02/14 12:42:23     94s]               cpu = 0:00:00.5 real = 0:00:01.0 mem = 2998.8M
[02/14 12:42:23     94s] OPERPROF: Finished NP-Place at level 1, CPU:0.586, REAL:0.614, MEM:2998.8M, EPOCH TIME: 1771090943.327821
[02/14 12:42:23     94s] Legalizing MH Cells... 0 / 0 (level 9) on counter_16bit
[02/14 12:42:23     94s] MH legal: No MH instances from GP
[02/14 12:42:23     94s] 0 (out of 0) MH cells were successfully legalized. Failed 0/0
[02/14 12:42:23     94s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2998.1M, DRC: 0)
[02/14 12:42:23     94s] Move report: Timing Driven Placement moved 125 insts, mean move: 16.82 um, max move: 239.02 um 
[02/14 12:42:23     94s] 	Max move on inst (prects_FE_OFC14_count_5): (111.32, 286.58) --> (123.18, 59.42)
[02/14 12:42:23     94s] no activity file in design. spp won't run.
[02/14 12:42:23     94s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:2998.1M, EPOCH TIME: 1771090943.329096
[02/14 12:42:23     94s] Saved padding area to DB
[02/14 12:42:23     94s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:2998.1M, EPOCH TIME: 1771090943.329186
[02/14 12:42:23     94s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.006, REAL:0.006, MEM:2998.3M, EPOCH TIME: 1771090943.335623
[02/14 12:42:23     94s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:2998.3M, EPOCH TIME: 1771090943.340244
[02/14 12:42:23     94s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[02/14 12:42:23     94s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:2998.3M, EPOCH TIME: 1771090943.340414
[02/14 12:42:23     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.013, REAL:0.014, MEM:2998.3M, EPOCH TIME: 1771090943.342912
[02/14 12:42:23     94s] 
[02/14 12:42:23     94s] Finished Incremental Placement (cpu=0:00:03.2, real=0:00:03.0, mem=2998.3M)
[02/14 12:42:23     94s] Begin: Reorder Scan Chains
[02/14 12:42:23     94s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[02/14 12:42:23     94s] Type 'man IMPSP-9025' for more detail.
[02/14 12:42:23     94s] End: Reorder Scan Chains
[02/14 12:42:23     94s] CongRepair sets shifter mode to gplace
[02/14 12:42:23     94s] TDRefine: refinePlace mode is spiral
[02/14 12:42:23     94s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:2998.4M, EPOCH TIME: 1771090943.352846
[02/14 12:42:23     94s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:2998.4M, EPOCH TIME: 1771090943.352905
[02/14 12:42:23     94s] Memory usage before memory release/compaction is 2998.4
[02/14 12:42:23     94s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:23     94s] Memory usage at beginning of DPlace-Init is 2991.8M.
[02/14 12:42:23     94s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2991.8M, EPOCH TIME: 1771090943.356345
[02/14 12:42:23     94s] Processing tracks to init pin-track alignment.
[02/14 12:42:23     94s] z: 2, totalTracks: 1
[02/14 12:42:23     94s] z: 4, totalTracks: 1
[02/14 12:42:23     94s] #spOpts: N=130 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:23     94s] Cell counter_16bit LLGs are deleted
[02/14 12:42:23     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] # Building counter_16bit llgBox search-tree.
[02/14 12:42:23     94s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:2991.8M, EPOCH TIME: 1771090943.377991
[02/14 12:42:23     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:2991.8M, EPOCH TIME: 1771090943.378117
[02/14 12:42:23     94s] Max number of tech site patterns supported in site array is 256.
[02/14 12:42:23     94s] Core basic site is CoreSite
[02/14 12:42:23     94s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:42:23     94s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:42:23     94s] Fast DP-INIT is on for default
[02/14 12:42:23     94s] Keep-away cache is enable on metals: 1-5
[02/14 12:42:23     94s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:42:23     94s] Atter site array init, number of instance map data is 0.
[02/14 12:42:23     94s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:0.009, REAL:0.012, MEM:2991.8M, EPOCH TIME: 1771090943.390404
[02/14 12:42:23     94s] 
[02/14 12:42:23     94s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:23     94s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:23     94s] # Starting Bad Lib Cell Checking (CMU) 
[02/14 12:42:23     94s] OPERPROF:         Starting CMU at level 5, MEM:2991.8M, EPOCH TIME: 1771090943.392218
[02/14 12:42:23     94s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:2991.8M, EPOCH TIME: 1771090943.392854
[02/14 12:42:23     94s] 
[02/14 12:42:23     94s] Bad Lib Cell Checking (CMU) is done! (0)
[02/14 12:42:23     94s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.012, REAL:0.017, MEM:2991.8M, EPOCH TIME: 1771090943.394690
[02/14 12:42:23     94s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:2991.8M, EPOCH TIME: 1771090943.394741
[02/14 12:42:23     94s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.000, MEM:2991.8M, EPOCH TIME: 1771090943.394871
[02/14 12:42:23     94s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2991.8MB).
[02/14 12:42:23     94s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.034, REAL:0.039, MEM:2991.8M, EPOCH TIME: 1771090943.395720
[02/14 12:42:23     94s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.035, REAL:0.043, MEM:2991.8M, EPOCH TIME: 1771090943.395756
[02/14 12:42:23     94s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.RJXOX505Yj.2
[02/14 12:42:23     94s] OPERPROF:   Starting Refine-Place at level 2, MEM:2991.8M, EPOCH TIME: 1771090943.396631
[02/14 12:42:23     94s] *** Starting place_detail (0:01:36 mem=2991.8M) ***
[02/14 12:42:23     94s] 
[02/14 12:42:23     94s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.[02/14 12:42:23     94s] Total net bbox length = 1.776e+04 (8.198e+03 9.564e+03) (ext = 1.308e+04)

[02/14 12:42:23     94s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:23     94s] Move report: placeLevelShifters moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:42:23     94s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2991.8M, EPOCH TIME: 1771090943.398748
[02/14 12:42:23     94s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2991.8M, EPOCH TIME: 1771090943.399184
[02/14 12:42:23     94s] Set min layer with design mode ( 1 )
[02/14 12:42:23     94s] Set max layer with design mode ( 5 )
[02/14 12:42:23     94s] Set min layer with design mode ( 1 )
[02/14 12:42:23     94s] Set max layer with design mode ( 5 )
[02/14 12:42:23     94s] OPERPROF:     Starting Cell-Halo-Init at level 3, MEM:2991.8M, EPOCH TIME: 1771090943.404069
[02/14 12:42:23     94s] OPERPROF:     Finished Cell-Halo-Init at level 3, CPU:0.000, REAL:0.000, MEM:2991.8M, EPOCH TIME: 1771090943.404537
[02/14 12:42:23     94s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:2991.8M, EPOCH TIME: 1771090943.404586
[02/14 12:42:23     94s] Starting refinePlace ...
[02/14 12:42:23     94s] Set min layer with design mode ( 1 )
[02/14 12:42:23     94s] Set max layer with design mode ( 5 )
[02/14 12:42:23     94s] Set min layer with design mode ( 1 )
[02/14 12:42:23     94s] Set max layer with design mode ( 5 )
[02/14 12:42:23     94s]   Spread Effort: high, pre-route mode, useDDP on.
[02/14 12:42:23     94s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2991.8MB) @(0:01:36 - 0:01:36).
[02/14 12:42:23     94s] Move report: preRPlace moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
[02/14 12:42:23     94s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2991.8M, EPOCH TIME: 1771090943.413164
[02/14 12:42:23     94s] Tweakage: fix icg 0, fix clk 0.
[02/14 12:42:23     94s] Tweakage: density cost 0, scale 0.4.
[02/14 12:42:23     94s] Tweakage: activity cost 0, scale 1.0.
[02/14 12:42:23     94s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:2991.8M, EPOCH TIME: 1771090943.414160
[02/14 12:42:23     94s] Cut to 2 partitions.
[02/14 12:42:23     94s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:2992.5M, EPOCH TIME: 1771090943.417728
[02/14 12:42:23     94s] Tweakage perm 4 insts, flip 43 insts.
[02/14 12:42:23     94s] Tweakage perm 4 insts, flip 5 insts.
[02/14 12:42:23     94s] Tweakage perm 0 insts, flip 0 insts.
[02/14 12:42:23     94s] Tweakage perm 0 insts, flip 0 insts.
[02/14 12:42:23     94s] Tweakage perm 0 insts, flip 5 insts.
[02/14 12:42:23     94s] Tweakage perm 0 insts, flip 1 insts.
[02/14 12:42:23     94s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.008, REAL:0.008, MEM:2992.5M, EPOCH TIME: 1771090943.425675
[02/14 12:42:23     94s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.012, REAL:0.012, MEM:2992.5M, EPOCH TIME: 1771090943.425840
[02/14 12:42:23     94s] Cleanup congestion map
[02/14 12:42:23     94s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.012, REAL:0.013, MEM:2992.5M, EPOCH TIME: 1771090943.426322
[02/14 12:42:23     94s] Move report: Congestion aware Tweak moved 90 insts, mean move: 1.14 um, max move: 7.14 um 
[02/14 12:42:23     94s] 	Max move on inst (prects_FE_DBTC6_count_4__106): (101.91, 36.35) --> (96.60, 38.18)
[02/14 12:42:23     94s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.0, real=0:00:00.0, mem=2992.5mb) @(0:01:36 - 0:01:36).
[02/14 12:42:23     94s] Cleanup congestion map
[02/14 12:42:23     94s] 
[02/14 12:42:23     94s]  === Spiral for Logical I: (movable: 125) ===
[02/14 12:42:23     94s] 
[02/14 12:42:23     94s] Running Spiral with 1 thread in Normal Mode  fetchWidth=165 
[02/14 12:42:23     94s] 
[02/14 12:42:23     94s]  Info: 0 filler has been deleted!
[02/14 12:42:23     94s] Move report: legalization moved 36 insts, mean move: 0.95 um, max move: 2.04 um spiral
[02/14 12:42:23     94s] 	Max move on inst (prects_FE_OFC17_count_2): (126.67, 69.03) --> (126.50, 67.16)
[02/14 12:42:23     94s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:42:23     94s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[02/14 12:42:23     94s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=2991.3MB) @(0:01:36 - 0:01:36).
[02/14 12:42:23     94s] Move report: Detail placement moved 125 insts, mean move: 1.09 um, max move: 7.14 um 
[02/14 12:42:23     94s] 	Max move on inst (prects_FE_DBTC6_count_4__106): (101.91, 36.35) --> (96.60, 38.18)
[02/14 12:42:23     94s] Statistics of distance of Instance movement in refine placement:
[02/14 12:42:23     94s]   maximum (X+Y) =         7.14 um
[02/14 12:42:23     94s]   inst (prects_FE_DBTC6_count_4__106) with max move: (101.907, 36.347) -> (96.6, 38.18)
[02/14 12:42:23     94s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2991.5MB
[02/14 12:42:23     94s]   mean    (X+Y) =         1.09 um
[02/14 12:42:23     94s] Summary Report:
[02/14 12:42:23     94s] Instances moved: 125 (out of 125 movable)
[02/14 12:42:23     94s] Instances flipped: 0
[02/14 12:42:23     94s] Mean displacement: 1.09 um
[02/14 12:42:23     94s] Max displacement: 7.14 um (Instance: prects_FE_DBTC6_count_4__106) (101.907, 36.347) -> (96.6, 38.18)
[02/14 12:42:23     94s] Total instances moved : 125
[02/14 12:42:23     94s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[02/14 12:42:23     94s] Physical-only instances moved: 0 (out of 0 movable physical-only)
[02/14 12:42:23     94s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:0.035, REAL:0.037, MEM:2991.5M, EPOCH TIME: 1771090943.441744
[02/14 12:42:23     94s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2991.5MB) @(0:01:36 - 0:01:36).
[02/14 12:42:23     94s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.RJXOX505Yj.2
[02/14 12:42:23     94s] Total net bbox length = 1.759e+04 (8.064e+03 9.531e+03) (ext = 1.309e+04)
[02/14 12:42:23     94s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2991.5MB
[02/14 12:42:23     94s] *** Finished place_detail (0:01:36 mem=2991.5M) ***
[02/14 12:42:23     94s] OPERPROF:   Finished Refine-Place at level 2, CPU:0.042, REAL:0.045, MEM:2991.5M, EPOCH TIME: 1771090943.442076
[02/14 12:42:23     94s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:2991.5M, EPOCH TIME: 1771090943.442166
[02/14 12:42:23     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:125).
[02/14 12:42:23     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     94s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.002, REAL:0.002, MEM:2989.8M, EPOCH TIME: 1771090943.444025
[02/14 12:42:23     94s] Memory usage before memory release/compaction is 2989.8
[02/14 12:42:23     94s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:23     94s] Memory usage at end of DPlace-Cleanup is 2989.8M.
[02/14 12:42:23     94s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:0.079, REAL:0.091, MEM:2989.8M, EPOCH TIME: 1771090943.444164
[02/14 12:42:23     94s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2989.8M, EPOCH TIME: 1771090943.444594
[02/14 12:42:23     94s] Starting Early Global Route congestion estimation: mem = 2989.8M
[02/14 12:42:23     94s] (I)      Initializing eGR engine (regular)
[02/14 12:42:23     94s] Set min layer with design mode ( 1 )
[02/14 12:42:23     94s] Set max layer with design mode ( 5 )
[02/14 12:42:23     94s] (I)      clean place blk overflow:
[02/14 12:42:23     94s] (I)      H : enabled 1.00 0
[02/14 12:42:23     94s] (I)      V : enabled 1.00 0
[02/14 12:42:23     94s] (I)      Initializing eGR engine (regular)
[02/14 12:42:23     94s] Set min layer with design mode ( 1 )
[02/14 12:42:23     94s] Set max layer with design mode ( 5 )
[02/14 12:42:23     94s] (I)      clean place blk overflow:
[02/14 12:42:23     94s] (I)      H : enabled 1.00 0
[02/14 12:42:23     94s] (I)      V : enabled 1.00 0
[02/14 12:42:23     94s] (I)      Started Early Global Route kernel ( Curr Mem: 2.80 MB )
[02/14 12:42:23     94s] (I)      Running eGR Regular flow
[02/14 12:42:23     94s] (I)      # wire layers (front) : 6
[02/14 12:42:23     94s] (I)      # wire layers (back)  : 0
[02/14 12:42:23     94s] (I)      min wire layer : 1
[02/14 12:42:23     94s] (I)      max wire layer : 5
[02/14 12:42:23     94s] (I)      # cut layers (front) : 5
[02/14 12:42:23     94s] (I)      # cut layers (back)  : 0
[02/14 12:42:23     94s] (I)      min cut layer : 1
[02/14 12:42:23     94s] (I)      max cut layer : 4
[02/14 12:42:23     94s] (I)      ================================ Layers ================================
[02/14 12:42:23     94s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:23     94s] (I)      |  Z | ID |    Name |    Type | #Masks | Extra | Width | Space | Pitch |
[02/14 12:42:23     94s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:23     94s] (I)      |  0 |  0 |         |         |      1 |       |       |       |       |
[02/14 12:42:23     94s] (I)      | 33 |  0 |    mcon |     cut |      1 |       |       |       |       |
[02/14 12:42:23     94s] (I)      |  1 |  1 |    met1 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:42:23     94s] (I)      | 34 |  1 |     via |     cut |      1 |       |       |       |       |
[02/14 12:42:23     94s] (I)      |  2 |  2 |    met2 |    wire |      1 |       |   140 |   140 |   460 |
[02/14 12:42:23     94s] (I)      | 35 |  2 |    via2 |     cut |      1 |       |       |       |       |
[02/14 12:42:23     94s] (I)      |  3 |  3 |    met3 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:42:23     94s] (I)      | 36 |  3 |    via3 |     cut |      1 |       |       |       |       |
[02/14 12:42:23     94s] (I)      |  4 |  4 |    met4 |    wire |      1 |       |   300 |   300 |   690 |
[02/14 12:42:23     94s] (I)      | 37 |  4 |    via4 |     cut |      1 |       |       |       |       |
[02/14 12:42:23     94s] (I)      |  5 |  5 |    met5 |    wire |      1 |       |  1600 |  1600 |  3220 |
[02/14 12:42:23     94s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:23     94s] (I)      | 64 |    | OVERLAP | overlap |        |       |       |       |       |
[02/14 12:42:23     94s] (I)      | 65 |    |    diff |   other |        |    MS |       |       |       |
[02/14 12:42:23     94s] (I)      +----+----+---------+---------+--------+-------+-------+-------+-------+
[02/14 12:42:23     94s] (I)      Started Import and model ( Curr Mem: 2.80 MB )
[02/14 12:42:23     94s] (I)      == Non-default Options ==
[02/14 12:42:23     94s] (I)      Maximum routing layer                              : 5
[02/14 12:42:23     94s] (I)      Minimum routing layer                              : 1
[02/14 12:42:23     94s] (I)      Top routing layer                                  : 5
[02/14 12:42:23     94s] (I)      Bottom routing layer                               : 1
[02/14 12:42:23     94s] (I)      Number of threads                                  : 1
[02/14 12:42:23     94s] (I)      Route tie net to shape                             : auto
[02/14 12:42:23     94s] (I)      Use non-blocking free Dbs wires                    : false
[02/14 12:42:23     94s] (I)      Method to set GCell size                           : row
[02/14 12:42:23     94s] (I)      Tie hi/lo max distance                             : 41.400000
[02/14 12:42:23     94s] (I)      Counted 21637 PG shapes. eGR will not process PG shapes layer by layer.
[02/14 12:42:23     94s] (I)      Removed 1 out of boundary tracks from layer 3
[02/14 12:42:23     94s] (I)      ============== Pin Summary ==============
[02/14 12:42:23     94s] (I)      +-------+--------+---------+------------+
[02/14 12:42:23     94s] (I)      | Layer | # pins | % total |      Group |
[02/14 12:42:23     94s] (I)      +-------+--------+---------+------------+
[02/14 12:42:23     94s] (I)      |     1 |    399 |  100.00 |        Pin |
[02/14 12:42:23     94s] (I)      |     2 |      0 |    0.00 | Pin access |
[02/14 12:42:23     94s] (I)      |     3 |      0 |    0.00 | Pin access |
[02/14 12:42:23     94s] (I)      |     4 |      0 |    0.00 |      Other |
[02/14 12:42:23     94s] (I)      |     5 |      0 |    0.00 |      Other |
[02/14 12:42:23     94s] (I)      +-------+--------+---------+------------+
[02/14 12:42:23     94s] (I)      Custom ignore net properties:
[02/14 12:42:23     94s] (I)      1 : NotLegal
[02/14 12:42:23     94s] (I)      Default ignore net properties:
[02/14 12:42:23     94s] (I)      1 : Special
[02/14 12:42:23     94s] (I)      2 : Analog
[02/14 12:42:23     94s] (I)      3 : Fixed
[02/14 12:42:23     94s] (I)      4 : Skipped
[02/14 12:42:23     94s] (I)      5 : MixedSignal
[02/14 12:42:23     94s] (I)      Prerouted net properties:
[02/14 12:42:23     94s] (I)      1 : NotLegal
[02/14 12:42:23     94s] (I)      2 : Special
[02/14 12:42:23     94s] (I)      3 : Analog
[02/14 12:42:23     94s] (I)      4 : Fixed
[02/14 12:42:23     94s] (I)      5 : Skipped
[02/14 12:42:23     94s] (I)      6 : MixedSignal
[02/14 12:42:23     94s] [NR-eGR] Early global route reroute all routable nets
[02/14 12:42:23     94s] (I)      Use row-based GCell size
[02/14 12:42:23     94s] (I)      Use row-based GCell align
[02/14 12:42:23     94s] (I)      layer 0 area = 83000
[02/14 12:42:23     94s] (I)      layer 1 area = 67600
[02/14 12:42:23     94s] (I)      layer 2 area = 240000
[02/14 12:42:23     94s] (I)      layer 3 area = 240000
[02/14 12:42:23     94s] (I)      layer 4 area = 4000000
[02/14 12:42:23     94s] (I)      GCell unit size   : 4140
[02/14 12:42:23     94s] (I)      GCell multiplier  : 1
[02/14 12:42:23     94s] (I)      GCell row height  : 4140
[02/14 12:42:23     94s] (I)      Actual row height : 4140
[02/14 12:42:23     94s] (I)      GCell align ref   : 29900 29900
[02/14 12:42:23     94s] [NR-eGR] Track table information for default rule: 
[02/14 12:42:23     94s] [NR-eGR] met1 has single uniform track structure
[02/14 12:42:23     94s] [NR-eGR] met2 has single uniform track structure
[02/14 12:42:23     94s] [NR-eGR] met3 has single uniform track structure
[02/14 12:42:23     94s] [NR-eGR] met4 has single uniform track structure
[02/14 12:42:23     94s] [NR-eGR] met5 has single uniform track structure
[02/14 12:42:23     94s] (I)      =============== Default via ===============
[02/14 12:42:23     94s] (I)      +---+------------------+------------------+
[02/14 12:42:23     94s] (I)      | Z | Code  Single-Cut | Code  Multi-Cut  |
[02/14 12:42:23     94s] (I)      +---+------------------+------------------+
[02/14 12:42:23     94s] (I)      | 1 |    4  M1M2_PR_MR |    4  M1M2_PR_MR |
[02/14 12:42:23     94s] (I)      | 2 |    9  M2M3_PR_MR |    9  M2M3_PR_MR |
[02/14 12:42:23     94s] (I)      | 3 |   14  M3M4_PR_MR |   14  M3M4_PR_MR |
[02/14 12:42:23     94s] (I)      | 4 |   19  M4M5_PR_MR |   19  M4M5_PR_MR |
[02/14 12:42:23     94s] (I)      +---+------------------+------------------+
[02/14 12:42:23     94s] (I)      Design has 0 placement macros with 0 shapes. 
[02/14 12:42:23     94s] (I)      Read 42254 PG shapes from cache
[02/14 12:42:23     94s] [NR-eGR] Read 0 clock shapes
[02/14 12:42:23     94s] [NR-eGR] Read 0 other shapes
[02/14 12:42:23     94s] [NR-eGR] #Routing Blockages  : 0
[02/14 12:42:23     94s] [NR-eGR] #Bump Blockages     : 0
[02/14 12:42:23     94s] [NR-eGR] #Instance Blockages : 1607
[02/14 12:42:23     94s] [NR-eGR] #PG Blockages       : 42254
[02/14 12:42:23     94s] [NR-eGR] #Halo Blockages     : 0
[02/14 12:42:23     94s] [NR-eGR] #Boundary Blockages : 0
[02/14 12:42:23     94s] [NR-eGR] #Clock Blockages    : 0
[02/14 12:42:23     94s] [NR-eGR] #Other Blockages    : 0
[02/14 12:42:23     94s] (I)      Design has 0 blackboxes considered as all layer blockages.
[02/14 12:42:23     94s] [NR-eGR] #prerouted nets         : 0
[02/14 12:42:23     94s] [NR-eGR] #prerouted special nets : 0
[02/14 12:42:23     94s] [NR-eGR] #prerouted wires        : 0
[02/14 12:42:23     94s] (I)        Front-side 134 ( ignored 0 )
[02/14 12:42:23     94s] (I)        Back-side  0 ( ignored 0 )
[02/14 12:42:23     94s] (I)        Both-side  0 ( ignored 0 )
[02/14 12:42:23     94s] [NR-eGR] Read 134 nets ( ignored 0 )
[02/14 12:42:23     94s] (I)      handle routing halo
[02/14 12:42:23     94s] (I)      Reading macro buffers
[02/14 12:42:23     94s] (I)      Number of macro buffers: 0
[02/14 12:42:23     94s] [NR-eGR] Handle net priority by net group ordering
[02/14 12:42:23     94s] (I)      original grid = 248 x 315
[02/14 12:42:23     94s] (I)      merged grid = 248 x 315
[02/14 12:42:23     94s] (I)      Read Num Blocks=43861  Num Prerouted Wires=0  Num CS=0
[02/14 12:42:23     94s] (I)      Layer 0 (H) : #blockages 8992 : #preroutes 0
[02/14 12:42:23     94s] (I)      Layer 1 (V) : #blockages 12964 : #preroutes 0
[02/14 12:42:23     94s] (I)      Layer 2 (H) : #blockages 12964 : #preroutes 0
[02/14 12:42:23     94s] (I)      Layer 3 (V) : #blockages 7706 : #preroutes 0
[02/14 12:42:23     94s] (I)      Layer 4 (H) : #blockages 1235 : #preroutes 0
[02/14 12:42:23     94s] (I)      Number of ignored nets                =      0
[02/14 12:42:23     94s] (I)      Number of connected nets              =      0
[02/14 12:42:23     94s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[02/14 12:42:23     94s] (I)      Number of clock nets                  =      1.  Ignored: No
[02/14 12:42:23     94s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[02/14 12:42:23     94s] (I)      Number of special nets                =      0.  Ignored: Yes
[02/14 12:42:23     94s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[02/14 12:42:23     94s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[02/14 12:42:23     94s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[02/14 12:42:23     94s] [NR-eGR] There are 1 clock nets ( 1 with NDR ).
[02/14 12:42:23     94s] (I)      Ndr track 0 does not exist
[02/14 12:42:23     94s] (I)      Ndr track 0 does not exist
[02/14 12:42:23     94s] (I)      ---------------------Grid Graph Info--------------------
[02/14 12:42:23     94s] (I)      Routing area        : (0, 0) - (1025800, 1301800)
[02/14 12:42:23     94s] (I)      Core area           : (29900, 29900) - (995900, 1271900)
[02/14 12:42:23     94s] (I)      Site width          :   460  (dbu)
[02/14 12:42:23     94s] (I)      Row height          :  4140  (dbu)
[02/14 12:42:23     94s] (I)      GCell row height    :  4140  (dbu)
[02/14 12:42:23     94s] (I)      GCell width         :  4140  (dbu)
[02/14 12:42:23     94s] (I)      GCell height        :  4140  (dbu)
[02/14 12:42:23     94s] (I)      Grid                :   248   315     5
[02/14 12:42:23     94s] (I)      Layer numbers       :     1     2     3     4     5
[02/14 12:42:23     94s] (I)      Layer name         :  met1  met2  met3  met4  met5
[02/14 12:42:23     94s] (I)      Vertical capacity   :     0  4140     0  4140     0
[02/14 12:42:23     94s] (I)      Horizontal capacity :  4140     0  4140     0  4140
[02/14 12:42:23     94s] (I)      Default wire width  :   140   140   300   300  1600
[02/14 12:42:23     94s] (I)      Default wire space  :   140   140   300   300  1600
[02/14 12:42:23     94s] (I)      Default wire pitch  :   280   280   600   600  3200
[02/14 12:42:23     94s] (I)      Default pitch size  :   460   460   610   615  3660
[02/14 12:42:23     94s] (I)      First track coord   :   460   460   620   380  4280
[02/14 12:42:23     94s] (I)      Num tracks per GCell:  9.00  9.00  6.79  6.73  1.13
[02/14 12:42:23     94s] (I)      Total num of tracks :  2829  2229  2133  1668   355
[02/14 12:42:23     94s] (I)      --------------------------------------------------------
[02/14 12:42:23     94s] 
[02/14 12:42:23     94s] [NR-eGR] == Routing rule table ==
[02/14 12:42:23     94s] [NR-eGR]  ID  Name       #Nets 
[02/14 12:42:23     94s] [NR-eGR] ----------------------
[02/14 12:42:23     94s] [NR-eGR]   0  (Default)    133 
[02/14 12:42:23     94s] [NR-eGR]   1                 1 
[02/14 12:42:23     94s] (I)      ==== NDR : (Default) ====
[02/14 12:42:23     94s] (I)      +--------------+--------+
[02/14 12:42:23     94s] (I)      |           ID |      0 |
[02/14 12:42:23     94s] (I)      |      Default |    yes |
[02/14 12:42:23     94s] (I)      |  Clk Special |     no |
[02/14 12:42:23     94s] (I)      | Hard spacing |     no |
[02/14 12:42:23     94s] (I)      |    NDR track | (none) |
[02/14 12:42:23     94s] (I)      |      NDR via | (none) |
[02/14 12:42:23     94s] (I)      |  Extra space |      0 |
[02/14 12:42:23     94s] (I)      |      Shields |      0 |
[02/14 12:42:23     94s] (I)      |   Demand (H) |      1 |
[02/14 12:42:23     94s] (I)      |   Demand (V) |      1 |
[02/14 12:42:23     94s] (I)      |        #Nets |    133 |
[02/14 12:42:23     94s] (I)      +--------------+--------+
[02/14 12:42:23     94s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:23     94s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:42:23     94s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:23     94s] (I)      |  met1    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:42:23     94s] (I)      |  met2    140      140    460      460      1      1      1    100    100        yes |
[02/14 12:42:23     94s] (I)      |  met3    300      300    610      600      1      1      1    100    100        yes |
[02/14 12:42:23     94s] (I)      |  met4    300      300    615      600      1      1      1    100    100        yes |
[02/14 12:42:23     94s] (I)      |  met5   1600     1600   3660     3200      1      1      1    100    100        yes |
[02/14 12:42:23     94s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:23     94s] (I)      ======== NDR :  =========
[02/14 12:42:23     94s] (I)      +--------------+--------+
[02/14 12:42:23     94s] (I)      |           ID |      1 |
[02/14 12:42:23     94s] (I)      |      Default |     no |
[02/14 12:42:23     94s] (I)      |  Clk Special |     no |
[02/14 12:42:23     94s] (I)      | Hard spacing |     no |
[02/14 12:42:23     94s] (I)      |    NDR track | (none) |
[02/14 12:42:23     94s] (I)      |      NDR via | (none) |
[02/14 12:42:23     94s] (I)      |  Extra space |      1 |
[02/14 12:42:23     94s] (I)      |      Shields |      0 |
[02/14 12:42:23     94s] (I)      |   Demand (H) |      2 |
[02/14 12:42:23     94s] (I)      |   Demand (V) |      2 |
[02/14 12:42:23     94s] (I)      |        #Nets |      1 |
[02/14 12:42:23     94s] (I)      +--------------+--------+
[02/14 12:42:23     94s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:23     94s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[02/14 12:42:23     94s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:23     94s] (I)      |  met1    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:42:23     94s] (I)      |  met2    140      140    920      460      2      1      1    200    100        yes |
[02/14 12:42:23     94s] (I)      |  met3    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:42:23     94s] (I)      |  met4    300      300   1200      600      2      1      1    200    100        yes |
[02/14 12:42:23     94s] (I)      |  met5   1600     1600   6400     3200      2      1      1    200    100        yes |
[02/14 12:42:23     94s] (I)      +-------------------------------------------------------------------------------------+
[02/14 12:42:23     94s] (I)      =============== Blocked Tracks ===============
[02/14 12:42:23     94s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:23     94s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[02/14 12:42:23     94s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:23     94s] (I)      |     1 |  701592 |    74231 |        10.58% |
[02/14 12:42:23     94s] (I)      |     2 |  702135 |   101886 |        14.51% |
[02/14 12:42:23     94s] (I)      |     3 |  528984 |    26471 |         5.00% |
[02/14 12:42:23     94s] (I)      |     4 |  525420 |    87306 |        16.62% |
[02/14 12:42:23     94s] (I)      |     5 |   88040 |    29884 |        33.94% |
[02/14 12:42:23     94s] (I)      +-------+---------+----------+---------------+
[02/14 12:42:23     94s] (I)      Finished Import and model ( CPU: 0.06 sec, Real: 0.12 sec, Curr Mem: 2.82 MB )
[02/14 12:42:23     94s] (I)      Reset routing kernel
[02/14 12:42:23     94s] (I)      Started Global Routing ( Curr Mem: 2.82 MB )
[02/14 12:42:23     94s] (I)      totalPins=408  totalGlobalPin=397 (97.30%)
[02/14 12:42:23     94s] (I)      ================= Net Group Info =================
[02/14 12:42:23     94s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:23     94s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[02/14 12:42:23     94s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:23     94s] (I)      |  1 |              1 |      met3(3) |   met4(4) |
[02/14 12:42:23     94s] (I)      |  2 |            133 |      met1(1) |   met5(5) |
[02/14 12:42:23     94s] (I)      +----+----------------+--------------+-----------+
[02/14 12:42:23     94s] (I)      total 2D Cap : 941225 = (502917 H, 438308 V)
[02/14 12:42:23     94s] (I)      total 2D Demand : 0 = (0 H, 0 V)
[02/14 12:42:23     94s] (I)      init route region map
[02/14 12:42:23     94s] (I)      #blocked regions = 0
[02/14 12:42:23     94s] (I)      #non-blocked regions = 1
[02/14 12:42:23     94s] (I)      init safety region map
[02/14 12:42:23     94s] (I)      #blocked regions = 0
[02/14 12:42:23     94s] (I)      #non-blocked regions = 1
[02/14 12:42:23     94s] (I)      Adjusted 0 GCells for pin access
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [3, 4]
[02/14 12:42:23     94s] (I)      ============  Phase 1a Route ============
[02/14 12:42:23     94s] (I)      Usage: 66 = (40 H, 26 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.076e+02um V)
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1b Route ============
[02/14 12:42:23     94s] (I)      Usage: 66 = (40 H, 26 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.076e+02um V)
[02/14 12:42:23     94s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.732400e+02um
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1c Route ============
[02/14 12:42:23     94s] (I)      Usage: 66 = (40 H, 26 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.076e+02um V)
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1d Route ============
[02/14 12:42:23     94s] (I)      Usage: 66 = (40 H, 26 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.076e+02um V)
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1e Route ============
[02/14 12:42:23     94s] (I)      Usage: 66 = (40 H, 26 V) = (0.01% H, 0.01% V) = (1.656e+02um H, 1.076e+02um V)
[02/14 12:42:23     94s] (I)      #Nets         : 1
[02/14 12:42:23     94s] (I)      #Relaxed nets : 0
[02/14 12:42:23     94s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.732400e+02um
[02/14 12:42:23     94s] (I)      Wire length   : 66
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1l Route ============
[02/14 12:42:23     94s] (I)      total 2D Cap : 2294950 = (1188854 H, 1106096 V)
[02/14 12:42:23     94s] (I)      total 2D Demand : 169 = (101 H, 68 V)
[02/14 12:42:23     94s] (I)      init route region map
[02/14 12:42:23     94s] (I)      #blocked regions = 0
[02/14 12:42:23     94s] (I)      #non-blocked regions = 1
[02/14 12:42:23     94s] (I)      init safety region map
[02/14 12:42:23     94s] (I)      #blocked regions = 0
[02/14 12:42:23     94s] (I)      #non-blocked regions = 1
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1a Route ============
[02/14 12:42:23     94s] [NR-eGR] Layer group 2: route 133 net(s) in layer range [1, 5]
[02/14 12:42:23     94s] (I)      Usage: 4347 = (1989 H, 2358 V) = (0.17% H, 0.21% V) = (8.234e+03um H, 9.762e+03um V)
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1b Route ============
[02/14 12:42:23     94s] (I)      Usage: 4347 = (1989 H, 2358 V) = (0.17% H, 0.21% V) = (8.234e+03um H, 9.762e+03um V)
[02/14 12:42:23     94s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.799658e+04um
[02/14 12:42:23     94s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[02/14 12:42:23     94s] (I)      Congestion threshold : each 60.00, sum 90.00
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1c Route ============
[02/14 12:42:23     94s] (I)      Usage: 4347 = (1989 H, 2358 V) = (0.17% H, 0.21% V) = (8.234e+03um H, 9.762e+03um V)
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1d Route ============
[02/14 12:42:23     94s] (I)      Usage: 4347 = (1989 H, 2358 V) = (0.17% H, 0.21% V) = (8.234e+03um H, 9.762e+03um V)
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1e Route ============
[02/14 12:42:23     94s] (I)      Usage: 4347 = (1989 H, 2358 V) = (0.17% H, 0.21% V) = (8.234e+03um H, 9.762e+03um V)
[02/14 12:42:23     94s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.799658e+04um
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] (I)      ============  Phase 1l Route ============
[02/14 12:42:23     94s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[02/14 12:42:23     94s] (I)      Layer  1:     624873       204        11         945      699300    ( 0.13%) 
[02/14 12:42:23     94s] (I)      Layer  2:     678510      1716         0           0      700848    ( 0.00%) 
[02/14 12:42:23     94s] (I)      Layer  3:     507221      1835         5           0      528054    ( 0.00%) 
[02/14 12:42:23     94s] (I)      Layer  4:     436699       815         0       14493      509718    ( 2.76%) 
[02/14 12:42:23     94s] (I)      Layer  5:      57884       226         0       28451       59558    (32.33%) 
[02/14 12:42:23     94s] (I)      Total:       2305187      4796        16       43888     2497477    ( 1.73%) 
[02/14 12:42:23     94s] (I)      
[02/14 12:42:23     94s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[02/14 12:42:23     94s] [NR-eGR]                        OverCon           OverCon            
[02/14 12:42:23     94s] [NR-eGR]                         #Gcell            #Gcell     %Gcell
[02/14 12:42:23     94s] [NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[02/14 12:42:23     94s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:42:23     94s] [NR-eGR]    met1 ( 1)        11( 0.01%)         0( 0.00%)   ( 0.01%) 
[02/14 12:42:23     94s] [NR-eGR]    met2 ( 2)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:23     94s] [NR-eGR]    met3 ( 3)         1( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:42:23     94s] [NR-eGR]    met4 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:23     94s] [NR-eGR]    met5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[02/14 12:42:23     94s] [NR-eGR] ---------------------------------------------------------------
[02/14 12:42:23     94s] [NR-eGR]        Total        12( 0.00%)         1( 0.00%)   ( 0.00%) 
[02/14 12:42:23     94s] [NR-eGR] 
[02/14 12:42:23     94s] (I)      Finished Global Routing ( CPU: 0.09 sec, Real: 0.12 sec, Curr Mem: 2.81 MB )
[02/14 12:42:23     94s] (I)      Updating congestion map
[02/14 12:42:23     94s] (I)      total 2D Cap : 2317663 = (1195851 H, 1121812 V)
[02/14 12:42:23     94s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[02/14 12:42:23     94s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.246, REAL:0.351, MEM:2991.0M, EPOCH TIME: 1771090943.795421
[02/14 12:42:23     94s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.24 sec, Real: 0.35 sec, Curr Mem: 2.80 MB )
[02/14 12:42:23     94s] Early Global Route congestion estimation runtime: 0.35 seconds, mem = 2991.0M
[02/14 12:42:23     94s] OPERPROF: Starting HotSpotCal at level 1, MEM:2991.0M, EPOCH TIME: 1771090943.795497
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:42:23     94s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2991.5M, EPOCH TIME: 1771090943.798710
[02/14 12:42:23     94s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:42:23     94s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2991.5M, EPOCH TIME: 1771090943.798899
[02/14 12:42:23     94s] Starting Early Global Route wiring: mem = 2991.5M
[02/14 12:42:23     94s] (I)      Running track assignment and export wires
[02/14 12:42:23     94s] (I)      Delete wires for 134 nets 
[02/14 12:42:23     94s] (I)      ============= Track Assignment ============
[02/14 12:42:23     94s] (I)      Started Track Assignment (1T) ( Curr Mem: 2.81 MB )
[02/14 12:42:23     94s] (I)      Initialize Track Assignment ( max pin layer : 5 )
[02/14 12:42:23     94s] (I)      Run Multi-thread track assignment
[02/14 12:42:23     94s] (I)      Finished Track Assignment (1T) ( CPU: 0.02 sec, Real: 0.02 sec, Curr Mem: 2.81 MB )
[02/14 12:42:23     94s] (I)      Started Export ( Curr Mem: 2.81 MB )
[02/14 12:42:23     94s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[02/14 12:42:23     94s] [NR-eGR] Total eGR-routed clock nets wire length: 288um, number of vias: 56
[02/14 12:42:23     94s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:42:23     94s] [NR-eGR]        [02/14 12:42:23     94s] (I)      == Layer wire length by net rule ==
[02/14 12:42:23     94s] (I)                    Default        Length (um)  Vias 
[02/14 12:42:23     94s] [NR-eGR] --------------------------------
[02/14 12:42:23     94s] [NR-eGR]  met1  (1H)          1073   417 
[02/14 12:42:23     94s] [NR-eGR]  met2  (2V)          6887   261 
[02/14 12:42:23     94s] [NR-eGR]  met3  (3H)          6342    63 
[02/14 12:42:23     94s] [NR-eGR]  met4  (4V)          2961    30 
[02/14 12:42:23     94s] [NR-eGR]  met5  (5H)           940     0 
[02/14 12:42:23     94s] [NR-eGR] --------------------------------
[02/14 12:42:23     94s] [NR-eGR]        Total        18204   771 
[02/14 12:42:23     94s] [NR-eGR] --------------------------------------------------------------------------
[02/14 12:42:23     94s] [NR-eGR] Total half perimeter of net bounding box: 17594um
[02/14 12:42:23     94s] [NR-eGR] Total length: 18204um, number of vias: 771
[02/14 12:42:23     94s] [NR-eGR] --------------------------------------------------------------------------

[02/14 12:42:23     94s] (I)      ----------------------
[02/14 12:42:23     94s] (I)       met1  (1H)    1073um 
[02/14 12:42:23     94s] (I)       met2  (2V)    6887um 
[02/14 12:42:23     94s] (I)       met3  (3H)    6342um 
[02/14 12:42:23     94s] (I)       met4  (4V)    2961um 
[02/14 12:42:23     94s] (I)       met5  (5H)     940um 
[02/14 12:42:23     94s] (I)      ----------------------
[02/14 12:42:23     94s] (I)             Total  18204um 
[02/14 12:42:23     94s] (I)      == Layer via count by net rule ==
[02/14 12:42:23     94s] (I)                    Default 
[02/14 12:42:23     94s] (I)      ----------------------
[02/14 12:42:23     94s] (I)       met1  (1H)       417 
[02/14 12:42:23     94s] (I)       met2  (2V)       261 
[02/14 12:42:23     94s] (I)       met3  (3H)        63 
[02/14 12:42:23     94s] (I)       met4  (4V)        30 
[02/14 12:42:23     94s] (I)       met5  (5H)         0 
[02/14 12:42:23     94s] (I)      ----------------------
[02/14 12:42:23     94s] (I)             Total      771 
[02/14 12:42:23     94s] (I)      Finished Export ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 2.74 MB )
[02/14 12:42:23     94s] eee: RC Grid memory freed = 51480 (26 X 33 X 5 X 12b)
[02/14 12:42:23     94s] (I)      Global routing data unavailable, rerun eGR
[02/14 12:42:23     94s] (I)      Initializing eGR engine (regular)
[02/14 12:42:23     94s] Set min layer with design mode ( 1 )
[02/14 12:42:23     94s] Set max layer with design mode ( 5 )
[02/14 12:42:23     94s] (I)      clean place blk overflow:
[02/14 12:42:23     94s] (I)      H : enabled 1.00 0
[02/14 12:42:23     94s] (I)      V : enabled 1.00 0
[02/14 12:42:23     94s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.126, REAL:0.128, MEM:2945.4M, EPOCH TIME: 1771090943.927299
[02/14 12:42:23     94s] Early Global Route wiring runtime: 0.13 seconds, mem = 2945.4M
[02/14 12:42:23     94s] OPERPROF: Starting HotSpotCal at level 1, MEM:2945.4M, EPOCH TIME: 1771090943.927735
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:42:23     94s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:42:23     94s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2945.4M, EPOCH TIME: 1771090943.930954
[02/14 12:42:23     94s] [hotspot] Hotspot report including placement blocked areas
[02/14 12:42:23     94s] OPERPROF: Starting HotSpotCal at level 1, MEM:2945.4M, EPOCH TIME: 1771090943.931023
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] [hotspot] |            |   max hotspot | total hotspot |
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[02/14 12:42:23     94s] [hotspot] | normalized |          0.00 |          0.00 |
[02/14 12:42:23     94s] [hotspot] +------------+---------------+---------------+
[02/14 12:42:23     94s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[02/14 12:42:23     94s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.003, REAL:0.003, MEM:2945.4M, EPOCH TIME: 1771090943.934120
[02/14 12:42:23     95s] 0 delay mode for cte disabled.
[02/14 12:42:23     95s] SKP cleared!
[02/14 12:42:23     95s] 
[02/14 12:42:23     95s] *** Finished incrementalPlace (cpu=0:00:04.0, real=0:00:04.0)***
[02/14 12:42:23     95s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:2944.8M, EPOCH TIME: 1771090943.969850
[02/14 12:42:23     95s] Deleting eGR PG blockage cache
[02/14 12:42:23     95s] Disable eGR PG blockage caching
[02/14 12:42:23     95s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:2944.8M, EPOCH TIME: 1771090943.969937
[02/14 12:42:23     95s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:2944.8M, EPOCH TIME: 1771090943.979599
[02/14 12:42:23     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     95s] Cell counter_16bit LLGs are deleted
[02/14 12:42:23     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:23     95s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2940.5M, EPOCH TIME: 1771090943.980090
[02/14 12:42:23     95s] Memory usage before memory release/compaction is 2940.5
[02/14 12:42:23     95s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:23     95s] Memory usage at end of DPlace-Cleanup is 2940.5M.
[02/14 12:42:23     95s] Start to check current routing status for nets...
[02/14 12:42:23     95s] All nets are already routed correctly.
[02/14 12:42:23     95s] End to check current routing status for nets (mem=2940.5M)
[02/14 12:42:23     95s] Extraction called for design 'counter_16bit' of instances=125 and nets=146 using extraction engine 'pre_route' .
[02/14 12:42:23     95s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:42:23     95s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:42:23     95s] RC Extraction called in multi-corner(1) mode.
[02/14 12:42:23     95s] RCMode: PreRoute
[02/14 12:42:23     95s]       RC Corner Indexes            0   
[02/14 12:42:23     95s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:42:23     95s] Resistance Scaling Factor    : 1.00000 
[02/14 12:42:23     95s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:42:23     95s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:42:23     95s] Shrink Factor                : 1.00000
[02/14 12:42:23     95s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/14 12:42:23     95s] Using Quantus QRC technology file ...
[02/14 12:42:23     95s] eee: RC Grid memory allocated = 51480 (26 X 33 X 5 X 12b)
[02/14 12:42:23     95s] eee: pegSigSF=1.070000
[02/14 12:42:23     95s] Updating RC Grid density data for preRoute extraction ...
[02/14 12:42:23     95s] Initializing multi-corner resistance tables ...
[02/14 12:42:23     95s] eee: Grid unit RC data computation started
[02/14 12:42:24     95s] eee: Grid unit RC data computation completed
[02/14 12:42:24     95s] eee: l=1 avDens=0.103889 usedTrk=7246.291956 availTrk=69750.000000 sigTrk=7246.291956
[02/14 12:42:24     95s] eee: l=2 avDens=0.018966 usedTrk=167.283116 availTrk=8820.000000 sigTrk=167.283116
[02/14 12:42:24     95s] eee: l=3 avDens=0.021790 usedTrk=168.589083 availTrk=7737.049180 sigTrk=168.589083
[02/14 12:42:24     95s] eee: l=4 avDens=0.027388 usedTrk=1469.392006 availTrk=53651.707317 sigTrk=1469.392006
[02/14 12:42:24     95s] eee: l=5 avDens=0.162355 usedTrk=1469.181666 availTrk=9049.180328 sigTrk=1469.181666
[02/14 12:42:24     95s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:24     95s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:42:24     95s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326712 uaWl=1.000000 uaWlH=0.211600 aWlH=0.000000 lMod=0 pMax=0.858100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:42:24     95s] eee: NetCapCache creation started. (Current Mem: 2940.727M) 
[02/14 12:42:24     95s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2940.727M) 
[02/14 12:42:24     95s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:42:24     95s] eee: Metal Layers Info:
[02/14 12:42:24     95s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:42:24     95s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:42:24     95s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:42:24     95s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:42:24     95s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:42:24     95s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:42:24     95s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:42:24     95s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:42:24     95s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:42:24     95s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:42:24     95s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:42:24     95s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:42:24     95s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:01.0  MEM: 2940.727M)
[02/14 12:42:24     95s] **opt_design ... cpu = 0:00:13, real = 0:00:41, mem = 2940.7M, totSessionCpu=0:01:36 **
[02/14 12:42:24     95s] Starting delay calculation for Setup views
[02/14 12:42:24     95s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:42:24     95s] #################################################################################
[02/14 12:42:24     95s] # Design Stage: PreRoute
[02/14 12:42:24     95s] # Design Name: counter_16bit
[02/14 12:42:24     95s] # Design Mode: 130nm
[02/14 12:42:24     95s] # Analysis Mode: MMMC OCV 
[02/14 12:42:24     95s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:42:24     95s] # Signoff Settings: SI Off 
[02/14 12:42:24     95s] #################################################################################
[02/14 12:42:24     95s] Calculate early delays in OCV mode...
[02/14 12:42:24     95s] Calculate late delays in OCV mode...
[02/14 12:42:24     95s] Topological Sorting (REAL = 0:00:00.0, MEM = 2974.3M, InitMEM = 2974.3M)
[02/14 12:42:24     95s] Start delay calculation (fullDC) (1 T). (MEM=2974.34)
[02/14 12:42:24     95s] End AAE Lib Interpolated Model. (MEM=2982.632812 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:42:24     95s] Total number of fetched objects 144
[02/14 12:42:24     95s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:42:24     95s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:42:24     95s] End delay calculation. (MEM=2989.87 CPU=0:00:00.0 REAL=0:00:00.0)
[02/14 12:42:24     95s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2989.9M) ***
[02/14 12:42:24     95s] End delay calculation (fullDC). (MEM=2989.87 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:42:24     95s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:01:36 mem=2989.9M)
[02/14 12:42:24     95s] Begin: Collecting metrics
[02/14 12:42:24     95s]  
[02/14 12:42:25      0s] 
[02/14 12:42:25      0s] =============================================================================================
[02/14 12:42:25      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[02/14 12:42:25      0s]                                                                                 25.11-s102_1
[02/14 12:42:25      0s] =============================================================================================
[02/14 12:42:25      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:25      0s] ---------------------------------------------------------------------------------------------
[02/14 12:42:25      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:42:25      0s] ---------------------------------------------------------------------------------------------
[02/14 12:42:25      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:42:25      0s] ---------------------------------------------------------------------------------------------

 

 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
| drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
| global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
| area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
| incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:42:25     95s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3022.9M, current mem=2979.1M)

[02/14 12:42:25     95s] End: Collecting metrics
[02/14 12:42:25     95s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:05.8 (0.8), totSession cpu/real = 0:01:36.7/0:02:09.1 (0.7), mem = 2979.1M
[02/14 12:42:25     95s] 
[02/14 12:42:25     95s] =============================================================================================
[02/14 12:42:25     95s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         25.11-s102_1
[02/14 12:42:25     95s] =============================================================================================
[02/14 12:42:25     95s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:25     95s] ---------------------------------------------------------------------------------------------
[02/14 12:42:25     95s] [ MetricReport           ]      1   0:00:01.0  (  17.1 % )     0:00:01.0 /  0:00:00.3    0.3
[02/14 12:42:25     95s] [ RefinePlace            ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:42:25     95s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:42:25     95s] [ DPLegalizeMH           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:25     95s] [ IncrementalPlace       ]      1   0:00:03.2  (  54.7 % )     0:00:04.3 /  0:00:04.0    0.9
[02/14 12:42:25     95s] [ EarlyGlobalRoute       ]      4   0:00:01.0  (  17.5 % )     0:00:01.0 /  0:00:00.8    0.8
[02/14 12:42:25     95s] [ ExtractRC              ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:42:25     95s] [ UpdateTimingGraph      ]      1   0:00:00.2  (   3.3 % )     0:00:00.3 /  0:00:00.3    0.9
[02/14 12:42:25     95s] [ FullDelayCalc          ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:42:25     95s] [ TimingUpdate           ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:42:25     95s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:25     95s] [ MISC                   ]          0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:42:25     95s] ---------------------------------------------------------------------------------------------
[02/14 12:42:25     95s]  IncrReplace #1 TOTAL               0:00:05.8  ( 100.0 % )     0:00:05.8 /  0:00:04.8    0.8
[02/14 12:42:25     95s] ---------------------------------------------------------------------------------------------
[02/14 12:42:25     95s] *** Timing NOT met, worst failing slack is -0.197
[02/14 12:42:25     95s] *** Check timing (0:00:00.0)
[02/14 12:42:25     95s] Deleting Lib Analyzer.
[02/14 12:42:25     95s] Begin: GigaOpt Optimization in TNS mode
[02/14 12:42:25     95s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/14 12:42:25     95s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[02/14 12:42:25     95s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:42:25     95s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:36.8/0:02:09.2 (0.7), mem = 2980.2M
[02/14 12:42:25     95s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.6
[02/14 12:42:25     95s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:42:25     95s] 
[02/14 12:42:25     95s] Creating Lib Analyzer ...
[02/14 12:42:25     95s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:42:25     95s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:42:25     95s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:42:25     95s] 
[02/14 12:42:25     95s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:25     96s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:37 mem=2980.2M
[02/14 12:42:25     96s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:37 mem=2980.2M
[02/14 12:42:25     96s] Creating Lib Analyzer, finished. 
[02/14 12:42:25     96s] 
[02/14 12:42:25     96s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:42:25     96s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[02/14 12:42:25     96s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:37 mem=2980.2M
[02/14 12:42:25     96s] Memory usage before memory release/compaction is 2980.2
[02/14 12:42:25     96s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:25     96s] Memory usage at beginning of DPlace-Init is 2979.9M.
[02/14 12:42:25     96s] OPERPROF: Starting DPlace-Init at level 1, MEM:2979.9M, EPOCH TIME: 1771090945.904136
[02/14 12:42:25     96s] Processing tracks to init pin-track alignment.
[02/14 12:42:25     96s] z: 2, totalTracks: 1
[02/14 12:42:25     96s] z: 4, totalTracks: 1
[02/14 12:42:25     96s] #spOpts: N=130 minPadR=1.1 genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:25     96s] Cell counter_16bit LLGs are deleted
[02/14 12:42:25     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:25     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:25     96s] # Building counter_16bit llgBox search-tree.
[02/14 12:42:25     96s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2979.9M, EPOCH TIME: 1771090945.928967
[02/14 12:42:25     96s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:25     96s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:25     96s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:2979.9M, EPOCH TIME: 1771090945.929678
[02/14 12:42:25     96s] Max number of tech site patterns supported in site array is 256.
[02/14 12:42:25     96s] Core basic site is CoreSite
[02/14 12:42:25     96s] After signature check, allow fast init is true, keep pre-filter is true.
[02/14 12:42:25     96s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[02/14 12:42:25     96s] Fast DP-INIT is on for default
[02/14 12:42:25     96s] Keep-away cache is enable on metals: 1-5
[02/14 12:42:25     96s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[02/14 12:42:25     96s] Atter site array init, number of instance map data is 0.
[02/14 12:42:25     96s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:0.010, REAL:0.011, MEM:2979.9M, EPOCH TIME: 1771090945.940639
[02/14 12:42:25     96s] 
[02/14 12:42:25     96s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:25     96s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:25     96s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.014, REAL:0.015, MEM:2979.9M, EPOCH TIME: 1771090945.944291
[02/14 12:42:25     96s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2979.9M, EPOCH TIME: 1771090945.944348
[02/14 12:42:25     96s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2979.9M, EPOCH TIME: 1771090945.944567
[02/14 12:42:25     96s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2979.9MB).
[02/14 12:42:25     96s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.038, REAL:0.041, MEM:2979.9M, EPOCH TIME: 1771090945.945157
[02/14 12:42:25     96s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:42:25     96s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:37 mem=2979.9M
[02/14 12:42:25     96s] [oiPhyDebug] optDemand 2070082800.00, spDemand 2070082800.00.
[02/14 12:42:25     96s] [LDM::Info] TotalInstCnt at InitDesignMc1: 125
[02/14 12:42:25     96s] ### Creating RouteCongInterface, started
[02/14 12:42:25     96s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:42:25     96s] 
[02/14 12:42:25     96s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.9500} {5, 0.043, 0.9500} 
[02/14 12:42:25     96s] 
[02/14 12:42:25     96s] #optDebug: {0, 1.000}
[02/14 12:42:25     96s] ### Creating RouteCongInterface, finished
[02/14 12:42:25     96s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:25     96s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:25     96s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:25     96s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:25     96s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:25     96s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:25     96s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:25     96s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:26     96s] *info: 1 clock net excluded
[02/14 12:42:26     96s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.RJXOX505Yj.1
[02/14 12:42:26     96s] PathGroup :  reg2reg  TargetSlack : 0 
[02/14 12:42:26     96s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:42:26     96s] ** GigaOpt Optimizer WNS Slack -0.197 TNS Slack -2.352 Density 0.17
[02/14 12:42:26     96s] Optimizer TNS Opt
[02/14 12:42:26     96s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:42:26     96s] +----------+------+------+
[02/14 12:42:26     96s] |Path Group|   WNS|   TNS|
[02/14 12:42:26     96s] +----------+------+------+
[02/14 12:42:26     96s] |default   | 0.152| 0.000|
[02/14 12:42:26     96s] |reg2reg   |-0.197|-2.352|
[02/14 12:42:26     96s] |HEPG      |-0.197|-2.352|
[02/14 12:42:26     96s] |All Paths |-0.197|-2.352|
[02/14 12:42:26     96s] +----------+------+------+
[02/14 12:42:26     96s] 
[02/14 12:42:26     96s] Active Path Group: reg2reg  
[02/14 12:42:26     96s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:26     96s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:42:26     96s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:26     96s] |  -0.197|   -0.197|  -2.352|   -2.352|    0.17%|   0:00:00.0| 2980.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:42:26     96s] |  -0.163|   -0.163|  -1.817|   -1.817|    0.17%|   0:00:00.0| 2992.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[11]/D  |
[02/14 12:42:26     97s] |  -0.145|   -0.145|  -1.564|   -1.564|    0.18%|   0:00:00.0| 2993.2M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:26     97s] |  -0.144|   -0.144|  -1.441|   -1.441|    0.18%|   0:00:00.0| 2993.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:27     97s] |  -0.138|   -0.138|  -1.398|   -1.398|    0.18%|   0:00:01.0| 2993.4M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:27     97s] |  -0.131|   -0.131|  -1.319|   -1.319|    0.18%|   0:00:00.0| 2993.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:27     97s] |  -0.131|   -0.131|  -1.317|   -1.317|    0.18%|   0:00:00.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:42:27     97s] |  -0.131|   -0.131|  -1.317|   -1.317|    0.18%|   0:00:00.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:27     97s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:27     97s] 
[02/14 12:42:27     97s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2993.9M) ***
[02/14 12:42:27     97s] 
[02/14 12:42:27     97s] *** Finished Optimize Step Cumulative (cpu=0:00:01.1 real=0:00:01.0 mem=2993.9M) ***
[02/14 12:42:27     97s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:42:27     97s] +----------+------+------+
[02/14 12:42:27     97s] |Path Group|   WNS|   TNS|
[02/14 12:42:27     97s] +----------+------+------+
[02/14 12:42:27     97s] |default   | 0.153| 0.000|
[02/14 12:42:27     97s] |reg2reg   |-0.131|-1.317|
[02/14 12:42:27     97s] |HEPG      |-0.131|-1.317|
[02/14 12:42:27     97s] |All Paths |-0.131|-1.317|
[02/14 12:42:27     97s] +----------+------+------+
[02/14 12:42:27     97s] 
[02/14 12:42:27     97s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.RJXOX505Yj.1
[02/14 12:42:27     97s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2994.5M, EPOCH TIME: 1771090947.527555
[02/14 12:42:27     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:141).
[02/14 12:42:27     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     97s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2993.9M, EPOCH TIME: 1771090947.529824
[02/14 12:42:27     97s] Memory usage before memory release/compaction is 2993.9
[02/14 12:42:27     97s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:27     97s] Memory usage at end of DPlace-Cleanup is 2993.9M.
[02/14 12:42:27     97s] *** Finished re-routing un-routed nets (2993.9M) ***
[02/14 12:42:27     97s] Memory usage before memory release/compaction is 2993.9
[02/14 12:42:27     97s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:27     97s] Memory usage at beginning of DPlace-Init is 2991.2M.
[02/14 12:42:27     97s] OPERPROF: Starting DPlace-Init at level 1, MEM:2991.2M, EPOCH TIME: 1771090947.533840
[02/14 12:42:27     97s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2991.2M, EPOCH TIME: 1771090947.554496
[02/14 12:42:27     97s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     97s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     97s] 
[02/14 12:42:27     97s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:27     97s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:27     97s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.008, REAL:0.008, MEM:2991.2M, EPOCH TIME: 1771090947.562818
[02/14 12:42:27     97s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2991.2M, EPOCH TIME: 1771090947.562881
[02/14 12:42:27     97s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2991.2M, EPOCH TIME: 1771090947.563017
[02/14 12:42:27     97s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.029, REAL:0.030, MEM:2991.2M, EPOCH TIME: 1771090947.563426
[02/14 12:42:27     97s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:42:27     97s] 
[02/14 12:42:27     97s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2991.2M) ***
[02/14 12:42:27     97s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.RJXOX505Yj.1
[02/14 12:42:27     97s] ** GigaOpt Optimizer WNS Slack -0.131 TNS Slack -1.317 Density 0.18
[02/14 12:42:27     98s] OptDebug: End of Setup Fixing:
[02/14 12:42:27     98s] +----------+------+------+
[02/14 12:42:27     98s] |Path Group|   WNS|   TNS|
[02/14 12:42:27     98s] +----------+------+------+
[02/14 12:42:27     98s] |default   | 0.153| 0.000|
[02/14 12:42:27     98s] |reg2reg   |-0.131|-1.317|
[02/14 12:42:27     98s] |HEPG      |-0.131|-1.317|
[02/14 12:42:27     98s] |All Paths |-0.131|-1.317|
[02/14 12:42:27     98s] +----------+------+------+
[02/14 12:42:27     98s] 
[02/14 12:42:27     98s] Finished writing unified metrics of routing constraints.
[02/14 12:42:27     98s] Bottom Preferred Layer:
[02/14 12:42:27     98s] +-------------+------------+----------+
[02/14 12:42:27     98s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:42:27     98s] +-------------+------------+----------+
[02/14 12:42:27     98s] | met3 (z=3)  |          1 | default  |
[02/14 12:42:27     98s] +-------------+------------+----------+
[02/14 12:42:27     98s] Via Pillar Rule:
[02/14 12:42:27     98s]     None
[02/14 12:42:27     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.RJXOX505Yj.1
[02/14 12:42:27     98s] 
[02/14 12:42:27     98s] *** Finish pre-CTS Setup Fixing (cpu=0:00:01.7 real=0:00:01.0 mem=2991.2M) ***
[02/14 12:42:27     98s] 
[02/14 12:42:27     98s] Total-nets :: 150, Stn-nets :: 44, ratio :: 29.3333 %, Total-len 18353.8, Stn-len 1132.58
[02/14 12:42:27     98s] CSM is empty.
[02/14 12:42:27     98s] CSM is empty.
[02/14 12:42:27     98s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 141
[02/14 12:42:27     98s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2990.6M, EPOCH TIME: 1771090947.818786
[02/14 12:42:27     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:27     98s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:2977.4M, EPOCH TIME: 1771090947.822724
[02/14 12:42:27     98s] Memory usage before memory release/compaction is 2977.4
[02/14 12:42:27     98s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:42:27     98s] Memory usage at end of DPlace-Cleanup is 2977.4M.
[02/14 12:42:27     98s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.6
[02/14 12:42:27     98s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.4 (1.0), totSession cpu/real = 0:01:39.2/0:02:11.5 (0.8), mem = 2977.4M
[02/14 12:42:27     98s] 
[02/14 12:42:27     98s] =============================================================================================
[02/14 12:42:27     98s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              25.11-s102_1
[02/14 12:42:27     98s] =============================================================================================
[02/14 12:42:27     98s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:42:27     98s] ---------------------------------------------------------------------------------------------
[02/14 12:42:27     98s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ LibAnalyzerInit        ]      1   0:00:00.2  (  10.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:42:27     98s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:42:27     98s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:42:27     98s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:42:27     98s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ BottleneckAnalyzerInit ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ TransformInit          ]      1   0:00:00.1  (   5.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:42:27     98s] [ OptimizationStep       ]      1   0:00:00.0  (   1.2 % )     0:00:01.1 /  0:00:01.0    1.0
[02/14 12:42:27     98s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.3 % )     0:00:01.0 /  0:00:01.0    1.0
[02/14 12:42:27     98s] [ OptGetWeight           ]     12   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ OptEval                ]     12   0:00:00.8  (  33.4 % )     0:00:00.8 /  0:00:00.8    1.0
[02/14 12:42:27     98s] [ OptCommit              ]     12   0:00:00.1  (   3.2 % )     0:00:00.1 /  0:00:00.1    0.8
[02/14 12:42:27     98s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:42:27     98s] [ IncrDelayCalc          ]     26   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:42:27     98s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ SetupOptSlackGraph     ]     12   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ TnsPass                ]      1   0:00:00.3  (  14.5 % )     0:00:01.5 /  0:00:01.5    1.0
[02/14 12:42:27     98s] [ RefinePlace            ]      1   0:00:00.1  (   2.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:42:27     98s] [ DetailPlaceInit        ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:42:27     98s] [ TimingUpdate           ]      4   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:42:27     98s] [ IncrTimingUpdate       ]     17   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:42:27     98s] [ MISC                   ]          0:00:00.4  (  17.9 % )     0:00:00.4 /  0:00:00.4    0.9
[02/14 12:42:27     98s] ---------------------------------------------------------------------------------------------
[02/14 12:42:27     98s]  TnsOpt #1 TOTAL                    0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.3    1.0
[02/14 12:42:27     98s] ---------------------------------------------------------------------------------------------
[02/14 12:42:27     98s] Begin: Collecting metrics
[02/14 12:42:27     98s] 
	GigaOpt Setup Optimization summary:
[02/14 12:42:27     98s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.197 |   -0.197 |        -2 |       -2 |        0.17 | 0:00:01  |        2980 |
	| tns_pass_0       |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 | 0:00:01  |        2994 |
	| legalization_0   |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 | 0:00:00  |        2991 |
	| end_setup_fixing |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 | 0:00:00  |        2991 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:42:27     98s] 
[02/14 12:42:28     98s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
| drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
| global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
| area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
| incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
| tns_fixing              |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 |      |       | 0:00:02  |        2994 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:42:28     98s] Ending "collect_metrics" (total cpu=0:00:00.2, real=0:00:01.0, peak res=2991.2M, current mem=2977.4M)

[02/14 12:42:28     98s] End: Collecting metrics
[02/14 12:42:28     98s] End: GigaOpt Optimization in TNS mode
[02/14 12:42:28     98s] *** Timing NOT met, worst failing slack is -0.131
[02/14 12:42:28     98s] *** Check timing (0:00:00.0)
[02/14 12:42:28     98s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:42:28     98s] Deleting Lib Analyzer.
[02/14 12:42:28     98s] Begin: GigaOpt Optimization in WNS mode
[02/14 12:42:28     98s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/14 12:42:28     98s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[02/14 12:42:28     98s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:42:28     98s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.5/0:02:11.8 (0.8), mem = 2977.5M
[02/14 12:42:28     98s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.7
[02/14 12:42:28     98s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:42:28     98s] 
[02/14 12:42:28     98s] Creating Lib Analyzer ...
[02/14 12:42:28     98s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:42:28     98s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:42:28     98s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:42:28     98s] 
[02/14 12:42:28     98s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:42:28     98s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:01:40 mem=2979.5M
[02/14 12:42:28     98s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:01:40 mem=2979.5M
[02/14 12:42:28     98s] Creating Lib Analyzer, finished. 
[02/14 12:42:28     98s] 
[02/14 12:42:28     98s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:42:28     98s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/14 12:42:28     98s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:01:40 mem=2979.5M
[02/14 12:42:28     98s] Memory usage before memory release/compaction is 2979.5
[02/14 12:42:28     98s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:42:28     98s] Memory usage at beginning of DPlace-Init is 2979.5M.
[02/14 12:42:28     98s] OPERPROF: Starting DPlace-Init at level 1, MEM:2979.5M, EPOCH TIME: 1771090948.511414
[02/14 12:42:28     98s] Processing tracks to init pin-track alignment.
[02/14 12:42:28     98s] z: 2, totalTracks: 1
[02/14 12:42:28     98s] z: 4, totalTracks: 1
[02/14 12:42:28     98s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:42:28     98s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2979.5M, EPOCH TIME: 1771090948.533240
[02/14 12:42:28     98s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:28     98s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:42:28     98s] 
[02/14 12:42:28     98s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:42:28     98s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:42:28     98s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.010, MEM:2979.5M, EPOCH TIME: 1771090948.542761
[02/14 12:42:28     98s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2979.5M, EPOCH TIME: 1771090948.542824
[02/14 12:42:28     98s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2979.5M, EPOCH TIME: 1771090948.542924
[02/14 12:42:28     98s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2979.5MB).
[02/14 12:42:28     98s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:2979.5M, EPOCH TIME: 1771090948.543450
[02/14 12:42:28     98s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:42:28     98s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:01:40 mem=2979.5M
[02/14 12:42:28     98s] [oiPhyDebug] optDemand 2176729200.00, spDemand 2176729200.00.
[02/14 12:42:28     98s] [LDM::Info] TotalInstCnt at InitDesignMc1: 141
[02/14 12:42:28     98s] ### Creating RouteCongInterface, started
[02/14 12:42:28     98s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:42:28     98s] 
[02/14 12:42:28     98s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.9500} {5, 0.043, 0.9500} 
[02/14 12:42:28     98s] 
[02/14 12:42:28     98s] #optDebug: {0, 1.000}
[02/14 12:42:28     98s] ### Creating RouteCongInterface, finished
[02/14 12:42:28     98s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:28     98s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:28     98s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:28     98s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:28     98s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:28     98s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:42:28     98s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:42:28     98s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:42:28     98s] *info: 1 clock net excluded
[02/14 12:42:28     99s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.RJXOX505Yj.2
[02/14 12:42:28     99s] PathGroup :  reg2reg  TargetSlack : 0.0376 
[02/14 12:42:28     99s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:42:28     99s] ** GigaOpt Optimizer WNS Slack -0.131 TNS Slack -1.317 Density 0.18
[02/14 12:42:28     99s] Optimizer WNS Pass 0
[02/14 12:42:28     99s] OptDebug: Start of Optimizer WNS Pass 0:
[02/14 12:42:28     99s] +----------+------+------+
[02/14 12:42:28     99s] |Path Group|   WNS|   TNS|
[02/14 12:42:28     99s] +----------+------+------+
[02/14 12:42:28     99s] |default   | 0.153| 0.000|
[02/14 12:42:28     99s] |reg2reg   |-0.131|-1.317|
[02/14 12:42:28     99s] |HEPG      |-0.131|-1.317|
[02/14 12:42:28     99s] |All Paths |-0.131|-1.317|
[02/14 12:42:28     99s] +----------+------+------+
[02/14 12:42:28     99s] 
[02/14 12:42:28     99s] Active Path Group: reg2reg  
[02/14 12:42:28     99s] Info: pruned 4 cells for critical region restructuring (50% target).
[02/14 12:42:37     99s] Info: initial physical memory for 2 CRR processes is 1071.87MB.
[02/14 12:42:37     99s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:37     99s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:42:37     99s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:37     99s] |  -0.131|   -0.131|  -1.317|   -1.317|    0.18%|   0:00:00.0| 2979.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:47    108s] |  -0.106|   -0.106|  -1.060|   -1.060|    0.19%|   0:00:10.0| 2993.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:47    108s] |  -0.106|   -0.106|  -1.059|   -1.059|    0.19%|   0:00:00.0| 2993.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:47    110s] |  -0.106|   -0.106|  -1.059|   -1.059|    0.19%|   0:00:00.0| 2993.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:47    110s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:47    110s] 
[02/14 12:42:47    110s] *** Finish Core Optimize Step (cpu=0:00:10.7 real=0:00:10.0 mem=2993.7M) ***
[02/14 12:42:47    110s] 
[02/14 12:42:47    110s] *** Finished Optimize Step Cumulative (cpu=0:00:10.8 real=0:00:19.0 mem=2993.7M) ***
[02/14 12:42:47    110s] OptDebug: End of Optimizer WNS Pass 0:
[02/14 12:42:47    110s] +----------+------+------+
[02/14 12:42:47    110s] |Path Group|   WNS|   TNS|
[02/14 12:42:47    110s] +----------+------+------+
[02/14 12:42:47    110s] |default   | 0.169| 0.000|
[02/14 12:42:47    110s] |reg2reg   |-0.106|-1.059|
[02/14 12:42:47    110s] |HEPG      |-0.106|-1.059|
[02/14 12:42:47    110s] |All Paths |-0.106|-1.059|
[02/14 12:42:47    110s] +----------+------+------+
[02/14 12:42:47    110s] 
[02/14 12:42:48    110s] ** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -1.059 Density 0.19
[02/14 12:42:48    110s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.RJXOX505Yj.2
[02/14 12:42:48    110s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.RJXOX505Yj.2
[02/14 12:42:48    110s] ** GigaOpt Optimizer WNS Slack -0.106 TNS Slack -1.059 Density 0.19
[02/14 12:42:48    110s] Optimizer WNS Pass 1
[02/14 12:42:48    110s] OptDebug: Start of Optimizer WNS Pass 1:
[02/14 12:42:48    110s] +----------+------+------+
[02/14 12:42:48    110s] |Path Group|   WNS|   TNS|
[02/14 12:42:48    110s] +----------+------+------+
[02/14 12:42:48    110s] |default   | 0.169| 0.000|
[02/14 12:42:48    110s] |reg2reg   |-0.106|-1.059|
[02/14 12:42:48    110s] |HEPG      |-0.106|-1.059|
[02/14 12:42:48    110s] |All Paths |-0.106|-1.059|
[02/14 12:42:48    110s] +----------+------+------+
[02/14 12:42:48    110s] 
[02/14 12:42:48    110s] Active Path Group: reg2reg  
[02/14 12:42:48    110s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:48    110s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:42:48    110s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:48    110s] |  -0.106|   -0.106|  -1.059|   -1.059|    0.19%|   0:00:00.0| 2993.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[12]/D  |
[02/14 12:42:56    118s] |  -0.100|   -0.100|  -1.029|   -1.029|    0.19%|   0:00:08.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
[02/14 12:42:57    118s] |  -0.100|   -0.100|  -1.029|   -1.029|    0.19%|   0:00:01.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
[02/14 12:42:57    118s] |  -0.100|   -0.100|  -1.029|   -1.029|    0.19%|   0:00:00.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
[02/14 12:42:57    118s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:57    118s] 
[02/14 12:42:57    118s] *** Finish Core Optimize Step (cpu=0:00:08.1 real=0:00:09.0 mem=2993.9M) ***
[02/14 12:42:57    118s] 
[02/14 12:42:57    118s] *** Finished Optimize Step Cumulative (cpu=0:00:08.2 real=0:00:09.0 mem=2993.9M) ***
[02/14 12:42:57    118s] OptDebug: End of Optimizer WNS Pass 1:
[02/14 12:42:57    118s] +----------+------+------+
[02/14 12:42:57    118s] |Path Group|   WNS|   TNS|
[02/14 12:42:57    118s] +----------+------+------+
[02/14 12:42:57    118s] |default   | 0.182| 0.000|
[02/14 12:42:57    118s] |reg2reg   |-0.100|-1.029|
[02/14 12:42:57    118s] |HEPG      |-0.100|-1.029|
[02/14 12:42:57    118s] |All Paths |-0.100|-1.029|
[02/14 12:42:57    118s] +----------+------+------+
[02/14 12:42:57    118s] 
[02/14 12:42:57    118s] ** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -1.029 Density 0.19
[02/14 12:42:57    118s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.RJXOX505Yj.3
[02/14 12:42:57    118s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.RJXOX505Yj.3
[02/14 12:42:57    118s] ** GigaOpt Optimizer WNS Slack -0.100 TNS Slack -1.029 Density 0.19
[02/14 12:42:57    118s] Optimizer WNS Pass 2
[02/14 12:42:57    118s] OptDebug: Start of Optimizer WNS Pass 2:
[02/14 12:42:57    118s] +----------+------+------+
[02/14 12:42:57    118s] |Path Group|   WNS|   TNS|
[02/14 12:42:57    118s] +----------+------+------+
[02/14 12:42:57    118s] |default   | 0.182| 0.000|
[02/14 12:42:57    118s] |reg2reg   |-0.100|-1.029|
[02/14 12:42:57    118s] |HEPG      |-0.100|-1.029|
[02/14 12:42:57    118s] |All Paths |-0.100|-1.029|
[02/14 12:42:57    118s] +----------+------+------+
[02/14 12:42:57    118s] 
[02/14 12:42:57    119s] Active Path Group: reg2reg  
[02/14 12:42:57    119s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:57    119s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:42:57    119s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:42:57    119s] |  -0.100|   -0.100|  -1.029|   -1.029|    0.19%|   0:00:00.0| 2993.9M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
[02/14 12:43:04    126s] Starting generalSmallTnsOpt
[02/14 12:43:04    126s] Ending generalSmallTnsOpt End
[02/14 12:43:04    126s] Analyzing useful skew in preCTS mode ...
[02/14 12:43:05    126s] The view delay ratios are: (tt_v1.8_25C_Nominal_25_func 1)
[02/14 12:43:05    126s] skewClock is  advancing: -23.8ps, count_reg[4]/CK
[02/14 12:43:05    126s] Finish useful skew analysis
[02/14 12:43:05    126s] |  -0.098|   -0.098|  -1.027|   -1.027|    0.20%|   0:00:08.0| 3001.1M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:43:05    126s] Starting generalSmallTnsOpt
[02/14 12:43:05    126s] Ending generalSmallTnsOpt End
[02/14 12:43:05    126s] Analyzing useful skew in preCTS mode ...
[02/14 12:43:05    126s] skewClock is  advancing: -11.2ps, count_reg[7]/CK
[02/14 12:43:05    126s] Finish useful skew analysis
[02/14 12:43:05    126s] |  -0.092|   -0.092|  -1.013|   -1.013|    0.20%|   0:00:00.0| 3001.6M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[6]/D   |
[02/14 12:43:07    128s] |  -0.092|   -0.092|  -1.010|   -1.010|    0.20%|   0:00:02.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:43:08    130s] |  -0.092|   -0.092|  -0.998|   -0.998|    0.20%|   0:00:01.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:43:08    130s] Starting generalSmallTnsOpt
[02/14 12:43:09    130s] Ending generalSmallTnsOpt End
[02/14 12:43:09    130s] Analyzing useful skew in preCTS mode ...
[02/14 12:43:09    130s] skewClock is  advancing: -34.5ps, count_reg[2]/CK
[02/14 12:43:09    130s] Finish useful skew analysis
[02/14 12:43:09    130s] |  -0.091|   -0.091|  -1.025|   -1.025|    0.20%|   0:00:01.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[6]/D   |
[02/14 12:43:09    130s] Starting generalSmallTnsOpt
[02/14 12:43:09    130s] Ending generalSmallTnsOpt End
[02/14 12:43:09    130s] Analyzing useful skew in preCTS mode ...
[02/14 12:43:09    130s] skewClock is  advancing: -86ps, count_reg[0]/CK
[02/14 12:43:09    130s] skewClock is  advancing: -11.4ps, count_reg[4]/CK
[02/14 12:43:09    130s] skewClock is  advancing: -43ps, count_reg[0]/CK
[02/14 12:43:09    130s] Finish useful skew analysis
[02/14 12:43:09    130s] |  -0.090|   -0.090|  -0.955|   -0.955|    0.20%|   0:00:00.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:43:09    130s] |  -0.090|   -0.090|  -0.955|   -0.955|    0.20%|   0:00:00.0| 3001.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:43:09    130s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:43:09    130s] 
[02/14 12:43:09    130s] *** Finish Core Optimize Step (cpu=0:00:11.7 real=0:00:12.0 mem=3001.7M) ***
[02/14 12:43:09    130s] 
[02/14 12:43:09    130s] *** Finished Optimize Step Cumulative (cpu=0:00:11.7 real=0:00:12.0 mem=3001.8M) ***
[02/14 12:43:09    130s] OptDebug: End of Optimizer WNS Pass 2:
[02/14 12:43:09    130s] +----------+------+------+
[02/14 12:43:09    130s] |Path Group|   WNS|   TNS|
[02/14 12:43:09    130s] +----------+------+------+
[02/14 12:43:09    130s] |default   | 0.181| 0.000|
[02/14 12:43:09    130s] |reg2reg   |-0.090|-0.955|
[02/14 12:43:09    130s] |HEPG      |-0.090|-0.955|
[02/14 12:43:09    130s] |All Paths |-0.090|-0.955|
[02/14 12:43:09    130s] +----------+------+------+
[02/14 12:43:09    130s] 
[02/14 12:43:09    131s] ** GigaOpt Optimizer WNS Slack -0.090 TNS Slack -0.955 Density 0.20
[02/14 12:43:09    131s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.RJXOX505Yj.4
[02/14 12:43:09    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.RJXOX505Yj.4
[02/14 12:43:09    131s] ** GigaOpt Optimizer WNS Slack -0.090 TNS Slack -0.955 Density 0.20
[02/14 12:43:09    131s] OptDebug: End of Setup Fixing:
[02/14 12:43:09    131s] +----------+------+------+
[02/14 12:43:09    131s] |Path Group|   WNS|   TNS|
[02/14 12:43:09    131s] +----------+------+------+
[02/14 12:43:09    131s] |default   | 0.181| 0.000|
[02/14 12:43:09    131s] |reg2reg   |-0.090|-0.955|
[02/14 12:43:09    131s] |HEPG      |-0.090|-0.955|
[02/14 12:43:09    131s] |All Paths |-0.090|-0.955|
[02/14 12:43:09    131s] +----------+------+------+
[02/14 12:43:09    131s] 
[02/14 12:43:09    131s] Finished writing unified metrics of routing constraints.
[02/14 12:43:09    131s] Bottom Preferred Layer:
[02/14 12:43:09    131s] +-------------+------------+----------+
[02/14 12:43:09    131s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:43:09    131s] +-------------+------------+----------+
[02/14 12:43:09    131s] | met3 (z=3)  |          1 | default  |
[02/14 12:43:09    131s] +-------------+------------+----------+
[02/14 12:43:09    131s] Via Pillar Rule:
[02/14 12:43:09    131s]     None
[02/14 12:43:09    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.RJXOX505Yj.2
[02/14 12:43:09    131s] 
[02/14 12:43:09    131s] *** Finish pre-CTS Setup Fixing (cpu=0:00:32.2 real=0:00:41.0 mem=3001.8M) ***
[02/14 12:43:09    131s] 
[02/14 12:43:09    131s] Total-nets :: 171, Stn-nets :: 115, ratio :: 67.2515 %, Total-len 18459.5, Stn-len 6319.32
[02/14 12:43:09    131s] CSM is empty.
[02/14 12:43:09    131s] CSM is empty.
[02/14 12:43:09    131s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 162
[02/14 12:43:09    131s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2999.7M, EPOCH TIME: 1771090989.846802
[02/14 12:43:09    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:162).
[02/14 12:43:09    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:09    131s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:09    131s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:09    131s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.007, REAL:0.007, MEM:2977.7M, EPOCH TIME: 1771090989.854180
[02/14 12:43:09    131s] Memory usage before memory release/compaction is 2977.7
[02/14 12:43:09    131s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:43:09    131s] Memory usage at end of DPlace-Cleanup is 2977.7M.
[02/14 12:43:09    131s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.7
[02/14 12:43:09    131s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:32.8/0:00:41.7 (0.8), totSession cpu/real = 0:02:12.3/0:02:53.6 (0.8), mem = 2977.7M
[02/14 12:43:09    131s] 
[02/14 12:43:09    131s] =============================================================================================
[02/14 12:43:09    131s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              25.11-s102_1
[02/14 12:43:09    131s] =============================================================================================
[02/14 12:43:09    131s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:43:09    131s] ---------------------------------------------------------------------------------------------
[02/14 12:43:09    131s] [ SkewClock              ]      4   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[02/14 12:43:09    131s] [ SlackTraversorInit     ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:09    131s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:43:09    131s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:43:09    131s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.0    1.0
[02/14 12:43:09    131s] [ PlacerPlacementInit    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:09    131s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:43:09    131s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:09    131s] [ BottleneckAnalyzerInit ]      6   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:43:09    131s] [ TransformInit          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:43:09    131s] [ OptimizationStep       ]      3   0:00:08.7  (  20.8 % )     0:00:39.6 /  0:00:30.7    0.8
[02/14 12:43:09    131s] [ SmallTnsOpt            ]      4   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    0.8
[02/14 12:43:09    131s] [ OptSingleIteration     ]     60   0:00:00.0  (   0.1 % )     0:00:30.7 /  0:00:30.3    1.0
[02/14 12:43:09    131s] [ OptGetWeight           ]     60   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:43:09    131s] [ OptEval                ]     60   0:00:29.8  (  71.3 % )     0:00:29.8 /  0:00:29.3    1.0
[02/14 12:43:09    131s] [ OptCommit              ]     60   0:00:00.2  (   0.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:43:09    131s] [ PostCommitDelayUpdate  ]     60   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:43:09    131s] [ IncrDelayCalc          ]    102   0:00:00.4  (   1.0 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:43:09    131s] [ SetupOptGetWorkingSet  ]    147   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.1
[02/14 12:43:09    131s] [ SetupOptGetActiveNode  ]    147   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:09    131s] [ SetupOptSlackGraph     ]     60   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:43:09    131s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:43:09    131s] [ TimingUpdate           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:09    131s] [ IncrTimingUpdate       ]     49   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.0    0.6
[02/14 12:43:09    131s] [ MISC                   ]          0:00:01.7  (   4.0 % )     0:00:01.7 /  0:00:01.7    1.0
[02/14 12:43:09    131s] ---------------------------------------------------------------------------------------------
[02/14 12:43:09    131s]  WnsOpt #1 TOTAL                    0:00:41.7  ( 100.0 % )     0:00:41.7 /  0:00:32.8    0.8
[02/14 12:43:09    131s] ---------------------------------------------------------------------------------------------
[02/14 12:43:09    131s] Begin: Collecting metrics
[02/14 12:43:09    131s] 
	GigaOpt Setup Optimization summary:
[02/14 12:43:09    131s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_wns_pass_0  |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 | 0:00:00  |        2980 |
	| wns_pass_0       |    -0.106 |   -0.106 |        -1 |       -1 |        0.19 | 0:00:20  |        2994 |
	| legalization_0   |    -0.106 |   -0.106 |        -1 |       -1 |        0.19 | 0:00:00  |        2994 |
	| init_wns_pass_1  |    -0.106 |   -0.106 |        -1 |       -1 |        0.19 | 0:00:00  |        2994 |
	| wns_pass_1       |    -0.100 |   -0.100 |        -1 |       -1 |        0.19 | 0:00:09  |        2994 |
	| legalization_1   |    -0.100 |   -0.100 |        -1 |       -1 |        0.19 | 0:00:00  |        2994 |
	| init_wns_pass_2  |    -0.100 |   -0.100 |        -1 |       -1 |        0.19 | 0:00:00  |        2994 |
	| wns_pass_2       |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 | 0:00:12  |        3002 |
	| legalization_2   |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 | 0:00:00  |        3002 |
	| end_setup_fixing |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 | 0:00:00  |        3002 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:43:09    131s] 
[02/14 12:43:10    131s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
| drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
| global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
| area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
| incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
| tns_fixing              |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 |      |       | 0:00:02  |        2994 |      |     |
| wns_fixing              |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 |      |       | 0:00:42  |        3002 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:43:10    131s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=3001.8M, current mem=2977.7M)

[02/14 12:43:10    131s] End: Collecting metrics
[02/14 12:43:10    131s] End: GigaOpt Optimization in WNS mode
[02/14 12:43:10    131s] Starting delay calculation for Setup views
[02/14 12:43:10    132s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:43:10    132s] #################################################################################
[02/14 12:43:10    132s] # Design Stage: PreRoute
[02/14 12:43:10    132s] # Design Name: counter_16bit
[02/14 12:43:10    132s] # Design Mode: 130nm
[02/14 12:43:10    132s] # Analysis Mode: MMMC OCV 
[02/14 12:43:10    132s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:43:10    132s] # Signoff Settings: SI Off 
[02/14 12:43:10    132s] #################################################################################
[02/14 12:43:10    132s] Calculate early delays in OCV mode...
[02/14 12:43:10    132s] Calculate late delays in OCV mode...
[02/14 12:43:10    132s] Topological Sorting (REAL = 0:00:00.0, MEM = 2971.8M, InitMEM = 2971.8M)
[02/14 12:43:10    132s] Start delay calculation (fullDC) (1 T). (MEM=2971.84)
[02/14 12:43:10    132s] End AAE Lib Interpolated Model. (MEM=2979.980469 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:43:10    132s] Total number of fetched objects 181
[02/14 12:43:10    132s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:43:10    132s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:43:10    132s] End delay calculation. (MEM=2982.74 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:43:10    132s] End delay calculation (fullDC). (MEM=2982.74 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:43:10    132s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2982.7M) ***
[02/14 12:43:11    132s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:01.0 totSessionCpu=0:02:13 mem=2982.7M)
[02/14 12:43:11    132s] *** Timing NOT met, worst failing slack is -0.092
[02/14 12:43:11    132s] *** Check timing (0:00:00.0)
[02/14 12:43:11    132s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[02/14 12:43:11    132s] Deleting Lib Analyzer.
[02/14 12:43:11    132s] Begin: GigaOpt Optimization in TNS mode
[02/14 12:43:11    132s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[02/14 12:43:11    132s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.95 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -pgMode all -nativePathGroupFlow -wtns -nonLegalPlaceEcoBumpRecoveryInTNSOpt -NDROptEffortAuto -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1
[02/14 12:43:11    132s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:43:11    132s] *** TnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:13.5/0:02:54.8 (0.8), mem = 2970.5M
[02/14 12:43:11    132s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.8
[02/14 12:43:11    132s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:43:11    132s] 
[02/14 12:43:11    132s] Creating Lib Analyzer ...
[02/14 12:43:11    132s] Total number of usable buffers from Lib Analyzer: 7 ( CLKBUFX2 BUFX2 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX16)
[02/14 12:43:11    132s] Total number of usable inverters from Lib Analyzer: 9 ( INVX2 INVX1 CLKINVX2 CLKINVX1 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX16)
[02/14 12:43:11    132s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY1X1 DLY1X4 DLY2X4 DLY4X4)
[02/14 12:43:11    132s] 
[02/14 12:43:11    132s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:43:11    132s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:14 mem=2972.6M
[02/14 12:43:11    132s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:14 mem=2972.6M
[02/14 12:43:11    132s] Creating Lib Analyzer, finished. 
[02/14 12:43:11    132s] 
[02/14 12:43:11    132s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:43:11    132s] [LDM::Info] maxLocalDensity 0.95, TinyGridDensity 1000.00 
[02/14 12:43:11    132s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:14 mem=2972.6M
[02/14 12:43:11    132s] Memory usage before memory release/compaction is 2972.6
[02/14 12:43:11    132s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:43:11    132s] Memory usage at beginning of DPlace-Init is 2972.6M.
[02/14 12:43:11    132s] OPERPROF: Starting DPlace-Init at level 1, MEM:2972.6M, EPOCH TIME: 1771090991.527598
[02/14 12:43:11    132s] Processing tracks to init pin-track alignment.
[02/14 12:43:11    132s] z: 2, totalTracks: 1
[02/14 12:43:11    132s] z: 4, totalTracks: 1
[02/14 12:43:11    132s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:43:11    132s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2972.6M, EPOCH TIME: 1771090991.550300
[02/14 12:43:11    132s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:11    132s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:11    132s] 
[02/14 12:43:11    132s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:43:11    132s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:43:11    132s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2972.6M, EPOCH TIME: 1771090991.559438
[02/14 12:43:11    132s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2972.6M, EPOCH TIME: 1771090991.559502
[02/14 12:43:11    132s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2972.6M, EPOCH TIME: 1771090991.559659
[02/14 12:43:11    132s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2972.6MB).
[02/14 12:43:11    132s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.033, MEM:2972.6M, EPOCH TIME: 1771090991.560409
[02/14 12:43:11    132s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:43:11    132s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:14 mem=2972.8M
[02/14 12:43:11    132s] [oiPhyDebug] optDemand 2420492400.00, spDemand 2420492400.00.
[02/14 12:43:11    132s] [LDM::Info] TotalInstCnt at InitDesignMc1: 162
[02/14 12:43:11    132s] ### Creating RouteCongInterface, started
[02/14 12:43:11    132s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:43:11    132s] 
[02/14 12:43:11    132s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.9500} {5, 0.043, 0.9500} 
[02/14 12:43:11    132s] 
[02/14 12:43:11    132s] #optDebug: {0, 1.000}
[02/14 12:43:11    132s] ### Creating RouteCongInterface, finished
[02/14 12:43:11    132s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:11    132s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:11    132s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:43:11    132s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:43:11    132s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:11    132s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:11    132s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:43:11    132s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:43:11    133s] *info: 1 clock net excluded
[02/14 12:43:11    133s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.RJXOX505Yj.3
[02/14 12:43:11    133s] PathGroup :  reg2reg  TargetSlack : 0.0376 
[02/14 12:43:11    133s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:43:11    133s] ** GigaOpt Optimizer WNS Slack -0.092 TNS Slack -0.957 Density 0.20
[02/14 12:43:11    133s] Optimizer TNS Opt
[02/14 12:43:11    133s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:43:11    133s] +----------+------+------+
[02/14 12:43:11    133s] |Path Group|   WNS|   TNS|
[02/14 12:43:11    133s] +----------+------+------+
[02/14 12:43:11    133s] |default   | 0.181| 0.000|
[02/14 12:43:11    133s] |reg2reg   |-0.092|-0.957|
[02/14 12:43:11    133s] |HEPG      |-0.092|-0.957|
[02/14 12:43:11    133s] |All Paths |-0.092|-0.957|
[02/14 12:43:11    133s] +----------+------+------+
[02/14 12:43:11    133s] 
[02/14 12:43:11    133s] Active Path Group: reg2reg  
[02/14 12:43:11    133s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:43:11    133s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:43:11    133s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:43:11    133s] |  -0.092|   -0.092|  -0.957|   -0.957|    0.20%|   0:00:00.0| 2972.8M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:43:19    140s] |  -0.091|   -0.091|  -0.897|   -0.897|    0.21%|   0:00:08.0| 2989.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[5]/D   |
[02/14 12:43:20    142s] |  -0.091|   -0.091|  -0.897|   -0.897|    0.21%|   0:00:01.0| 2989.0M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:43:20    142s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:43:20    142s] 
[02/14 12:43:20    142s] *** Finish Core Optimize Step (cpu=0:00:08.8 real=0:00:09.0 mem=2989.0M) ***
[02/14 12:43:20    142s] 
[02/14 12:43:20    142s] *** Finished Optimize Step Cumulative (cpu=0:00:08.8 real=0:00:09.0 mem=2989.0M) ***
[02/14 12:43:20    142s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:43:20    142s] +----------+------+------+
[02/14 12:43:20    142s] |Path Group|   WNS|   TNS|
[02/14 12:43:20    142s] +----------+------+------+
[02/14 12:43:20    142s] |default   | 0.181| 0.000|
[02/14 12:43:20    142s] |reg2reg   |-0.091|-0.897|
[02/14 12:43:20    142s] |HEPG      |-0.091|-0.897|
[02/14 12:43:20    142s] |All Paths |-0.091|-0.897|
[02/14 12:43:20    142s] +----------+------+------+
[02/14 12:43:20    142s] 
[02/14 12:43:20    142s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.RJXOX505Yj.5
[02/14 12:43:20    142s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2989.6M, EPOCH TIME: 1771091000.676438
[02/14 12:43:20    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:167).
[02/14 12:43:20    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:20    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:20    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:20    142s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.004, REAL:0.004, MEM:2989.2M, EPOCH TIME: 1771091000.680890
[02/14 12:43:20    142s] Memory usage before memory release/compaction is 2989.2
[02/14 12:43:20    142s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:43:20    142s] Memory usage at end of DPlace-Cleanup is 2989.2M.
[02/14 12:43:20    142s] *** Finished re-routing un-routed nets (2989.2M) ***
[02/14 12:43:20    142s] Memory usage before memory release/compaction is 2989.2
[02/14 12:43:20    142s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:43:20    142s] Memory usage at beginning of DPlace-Init is 2987.9M.
[02/14 12:43:20    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:2987.9M, EPOCH TIME: 1771091000.685841
[02/14 12:43:20    142s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2987.9M, EPOCH TIME: 1771091000.708818
[02/14 12:43:20    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:20    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:20    142s] 
[02/14 12:43:20    142s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:43:20    142s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:43:20    142s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.011, MEM:2987.9M, EPOCH TIME: 1771091000.719322
[02/14 12:43:20    142s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2987.9M, EPOCH TIME: 1771091000.719387
[02/14 12:43:20    142s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2987.9M, EPOCH TIME: 1771091000.719532
[02/14 12:43:20    142s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.034, REAL:0.034, MEM:2987.9M, EPOCH TIME: 1771091000.719992
[02/14 12:43:20    142s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:43:20    142s] 
[02/14 12:43:20    142s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2987.9M) ***
[02/14 12:43:20    142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.RJXOX505Yj.5
[02/14 12:43:20    142s] ** GigaOpt Optimizer WNS Slack -0.091 TNS Slack -0.897 Density 0.21
[02/14 12:43:20    142s] OptDebug: End of Setup Fixing:
[02/14 12:43:20    142s] +----------+------+------+
[02/14 12:43:20    142s] |Path Group|   WNS|   TNS|
[02/14 12:43:20    142s] +----------+------+------+
[02/14 12:43:20    142s] |default   | 0.181| 0.000|
[02/14 12:43:20    142s] |reg2reg   |-0.091|-0.897|
[02/14 12:43:20    142s] |HEPG      |-0.091|-0.897|
[02/14 12:43:20    142s] |All Paths |-0.091|-0.897|
[02/14 12:43:20    142s] +----------+------+------+
[02/14 12:43:20    142s] 
[02/14 12:43:21    142s] Bottom Preferred Layer:
[02/14 12:43:21    142s] +-------------+------------+----------+
[02/14 12:43:21    142s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:43:21    142s] +-------------+------------+----------+
[02/14 12:43:21    142s] | met3 (z=3)  |          1 | default  |
[02/14 12:43:21    142s] +-------------+------------+----------+
[02/14 12:43:21    142s] Via Pillar Rule:
[02/14 12:43:21    142s]     None
[02/14 12:43:21    142s] Finished writing unified metrics of routing constraints.
[02/14 12:43:21    142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.RJXOX505Yj.3
[02/14 12:43:21    142s] Total-nets :: 176, Stn-nets :: 123, ratio :: 69.8864 %, Total-len 18469.4, Stn-len 6351.98
[02/14 12:43:21    142s] 
[02/14 12:43:21    142s] *** Finish pre-CTS Setup Fixing (cpu=0:00:09.5 real=0:00:10.0 mem=2987.9M) ***
[02/14 12:43:21    142s] 
[02/14 12:43:21    142s] CSM is empty.
[02/14 12:43:21    142s] CSM is empty.
[02/14 12:43:21    142s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 167
[02/14 12:43:21    142s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2987.8M, EPOCH TIME: 1771091001.016739
[02/14 12:43:21    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:21    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:21    142s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:21    142s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:21    142s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.003, REAL:0.004, MEM:2975.1M, EPOCH TIME: 1771091001.020628
[02/14 12:43:21    142s] Memory usage before memory release/compaction is 2975.1
[02/14 12:43:21    142s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:43:21    142s] Memory usage at end of DPlace-Cleanup is 2975.1M.
[02/14 12:43:21    142s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.8
[02/14 12:43:21    142s] *** TnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:10.2/0:00:09.9 (1.0), totSession cpu/real = 0:02:23.6/0:03:04.7 (0.8), mem = 2975.1M
[02/14 12:43:21    142s] 
[02/14 12:43:21    142s] =============================================================================================
[02/14 12:43:21    142s]  Step TAT Report : TnsOpt #2 / place_opt_design #1                              25.11-s102_1
[02/14 12:43:21    142s] =============================================================================================
[02/14 12:43:21    142s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:43:21    142s] ---------------------------------------------------------------------------------------------
[02/14 12:43:21    142s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:21    142s] [ LibAnalyzerInit        ]      1   0:00:00.2  (   2.4 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:43:21    142s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:43:21    142s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[02/14 12:43:21    142s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:21    142s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:43:21    142s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:21    142s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[02/14 12:43:21    142s] [ TransformInit          ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:43:21    142s] [ OptimizationStep       ]      1   0:00:00.0  (   0.3 % )     0:00:08.6 /  0:00:08.8    1.0
[02/14 12:43:21    142s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.1 % )     0:00:08.5 /  0:00:08.8    1.0
[02/14 12:43:21    142s] [ OptGetWeight           ]     13   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:21    142s] [ OptEval                ]     13   0:00:08.3  (  84.0 % )     0:00:08.3 /  0:00:08.6    1.0
[02/14 12:43:21    142s] [ OptCommit              ]     13   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[02/14 12:43:21    142s] [ PostCommitDelayUpdate  ]     13   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:43:21    142s] [ IncrDelayCalc          ]     22   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:43:21    142s] [ SetupOptGetWorkingSet  ]     39   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.6
[02/14 12:43:21    142s] [ SetupOptGetActiveNode  ]     39   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:21    142s] [ SetupOptSlackGraph     ]     13   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.7
[02/14 12:43:21    142s] [ TnsPass                ]      1   0:00:00.4  (   3.8 % )     0:00:09.0 /  0:00:09.3    1.0
[02/14 12:43:21    142s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.8
[02/14 12:43:21    142s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:43:21    142s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:21    142s] [ IncrTimingUpdate       ]     15   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:21    142s] [ MISC                   ]          0:00:00.5  (   4.6 % )     0:00:00.5 /  0:00:00.4    1.0
[02/14 12:43:21    142s] ---------------------------------------------------------------------------------------------
[02/14 12:43:21    142s]  TnsOpt #2 TOTAL                    0:00:09.9  ( 100.0 % )     0:00:09.9 /  0:00:10.2    1.0
[02/14 12:43:21    142s] ---------------------------------------------------------------------------------------------
[02/14 12:43:21    142s] Begin: Collecting metrics
[02/14 12:43:21    142s] 
	GigaOpt Setup Optimization summary:
[02/14 12:43:21    142s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.092 |   -0.092 |        -1 |       -1 |        0.20 | 0:00:00  |        2973 |
	| tns_pass_0       |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 | 0:00:09  |        2989 |
	| legalization_0   |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 | 0:00:00  |        2988 |
	| end_setup_fixing |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 | 0:00:01  |        2988 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:43:21    142s] 
[02/14 12:43:21    142s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
| drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
| global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
| area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
| incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
| tns_fixing              |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 |      |       | 0:00:02  |        2994 |      |     |
| wns_fixing              |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 |      |       | 0:00:42  |        3002 |      |     |
| tns_fixing_2            |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2989 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:43:21    142s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2987.9M, current mem=2975.1M)

[02/14 12:43:21    142s] End: Collecting metrics
[02/14 12:43:21    142s] End: GigaOpt Optimization in TNS mode
[02/14 12:43:21    142s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/14 12:43:21    142s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[02/14 12:43:21    142s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:43:21    142s] ### Creating LA Mngr. totSessionCpu=0:02:24 mem=2975.1M
[02/14 12:43:21    142s] ### Creating LA Mngr, finished. totSessionCpu=0:02:24 mem=2975.1M
[02/14 12:43:21    142s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[02/14 12:43:21    142s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:43:21    142s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:24 mem=2975.1M
[02/14 12:43:21    142s] Memory usage before memory release/compaction is 2975.1
[02/14 12:43:21    142s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:43:21    142s] Memory usage at beginning of DPlace-Init is 2975.1M.
[02/14 12:43:21    142s] OPERPROF: Starting DPlace-Init at level 1, MEM:2975.1M, EPOCH TIME: 1771091001.392517
[02/14 12:43:21    142s] Processing tracks to init pin-track alignment.
[02/14 12:43:21    142s] z: 2, totalTracks: 1
[02/14 12:43:21    142s] z: 4, totalTracks: 1
[02/14 12:43:21    142s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:43:21    143s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2975.1M, EPOCH TIME: 1771091001.414694
[02/14 12:43:21    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:21    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:21    143s] 
[02/14 12:43:21    143s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:43:21    143s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:43:21    143s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2975.1M, EPOCH TIME: 1771091001.423479
[02/14 12:43:21    143s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2975.1M, EPOCH TIME: 1771091001.423541
[02/14 12:43:21    143s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2975.1M, EPOCH TIME: 1771091001.423685
[02/14 12:43:21    143s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2975.1MB).
[02/14 12:43:21    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.032, MEM:2975.1M, EPOCH TIME: 1771091001.424523
[02/14 12:43:21    143s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:43:21    143s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:24 mem=2975.1M
[02/14 12:43:21    143s] [oiPhyDebug] optDemand 2473815600.00, spDemand 2473815600.00.
[02/14 12:43:21    143s] [LDM::Info] TotalInstCnt at InitDesignMc1: 167
[02/14 12:43:21    143s] Begin: Area Reclaim Optimization
[02/14 12:43:21    143s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:43:21    143s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:24.0/0:03:05.1 (0.8), mem = 2975.1M
[02/14 12:43:21    143s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.9
[02/14 12:43:21    143s] 
[02/14 12:43:21    143s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:43:21    143s] [LDM::Info] TotalInstCnt at InitDesignMc2: 167
[02/14 12:43:21    143s] ### Creating RouteCongInterface, started
[02/14 12:43:21    143s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:43:21    143s] 
[02/14 12:43:21    143s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.4443} {5, 0.043, 0.4443} 
[02/14 12:43:21    143s] 
[02/14 12:43:21    143s] #optDebug: {0, 1.000}
[02/14 12:43:21    143s] ### Creating RouteCongInterface, finished
[02/14 12:43:21    143s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:21    143s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:21    143s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:43:21    143s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:43:21    143s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:21    143s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:21    143s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:43:21    143s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:43:21    143s] Reclaim Optimization WNS Slack -0.091  TNS Slack -0.897 Density 0.21
[02/14 12:43:21    143s] +---------+---------+--------+--------+------------+--------+
[02/14 12:43:21    143s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[02/14 12:43:21    143s] +---------+---------+--------+--------+------------+--------+
[02/14 12:43:21    143s] |    0.21%|        -|  -0.091|  -0.897|   0:00:00.0| 2975.1M|
[02/14 12:43:21    143s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:43:21    143s] |    0.21%|        0|  -0.091|  -0.897|   0:00:00.0| 2975.9M|
[02/14 12:43:21    143s] |    0.20%|        4|  -0.088|  -0.876|   0:00:00.0| 2976.5M|
[02/14 12:43:22    143s] |    0.20%|       10|  -0.087|  -0.863|   0:00:01.0| 2977.1M|
[02/14 12:43:22    143s] |    0.20%|        0|  -0.087|  -0.863|   0:00:00.0| 2977.1M|
[02/14 12:43:22    143s] #optDebug: <stH: 4.1400 MiSeL: 91.7180>
[02/14 12:43:22    143s] #optDebug: RTR_SNLTF <10.0000 4.1400> <41.4000> 
[02/14 12:43:22    143s] |    0.20%|        0|  -0.087|  -0.863|   0:00:00.0| 2977.1M|
[02/14 12:43:22    143s] +---------+---------+--------+--------+------------+--------+
[02/14 12:43:22    143s] Reclaim Optimization End WNS Slack -0.087  TNS Slack -0.863 Density 0.20
[02/14 12:43:22    143s] 
[02/14 12:43:22    143s] ** Summary: Restruct = 0 Buffer Deletion = 3 Declone = 1 Resize = 8 **
[02/14 12:43:22    143s] --------------------------------------------------------------
[02/14 12:43:22    143s] |                                   | Total     | Sequential |
[02/14 12:43:22    143s] --------------------------------------------------------------
[02/14 12:43:22    143s] | Num insts resized                 |       8  |       0    |
[02/14 12:43:22    143s] | Num insts undone                  |       2  |       0    |
[02/14 12:43:22    143s] | Num insts Downsized               |       8  |       0    |
[02/14 12:43:22    143s] | Num insts Samesized               |       0  |       0    |
[02/14 12:43:22    143s] | Num insts Upsized                 |       0  |       0    |
[02/14 12:43:22    143s] | Num multiple commits+uncommits    |       0  |       -    |
[02/14 12:43:22    143s] --------------------------------------------------------------
[02/14 12:43:22    143s] Finished writing unified metrics of routing constraints.
[02/14 12:43:22    143s] Bottom Preferred Layer:
[02/14 12:43:22    143s] +-------------+------------+----------+
[02/14 12:43:22    143s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:43:22    143s] +-------------+------------+----------+
[02/14 12:43:22    143s] | met3 (z=3)  |          1 | default  |
[02/14 12:43:22    143s] +-------------+------------+----------+
[02/14 12:43:22    143s] Via Pillar Rule:
[02/14 12:43:22    143s]     None
[02/14 12:43:22    143s] 
[02/14 12:43:22    143s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[02/14 12:43:22    143s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[02/14 12:43:22    143s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2977.1M, EPOCH TIME: 1771091002.231401
[02/14 12:43:22    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[02/14 12:43:22    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2977.1M, EPOCH TIME: 1771091002.233438
[02/14 12:43:22    143s] Memory usage before memory release/compaction is 2977.1
[02/14 12:43:22    143s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:43:22    143s] Memory usage at end of DPlace-Cleanup is 2977.1M.
[02/14 12:43:22    143s] *** Finished re-routing un-routed nets (2977.1M) ***
[02/14 12:43:22    143s] Memory usage before memory release/compaction is 2977.1
[02/14 12:43:22    143s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:43:22    143s] Memory usage at beginning of DPlace-Init is 2977.1M.
[02/14 12:43:22    143s] OPERPROF: Starting DPlace-Init at level 1, MEM:2977.1M, EPOCH TIME: 1771091002.238401
[02/14 12:43:22    143s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2977.1M, EPOCH TIME: 1771091002.259587
[02/14 12:43:22    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] 
[02/14 12:43:22    143s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:43:22    143s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:43:22    143s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2977.1M, EPOCH TIME: 1771091002.268699
[02/14 12:43:22    143s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2977.1M, EPOCH TIME: 1771091002.268775
[02/14 12:43:22    143s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2977.1M, EPOCH TIME: 1771091002.268909
[02/14 12:43:22    143s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2977.1M, EPOCH TIME: 1771091002.269333
[02/14 12:43:22    143s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:43:22    143s] 
[02/14 12:43:22    143s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2977.1M) ***
[02/14 12:43:22    143s] CSM is empty.
[02/14 12:43:22    143s] CSM is empty.
[02/14 12:43:22    143s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 163
[02/14 12:43:22    143s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.9
[02/14 12:43:22    143s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:02:24.9/0:03:06.0 (0.8), mem = 2977.1M
[02/14 12:43:22    143s] 
[02/14 12:43:22    143s] =============================================================================================
[02/14 12:43:22    143s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             25.11-s102_1
[02/14 12:43:22    143s] =============================================================================================
[02/14 12:43:22    143s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:43:22    143s] ---------------------------------------------------------------------------------------------
[02/14 12:43:22    143s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:22    143s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   2.6 % )     0:00:00.0 /  0:00:00.0    1.4
[02/14 12:43:22    143s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:22    143s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.0    1.1
[02/14 12:43:22    143s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:22    143s] [ OptimizationStep       ]      1   0:00:00.0  (   3.1 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:43:22    143s] [ OptSingleIteration     ]      5   0:00:00.0  (   3.3 % )     0:00:00.5 /  0:00:00.5    1.0
[02/14 12:43:22    143s] [ OptGetWeight           ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:22    143s] [ OptEval                ]     27   0:00:00.4  (  45.8 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:43:22    143s] [ OptCommit              ]     27   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:22    143s] [ PostCommitDelayUpdate  ]     29   0:00:00.0  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:43:22    143s] [ IncrDelayCalc          ]     25   0:00:00.1  (  12.4 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:43:22    143s] [ RefinePlace            ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.1
[02/14 12:43:22    143s] [ TimingUpdate           ]      4   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:22    143s] [ IncrTimingUpdate       ]     10   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:43:22    143s] [ MISC                   ]          0:00:00.2  (  18.5 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:43:22    143s] ---------------------------------------------------------------------------------------------
[02/14 12:43:22    143s]  AreaOpt #2 TOTAL                   0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    1.0
[02/14 12:43:22    143s] ---------------------------------------------------------------------------------------------
[02/14 12:43:22    143s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 163
[02/14 12:43:22    143s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2977.0M, EPOCH TIME: 1771091002.296097
[02/14 12:43:22    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    143s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2975.2M, EPOCH TIME: 1771091002.298299
[02/14 12:43:22    143s] Memory usage before memory release/compaction is 2975.2
[02/14 12:43:22    143s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:43:22    143s] Memory usage at end of DPlace-Cleanup is 2975.2M.
[02/14 12:43:22    143s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2975.25M, totSessionCpu=0:02:25).
[02/14 12:43:22    143s] Begin: Collecting metrics
[02/14 12:43:22    144s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
| drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
| global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
| area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
| incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
| tns_fixing              |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 |      |       | 0:00:02  |        2994 |      |     |
| wns_fixing              |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 |      |       | 0:00:42  |        3002 |      |     |
| tns_fixing_2            |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2989 |      |     |
| area_reclaiming_2       |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2975 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:43:22    144s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2975.2M, current mem=2975.2M)

[02/14 12:43:22    144s] End: Collecting metrics
[02/14 12:43:22    144s] -opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
[02/14 12:43:22    144s]                                            # bool, default=false, private
[02/14 12:43:22    144s] Begin: GigaOpt postEco DRV Optimization
[02/14 12:43:22    144s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[02/14 12:43:22    144s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[02/14 12:43:22    144s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:25.3/0:03:06.4 (0.8), mem = 2978.5M
[02/14 12:43:22    144s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:43:22    144s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.10
[02/14 12:43:22    144s] 
[02/14 12:43:22    144s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:43:22    144s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[02/14 12:43:22    144s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:25 mem=2978.5M
[02/14 12:43:22    144s] Memory usage before memory release/compaction is 2978.5
[02/14 12:43:22    144s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:43:22    144s] Memory usage at beginning of DPlace-Init is 2975.3M.
[02/14 12:43:22    144s] OPERPROF: Starting DPlace-Init at level 1, MEM:2975.3M, EPOCH TIME: 1771091002.903499
[02/14 12:43:22    144s] Processing tracks to init pin-track alignment.
[02/14 12:43:22    144s] z: 2, totalTracks: 1
[02/14 12:43:22    144s] z: 4, totalTracks: 1
[02/14 12:43:22    144s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:43:22    144s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2975.3M, EPOCH TIME: 1771091002.924980
[02/14 12:43:22    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:22    144s] 
[02/14 12:43:22    144s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:43:22    144s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:43:22    144s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2975.3M, EPOCH TIME: 1771091002.933978
[02/14 12:43:22    144s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2975.3M, EPOCH TIME: 1771091002.934040
[02/14 12:43:22    144s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2975.3M, EPOCH TIME: 1771091002.934209
[02/14 12:43:22    144s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2975.3MB).
[02/14 12:43:22    144s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.030, REAL:0.031, MEM:2975.3M, EPOCH TIME: 1771091002.934945
[02/14 12:43:22    144s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:43:22    144s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=2975.3M
[02/14 12:43:22    144s] [oiPhyDebug] optDemand 2401448400.00, spDemand 2401448400.00.
[02/14 12:43:22    144s] [LDM::Info] TotalInstCnt at InitDesignMc1: 163
[02/14 12:43:22    144s] ### Creating RouteCongInterface, started
[02/14 12:43:22    144s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:43:22    144s] 
[02/14 12:43:22    144s] #optDebug:  {2, 0.505, 0.8458} {3, 0.505, 0.8458} {4, 0.043, 0.3554} {5, 0.043, 0.3554} 
[02/14 12:43:22    144s] 
[02/14 12:43:22    144s] #optDebug: {0, 1.000}
[02/14 12:43:22    144s] ### Creating RouteCongInterface, finished
[02/14 12:43:22    144s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:22    144s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:22    144s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:43:22    144s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:43:22    144s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:22    144s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:22    144s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:43:22    144s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:43:23    144s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:43:23    144s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:43:23    144s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:43:23    144s] 	CornerforLayerOpt timing analysis view tt_v1.8_25C_Nominal_25_func has been selected for calibration 
[02/14 12:43:23    144s] AoF 3029.5830um
[02/14 12:43:23    144s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:43:23    144s] [GPS-DRV] Optimizer inputs ============================= 
[02/14 12:43:23    144s] [GPS-DRV] drvFixingStage: Small Scale
[02/14 12:43:23    144s] [GPS-DRV] costLowerBound: 0.1
[02/14 12:43:23    144s] [GPS-DRV] setupTNSCost  : 1
[02/14 12:43:23    144s] [GPS-DRV] maxIter       : 3
[02/14 12:43:23    144s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[02/14 12:43:23    144s] [GPS-DRV] Optimizer parameters ============================= 
[02/14 12:43:23    144s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[02/14 12:43:23    144s] [GPS-DRV] maxDensity (design): 0.95
[02/14 12:43:23    144s] [GPS-DRV] maxLocalDensity: 0.98
[02/14 12:43:23    144s] [GPS-DRV] MaxBufDistForPlaceBlk: 828um
[02/14 12:43:23    144s] [GPS-DRV] Dflt RT Characteristic Length 1600.39um AoF 3029.58um x 1
[02/14 12:43:23    144s] [GPS-DRV] isCPECostingOn: false
[02/14 12:43:23    144s] [GPS-DRV] all active and enabled setup drv original views
[02/14 12:43:23    144s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[02/14 12:43:23    144s] [GPS-DRV] All active and enabled setup views
[02/14 12:43:23    144s] [GPS-DRV]     tt_v1.8_25C_Nominal_25_func
[02/14 12:43:23    144s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxTranMarginIPO: 0.2
[02/14 12:43:23    144s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2) scaleFactor: 1 togFTermMaxCapMarginIPO: 0.2
[02/14 12:43:23    144s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[02/14 12:43:23    144s] [GPS-DRV] inPostEcoStage
[02/14 12:43:23    144s] [GPS-DRV] 2DC {5 0 0 0 0 1}
[02/14 12:43:23    144s] [GPS-DRV] timing-driven DRV settings {1 1 1 0 1 0}
[02/14 12:43:23    144s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[02/14 12:43:23    144s] [GPS-DRV] ROI - unit(Area: 5.7132e+06; LeakageP: 1.11839e-10; DynamicP: 5.7132e+06)DBU
[02/14 12:43:23    144s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:43:23    144s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[02/14 12:43:23    144s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:43:23    144s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[02/14 12:43:23    144s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:43:23    144s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/14 12:43:23    144s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.86|       0|       0|       0|  0.20%|          |         |
[02/14 12:43:23    144s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[02/14 12:43:23    144s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -0.86|       0|       0|       0|  0.20%| 0:00:00.0|  2975.6M|
[02/14 12:43:23    144s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[02/14 12:43:23    144s] Bottom Preferred Layer:
[02/14 12:43:23    144s] +-------------+------------+----------+
[02/14 12:43:23    144s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:43:23    144s] +-------------+------------+----------+
[02/14 12:43:23    144s] | met3 (z=3)  |          1 | default  |
[02/14 12:43:23    144s] +-------------+------------+----------+
[02/14 12:43:23    144s] Via Pillar Rule:
[02/14 12:43:23    144s]     None
[02/14 12:43:23    144s] Finished writing unified metrics of routing constraints.
[02/14 12:43:23    144s] Total-nets :: 172, Stn-nets :: 120, ratio :: 69.7674 %, Total-len 18469.4, Stn-len 7260.02
[02/14 12:43:23    144s] 
[02/14 12:43:23    144s] *** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2975.6M) ***
[02/14 12:43:23    144s] 
[02/14 12:43:23    144s] CSM is empty.
[02/14 12:43:23    144s] CSM is empty.
[02/14 12:43:23    144s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 163
[02/14 12:43:23    144s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2975.7M, EPOCH TIME: 1771091003.176401
[02/14 12:43:23    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:163).
[02/14 12:43:23    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:23    144s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:23    144s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:23    144s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.002, MEM:2975.6M, EPOCH TIME: 1771091003.178259
[02/14 12:43:23    144s] Memory usage before memory release/compaction is 2975.6
[02/14 12:43:23    144s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:43:23    144s] Memory usage at end of DPlace-Cleanup is 2975.6M.
[02/14 12:43:23    144s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.10
[02/14 12:43:23    144s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.5/0:00:00.4 (1.0), totSession cpu/real = 0:02:25.7/0:03:06.9 (0.8), mem = 2975.6M
[02/14 12:43:23    144s] 
[02/14 12:43:23    144s] =============================================================================================
[02/14 12:43:23    144s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              25.11-s102_1
[02/14 12:43:23    144s] =============================================================================================
[02/14 12:43:23    144s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:43:23    144s] ---------------------------------------------------------------------------------------------
[02/14 12:43:23    144s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:23    144s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   4.5 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:43:23    144s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   4.2 % )     0:00:00.0 /  0:00:00.1    1.0
[02/14 12:43:23    144s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:23    144s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   3.6 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:43:23    144s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:23    144s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:23    144s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:23    144s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:23    144s] [ DetailPlaceInit        ]      1   0:00:00.0  (   7.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:43:23    144s] [ TimingUpdate           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:23    144s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:23    144s] [ MISC                   ]          0:00:00.4  (  79.2 % )     0:00:00.4 /  0:00:00.3    1.0
[02/14 12:43:23    144s] ---------------------------------------------------------------------------------------------
[02/14 12:43:23    144s]  DrvOpt #3 TOTAL                    0:00:00.4  ( 100.0 % )     0:00:00.4 /  0:00:00.5    1.0
[02/14 12:43:23    144s] ---------------------------------------------------------------------------------------------
[02/14 12:43:23    144s] Begin: Collecting metrics
[02/14 12:43:23    144s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
| drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
| global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
| area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
| incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
| tns_fixing              |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 |      |       | 0:00:02  |        2994 |      |     |
| wns_fixing              |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 |      |       | 0:00:42  |        3002 |      |     |
| tns_fixing_2            |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2989 |      |     |
| area_reclaiming_2       |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2975 |      |     |
| drv_eco_fixing          |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2976 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:43:23    145s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2975.6M, current mem=2975.6M)

[02/14 12:43:23    145s] End: Collecting metrics
[02/14 12:43:23    145s] End: GigaOpt postEco DRV Optimization
[02/14 12:43:23    145s] GigaOpt: WNS changes after postEco optimization: -0.087 -> -0.087 (bump = 0.0)
[02/14 12:43:23    145s] GigaOpt: Skipping nonLegal postEco optimization
[02/14 12:43:23    145s] Design TNS changes after trial route: -0.863 -> -0.863
[02/14 12:43:23    145s] Begin: GigaOpt TNS non-legal recovery
[02/14 12:43:23    145s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -preCTS
[02/14 12:43:23    145s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -newSetupRecovery -allEndPoints -maxLocalDensity 0.92 -numThreads 1 -nativePathGroupFlow  -NDROptEffortAuto  -ipoTgtSlackCoef 0 -effTgtSlackCoef 0 -tnsBumpRecoveryInTNS -integratedAreaOpt -preCTS
[02/14 12:43:23    145s] Info: 1 clock net  excluded from IPO operation.
[02/14 12:43:23    145s] *** TnsOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:26.0/0:03:07.2 (0.8), mem = 2975.6M
[02/14 12:43:23    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.RJXOX505Yj.11
[02/14 12:43:23    145s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[02/14 12:43:23    145s] 
[02/14 12:43:23    145s] Active Setup views: tt_v1.8_25C_Nominal_25_func 
[02/14 12:43:23    145s] [LDM::Info] maxLocalDensity 1.00, TinyGridDensity 1000.00 
[02/14 12:43:23    145s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:02:26 mem=2975.6M
[02/14 12:43:23    145s] Memory usage before memory release/compaction is 2975.6
[02/14 12:43:23    145s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:43:23    145s] Memory usage at beginning of DPlace-Init is 2975.6M.
[02/14 12:43:23    145s] OPERPROF: Starting DPlace-Init at level 1, MEM:2975.6M, EPOCH TIME: 1771091003.666650
[02/14 12:43:23    145s] Processing tracks to init pin-track alignment.
[02/14 12:43:23    145s] z: 2, totalTracks: 1
[02/14 12:43:23    145s] z: 4, totalTracks: 1
[02/14 12:43:23    145s] #spOpts: N=130 minPadR=1.1 mergeVia=F genus hrOri=1 hrSnap=1 rpCkHalo=4 
[02/14 12:43:23    145s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2975.6M, EPOCH TIME: 1771091003.688312
[02/14 12:43:23    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:23    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:23    145s] 
[02/14 12:43:23    145s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:43:23    145s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:43:23    145s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.010, REAL:0.010, MEM:2975.6M, EPOCH TIME: 1771091003.698537
[02/14 12:43:23    145s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2975.6M, EPOCH TIME: 1771091003.698600
[02/14 12:43:23    145s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2975.6M, EPOCH TIME: 1771091003.698742
[02/14 12:43:23    145s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2975.6MB).
[02/14 12:43:23    145s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.031, REAL:0.033, MEM:2975.6M, EPOCH TIME: 1771091003.699519
[02/14 12:43:23    145s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:43:23    145s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:02:26 mem=2975.6M
[02/14 12:43:23    145s] [oiPhyDebug] optDemand 2401448400.00, spDemand 2401448400.00.
[02/14 12:43:23    145s] [LDM::Info] TotalInstCnt at InitDesignMc1: 163
[02/14 12:43:23    145s] ### Creating RouteCongInterface, started
[02/14 12:43:23    145s] Cong infra grid 0 0.0000 1.0000 1 0
[02/14 12:43:23    145s] 
[02/14 12:43:23    145s] #optDebug:  {2, 0.505, 0.9500} {3, 0.505, 0.9500} {4, 0.043, 0.9500} {5, 0.043, 0.9500} 
[02/14 12:43:23    145s] 
[02/14 12:43:23    145s] #optDebug: {0, 1.000}
[02/14 12:43:23    145s] ### Creating RouteCongInterface, finished
[02/14 12:43:23    145s] {MG pre T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:23    145s] {MG pre T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:23    145s] {MG pre T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:43:23    145s] {MG pre T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:43:23    145s] {MG post T:0 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:23    145s] {MG post T:1 H:0 G:0  {4 0 16.8 0.449052} }
[02/14 12:43:23    145s] {MG post T:0 H:1 G:0  {4 0 151.2 0.449052} }
[02/14 12:43:23    145s] {MG post T:0 H:0 G:1  {4 0 16.8 0.449052} }
[02/14 12:43:23    145s] *info: 1 clock net excluded
[02/14 12:43:23    145s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.RJXOX505Yj.4
[02/14 12:43:23    145s] PathGroup :  reg2reg  TargetSlack : 0 
[02/14 12:43:23    145s] #InfoCS: Num dontuse cells 2, Num usable cells 117, Num real usable cells 116
[02/14 12:43:23    145s] ** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.863 Density 0.20
[02/14 12:43:23    145s] Optimizer TNS Opt
[02/14 12:43:23    145s] OptDebug: Start of Optimizer TNS Pass:
[02/14 12:43:23    145s] +----------+------+------+
[02/14 12:43:23    145s] |Path Group|   WNS|   TNS|
[02/14 12:43:23    145s] +----------+------+------+
[02/14 12:43:23    145s] |default   | 0.183| 0.000|
[02/14 12:43:23    145s] |reg2reg   |-0.087|-0.863|
[02/14 12:43:23    145s] |HEPG      |-0.087|-0.863|
[02/14 12:43:23    145s] |All Paths |-0.087|-0.863|
[02/14 12:43:23    145s] +----------+------+------+
[02/14 12:43:23    145s] 
[02/14 12:43:24    145s] Active Path Group: reg2reg  
[02/14 12:43:24    145s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:43:24    145s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |        Worst View         |Pathgroup|    End Point     |
[02/14 12:43:24    145s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:43:24    145s] |  -0.087|   -0.087|  -0.863|   -0.863|    0.20%|   0:00:00.0| 2977.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[8]/D   |
[02/14 12:43:31    152s] |  -0.087|   -0.087|  -0.840|   -0.840|    0.20%|   0:00:07.0| 2985.7M|tt_v1.8_25C_Nominal_25_func|  reg2reg| count_reg[15]/D  |
[02/14 12:43:31    152s] +--------+---------+--------+---------+---------+------------+--------+---------------------------+---------+------------------+
[02/14 12:43:31    152s] 
[02/14 12:43:31    152s] *** Finish Core Optimize Step (cpu=0:00:07.3 real=0:00:07.0 mem=2985.7M) ***
[02/14 12:43:31    152s] 
[02/14 12:43:31    152s] *** Finished Optimize Step Cumulative (cpu=0:00:07.4 real=0:00:07.0 mem=2985.7M) ***
[02/14 12:43:31    152s] OptDebug: End of Optimizer TNS Pass:
[02/14 12:43:31    152s] +----------+------+------+
[02/14 12:43:31    152s] |Path Group|   WNS|   TNS|
[02/14 12:43:31    152s] +----------+------+------+
[02/14 12:43:31    152s] |default   | 0.181| 0.000|
[02/14 12:43:31    152s] |reg2reg   |-0.087|-0.840|
[02/14 12:43:31    152s] |HEPG      |-0.087|-0.840|
[02/14 12:43:31    152s] |All Paths |-0.087|-0.840|
[02/14 12:43:31    152s] +----------+------+------+
[02/14 12:43:31    152s] 
[02/14 12:43:32    153s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.RJXOX505Yj.6
[02/14 12:43:32    153s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2985.7M, EPOCH TIME: 1771091012.099402
[02/14 12:43:32    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:164).
[02/14 12:43:32    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2985.6M, EPOCH TIME: 1771091012.102250
[02/14 12:43:32    153s] Memory usage before memory release/compaction is 2985.6
[02/14 12:43:32    153s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:43:32    153s] Memory usage at end of DPlace-Cleanup is 2985.6M.
[02/14 12:43:32    153s] *** Finished re-routing un-routed nets (2985.6M) ***
[02/14 12:43:32    153s] Memory usage before memory release/compaction is 2985.6
[02/14 12:43:32    153s] Do memory release/compaction at beginning of DPlace-Init.
[02/14 12:43:32    153s] Memory usage at beginning of DPlace-Init is 2985.6M.
[02/14 12:43:32    153s] OPERPROF: Starting DPlace-Init at level 1, MEM:2985.6M, EPOCH TIME: 1771091012.105582
[02/14 12:43:32    153s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:2985.6M, EPOCH TIME: 1771091012.128019
[02/14 12:43:32    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:43:32    153s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:43:32    153s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.009, REAL:0.009, MEM:2985.6M, EPOCH TIME: 1771091012.137013
[02/14 12:43:32    153s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:2985.6M, EPOCH TIME: 1771091012.137079
[02/14 12:43:32    153s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.000, MEM:2985.6M, EPOCH TIME: 1771091012.137221
[02/14 12:43:32    153s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.032, REAL:0.032, MEM:2985.6M, EPOCH TIME: 1771091012.137688
[02/14 12:43:32    153s] [LDM::Info] SmallGridBinSize=40x40 TinyGridBinSize=10x10
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=2985.6M) ***
[02/14 12:43:32    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.RJXOX505Yj.6
[02/14 12:43:32    153s] ** GigaOpt Optimizer WNS Slack -0.087 TNS Slack -0.840 Density 0.20
[02/14 12:43:32    153s] OptDebug: End of Setup Fixing:
[02/14 12:43:32    153s] +----------+------+------+
[02/14 12:43:32    153s] |Path Group|   WNS|   TNS|
[02/14 12:43:32    153s] +----------+------+------+
[02/14 12:43:32    153s] |default   | 0.181| 0.000|
[02/14 12:43:32    153s] |reg2reg   |-0.087|-0.840|
[02/14 12:43:32    153s] |HEPG      |-0.087|-0.840|
[02/14 12:43:32    153s] |All Paths |-0.087|-0.840|
[02/14 12:43:32    153s] +----------+------+------+
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] Finished writing unified metrics of routing constraints.
[02/14 12:43:32    153s] Bottom Preferred Layer:
[02/14 12:43:32    153s] +-------------+------------+----------+
[02/14 12:43:32    153s] |    Layer    |   CCOpt    |   Rule   |
[02/14 12:43:32    153s] +-------------+------------+----------+
[02/14 12:43:32    153s] | met3 (z=3)  |          1 | default  |
[02/14 12:43:32    153s] +-------------+------------+----------+
[02/14 12:43:32    153s] Via Pillar Rule:
[02/14 12:43:32    153s]     None
[02/14 12:43:32    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.RJXOX505Yj.4
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] *** Finish pre-CTS Setup Fixing (cpu=0:00:08.1 real=0:00:09.0 mem=2985.6M) ***
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] Total-nets :: 173, Stn-nets :: 124, ratio :: 71.6763 %, Total-len 18460.7, Stn-len 7287.62
[02/14 12:43:32    153s] CSM is empty.
[02/14 12:43:32    153s] CSM is empty.
[02/14 12:43:32    153s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 164
[02/14 12:43:32    153s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:2985.5M, EPOCH TIME: 1771091012.422682
[02/14 12:43:32    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:32    153s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.002, REAL:0.003, MEM:2976.0M, EPOCH TIME: 1771091012.425580
[02/14 12:43:32    153s] Memory usage before memory release/compaction is 2976.0
[02/14 12:43:32    153s] Do memory release/compaction at end of DPlace-Cleanup.
[02/14 12:43:32    153s] Memory usage at end of DPlace-Cleanup is 2976.0M.
[02/14 12:43:32    153s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.RJXOX505Yj.11
[02/14 12:43:32    153s] *** TnsOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:08.4/0:00:08.9 (0.9), totSession cpu/real = 0:02:34.5/0:03:16.1 (0.8), mem = 2976.0M
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] =============================================================================================
[02/14 12:43:32    153s]  Step TAT Report : TnsOpt #3 / place_opt_design #1                              25.11-s102_1
[02/14 12:43:32    153s] =============================================================================================
[02/14 12:43:32    153s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:43:32    153s] ---------------------------------------------------------------------------------------------
[02/14 12:43:32    153s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:43:32    153s] [ PlacerInterfaceInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[02/14 12:43:32    153s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.6
[02/14 12:43:32    153s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ BottleneckAnalyzerInit ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ TransformInit          ]      1   0:00:00.1  (   1.3 % )     0:00:00.1 /  0:00:00.1    1.0
[02/14 12:43:32    153s] [ OptimizationStep       ]      1   0:00:00.0  (   0.4 % )     0:00:07.9 /  0:00:07.3    0.9
[02/14 12:43:32    153s] [ OptSingleIteration     ]      7   0:00:00.0  (   0.1 % )     0:00:07.8 /  0:00:07.3    0.9
[02/14 12:43:32    153s] [ OptGetWeight           ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ OptEval                ]      7   0:00:07.7  (  86.7 % )     0:00:07.7 /  0:00:07.2    0.9
[02/14 12:43:32    153s] [ OptCommit              ]      7   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:43:32    153s] [ PostCommitDelayUpdate  ]      7   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:43:32    153s] [ IncrDelayCalc          ]      7   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[02/14 12:43:32    153s] [ SetupOptGetWorkingSet  ]     21   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ SetupOptGetActiveNode  ]     21   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ SetupOptSlackGraph     ]      7   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ TnsPass                ]      1   0:00:00.4  (   4.2 % )     0:00:08.3 /  0:00:07.8    0.9
[02/14 12:43:32    153s] [ RefinePlace            ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:43:32    153s] [ DetailPlaceInit        ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.2
[02/14 12:43:32    153s] [ TimingUpdate           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ IncrTimingUpdate       ]     11   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:32    153s] [ MISC                   ]          0:00:00.4  (   4.7 % )     0:00:00.4 /  0:00:00.4    1.0
[02/14 12:43:32    153s] ---------------------------------------------------------------------------------------------
[02/14 12:43:32    153s]  TnsOpt #3 TOTAL                    0:00:08.9  ( 100.0 % )     0:00:08.9 /  0:00:08.4    0.9
[02/14 12:43:32    153s] ---------------------------------------------------------------------------------------------
[02/14 12:43:32    153s] Begin: Collecting metrics
[02/14 12:43:32    153s] 
	GigaOpt Setup Optimization summary:
[02/14 12:43:32    153s] 
	 ------------------------------------------------------------------------------------------------------- 
	| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               |
	|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) |
	|------------------+-----------+----------+-----------+----------+-------------+----------+-------------|
	| init_tns_pass_0  |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 | 0:00:00  |        2978 |
	| tns_pass_0       |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 | 0:00:09  |        2986 |
	| legalization_0   |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 | 0:00:00  |        2986 |
	| end_setup_fixing |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 | 0:00:00  |        2986 |
	 ------------------------------------------------------------------------------------------------------- 
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] 
 ------------------------------------------------------------------------------------------------------------------------------------------ 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
| initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
| simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
| drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
| drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
| global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
| area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
| incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
| tns_fixing              |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 |      |       | 0:00:02  |        2994 |      |     |
| wns_fixing              |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 |      |       | 0:00:42  |        3002 |      |     |
| tns_fixing_2            |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2989 |      |     |
| area_reclaiming_2       |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2975 |      |     |
| drv_eco_fixing          |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2976 |    0 |   0 |
| tns_eco_fixing          |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:09  |        2986 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:43:32    153s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=2985.6M, current mem=2975.8M)

[02/14 12:43:32    153s] End: Collecting metrics
[02/14 12:43:32    153s] End: GigaOpt TNS non-legal recovery
[02/14 12:43:32    153s] Register exp ratio and priority group on 0 nets on 183 nets : 
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] Active setup views:
[02/14 12:43:32    153s]  tt_v1.8_25C_Nominal_25_func
[02/14 12:43:32    153s]   Dominating endpoints: 0
[02/14 12:43:32    153s]   Dominating TNS: -0.000
[02/14 12:43:32    153s] 
[02/14 12:43:32    153s] Extraction called for design 'counter_16bit' of instances=164 and nets=185 using extraction engine 'pre_route' .
[02/14 12:43:32    153s] pre_route RC Extraction called for design counter_16bit.
[02/14 12:43:32    153s] RC Extraction called in multi-corner(1) mode.
[02/14 12:43:32    153s] RCMode: PreRoute
[02/14 12:43:32    153s]       RC Corner Indexes            0   
[02/14 12:43:32    153s] Capacitance Scaling Factor   : 1.00000 
[02/14 12:43:32    153s] Resistance Scaling Factor    : 1.00000 
[02/14 12:43:32    153s] Clock Cap. Scaling Factor    : 1.00000 
[02/14 12:43:32    153s] Clock Res. Scaling Factor    : 1.00000 
[02/14 12:43:32    153s] Shrink Factor                : 1.00000
[02/14 12:43:32    153s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[02/14 12:43:32    153s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[02/14 12:43:32    153s] Using Quantus QRC technology file ...
[02/14 12:43:32    153s] eee: escapedRCCornerName (Nominal_25C)
[02/14 12:43:32    153s] eee: pegSigSF=1.070000
[02/14 12:43:32    153s] Grid density data update skipped
[02/14 12:43:32    153s] Initializing multi-corner resistance tables ...
[02/14 12:43:32    153s] eee: Grid unit RC data computation started
[02/14 12:43:32    153s] eee: Grid unit RC data computation completed
[02/14 12:43:32    153s] eee: l=1 avDens=0.103889 usedTrk=7246.291956 availTrk=69750.000000 sigTrk=7246.291956
[02/14 12:43:32    153s] eee: l=2 avDens=0.018966 usedTrk=167.283116 availTrk=8820.000000 sigTrk=167.283116
[02/14 12:43:32    153s] eee: l=3 avDens=0.021790 usedTrk=168.589083 availTrk=7737.049180 sigTrk=168.589083
[02/14 12:43:32    153s] eee: l=4 avDens=0.027388 usedTrk=1469.392006 availTrk=53651.707317 sigTrk=1469.392006
[02/14 12:43:32    153s] eee: l=5 avDens=0.162355 usedTrk=1469.181666 availTrk=9049.180328 sigTrk=1469.181666
[02/14 12:43:32    153s] {RT Nominal_25C 0 2 5  {4 0} 1}
[02/14 12:43:32    153s] eee: LAM-FP: thresh=1 ; dimX=2230.000000 ; dimY=2830.000000 ; multX=1.000000 ; multY=1.000000 ; minP=460 ; fpMult=1.000000 ;
[02/14 12:43:32    153s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.326712 uaWl=0.000000 uaWlH=0.211600 aWlH=0.000000 lMod=0 pMax=0.858100 pMod=81 pModAss=50 wcR=0.332500 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.000000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[02/14 12:43:32    154s] eee: NetCapCache creation started. (Current Mem: 2928.281M) 
[02/14 12:43:32    154s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2928.281M) 
[02/14 12:43:32    154s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(1025.800000, 1301.800000)], Layers = [f(5) b(0)], Grid size = 41.400000 um, Grid Dim = (25 X 32)
[02/14 12:43:32    154s] eee: Metal Layers Info:
[02/14 12:43:32    154s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:43:32    154s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[02/14 12:43:32    154s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:43:32    154s] eee: |     met1 |   1 |   0.140 |   0.140 |   0.460 |  0.181 |   0.89 | H | 0 |  1 |
[02/14 12:43:32    154s] eee: |     met2 |   2 |   0.140 |   0.140 |   0.460 |  0.182 |   0.89 | V | 0 |  1 |
[02/14 12:43:32    154s] eee: |     met3 |   3 |   0.300 |   0.300 |   0.610 |  0.335 |   0.16 | H | 0 |  1 |
[02/14 12:43:32    154s] eee: |     met4 |   4 |   0.300 |   0.300 |   0.615 |  0.311 |   0.16 | V | 0 |  1 |
[02/14 12:43:32    154s] eee: |     met5 |   5 |   1.600 |   1.600 |   3.660 |  0.260 |   0.02 | H | 0 |  1 |
[02/14 12:43:32    154s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[02/14 12:43:32    154s] eee: uC/uR for corner Nominal_25C, min-width/min-spacing, 30 perc over/under densities.
[02/14 12:43:32    154s] eee: +-----------------------NDR Info-----------------------+
[02/14 12:43:32    154s] eee: NDR Count = 0, Fake NDR = 0
[02/14 12:43:32    154s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2928.281M)
[02/14 12:43:32    154s] Skewing Data Summary (End_of_FINAL)
[02/14 12:43:32    154s] *     Internal use : count = 0
[02/14 12:43:32    154s] 
[02/14 12:43:32    154s] Skew summary for view tt_v1.8_25C_Nominal_25_func:
[02/14 12:43:32    154s] * Accumulated skew : count = 4
[02/14 12:43:32    154s]          Advancing : count = 4, max = -129.0, min =  -11.2, total = -209.9 (ps)
[02/14 12:43:32    154s]           Delaying : count = 0
[02/14 12:43:32    154s] 
[02/14 12:43:33    154s] Starting delay calculation for Setup views
[02/14 12:43:33    154s] AAE_INFO: opIsDesignInPostRouteState() is 0
[02/14 12:43:33    154s] #################################################################################
[02/14 12:43:33    154s] # Design Stage: PreRoute
[02/14 12:43:33    154s] # Design Name: counter_16bit
[02/14 12:43:33    154s] # Design Mode: 130nm
[02/14 12:43:33    154s] # Analysis Mode: MMMC OCV 
[02/14 12:43:33    154s] # Parasitics Mode: No SPEF/RCDB 
[02/14 12:43:33    154s] # Signoff Settings: SI Off 
[02/14 12:43:33    154s] #################################################################################
[02/14 12:43:33    154s] Calculate early delays in OCV mode...
[02/14 12:43:33    154s] Calculate late delays in OCV mode...
[02/14 12:43:33    154s] Topological Sorting (REAL = 0:00:00.0, MEM = 2961.9M, InitMEM = 2961.9M)
[02/14 12:43:33    154s] Start delay calculation (fullDC) (1 T). (MEM=2961.87)
[02/14 12:43:33    154s] End AAE Lib Interpolated Model. (MEM=2970.027344 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:43:33    154s] Total number of fetched objects 183
[02/14 12:43:33    154s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[02/14 12:43:33    154s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[02/14 12:43:33    154s] End delay calculation. (MEM=2979.7 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:43:33    154s] End delay calculation (fullDC). (MEM=2979.7 CPU=0:00:00.1 REAL=0:00:00.0)
[02/14 12:43:33    154s] *** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 2979.7M) ***
[02/14 12:43:33    154s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:02:35 mem=2979.7M)
[02/14 12:43:33    154s] OPTC: user 20.0
[02/14 12:43:33    154s] Effort level <high> specified for reg2reg path_group
[02/14 12:43:33    154s] Reported timing to dir debug
[02/14 12:43:33    154s] **opt_design ... cpu = 0:01:12, real = 0:01:50, mem = 2971.6M, totSessionCpu=0:02:35 **
[02/14 12:43:33    154s] OPERPROF: Starting SiteArray-Init at level 1, MEM:2971.9M, EPOCH TIME: 1771091013.442502
[02/14 12:43:33    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:33    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:33    154s] 
[02/14 12:43:33    154s] Verbose-2062: PG Shapes are colorized in Pre_CCE_Colorize flow.
[02/14 12:43:33    154s]  Pre_CCE_Colorizing is not ON! (0:0:117:0)
[02/14 12:43:33    154s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.009, REAL:0.009, MEM:2971.9M, EPOCH TIME: 1771091013.451571
[02/14 12:43:33    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:33    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:34    154s] 
[02/14 12:43:34    154s] OptSummary:
[02/14 12:43:34    154s] 
[02/14 12:43:34    154s] ------------------------------------------------------------------
[02/14 12:43:34    154s]      opt_design Final Summary
[02/14 12:43:34    154s] ------------------------------------------------------------------
[02/14 12:43:34    154s] 
[02/14 12:43:34    154s] Setup views included:
[02/14 12:43:34    154s]  tt_v1.8_25C_Nominal_25_func 
[02/14 12:43:34    154s] 
[02/14 12:43:34    154s] +--------------------+---------+---------+---------+
[02/14 12:43:34    154s] |     Setup mode     |   all   | reg2reg | default |
[02/14 12:43:34    154s] +--------------------+---------+---------+---------+
[02/14 12:43:34    154s] |           WNS (ns):| -0.086  | -0.086  |  0.181  |
[02/14 12:43:34    154s] |           TNS (ns):| -0.836  | -0.836  |  0.000  |
[02/14 12:43:34    154s] |    Violating Paths:|   14    |   14    |    0    |
[02/14 12:43:34    154s] |          All Paths:|   32    |   16    |   32    |
[02/14 12:43:34    154s] +--------------------+---------+---------+---------+
[02/14 12:43:34    154s] 
[02/14 12:43:34    154s] 
[02/14 12:43:34    154s] +----------------+-------------------------------+------------------+
[02/14 12:43:34    154s] |                |              Real             |       Total      |
[02/14 12:43:34    154s] |    DRVs        +------------------+------------+------------------|
[02/14 12:43:34    154s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[02/14 12:43:34    154s] +----------------+------------------+------------+------------------+
[02/14 12:43:34    154s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:43:34    154s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[02/14 12:43:34    154s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:43:34    154s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[02/14 12:43:34    154s] +----------------+------------------+------------+------------------+
[02/14 12:43:34    154s] 
[02/14 12:43:34    154s] Density: 0.201%
[02/14 12:43:34    154s] Routing Overflow: 0.00% H and 0.00% V
[02/14 12:43:34    154s] ------------------------------------------------------------------
[02/14 12:43:34    154s] Begin: Collecting metrics
[02/14 12:43:34    154s]  
[02/14 12:43:35      0s] 
[02/14 12:43:35      0s] =============================================================================================
[02/14 12:43:35      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       25.11-s102_1
[02/14 12:43:35      0s] =============================================================================================
[02/14 12:43:35      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:43:35      0s] ---------------------------------------------------------------------------------------------
[02/14 12:43:35      0s] [ MISC                   ]          0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:43:35      0s] ---------------------------------------------------------------------------------------------
[02/14 12:43:35      0s]  QThreadWorker #1 TOTAL             0:00:00.6  ( 100.0 % )     0:00:00.6 /  0:00:00.6    1.0
[02/14 12:43:35      0s] ---------------------------------------------------------------------------------------------

 
[02/14 12:43:35    154s]  ------------------------------------------------------------------------------------------------------------------------------------------ 
[02/14 12:43:35    154s] | Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot      | Resource               | DRVs       |
[02/14 12:43:35    154s] |                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max  | Total | Real (s) | Memory (MB) | Tran | Cap |
[02/14 12:43:35    154s] |-------------------------+-----------+----------+-----------+----------+-------------+------+-------+----------+-------------+------+-----|
[02/14 12:43:35    154s] | initial_summary         |           |   -1.110 |           |       -7 |        0.17 |      |       | 0:00:01  |        2963 |    2 |   1 |
[02/14 12:43:35    154s] | simplify_netlist        |           |          |           |          |             |      |       | 0:00:01  |        2969 |      |     |
[02/14 12:43:35    154s] | drv_fixing              |           |          |           |          |             |      |       | 0:00:00  |        2968 |      |     |
[02/14 12:43:35    154s] | drv_fixing_2            |     0.000 |   -0.442 |         0 |       -5 |        0.17 |      |       | 0:00:01  |        2980 |    0 |   0 |
[02/14 12:43:35    154s] | global_opt              |           |   -0.189 |           |       -2 |        0.18 |      |       | 0:00:01  |        2974 |      |     |
[02/14 12:43:35    154s] | area_reclaiming         |     0.000 |   -0.185 |         0 |       -2 |        0.17 |      |       | 0:00:02  |        2976 |      |     |
[02/14 12:43:35    154s] | incremental_replacement |    -0.197 |   -0.197 |           |       -2 |             | 0.00 |  0.00 | 0:00:06  |        2979 |      |     |
[02/14 12:43:35    154s] | tns_fixing              |    -0.131 |   -0.131 |        -1 |       -1 |        0.18 |      |       | 0:00:02  |        2994 |      |     |
[02/14 12:43:35    154s] | wns_fixing              |    -0.090 |   -0.090 |        -1 |       -1 |        0.20 |      |       | 0:00:42  |        3002 |      |     |
[02/14 12:43:35    154s] | tns_fixing_2            |    -0.091 |   -0.091 |        -1 |       -1 |        0.21 |      |       | 0:00:10  |        2989 |      |     |
[02/14 12:43:35    154s] | area_reclaiming_2       |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2975 |      |     |
[02/14 12:43:35    154s] | drv_eco_fixing          |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:01  |        2976 |    0 |   0 |
[02/14 12:43:35    154s] | tns_eco_fixing          |    -0.087 |   -0.087 |        -1 |       -1 |        0.20 |      |       | 0:00:09  |        2986 |      |     |
[02/14 12:43:35    154s] | final_summary           |    -0.086 |   -0.086 |           |       -1 |        0.20 |      |       | 0:00:02  |        2975 |    0 |   0 |
[02/14 12:43:35    154s]  ------------------------------------------------------------------------------------------------------------------------------------------ 
Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:01.0, peak res=2975.8M, current mem=2974.1M)

[02/14 12:43:35    155s] End: Collecting metrics
[02/14 12:43:35    155s] **opt_design ... cpu = 0:01:13, real = 0:01:52, mem = 2974.1M, totSessionCpu=0:02:36 **
[02/14 12:43:35    155s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[02/14 12:43:35    155s] Type 'man IMPOPT-3195' for more detail.
[02/14 12:43:35    155s] *** Finished opt_design ***
[02/14 12:43:36    155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:43:36    155s] UM:*                                                                   final
[02/14 12:43:36    155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:43:36    155s] UM:*                                                                   opt_design_prects
[02/14 12:43:36    155s] Info: final physical memory for 2 CRR processes is 1100.32MB.
[02/14 12:43:38    155s] Info: Summary of CRR changes:
[02/14 12:43:38    155s]       - Timing transform commits:       1
[02/14 12:43:38    155s] 
[02/14 12:43:38    155s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:15 real=  0:02:24)
[02/14 12:43:38    155s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:00.8 real=0:00:00.9)
[02/14 12:43:38    155s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:01.8 real=0:00:01.8)
[02/14 12:43:38    155s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:02.2 real=0:00:02.3)
[02/14 12:43:38    155s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:04.1 real=0:00:04.5)
[02/14 12:43:38    155s] 	OPT_RUNTIME:                tns (count =  2): (cpu=0:00:13.0 real=0:00:12.9)
[02/14 12:43:38    155s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:33.1 real=0:00:42.1)
[02/14 12:43:38    155s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:09.5 real=0:00:10.1)
[02/14 12:43:38    155s] Deleting Lib Analyzer.
[02/14 12:43:38    155s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:43:38    155s] clean pInstBBox. size 0
[02/14 12:43:38    155s]  *** Writing scheduling file: 'scheduling_file.cts.4070129_RJXOX505Yj' ***
[02/14 12:43:38    155s] Cell counter_16bit LLGs are deleted
[02/14 12:43:38    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:38    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[02/14 12:43:38    155s] 
[02/14 12:43:38    155s] TimeStamp Deleting Cell Server Begin ...
[02/14 12:43:38    155s] 
[02/14 12:43:38    155s] TimeStamp Deleting Cell Server End ...
[02/14 12:43:38    155s] Disable CTE adjustment.
[02/14 12:43:38    155s] Disable Layer aware incrSKP.
[02/14 12:43:38    155s] Info: pop threads available for lower-level modules during optimization.
[02/14 12:43:38    155s] #optDebug: fT-D <X 1 0 0 0>
[02/14 12:43:38    155s] #optDebug: fT-D <X 1 0 0 0>
[02/14 12:43:38    155s] VSMManager cleared!
[02/14 12:43:38    155s] **place_opt_design ... cpu = 0:01:18, real = 0:02:01, mem = 2924.6M **
[02/14 12:43:38    155s] *** Finished GigaPlace ***
[02/14 12:43:38    155s] 
[02/14 12:43:38    155s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:43:38    155s] Severity  ID               Count  Summary                                  
[02/14 12:43:38    155s] WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
[02/14 12:43:38    155s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[02/14 12:43:38    155s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[02/14 12:43:38    155s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/14 12:43:38    155s] *** Message Summary: 8 warning(s), 0 error(s)
[02/14 12:43:38    155s] 
[02/14 12:43:38    155s] *** place_opt_design #1 [finish] () : cpu/real = 0:01:17.8/0:02:00.9 (0.6), totSession cpu/real = 0:02:36.5/0:03:21.9 (0.8), mem = 2924.6M
[02/14 12:43:38    155s] 
[02/14 12:43:38    155s] =============================================================================================
[02/14 12:43:38    155s]  Final TAT Report : place_opt_design #1                                         25.11-s102_1
[02/14 12:43:38    155s] =============================================================================================
[02/14 12:43:38    155s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[02/14 12:43:38    155s] ---------------------------------------------------------------------------------------------
[02/14 12:43:38    155s] [ InitOpt                ]      1   0:00:28.6  (  23.6 % )     0:00:30.0 /  0:00:02.7    0.1
[02/14 12:43:38    155s] [ WnsOpt                 ]      1   0:00:41.6  (  34.4 % )     0:00:41.7 /  0:00:32.8    0.8
[02/14 12:43:38    155s] [ TnsOpt                 ]      3   0:00:21.0  (  17.4 % )     0:00:21.2 /  0:00:20.9    1.0
[02/14 12:43:38    155s] [ GlobalOpt              ]      1   0:00:01.5  (   1.3 % )     0:00:01.5 /  0:00:01.5    1.0
[02/14 12:43:38    155s] [ DrvOpt                 ]      3   0:00:01.7  (   1.4 % )     0:00:01.7 /  0:00:01.7    1.0
[02/14 12:43:38    155s] [ SimplifyNetlist        ]      1   0:00:00.7  (   0.5 % )     0:00:00.7 /  0:00:00.7    1.0
[02/14 12:43:38    155s] [ SkewClock              ]      4   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.1
[02/14 12:43:38    155s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:38    155s] [ AreaOpt                ]      2   0:00:02.0  (   1.7 % )     0:00:02.1 /  0:00:02.1    1.0
[02/14 12:43:38    155s] [ ExcludedClockNetOpt    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:38    155s] [ ViewPruning            ]     11   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:43:38    155s] [ OptSummaryReport       ]      2   0:00:00.1  (   0.1 % )     0:00:01.9 /  0:00:00.7    0.4
[02/14 12:43:38    155s] [ MetricReport           ]     14   0:00:05.3  (   4.4 % )     0:00:05.3 /  0:00:03.8    0.7
[02/14 12:43:38    155s] [ DrvReport              ]      2   0:00:01.1  (   0.9 % )     0:00:01.1 /  0:00:00.0    0.0
[02/14 12:43:38    155s] [ SlackTraversorInit     ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[02/14 12:43:38    155s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[02/14 12:43:38    155s] [ PlacerInterfaceInit    ]      2   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:43:38    155s] [ ReportTranViolation    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:38    155s] [ ReportCapViolation     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.7
[02/14 12:43:38    155s] [ GlobalPlace            ]      1   0:00:05.5  (   4.5 % )     0:00:05.9 /  0:00:04.4    0.7
[02/14 12:43:38    155s] [ IncrReplace            ]      1   0:00:03.4  (   2.8 % )     0:00:05.8 /  0:00:04.8    0.8
[02/14 12:43:38    155s] [ RefinePlace            ]      6   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    0.9
[02/14 12:43:38    155s] [ DetailPlaceInit        ]      5   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[02/14 12:43:38    155s] [ EarlyGlobalRoute       ]      7   0:00:02.0  (   1.6 % )     0:00:02.0 /  0:00:01.4    0.7
[02/14 12:43:38    155s] [ ExtractRC              ]      3   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[02/14 12:43:38    155s] [ UpdateTimingGraph      ]      9   0:00:00.8  (   0.7 % )     0:00:01.8 /  0:00:01.6    0.9
[02/14 12:43:38    155s] [ FullDelayCalc          ]      4   0:00:00.8  (   0.7 % )     0:00:00.8 /  0:00:00.7    0.8
[02/14 12:43:38    155s] [ TimingUpdate           ]     91   0:00:00.3  (   0.3 % )     0:00:00.3 /  0:00:00.3    0.9
[02/14 12:43:38    155s] [ TimingReport           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.4
[02/14 12:43:38    155s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.0    0.8
[02/14 12:43:38    155s] [ IncrTimingUpdate       ]     17   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[02/14 12:43:38    155s] [ MISC                   ]          0:00:03.4  (   2.9 % )     0:00:03.4 /  0:00:01.6    0.5
[02/14 12:43:38    155s] ---------------------------------------------------------------------------------------------
[02/14 12:43:38    155s]  place_opt_design #1 TOTAL          0:02:00.9  ( 100.0 % )     0:02:00.9 /  0:01:17.8    0.6
[02/14 12:43:38    155s] ---------------------------------------------------------------------------------------------
[02/14 12:43:38    155s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:43:38    155s] UM:*                                                                   place_opt_design
[02/14 12:43:38    155s] #% End place_opt_design (date=02/14 12:43:38, total cpu=0:01:18, real=0:02:01, peak res=3022.9M, current mem=2924.6M)
[02/14 12:43:38    155s] #@ End verbose flow_step implementation.prects.run_place_opt
[02/14 12:43:39    156s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:43:39    156s] UM:           83.9            127         -0.836 ns         -0.086 ns  run_place_opt
[02/14 12:43:44    161s] #@ Begin verbose flow_step implementation.prects.block_finish
[02/14 12:43:44    161s] @flow 2: apply {{} {
[02/14 12:43:44    161s]     #- Make sure flow_report_name is reset from any reports executed during the flow
[02/14 12:43:44    161s]     set_db flow_report_name [get_db [lindex [get_db flow_hier_path] end] .name]
[02/14 12:43:44    161s]     #- Set DB for handoff to Innovus
[02/14 12:43:44    161s]     if {[is_flow -inside flow:syn_opt]} {
[02/14 12:43:44    161s]       set_db flow_write_db_common true
[02/14 12:43:44    161s]     }
[02/14 12:43:44    161s]   
[02/14 12:43:44    161s]     #- Set value for SPEF output file generation
[02/14 12:43:44    161s]     if {[get_db flow_branch] ne ""} {
[02/14 12:43:44    161s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_branch]_[get_db flow_report_name]]
[02/14 12:43:44    161s]     } else {
[02/14 12:43:44    161s]       set out_dir [file join [get_db flow_db_directory] [get_db flow_report_name]]
[02/14 12:43:44    161s]     }
[02/14 12:43:44    161s]     set_db flow_spef_directory $out_dir
[02/14 12:43:44    161s]   
[02/14 12:43:44    161s]     #- Store non-default root attributes to metrics
[02/14 12:43:44    161s]     catch {report_obj -tcl} flow_root_config
[02/14 12:43:44    161s]     if {[dict exists $flow_root_config root:/]} {
[02/14 12:43:44    161s]       set flow_root_config [dict get $flow_root_config root:/]
[02/14 12:43:44    161s]     } elseif {[dict exists $flow_root_config root:]} {
[02/14 12:43:44    161s]       set flow_root_config [dict get $flow_root_config root:]
[02/14 12:43:44    161s]     } else {
[02/14 12:43:44    161s]     }
[02/14 12:43:44    161s]     foreach key [dict keys $flow_root_config] {
[02/14 12:43:44    161s]       if {[string length [dict get $flow_root_config $key]] > 200} {
[02/14 12:43:44    161s]         dict set flow_root_config $key "\[long value truncated\]"
[02/14 12:43:44    161s]       }
[02/14 12:43:44    161s]     }
[02/14 12:43:44    161s]     set_metric -name flow.root_config -value $flow_root_config
[02/14 12:43:44    161s]   }}
[02/14 12:43:44    162s] #@ End verbose flow_step implementation.prects.block_finish
[02/14 12:43:46    163s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:43:46    163s] UM:            6.5              6                                      block_finish
[02/14 12:43:46    163s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:43:46    163s] #% Begin save design ... (date=02/14 12:43:46, mem=2985.2M)
[02/14 12:43:46    163s] % Begin Save ccopt configuration ... (date=02/14 12:43:46, mem=2985.2M)
[02/14 12:43:46    163s] % End Save ccopt configuration ... (date=02/14 12:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2985.8M, current mem=2985.8M)
[02/14 12:43:46    163s] % Begin Save netlist data ... (date=02/14 12:43:46, mem=2985.8M)
[02/14 12:43:46    163s] Writing Binary DB to /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.v.bin in single-threaded mode...
[02/14 12:43:46    163s] % End Save netlist data ... (date=02/14 12:43:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2985.8M, current mem=2985.8M)
[02/14 12:43:46    163s] Saving symbol-table file ...
[02/14 12:43:46    163s] Saving congestion map file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.route.congmap.gz ...
[02/14 12:43:46    163s] % Begin Save AAE data ... (date=02/14 12:43:46, mem=2986.4M)
[02/14 12:43:46    163s] Saving AAE Data ...
[02/14 12:43:47    164s] % End Save AAE data ... (date=02/14 12:43:47, total cpu=0:00:00.4, real=0:00:01.0, peak res=3202.4M, current mem=2988.9M)
[02/14 12:43:47    164s] Saving scheduling_file.cts.4070129_RJXOX505Yj in /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3.dat/scheduling_file.cts
[02/14 12:43:47    164s] Saving preference file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/gui.pref.tcl ...
[02/14 12:43:47    164s] Saving mode setting ...
[02/14 12:43:47    164s] Saving root attributes to be loaded post write_db ...
[02/14 12:43:47    164s] **WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
[02/14 12:43:47    164s] Saving global file ...
[02/14 12:43:48    165s] Saving root attributes to be loaded previous write_db ...
[02/14 12:43:48    165s] % Begin Save floorplan data ... (date=02/14 12:43:48, mem=2985.9M)
[02/14 12:43:48    165s] Saving floorplan file ...
[02/14 12:43:48    165s] Convert 0 swires and 0 svias from compressed groups
[02/14 12:43:49    165s] % End Save floorplan data ... (date=02/14 12:43:49, total cpu=0:00:00.1, real=0:00:01.0, peak res=2986.5M, current mem=2986.5M)
[02/14 12:43:49    165s] Saving PG file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Feb 14 12:43:49 2026)
[02/14 12:43:49    165s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2986.5M) ***
[02/14 12:43:49    165s] *info - save blackBox cells to lef file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.bbox.lef
[02/14 12:43:49    165s] Saving Drc markers ...
[02/14 12:43:49    165s] ... No Drc file written since there is no markers found.
[02/14 12:43:49    166s] % Begin Save placement data ... (date=02/14 12:43:49, mem=2986.5M)
[02/14 12:43:49    166s] ** Saving stdCellPlacement_binary (version# 2) ...
[02/14 12:43:49    166s] Save Adaptive View Pruning View Names to Binary file
[02/14 12:43:49    166s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2986.7M) ***
[02/14 12:43:49    166s] % End Save placement data ... (date=02/14 12:43:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2986.8M, current mem=2986.8M)
[02/14 12:43:49    166s] % Begin Save routing data ... (date=02/14 12:43:49, mem=2986.8M)
[02/14 12:43:49    166s] Saving route file ...
[02/14 12:43:49    166s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2987.9M) ***
[02/14 12:43:49    166s] % End Save routing data ... (date=02/14 12:43:49, total cpu=0:00:00.1, real=0:00:00.0, peak res=2986.9M, current mem=2986.9M)
[02/14 12:43:49    166s] Saving property file /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.prop
[02/14 12:43:49    166s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2990.0M) ***
[02/14 12:43:49    166s] Saving rc congestion map /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.congmap.gz ...
[02/14 12:43:49    166s] Saving preRoute extracted patterns in file '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/counter_16bit.techData.gz' ...
[02/14 12:43:49    166s] Saving preRoute extraction data in directory '/nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs/prects.enc_3/extraction/' ...
[02/14 12:43:49    166s] eee: Checksum of RC Grid density data=60
[02/14 12:43:50    166s] % Begin Save power constraints data ... (date=02/14 12:43:50, mem=2990.2M)
[02/14 12:43:50    166s] % End Save power constraints data ... (date=02/14 12:43:50, total cpu=0:00:00.1, real=0:00:00.0, peak res=2990.2M, current mem=2990.2M)
[02/14 12:43:50    166s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:43:50    166s] **WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
[02/14 12:43:50    166s] Generated self-contained design prects.enc_3
[02/14 12:43:51    167s] #% End save design ... (date=02/14 12:43:50, total cpu=0:00:03.6, real=0:00:05.0, peak res=3202.4M, current mem=3010.4M)
[02/14 12:43:51    167s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[02/14 12:43:51    167s] 
[02/14 12:43:51    167s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:43:51    167s] Severity  ID               Count  Summary                                  
[02/14 12:43:51    167s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:43:51    167s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:43:51    167s] *** Message Summary: 3 warning(s), 0 error(s)
[02/14 12:43:51    167s] 
[02/14 12:43:51    167s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:43:51    167s] UM:*                                                                   write_db
[02/14 12:43:56    172s] #@ Begin verbose flow_step implementation.prects.write_output_screenshot
[02/14 12:43:56    172s] @flow 2: set inputstring [get_db flow_starting_db]
[02/14 12:43:56    172s] @flow 3: set stepname [lindex $inputstring [expr {[llength stepname]}]]
[02/14 12:43:56    172s] @flow 4: set filename [file tail $stepname]
[02/14 12:43:56    172s] @flow 5: set rootname [file rootname $filename]
[02/14 12:43:56    172s] @flow 6: set outfile "./output/screenshots/${rootname}.gif"
[02/14 12:43:56    172s] @flow 7: # Define the directory name
[02/14 12:43:56    172s] @flow 8: set dirName "output/screenshots"
[02/14 12:43:56    172s] @flow 10: # Check if the directory exists
[02/14 12:43:56    172s] @flow 11: if {![file exists $dirName]} {...
[02/14 12:43:56    172s] @flow 15: } else {
[02/14 12:43:56    172s] @flow 16: puts "Directory '$dirName' already exists."
[02/14 12:43:56    172s] Directory 'output/screenshots' already exists.
[02/14 12:43:56    172s] @flow 17: }
[02/14 12:43:56    172s] @@flow 18: write_to_gif $outfile
[02/14 12:43:56    172s] #@ End verbose flow_step implementation.prects.write_output_screenshot
[02/14 12:43:58    174s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[02/14 12:43:58    174s] UM:            6.2              6                                      write_output_screenshot
[02/14 12:44:03    179s] #@ Begin verbose flow_step implementation.prects.schedule_prects_report_prects
[02/14 12:44:03    179s] @@flow 2: schedule_flow -flow report_prects -include_in_metrics
[02/14 12:44:03    179s] #@ End verbose flow_step implementation.prects.schedule_prects_report_prects
[02/14 12:44:09    185s] 
[02/14 12:44:09    185s] Program version = 25.11-s102_1
[02/14 12:44:09    185s] Working directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design
[02/14 12:44:09    185s] Databases directory = /nethome/dkhalil8/InnovateECE/RTL2GDS/design/dbs
[02/14 12:44:09    185s] Starting time = Feb 14, 2026 12:41:00
[02/14 12:44:09    185s] Ending time = Feb 14, 2026 12:44:09
[02/14 12:44:09    185s] 
[02/14 12:44:09    185s] Run Flow Summary
[02/14 12:44:09    185s] ---------------------
[02/14 12:44:09    185s] 
[02/14 12:44:09    185s] Steps run:  implementation.prects.block_start implementation.prects.init_innovus.init_innovus_yaml implementation.prects.init_innovus.init_innovus_user implementation.prects.add_clock_spec implementation.prects.add_clock_route_types implementation.prects.commit_route_types implementation.prects.run_place_opt implementation.prects.block_finish implementation.prects.write_output_screenshot implementation.prects.schedule_prects_report_prects
[02/14 12:44:09    185s] 
[02/14 12:44:09    185s] Step status:
[02/14 12:44:09    185s]      implementation.prects.block_start                            success
[02/14 12:44:09    185s]      implementation.prects.init_innovus.init_innovus_yaml         success
[02/14 12:44:09    185s]      implementation.prects.init_innovus.init_innovus_user         success
[02/14 12:44:09    185s]      implementation.prects.add_clock_spec                         success
[02/14 12:44:09    185s]      implementation.prects.add_clock_route_types                  success
[02/14 12:44:09    185s]      implementation.prects.commit_route_types                     success
[02/14 12:44:09    185s]      implementation.prects.run_place_opt                          success
[02/14 12:44:09    185s]      implementation.prects.block_finish                           success
[02/14 12:44:09    185s]      implementation.prects.write_output_screenshot                success
[02/14 12:44:09    185s]      implementation.prects.schedule_prects_report_prects          success
[02/14 12:44:09    185s] 
[02/14 12:44:09    185s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:44:09    185s] | Snapshot    | flow.cputime (s) | flow.realtime (s) | timing.setup.tns (ns) | timing.setup.wns (ns) |
[02/14 12:44:09    185s] |-------------+------------------+-------------------+-----------------------+-----------------------|
[02/14 12:44:09    185s] | syn_generic | 0:02:19          | 0:02:35           |                    -5 |                -0.413 |
[02/14 12:44:09    185s] | syn_map     | 0:01:50          | 0:02:01           |                    -4 |                -0.297 |
[02/14 12:44:09    185s] | syn_opt     | 0:02:07          | 0:02:17           |                    -3 |                -0.233 |
[02/14 12:44:09    185s] | floorplan   | 0:01:23          | 0:01:26           |                       |                       |
[02/14 12:44:09    185s] | prects      | 0:02:50          | 0:03:37           |                    -1 |                -0.086 |
[02/14 12:44:09    185s]  ---------------------------------------------------------------------------------------------------- 
[02/14 12:44:09    185s] 
[02/14 12:44:09    185s] *** Summary of all messages that are not suppressed in this session:
[02/14 12:44:09    185s] Severity  ID               Count  Summary                                  
[02/14 12:44:09    185s] WARNING   IMPLF-200           60  Pin '%s' in macro '%s' has no ANTENNAGAT...
[02/14 12:44:09    185s] WARNING   IMPLF-201           64  Pin '%s' in macro '%s' has no ANTENNADIF...
[02/14 12:44:09    185s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[02/14 12:44:09    185s] WARNING   IMPDBTCL-321        12  The attribute '%s' still works but will ...
[02/14 12:44:09    185s] WARNING   IMPPTN-1250          3  Pin placement has been enabled on metal ...
[02/14 12:44:09    185s] WARNING   IMPDB-6501           3  "set_db design_process_node" will be obs...
[02/14 12:44:09    185s] WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
[02/14 12:44:09    185s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[02/14 12:44:09    185s] WARNING   IMPSP-362            1  Site '%s' has %s std.Cell height, so ign...
[02/14 12:44:09    185s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[02/14 12:44:09    185s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[02/14 12:44:09    185s] WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
[02/14 12:44:09    185s] *** Message Summary: 155 warning(s), 0 error(s)
[02/14 12:44:09    185s] 
[02/14 12:44:09    185s] 
[02/14 12:44:09    185s] *** Memory Usage v#1 (Current mem = 3203.801M, initial mem = 944.801M) ***
[02/14 12:44:09    185s] --- Ending "Innovus" (totcpu=0:03:06, real=0:03:55, mem=3203.8M) ---
