Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr  3 18:36:41 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_counter_up_down_control_sets_placed.rpt
| Design       : top_counter_up_down
| Device       : xc7a35t
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    90 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     8 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            4 |
| No           | No                    | Yes                    |             185 |           59 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             111 |           38 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|             Clock Signal            |           Enable Signal           | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+-----------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/o_data_next[1]   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/o_data_next[2]   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/o_data_next[4]   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/o_data_next[5]   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/o_data_next[0]   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/o_data_next[6]   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/o_data_next[3]   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/o_data_next[7]   | reset_IBUF       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_tx/tick_count_next  | reset_IBUF       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/tick_count_next  | reset_IBUF       |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                      |                                   |                  |                2 |              6 |         3.00 |
|  u_btn_debounce1/r_1khz_reg_n_0     |                                   | reset_IBUF       |                2 |              8 |         4.00 |
|  u_btn_debounce2/r_1khz_reg_n_0     |                                   | reset_IBUF       |                3 |              8 |         2.67 |
|  u_btn_debounce3/r_1khz_reg_n_0     |                                   | reset_IBUF       |                2 |              8 |         4.00 |
|  u_btn_debounce4/r_1khz_reg_n_0     |                                   | reset_IBUF       |                3 |              8 |         2.67 |
|  u_btn_debounce5/r_1khz_reg_n_0     |                                   | reset_IBUF       |                3 |              8 |         2.67 |
|  u_control_unit/echo_state_reg_0[0] |                                   |                  |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_rx/rx_done_reg_1[0] | reset_IBUF       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                      | u_uart/u_uart_tx/data_next        | reset_IBUF       |                1 |              8 |         8.00 |
|  clk_IBUF_BUFG                      | u_control_unit/tick_reg_0[0]      | reset_IBUF       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | u_control_unit/tick_reg[0]        | reset_IBUF       |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG                      | u_control_unit/o_st_mode_reg_0[0] | reset_IBUF       |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                      | u_control_unit/E[0]               | reset_IBUF       |                9 |             25 |         2.78 |
|  clk_IBUF_BUFG                      |                                   | reset_IBUF       |               46 |            145 |         3.15 |
+-------------------------------------+-----------------------------------+------------------+------------------+----------------+--------------+


