
===========================================================================
report_checks -unconstrained
===========================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _132_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  2.500000    2.500000 v input external delay
     2    0.003703    0.021962    0.012049    2.512049 v rst (in)
                                                         rst (net)
                      0.021962    0.000000    2.512049 v input51/A (sky130_fd_sc_hd__buf_1)
     3    0.019570    0.227327    0.275890    2.787939 v input51/X (sky130_fd_sc_hd__buf_1)
                                                         net51 (net)
                      0.227328    0.001002    2.788941 v fanout85/A (sky130_fd_sc_hd__buf_6)
    23    0.109930    0.181684    0.403021    3.191962 v fanout85/X (sky130_fd_sc_hd__buf_6)
                                                         net85 (net)
                      0.181688    0.000674    3.192636 v fanout84/A (sky130_fd_sc_hd__buf_6)
    31    0.097999    0.161966    0.373024    3.565660 v fanout84/X (sky130_fd_sc_hd__buf_6)
                                                         net84 (net)
                      0.161969    0.001023    3.566684 v _107_/A (sky130_fd_sc_hd__inv_2)
     1    0.005016    0.065770    0.115778    3.682462 ^ _107_/Y (sky130_fd_sc_hd__inv_2)
                                                         _037_ (net)
                      0.065770    0.000074    3.682536 ^ _132_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                              3.682536   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.069183    0.495623    0.354693    5.354693 ^ clk (in)
                                                         clk (net)
                      0.496672    0.000000    5.354693 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.123354    0.212376    0.520534    5.875226 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.212727    0.007724    5.882951 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.058882    0.118989    0.335850    6.218801 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.119009    0.001656    6.220457 ^ _132_/CLK (sky130_fd_sc_hd__dfrtp_4)
                                 -0.050000    6.170457   clock uncertainty
                                  0.000000    6.170457   clock reconvergence pessimism
                                  0.462189    6.632646   library recovery time
                                              6.632646   data required time
---------------------------------------------------------------------------------------------
                                              6.632646   data required time
                                             -3.682536   data arrival time
---------------------------------------------------------------------------------------------
                                              2.950110   slack (MET)


Startpoint: mem_i1 (falling edge-triggered flip-flop clocked by clk)
Endpoint: _120_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  2.500000    2.500000   clock clk (fall edge)
                                  0.000000    2.500000   clock source latency
     2    0.068245    0.295228    0.217464    2.717464 v clk (in)
                                                         clk (net)
                      0.296935    0.000000    2.717464 v clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.119550    0.149534    0.452557    3.170021 v clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.150549    0.009367    3.179387 v clkbuf_2_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    21    0.096544    0.127154    0.363578    3.542965 v clkbuf_2_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_0__leaf_clk (net)
                      0.170469    0.006922    3.549888 v mem_i1/clk1 (ram256x16)
     1    0.004182    0.003428    0.306802    3.856690 v mem_i1/dout1[8] (ram256x16)
                                                         sine_out_temp1[8] (net)
                      0.002571    0.000044    3.856733 v wire69/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.127028    0.866747    0.729544    4.586277 v wire69/X (sky130_fd_sc_hd__clkbuf_2)
                                                         net69 (net)
                      0.869492    0.040427    4.626705 v _071_/A1 (sky130_fd_sc_hd__mux2_1)
     3    0.020649    0.261491    1.189195    5.815900 v _071_/X (sky130_fd_sc_hd__mux2_1)
                                                         _014_ (net)
                      0.261494    0.001407    5.817307 v _120_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.817307   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     2    0.069183    0.495623    0.354693    5.354693 ^ clk (in)
                                                         clk (net)
                      0.496672    0.000000    5.354693 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     9    0.123354    0.212376    0.520534    5.875226 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.212727    0.007724    5.882951 ^ clkbuf_2_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    19    0.058882    0.118989    0.335850    6.218801 ^ clkbuf_2_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_2_1__leaf_clk (net)
                      0.119065    0.002721    6.221522 ^ _120_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                 -0.050000    6.171522   clock uncertainty
                                  0.000000    6.171522   clock reconvergence pessimism
                                 -0.343281    5.828241   library setup time
                                              5.828241   data required time
---------------------------------------------------------------------------------------------
                                              5.828241   data required time
                                             -5.817307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.010934   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
ANTENNA__070__A1/DIODE                  0.750000    1.085728   -0.335728 (VIOLATED)
_070_/A1                                0.750000    1.085727   -0.335727 (VIOLATED)
ANTENNA_wire70_X/DIODE                  0.750000    1.083516   -0.333517 (VIOLATED)
wire70/X                                0.750000    1.083516   -0.333517 (VIOLATED)
ANTENNA__071__A1/DIODE                  0.750000    1.059351   -0.309351 (VIOLATED)
_071_/A1                                0.750000    1.059352   -0.309352 (VIOLATED)
ANTENNA_wire69_X/DIODE                  0.750000    1.057069   -0.307069 (VIOLATED)
wire69/X                                0.750000    1.057069   -0.307069 (VIOLATED)
mem_i1/addr1[0]                         0.500000    0.762088   -0.262088 (VIOLATED)
_072_/A1                                0.750000    1.011716   -0.261716 (VIOLATED)
ANTENNA__072__A1/DIODE                  0.750000    1.011714   -0.261714 (VIOLATED)
mem_i0/addr1[0]                         0.500000    0.760012   -0.260012 (VIOLATED)
ANTENNA_wire68_X/DIODE                  0.750000    1.009707   -0.259707 (VIOLATED)
wire68/X                                0.750000    1.009707   -0.259707 (VIOLATED)
mem_i1/addr0[1]                         0.500000    0.709853   -0.209853 (VIOLATED)
mem_i1/addr1[1]                         0.500000    0.706845   -0.206845 (VIOLATED)
mem_i0/addr1[1]                         0.500000    0.704624   -0.204624 (VIOLATED)
ANTENNA__074__A1/DIODE                  0.750000    0.945202   -0.195202 (VIOLATED)
_074_/A1                                0.750000    0.945202   -0.195202 (VIOLATED)
ANTENNA__073__A1/DIODE                  0.750000    0.943792   -0.193792 (VIOLATED)
_073_/A1                                0.750000    0.943792   -0.193792 (VIOLATED)
ANTENNA_wire81_X/DIODE                  0.750000    0.943514   -0.193514 (VIOLATED)
wire81/X                                0.750000    0.943514   -0.193514 (VIOLATED)
ANTENNA_wire82_X/DIODE                  0.750000    0.941810   -0.191810 (VIOLATED)
wire82/X                                0.750000    0.941810   -0.191810 (VIOLATED)
ANTENNA__066__A1/DIODE                  0.750000    0.926003   -0.176003 (VIOLATED)
_066_/A1                                0.750000    0.926002   -0.176002 (VIOLATED)
ANTENNA_wire74_X/DIODE                  0.750000    0.924402   -0.174402 (VIOLATED)
wire74/X                                0.750000    0.924402   -0.174402 (VIOLATED)
ANTENNA__075__A1/DIODE                  0.750000    0.898707   -0.148707 (VIOLATED)
_075_/A1                                0.750000    0.898707   -0.148707 (VIOLATED)
ANTENNA_wire80_X/DIODE                  0.750000    0.896972   -0.146972 (VIOLATED)
wire80/X                                0.750000    0.896972   -0.146972 (VIOLATED)
ANTENNA__067__A1/DIODE                  0.750000    0.860250   -0.110250 (VIOLATED)
_067_/A1                                0.750000    0.860249   -0.110249 (VIOLATED)
ANTENNA_wire73_X/DIODE                  0.750000    0.858958   -0.108958 (VIOLATED)
wire73/X                                0.750000    0.858958   -0.108958 (VIOLATED)
mem_i0/addr1[5]                         0.500000    0.608800   -0.108800 (VIOLATED)
ANTENNA__068__A1/DIODE                  0.750000    0.857181   -0.107181 (VIOLATED)
_068_/A1                                0.750000    0.857181   -0.107181 (VIOLATED)
mem_i1/addr1[5]                         0.500000    0.607016   -0.107016 (VIOLATED)
ANTENNA_wire72_X/DIODE                  0.750000    0.855562   -0.105562 (VIOLATED)
wire72/X                                0.750000    0.855562   -0.105562 (VIOLATED)
mem_i0/addr1[7]                         0.500000    0.580929   -0.080929 (VIOLATED)
mem_i1/addr1[7]                         0.500000    0.579051   -0.079051 (VIOLATED)
ANTENNA__076__A1/DIODE                  0.750000    0.826563   -0.076563 (VIOLATED)
_076_/A1                                0.750000    0.826562   -0.076562 (VIOLATED)
ANTENNA_wire79_X/DIODE                  0.750000    0.825272   -0.075272 (VIOLATED)
wire79/X                                0.750000    0.825272   -0.075272 (VIOLATED)
mem_i0/addr1[6]                         0.500000    0.563655   -0.063655 (VIOLATED)
mem_i1/addr1[6]                         0.500000    0.562734   -0.062734 (VIOLATED)
mem_i0/addr1[2]                         0.500000    0.551794   -0.051794 (VIOLATED)
mem_i1/addr1[2]                         0.500000    0.551655   -0.051655 (VIOLATED)
mem_i0/addr1[4]                         0.500000    0.542198   -0.042198 (VIOLATED)
mem_i1/addr1[4]                         0.500000    0.542140   -0.042140 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
fanout83/X                               15     31    -16 (VIOLATED)
fanout84/X                               15     31    -16 (VIOLATED)
fanout85/X                               15     23     -8 (VIOLATED)
clkbuf_2_0__f_clk/X                      15     21     -6 (VIOLATED)
clkbuf_2_1__f_clk/X                      15     19     -4 (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
mem_i1/dout1[0]                         0.027560    0.070718   -0.043158 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 5 unannotated drivers.
 clkload0/X
 clkload1/X
 clkload2/Y
 mem_i0_86/HI
 mem_i1_87/HI
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 55
max fanout violation count 5
max cap violation count 1
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 50 input ports missing set_input_delay.
  addr00[0]
  addr00[1]
  addr00[2]
  addr00[3]
  addr00[4]
  addr00[5]
  addr00[6]
  addr00[7]
  addr01[0]
  addr01[1]
  addr01[2]
  addr01[3]
  addr01[4]
  addr01[5]
  addr01[6]
  addr01[7]
  csb00
  csb01
  din00[0]
  din00[10]
  din00[11]
  din00[12]
  din00[13]
  din00[14]
  din00[15]
  din00[1]
  din00[2]
  din00[3]
  din00[4]
  din00[5]
  din00[6]
  din00[7]
  din00[8]
  din00[9]
  din01[0]
  din01[10]
  din01[11]
  din01[12]
  din01[13]
  din01[14]
  din01[15]
  din01[1]
  din01[2]
  din01[3]
  din01[4]
  din01[5]
  din01[6]
  din01[7]
  din01[8]
  din01[9]
Warning: There are 52 unconstrained endpoints.
  mem_i0/addr0[0]
  mem_i0/addr0[1]
  mem_i0/addr0[2]
  mem_i0/addr0[3]
  mem_i0/addr0[4]
  mem_i0/addr0[5]
  mem_i0/addr0[6]
  mem_i0/addr0[7]
  mem_i0/csb0
  mem_i0/csb1
  mem_i0/din0[0]
  mem_i0/din0[10]
  mem_i0/din0[11]
  mem_i0/din0[12]
  mem_i0/din0[13]
  mem_i0/din0[14]
  mem_i0/din0[15]
  mem_i0/din0[1]
  mem_i0/din0[2]
  mem_i0/din0[3]
  mem_i0/din0[4]
  mem_i0/din0[5]
  mem_i0/din0[6]
  mem_i0/din0[7]
  mem_i0/din0[8]
  mem_i0/din0[9]
  mem_i1/addr0[0]
  mem_i1/addr0[1]
  mem_i1/addr0[2]
  mem_i1/addr0[3]
  mem_i1/addr0[4]
  mem_i1/addr0[5]
  mem_i1/addr0[6]
  mem_i1/addr0[7]
  mem_i1/csb0
  mem_i1/csb1
  mem_i1/din0[0]
  mem_i1/din0[10]
  mem_i1/din0[11]
  mem_i1/din0[12]
  mem_i1/din0[13]
  mem_i1/din0[14]
  mem_i1/din0[15]
  mem_i1/din0[1]
  mem_i1/din0[2]
  mem_i1/din0[3]
  mem_i1/din0[4]
  mem_i1/din0[5]
  mem_i1/din0[6]
  mem_i1/din0[7]
  mem_i1/din0[8]
  mem_i1/din0[9]
