

================================================================
== Vivado HLS Report for 'prefetch'
================================================================
* Date:           Thu Mar 26 16:06:31 2020

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        prefetch
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   18|   18|   19|   19|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 19
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: source_read (3)  [1/1] 1.00ns
:0  %source_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %source)

ST_1: source1 (4)  [1/1] 0.00ns
:1  %source1 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %source_read, i32 2, i32 31)


 <State 2>: 8.75ns
ST_2: tmp_2 (5)  [1/1] 0.00ns
:2  %tmp_2 = zext i30 %source1 to i32

ST_2: SOURCE_BUS_addr (6)  [1/1] 0.00ns
:3  %SOURCE_BUS_addr = getelementptr i32* %SOURCE_BUS, i32 %tmp_2

ST_2: SOURCE_BUS_addr_req (13)  [7/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 3>: 8.75ns
ST_3: SOURCE_BUS_addr_req (13)  [6/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 4>: 8.75ns
ST_4: SOURCE_BUS_addr_req (13)  [5/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 5>: 8.75ns
ST_5: SOURCE_BUS_addr_req (13)  [4/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 6>: 8.75ns
ST_6: SOURCE_BUS_addr_req (13)  [3/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 7>: 8.75ns
ST_7: SOURCE_BUS_addr_req (13)  [2/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 8>: 8.75ns
ST_8: SOURCE_BUS_addr_req (13)  [1/7] 8.75ns  loc: prefetch.cpp:16
:10  %SOURCE_BUS_addr_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %SOURCE_BUS_addr, i32 10)


 <State 9>: 8.75ns
ST_9: SOURCE_BUS_addr_read (14)  [1/1] 8.75ns  loc: prefetch.cpp:16
:11  %SOURCE_BUS_addr_read = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 10>: 8.75ns
ST_10: tmp_1 (15)  [1/1] 2.52ns  loc: prefetch.cpp:17
:12  %tmp_1 = icmp eq i32 %SOURCE_BUS_addr_read, 0

ST_10: SOURCE_BUS_addr_read_1 (17)  [1/1] 8.75ns  loc: prefetch.cpp:16
:14  %SOURCE_BUS_addr_read_1 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 11>: 8.75ns
ST_11: tmp_1_1 (18)  [1/1] 2.52ns  loc: prefetch.cpp:17
:15  %tmp_1_1 = icmp eq i32 %SOURCE_BUS_addr_read_1, 1

ST_11: SOURCE_BUS_addr_read_2 (21)  [1/1] 8.75ns  loc: prefetch.cpp:16
:18  %SOURCE_BUS_addr_read_2 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 12>: 8.75ns
ST_12: p_c_flag_cast (16)  [1/1] 0.00ns  loc: prefetch.cpp:16 (grouped into LUT with out node p_c_flag_1)
:13  %p_c_flag_cast = zext i1 %tmp_1 to i2

ST_12: c_flag_1_1 (19)  [1/1] 0.00ns  loc: prefetch.cpp:18 (grouped into LUT with out node p_c_flag_1)
:16  %c_flag_1_1 = select i1 %tmp_1, i2 -2, i2 1

ST_12: p_c_flag_1 (20)  [1/1] 1.37ns  loc: prefetch.cpp:17 (out node of the LUT)
:17  %p_c_flag_1 = select i1 %tmp_1_1, i2 %c_flag_1_1, i2 %p_c_flag_cast

ST_12: tmp_1_2 (22)  [1/1] 2.52ns  loc: prefetch.cpp:17
:19  %tmp_1_2 = icmp eq i32 %SOURCE_BUS_addr_read_2, 2

ST_12: c_flag_1_2 (23)  [1/1] 0.80ns  loc: prefetch.cpp:18
:20  %c_flag_1_2 = add i2 %p_c_flag_1, 1

ST_12: p_c_flag_2 (24)  [1/1] 1.37ns  loc: prefetch.cpp:17
:21  %p_c_flag_2 = select i1 %tmp_1_2, i2 %c_flag_1_2, i2 %p_c_flag_1

ST_12: SOURCE_BUS_addr_read_3 (26)  [1/1] 8.75ns  loc: prefetch.cpp:16
:23  %SOURCE_BUS_addr_read_3 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 13>: 8.75ns
ST_13: tmp_1_3 (27)  [1/1] 2.52ns  loc: prefetch.cpp:17
:24  %tmp_1_3 = icmp eq i32 %SOURCE_BUS_addr_read_3, 3

ST_13: SOURCE_BUS_addr_read_4 (30)  [1/1] 8.75ns  loc: prefetch.cpp:16
:27  %SOURCE_BUS_addr_read_4 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 14>: 8.75ns
ST_14: p_c_flag_2_cast (25)  [1/1] 0.00ns  loc: prefetch.cpp:17
:22  %p_c_flag_2_cast = zext i2 %p_c_flag_2 to i3

ST_14: c_flag_1_3 (28)  [1/1] 0.80ns  loc: prefetch.cpp:18
:25  %c_flag_1_3 = add i3 %p_c_flag_2_cast, 1

ST_14: p_c_flag_3 (29)  [1/1] 1.37ns  loc: prefetch.cpp:17
:26  %p_c_flag_3 = select i1 %tmp_1_3, i3 %c_flag_1_3, i3 %p_c_flag_2_cast

ST_14: tmp_1_4 (31)  [1/1] 2.52ns  loc: prefetch.cpp:17
:28  %tmp_1_4 = icmp eq i32 %SOURCE_BUS_addr_read_4, 4

ST_14: c_flag_1_4 (32)  [1/1] 0.80ns  loc: prefetch.cpp:18
:29  %c_flag_1_4 = add i3 %p_c_flag_3, 1

ST_14: p_c_flag_4 (33)  [1/1] 1.37ns  loc: prefetch.cpp:17
:30  %p_c_flag_4 = select i1 %tmp_1_4, i3 %c_flag_1_4, i3 %p_c_flag_3

ST_14: SOURCE_BUS_addr_read_5 (34)  [1/1] 8.75ns  loc: prefetch.cpp:16
:31  %SOURCE_BUS_addr_read_5 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 15>: 8.75ns
ST_15: tmp_1_5 (35)  [1/1] 2.52ns  loc: prefetch.cpp:17
:32  %tmp_1_5 = icmp eq i32 %SOURCE_BUS_addr_read_5, 5

ST_15: c_flag_1_5 (36)  [1/1] 0.80ns  loc: prefetch.cpp:18
:33  %c_flag_1_5 = add i3 %p_c_flag_4, 1

ST_15: p_c_flag_5 (37)  [1/1] 1.37ns  loc: prefetch.cpp:17
:34  %p_c_flag_5 = select i1 %tmp_1_5, i3 %c_flag_1_5, i3 %p_c_flag_4

ST_15: SOURCE_BUS_addr_read_6 (38)  [1/1] 8.75ns  loc: prefetch.cpp:16
:35  %SOURCE_BUS_addr_read_6 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 16>: 8.75ns
ST_16: tmp_1_6 (39)  [1/1] 2.52ns  loc: prefetch.cpp:17
:36  %tmp_1_6 = icmp eq i32 %SOURCE_BUS_addr_read_6, 6

ST_16: c_flag_1_6 (40)  [1/1] 0.80ns  loc: prefetch.cpp:18
:37  %c_flag_1_6 = add i3 %p_c_flag_5, 1

ST_16: p_c_flag_6 (41)  [1/1] 1.37ns  loc: prefetch.cpp:17
:38  %p_c_flag_6 = select i1 %tmp_1_6, i3 %c_flag_1_6, i3 %p_c_flag_5

ST_16: SOURCE_BUS_addr_read_7 (43)  [1/1] 8.75ns  loc: prefetch.cpp:16
:40  %SOURCE_BUS_addr_read_7 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 17>: 8.75ns
ST_17: tmp_1_7 (44)  [1/1] 2.52ns  loc: prefetch.cpp:17
:41  %tmp_1_7 = icmp eq i32 %SOURCE_BUS_addr_read_7, 7

ST_17: SOURCE_BUS_addr_read_8 (47)  [1/1] 8.75ns  loc: prefetch.cpp:16
:44  %SOURCE_BUS_addr_read_8 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 18>: 8.75ns
ST_18: p_c_flag_6_cast (42)  [1/1] 0.00ns  loc: prefetch.cpp:17
:39  %p_c_flag_6_cast = zext i3 %p_c_flag_6 to i4

ST_18: c_flag_1_7 (45)  [1/1] 0.80ns  loc: prefetch.cpp:18
:42  %c_flag_1_7 = add i4 %p_c_flag_6_cast, 1

ST_18: p_c_flag_7 (46)  [1/1] 1.37ns  loc: prefetch.cpp:17
:43  %p_c_flag_7 = select i1 %tmp_1_7, i4 %c_flag_1_7, i4 %p_c_flag_6_cast

ST_18: tmp_1_8 (48)  [1/1] 2.52ns  loc: prefetch.cpp:17
:45  %tmp_1_8 = icmp eq i32 %SOURCE_BUS_addr_read_8, 8

ST_18: c_flag_1_8 (49)  [1/1] 0.80ns  loc: prefetch.cpp:18
:46  %c_flag_1_8 = add i4 %p_c_flag_7, 1

ST_18: p_c_flag_8 (50)  [1/1] 1.37ns  loc: prefetch.cpp:17
:47  %p_c_flag_8 = select i1 %tmp_1_8, i4 %c_flag_1_8, i4 %p_c_flag_7

ST_18: SOURCE_BUS_addr_read_9 (51)  [1/1] 8.75ns  loc: prefetch.cpp:16
:48  %SOURCE_BUS_addr_read_9 = call i32 @_ssdm_op_Read.m_axi.i32P(i32* %SOURCE_BUS_addr)


 <State 19>: 4.39ns
ST_19: StgValue_69 (7)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %SOURCE_BUS), !map !9

ST_19: StgValue_70 (8)  [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !15

ST_19: StgValue_71 (9)  [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @prefetch_str) nounwind

ST_19: StgValue_72 (10)  [1/1] 0.00ns  loc: prefetch.cpp:6
:7  call void (...)* @_ssdm_op_SpecInterface(i32* %SOURCE_BUS, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [11 x i8]* @p_str2, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: StgValue_73 (11)  [1/1] 0.00ns  loc: prefetch.cpp:6
:8  call void (...)* @_ssdm_op_SpecInterface(i32 %source, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @bundle, [6 x i8]* @p_str3, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: StgValue_74 (12)  [1/1] 0.00ns  loc: prefetch.cpp:10
:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_19: tmp_1_9 (52)  [1/1] 2.52ns  loc: prefetch.cpp:17
:49  %tmp_1_9 = icmp eq i32 %SOURCE_BUS_addr_read_9, 9

ST_19: c_flag_1_9 (53)  [1/1] 0.80ns  loc: prefetch.cpp:18
:50  %c_flag_1_9 = add i4 %p_c_flag_8, 1

ST_19: p_c_flag_9 (54)  [1/1] 0.00ns  loc: prefetch.cpp:17 (grouped into LUT with out node tmp)
:51  %p_c_flag_9 = select i1 %tmp_1_9, i4 %c_flag_1_9, i4 %p_c_flag_8

ST_19: tmp (55)  [1/1] 1.88ns  loc: prefetch.cpp:20 (out node of the LUT)
:52  %tmp = icmp eq i4 %p_c_flag_9, -6

ST_19: p_0 (56)  [1/1] 0.00ns  loc: prefetch.cpp:20
:53  %p_0 = zext i1 %tmp to i32

ST_19: StgValue_80 (57)  [1/1] 0.00ns  loc: prefetch.cpp:24
:54  ret i32 %p_0



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1ns
The critical path consists of the following:
	s_axi read on port 'source' [3]  (1 ns)

 <State 2>: 8.75ns
The critical path consists of the following:
	'getelementptr' operation ('SOURCE_BUS_addr') [6]  (0 ns)
	bus request on port 'SOURCE_BUS' (prefetch.cpp:16) [13]  (8.75 ns)

 <State 3>: 8.75ns
The critical path consists of the following:
	bus request on port 'SOURCE_BUS' (prefetch.cpp:16) [13]  (8.75 ns)

 <State 4>: 8.75ns
The critical path consists of the following:
	bus request on port 'SOURCE_BUS' (prefetch.cpp:16) [13]  (8.75 ns)

 <State 5>: 8.75ns
The critical path consists of the following:
	bus request on port 'SOURCE_BUS' (prefetch.cpp:16) [13]  (8.75 ns)

 <State 6>: 8.75ns
The critical path consists of the following:
	bus request on port 'SOURCE_BUS' (prefetch.cpp:16) [13]  (8.75 ns)

 <State 7>: 8.75ns
The critical path consists of the following:
	bus request on port 'SOURCE_BUS' (prefetch.cpp:16) [13]  (8.75 ns)

 <State 8>: 8.75ns
The critical path consists of the following:
	bus request on port 'SOURCE_BUS' (prefetch.cpp:16) [13]  (8.75 ns)

 <State 9>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [14]  (8.75 ns)

 <State 10>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [17]  (8.75 ns)

 <State 11>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [21]  (8.75 ns)

 <State 12>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [26]  (8.75 ns)

 <State 13>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [30]  (8.75 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [34]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [38]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [43]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [47]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus read on port 'SOURCE_BUS' (prefetch.cpp:16) [51]  (8.75 ns)

 <State 19>: 4.39ns
The critical path consists of the following:
	'icmp' operation ('tmp_1_9', prefetch.cpp:17) [52]  (2.52 ns)
	'select' operation ('p_c_flag_9', prefetch.cpp:17) [54]  (0 ns)
	'icmp' operation ('tmp', prefetch.cpp:20) [55]  (1.88 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
