// Seed: 571211007
module module_0 #(
    parameter id_1 = 32'd69
);
  logic _id_1;
  wire [id_1  ==  id_1 : -1] id_2;
  assign id_1 = id_2;
  assign module_1.id_0 = 0;
endmodule
module module_0 #(
    parameter id_3 = 32'd26
) (
    input  tri   id_0,
    output wand  id_1,
    input  uwire module_1,
    input  uwire _id_3
    , id_6,
    input  wire  id_4
);
  reg [id_3 : 1] id_7;
  assign id_6 = -1;
  module_0 modCall_1 ();
  always @(posedge id_3) begin : LABEL_0
    id_7 <= {id_2 == ""{1'd0}};
    if ("") id_6 = 'b0;
  end
  assign id_1 = id_6;
  assign id_1 = id_6++ == id_4 - 1;
endmodule
