journals 
journals 
journals
j1d
gajski
dutt
pangrle
silicon
compilation
journal
semicustom
ics
vol
4
2
december
1986
pp
5
21
j2n
dutt
gajski
design
synthesis
silicon
compilation
ieee
design
test
computers
december
1990
pp
8
23
j3
dutt
language
designer
controlled
behavioral
synthesis
integration
vlsi
journal
16
1993
pp
1
31
j4
jha
dutt
rapid
estimation
parameterized
components
high
level
synthesis
ieee
transactions
vlsi
systems
september
1993
pp
296
303
j5
gajski
dutt
benchmarking
art
synthesis
tool
comparison
ifip
transactions
computer
science
technology
vol
22
1993
j6
ang
dutt
representation
binding
rt
component
functionality
hdl
behavior
ifip
transactions
computer
science
technology
vol
32
1993
pp
263
280
j7
dutt
jha
generic
rt
component
sets
high
level
design
applications
vlsi
design
vol
5
2
1997
pp
155
165
j8
dutt
camposano
agnew
yasuura
domic
wiesel
design
reuse
fact
fiction
ieee
design
test
computers
winter
1994
acm
sigda
roundtable
summary
pp
70
77
j9
capitanio
dutt
nicolau
partitioning
variables
multiple
register
file
architectures
via
hypergraph
coloring
ifip
transactions
parallel
architectures
compilation
techniques
vol
50
1994
pp
319
322
j10
jha
dutt
high
level
library
mapping
arithmetic
components
ieee
transactions
vlsi
systems
vol
4
2
june
1996
pp
1
13
j11
capitanio
nicolau
dutt
hypergraph
based
model
port
allocation
multiple
register
file
vliw
architectures
international
journal
parallel
programming
vol
23
6
1995
pp
499
513
j12
jha
parameswaran
dutt
reclocking
controllers
minimum
execution
time
ieice
transactions
special
issue
vlsi
design
cad
algorithms
vol
e78
12
december
1995
pp
1715
1722
j13
kolson
nicolau
dutt
kennedy
optimal
register
assignment
loops
embedded
code
generation
acm
transactions
design
automation
electronic
systems
vol
1
2
april
1996
j14
kolson
nicolau
dutt
elimination
redundant
memory
traffic
high
level
synthesis
ieee
transactions
computer
aided
design
integrated
circuits
systems
vol
15
11
november
1996
j15
ohm
kurdahi
dutt
unified
lower
bound
estimation
technique
high
level
synthesis
ieee
transactions
computer
aided
design
integrated
circuits
systems
vol
16
5
may
1997
j16
panda
dutt
nicolau
memory
data
organization
improved
performance
embedded
processor
applications
acm
transactions
design
automation
electronic
systems
vol
2
4
october
1997
j17
panda
dutt
nicolau
incorporating
dram
access
modes
high
level
synthesis
ieee
transactions
computer
aided
design
integrated
circuits
systems
vol
17
2
pp
96
109
february
1998
j18
panda
dutt
low
power
memory
mapping
reducing
address
bus
activity
ieee
transactions
vlsi
systems
vol
7
3
pp
309
320
september
1999
j19
jha
dutt
high
level
library
mapping
memories
acm
transactions
design
automation
electronic
systems
vol
5
3
pp
566
603
july
2000
j20
panda
dutt
nicolau
chip
vs
chip
memory
data
partitioning
problem
embedded
processor
based
systems
acm
transactions
design
automation
electronic
systems
vol
5
3
pp
682
704
july
2000
j21
panda
dutt
nicolau
local
memory
exploration
optimization
embedded
systems
ieee
transactions
computer
aided
design
integrated
circuits
systems
vol
18
1
pp
3
12
january
1999
j22
panda
nakamura
dutt
nicolau
augmenting
loop
tiling
data
alignment
improved
cache
performance
ieee
transactions
computers
vol
48
2
pp
142
149
february
1999
j23
khare
panda
dutt
nicolau
high
level
synthesis
sdrams
rambus
drams
ieice
transactions
fundamentals
special
section
vlsi
design
cad
algorithms
vol
e82
11
november
1999
pp
2347
2355
j24
wang
dutt
nicolau
exploring
scalable
schedules
iir
filters
resource
constraints
ieee
transactions
circuits
systems
part
ii
vol
46
11
pp
1367
1379
november
1999
j25
halambi
khare
savoiu
grun
dutt
nicolau
vsat
visual
specification
analysis
tool
system
chip
exploration
journal
systems
architecture
special
issue
modern
methods
tools
digital
system
design
2000
j26
panda
dutt
nicolau
catthoor
vandecappelle
brockmeyer
kulkarni
degreef
data
memory
organization
optimizations
application
specific
systems
ieee
design
test
computers
vol
18
3
may
june
2001
j27
catthoor
danckaert
wuytack
dutt
code
tranformations
data
transfer
storage
exploration
preprocessing
multimedia
processors
ieee
design
test
computers
vol
18
3
may
june
2001
j28
panda
catthoor
dutt
danckaert
brockmeyer
kulkarni
vandecappelle
kjeldsberg
data
memory
optimization
techniques
embedded
systems
acm
transactions
design
automation
electronic
systems
vol
6
2
pp
149
206
april
2001
j29
dutt
choi
configurable
processors
embedded
computer
ieee
computer
vol
36
1
pp
120
123
january
2003
j30
lee
choi
dutt
compilation
approach
coarse
grain
reconfigurable
architectures
ieee
design
test
computers
special
issue
application
specific
processors
pp
26
33
january
february
2003
j31
gr
dutt
nicolau
access
pattern
based
memory
connectivity
architecture
exploration
acm
transactions
embedded
computing
systems
tecs
vol
2
1
pp
33
73
february
2003
j32
gr
halambi
dutt
nicolau
rtgen
algorithm
automatic
generation
reservation
tables
architectural
descriptions
ieee
transactions
vlsi
systems
pp
731
737
august
2003
j33
mamidipaka
hirschberg
dutt
adaptive
low
power
encoding
techniques
using
self
organizing
lists
ieee
transactions
vlsi
systems
special
issue
low
power
systems
pp
827
834
october
2003
j34
mishra
dutt
tomiyama
towards
automatic
validation
dynamic
behavior
pipelined
processor
specifications
kluwer
design
automation
embedded
systems
daes
june
september
2003
volume
8
issue
2
3
pp
249
265
j35
gupta
dutt
gupta
nicolau
dynamically
increasing
scope
code
motions
high
level
synthesis
digital
circuits
iee
proceedings
computers
digital
techniques
vol
150
5
sep
2003
invited
paper
j36
pasricha
mohapatra
luthra
dutt
venkatasubramanian
reducing
backlight
power
consumption
streaming
video
applications
mobile
handheld
devices
special
issue
journal
korean
multimedia
society
kssm
vol
issn
12
dec
2003
pp
1
13
j37
gupta
savoiu
dutt
gupta
nicolau
using
global
code
motions
improve
quality
results
high
level
synthesis
ieee
transactions
computer
aided
design
pp
302
311
vol
23
2
feb
2004
j38
mishra
dutt
automatic
modeling
validation
pipeline
specifications
acm
transactions
embedded
computing
systems
tecs
vol
3
1
pp
114
139
february
2004
j39
mishra
mamidipaka
dutt
processor
memory
co
exploration
using
architecture
description
language
acm
transactions
embedded
computing
systems
tecs
vol
3
1
pp
140
162
february
2004
j40
mishra
dutt
krishnamurthy
abadir
top
methodology
validation
microprocessors
ieee
design
test
computers
mar
apr
04
j41
tomiyama
takada
dutt
memory
data
organization
low
energy
address
buses
ieice
transactions
fundamentals
special
section
low
power
system
lsi
ip
related
technology
vol
e87
4
april
2004
pp
606
612
j42
tomiyama
dutt
ilp
based
program
path
analysis
bounding
worst
case
inter
task
cache
conflicts
ieice
transactions
information
systems
vol
e87
6
june
2004
pp
1582
1587
j43
pasricha
luthra
mohapatra
dutt
venkatasubramanian
dynamic
backlight
adaptation
low
power
handheld
devices
ieee
design
test
computers
sep
oct
2004
j44
mamidipaka
khouri
dutt
abadir
idap
tool
high
level
power
estimation
custom
array
structures
ieee
transactions
computer
aided
design
pp
1361
1369
vol
23
9
sep
2004
j45
gupta
dutt
gupta
nicolau
coordinated
parallelizing
compiler
optimizations
high
level
synthesis
appear
acm
transactions
design
automation
electronic
systems
acm
todaes
j46
mishra
dutt
krishnamurthy
abadir
methodology
validation
microprocessors
using
symbolic
simulation
appear
international
journal
embedded
systems
j47
jong
eun
lee
kiyoung
choi
nikil
dutt
evaluating
memory
architectures
media
applications
coarse
grained
reconfigurable
architectures
appear
international
journal
embedded
systems
january
february
2005
home
projects
publications
news
events
people
sponsors
downloads
links
join
aces
us
please
mail
comments
suggestions
sudeep
pasricha
sudeep
ics
uci
edu
copyright
1997
2004
aces
uci
rights
reserved
