static T_1 void\r\nF_1 ( void T_2 * V_1 , unsigned int V_2 , unsigned int V_3 )\r\n{\r\nstruct V_4 * V_5 ;\r\nstruct V_6 * V_7 ;\r\nint V_8 ;\r\nunsigned int V_9 = V_10 | V_11 | V_12 ;\r\nV_8 = F_2 ( V_13 , V_3 , 1 , L_1 ,\r\nV_14 , V_9 , 0 , V_15 ) ;\r\nV_5 = F_3 ( V_13 , V_2 ) ;\r\nV_5 -> V_16 = V_1 ;\r\nV_7 = V_5 -> V_17 ;\r\nV_7 -> V_18 . V_19 = V_20 ;\r\nV_7 -> V_18 . V_21 = V_22 ;\r\nV_7 -> V_23 . V_24 = V_25 ;\r\n}\r\nstatic T_3 void T_4 F_4 ( struct V_26 * V_23 )\r\n{\r\nvoid T_2 * V_1 = V_13 -> V_27 ;\r\nT_5 V_28 , V_29 ;\r\nV_28 = F_5 ( V_1 + V_30 ) ;\r\nV_29 = F_6 ( V_13 , V_28 & 0xff ) ;\r\nF_7 ( V_29 , V_23 ) ;\r\n}\r\nstatic int T_1 F_8 ( struct V_31 * V_32 , struct V_31 * V_33 )\r\n{\r\nvoid T_2 * V_1 = F_9 ( V_32 , 0 ) ;\r\nif ( ! V_1 )\r\nF_10 ( L_2 ) ;\r\nV_13 = F_11 ( V_32 , V_34 ,\r\n& V_35 , V_1 ) ;\r\nF_1 ( V_1 , 0 , 32 ) ;\r\nF_1 ( V_1 + 4 , 32 , V_34 - 32 ) ;\r\nF_12 ( 0 , V_1 + V_36 ) ;\r\nF_12 ( 0 , V_1 + V_37 ) ;\r\nF_12 ( 0 , V_1 + V_25 ) ;\r\nF_12 ( 0 , V_1 + V_38 ) ;\r\nF_13 ( F_4 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_14 ( void )\r\n{\r\nvoid T_2 * V_1 = V_13 -> V_27 ;\r\nV_39 . V_40 = F_5 ( V_1 + V_25 ) ;\r\nV_39 . V_41 = F_5 ( V_1 + V_38 ) ;\r\nV_39 . V_42 = F_5 ( V_1 + V_36 ) ;\r\nV_39 . V_43 = F_5 ( V_1 + V_37 ) ;\r\nreturn 0 ;\r\n}\r\nstatic void F_15 ( void )\r\n{\r\nvoid T_2 * V_1 = V_13 -> V_27 ;\r\nF_12 ( V_39 . V_40 , V_1 + V_25 ) ;\r\nF_12 ( V_39 . V_41 , V_1 + V_38 ) ;\r\nF_12 ( V_39 . V_42 , V_1 + V_36 ) ;\r\nF_12 ( V_39 . V_43 , V_1 + V_37 ) ;\r\n}\r\nstatic int T_1 F_16 ( void )\r\n{\r\nif ( ! V_13 )\r\nreturn 0 ;\r\nF_17 ( & V_44 ) ;\r\nreturn 0 ;\r\n}
