<profile>

<section name = "Vitis HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config2_s'" level="0">
<item name = "Date">Thu Jul  4 18:58:22 2024
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">kernel_wrapper</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 3.625 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 2, 10.000 ns, 10.000 ns, 3, 3, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_149">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_225">dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s, 1, 1, 5.000 ns, 5.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 352, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 29, 1314, 7151, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 84, -</column>
<column name="Register">-, -, 693, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, 1, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s_fu_225">dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config2_mult_s, 0, 29, 929, 6797, 0</column>
<column name="call_ln286_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_149">shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s, 0, 0, 385, 354, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln313_fu_456_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln317_fu_503_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln323_fu_520_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln328_fu_473_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln289_1_fu_349_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln289_fu_343_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_247">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_395">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op23_call_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op42_write_state3">and, 0, 0, 2, 1, 1</column>
<column name="grp_fu_283_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln289_7_fu_321_p2">icmp, 0, 0, 19, 31, 1</column>
<column name="icmp_ln289_8_fu_337_p2">icmp, 0, 0, 19, 31, 1</column>
<column name="icmp_ln289_fu_292_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="icmp_ln313_fu_461_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="icmp_ln317_fu_508_p2">icmp, 0, 0, 20, 32, 6</column>
<column name="select_ln323_fu_525_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln328_fu_478_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_phi_mux_storemerge_phi_fu_142_p4">14, 3, 32, 96</column>
<column name="grp_fu_283_p0">14, 3, 32, 96</column>
<column name="layer2_out_blk_n">9, 2, 1, 2</column>
<column name="pX_3">9, 2, 32, 64</column>
<column name="pY_3">9, 2, 32, 64</column>
<column name="sX_3">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln289_1_reg_572">1, 0, 1, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="icmp_ln289_reg_551">1, 0, 1, 0</column>
<column name="pX_3">32, 0, 32, 0</column>
<column name="pX_3_load_reg_567">32, 0, 32, 0</column>
<column name="pY_3">32, 0, 32, 0</column>
<column name="pY_3_load_reg_562">32, 0, 32, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_1">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_10">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_11">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_12">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_13">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_14">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_15">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_16">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_2">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_3">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_4">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_5">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_6">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_7">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_8">16, 0, 16, 0</column>
<column name="p_ZZN4nnet24compute_output_buffer_2dINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9_9">16, 0, 16, 0</column>
<column name="sX_3">32, 0, 32, 0</column>
<column name="sX_3_load_reg_546">32, 0, 32, 0</column>
<column name="sY_3">32, 0, 32, 0</column>
<column name="sY_3_load_reg_556">32, 0, 32, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_1">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_2">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_3">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_4">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_5">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_6">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_7">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_8">16, 0, 16, 0</column>
<column name="void_compute_output_buffer_2d_array_const_ap_shift_reg_n_chan_stream_weig_9">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="layer2_out_blk_n">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;16,6,5,3,0&gt;,16u&gt;,config2&gt;, return value</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 16, ap_none, p_read2, scalar</column>
<column name="layer2_out_din">out, 256, ap_fifo, layer2_out, pointer</column>
<column name="layer2_out_num_data_valid">in, 11, ap_fifo, layer2_out, pointer</column>
<column name="layer2_out_fifo_cap">in, 11, ap_fifo, layer2_out, pointer</column>
<column name="layer2_out_full_n">in, 1, ap_fifo, layer2_out, pointer</column>
<column name="layer2_out_write">out, 1, ap_fifo, layer2_out, pointer</column>
</table>
</item>
</section>
</profile>
