
quicc_bri.h,4931
#define D_CHAN 31,954
#define B1_CHAN 32,1020
#define B2_CHAN 33,1087
#define SPI_CHAN 34,1154
#define MAX_CHAN 35,1222
#define POLL_MODE 37,1297
#define INTR_MODE 38,1356
#define MAX_MODE 39,1420
#define BRI_TEST_ON 40,1441
#define BRI_TEST_OFF 41,1464
#define MFLR 42,1487
#define BUF_SIZE 43,1558
#define MRBLR 44,1582
#define MRBLR1 45,1661
#define TX_LENGTH 46,1747
#define SID 48,1869
#define SCCLP 49,1937
#define BCLK_256K 51,2005
#define ISDN_RX_BD1_MEM 54,2132
#define ISDN_TX_BD1_MEM 55,2194
#define ISDN_RX_BD2_MEM 56,2256
#define ISDN_TX_BD2_MEM 57,2319
#define ISDN_RX_BD3_MEM 58,2382
#define ISDN_TX_BD3_MEM 59,2445
#define ISDN_RX_BD4_MEM 60,2508
#define ISDN_TX_BD4_MEM 61,2564
#define SAP_QU_PT_A_BRI_DIR_CLR 63,2621
#define SAP_QU_PT_B_BRI_ODR_CLR 64,2690
#define SAP_QU_PT_B_BRI_ODR_SET 65,2768
#define QU_PT_A_BRI_DIR_CLR 68,2877
#define QU_PT_B_BRI_ODR_CLR 69,2942
#define QU_PT_B_BRI_ODR_SET 70,3016
#define QUICC_CLR_PB4(QUICC_CLR_PB472,3088
#define QUICC_SET_PB4(QUICC_SET_PB473,3148
#define TP3420_ASSERT	75,3209
#define TP3420_NEGATE	76,3245
#define QUICC_BRI_PSMR_SETTING 79,3316
#define QUICC_BRI_REG_CLEAR 80,3357
#define BRI_PRAM_C_PRES 84,3431
#define BRI_PRAM_C_MASK 85,3497
#define BRI_PRAM_PADS 86,3556
#define BRI_PRAM_RET_LIM 87,3593
#define BRI_PRAM_MFLR 88,3630
typedef unsigned short * mempointer;mempointer92,3702
#define ETH_SCC1_RX_BD_IDX 94,3740
#define ETH_SCC1_TX_BD_IDX 95,3807
#define ISDN_SCC2_RX_BD_IDX 96,3874
#define ISDN_SCC2_TX_BD_IDX 97,3949
#define ISDN_SCC3_RX_BD_IDX 98,4024
#define ISDN_SCC3_TX_BD_IDX 99,4099
#define ISDN_SCC4_RX_BD_IDX 100,4174
#define ISDN_SCC4_TX_BD_IDX 101,4249
#define ISDN_SPI_RX_BD_IDX 102,4324
#define ISDN_SPI_TX_BD_IDX 103,4391
#define BRI_RX_ERROR 107,4493
#define BRI_TX_ERROR 108,4563
#define BRI_BUSY_ERROR 109,4633
#define SPI_M_MASTER 110,4698
#define SPI_TX_ERR 111,4769
#define SPI_BSY 112,4834
#define SID_D_CHAN_COLLISION 113,4906
#define SID_ACTIVATION_INDICATION 114,4980
#define SID_LOSS_FR_ALIGN 115,5059
#define RX_OV_FL 116,5140
#define NON_OCT_ALGN 117,5218
#define RX_ABORT 118,5289
#define CRC_ERR 119,5355
#define OVR_ERR 120,5417
#define CARR_LOST 121,5483
#define SPURIOUS_INTR 122,5550
#define TP3420_CRF_NOP 129,5726
#define TP3420_CRF_PDN 130,5776
#define TP3420_CRF_PUP 131,5833
#define TP3420_CRF_DR 132,5888
#define TP3420_CRF_FI2 133,5955
#define TP3420_CRF_MMA 134,6013
#define TP3420_CRF_AR 135,6083
#define TP3420_CRF_NTA 138,6168
#define TP3420_CRF_NTF 139,6241
#define TP3420_CRF_TES 140,6311
#define TP3420_CRF_TEM 141,6376
#define TP3420_CRF_DIF1 144,6475
#define TP3420_CRF_DIF2 145,6534
#define TP3420_CRF_DIF3 146,6593
#define TP3420_CRF_DIF4 147,6652
#define TP3420_CRF_BDIR 150,6737
#define TP3420_CRF_BEX 152,6825
#define TP3420_CRF_DREQ1 155,6934
#define TP3420_CRF_DREQ2 157,7020
#define TP3420_CRF_DCKE 159,7106
#define TP3420_CRF_DACCE 160,7172
#define TP3420_CRF_DACCD 162,7257
#define TP3420_CRF_EIE 165,7374
#define TP3420_CRF_EID 166,7442
#define TP3420_CRF_MIE 169,7551
#define TP3420_CRF_MID 171,7639
#define TP3420_CRF_EN3X 175,7774
#define TP3420_CRF_DIS3X 176,7839
#define TP3420_CRF_MFT 179,7941
#define TP3420_CRF_B1E 182,8048
#define TP3420_CRF_B1D 183,8113
#define TP3420_CRF_B2E 186,8212
#define TP3420_CRF_B2D 187,8277
#define TP3420_CRF_LBL1 190,8370
#define TP3420_CRF_LBL2 191,8444
#define TP3420_CRF_LBS 192,8518
#define TP3420_CRF_LBB1 194,8605
#define TP3420_CRF_LBB2 196,8691
#define TP3420_CRF_CAL 198,8777
#define TP3420_SRF_NOC 202,8877
#define TP3420_SRF_LSD 203,8933
#define TP3420_SRF_AP 205,9022
#define TP3420_SRF_EOM 206,9087
#define TP3420_SRF_CON 207,9148
#define TP3420_SRF_MFR 208,9210
#define TP3420_SRF_AI 209,9283
#define TP3420_SRF_EI 210,9351
#define TP3420_SRF_DI 211,9414
#define TP3420_S1CHAN_IDLE 217,9560
#define TP3420_S1CHAN_LOP 218,9620
#define TP3420_S1CHAN_STPP 219,9680
#define TP3420_S1CHAN_STPF 220,9735
#define TP3420_S1CHAN_STII 221,9790
#define TP3420_S1CHAN_DTSE_IN 222,9851
#define TP3420_S1CHAN_DTSE_OUT 223,9905
#define TP3420_S1CHAN_DTSE_BOTH 224,9960
#define TP3420_S1CHAN_LB1I 225,10018
#define TP3420_S1CHAN_LB2I 226,10079
#define TP3420_S1CHAN_LBI 227,10140
#define TP3420_S1CHAN_LORSI 228,10203
#define TP3420_QCHAN_IDLE 231,10303
#define TP3420_QCHAN_LOP 232,10363
#define TP3420_QCHAN_STR 233,10423
#define TP3420_QCHAN_LB1R 234,10480
#define TP3420_QCHAN_LB2R 235,10538
#define TP3420_QCHAN_LBR 236,10596
#define TP3420_PSS_PINDEF 239,10684
#define TP3420_BCHAN_BCLK1 242,10781
#define TP3420_BCHAN_BCLK2 243,10844
#define TP3420_BCHAN_BCLK3 244,10905
#define TP3420_BCHAN_BCLK4 245,10966
#define QUICC_SET_PC10(QUICC_SET_PC10247,11029
#define QUICC_CLR_PC10(QUICC_CLR_PC10248,11091
#define QUICC_SET_PC11(QUICC_SET_PC11249,11153
#define QUICC_CLR_PC11(QUICC_CLR_PC11250,11215
