\relax 
\providecommand\hyper@newdestlabel[2]{}
\catcode `"\active 
\providecommand\HyperFirstAtBeginDocument{\AtBeginDocument}
\HyperFirstAtBeginDocument{\ifx\hyper@anchor\@undefined
\global\let\oldcontentsline\contentsline
\gdef\contentsline#1#2#3#4{\oldcontentsline{#1}{#2}{#3}}
\global\let\oldnewlabel\newlabel
\gdef\newlabel#1#2{\newlabelxx{#1}#2}
\gdef\newlabelxx#1#2#3#4#5#6{\oldnewlabel{#1}{{#2}{#3}}}
\AtEndDocument{\ifx\hyper@anchor\@undefined
\let\contentsline\oldcontentsline
\let\newlabel\oldnewlabel
\fi}
\fi}
\global\let\hyper@last\relax 
\gdef\HyperFirstAtBeginDocument#1{#1}
\providecommand\HyField@AuxAddToFields[1]{}
\providecommand\HyField@AuxAddToCoFields[2]{}
\select@language{ngerman}
\@writefile{toc}{\select@language{ngerman}}
\@writefile{lof}{\select@language{ngerman}}
\@writefile{lot}{\select@language{ngerman}}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Allgemeine Einf\IeC {\"u}hrung}{5}{chapter.0.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Qualifikationsziele}{5}{section.0.1.1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Literatur}{5}{section.0.1.2}}
\@writefile{toc}{\contentsline {part}{\numberline {I}VLSI-Systementwurf}{6}{part.1}}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}Einf\IeC {\"u}hrung}{7}{chapter.1.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Themenschwerpunkte}{7}{section.1.1.1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Inhalte der Lehrveranstaltung}{8}{section.1.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.1}Inhalte der Vorlesung}{8}{subsection.1.1.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.2}Inhalte des Praktikums}{8}{subsection.1.1.2.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Klassifikation von ICs}{8}{section.1.1.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.1}Zwei Sichten}{8}{subsection.1.1.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Herstellungssicht:}{8}{subsection.1.1.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Entwurfssicht:}{8}{subsection.1.1.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.2}Anwenderprogrammierbare IC (ASIC)}{10}{subsection.1.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{10}{subsection.1.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{10}{subsection.1.1.3.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.3}Hardwareprogrammierung}{10}{subsection.1.1.3.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.4}Programmiertechnologien}{10}{subsection.1.1.3.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.5}Klassifikation Anwenderprogrammierbare IC}{13}{subsection.1.1.3.5}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Schaltkreisentwurf}{14}{chapter.1.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Abstraktionsebenen und Sichten}{14}{section.1.2.1}}
\@writefile{toc}{\contentsline {paragraph}{Ebenen des Entwurfs:}{14}{section.1.2.1}}
\@writefile{toc}{\contentsline {paragraph}{Sichten des Entwurfs:}{14}{section.1.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}Abstraktionsebenen}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Systemebene (system level):}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Algorithmische Ebene (algorithm level):}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Register-Transfer Ebene (register-transfer-level - RTL):}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Logikebene (gate level):}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Schaltkreiseben:}{14}{subsection.1.2.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}Sichten}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Verhaltenssicht:}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Struktursicht:}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Geometriesicht:}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Testsicht:}{14}{subsection.1.2.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}Y-Diagramm nach Gajski}{15}{subsection.1.2.1.3}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Entwurfsablauf}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Allgemein:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Top-Down-Strategie:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Bottom-Up-Strategie:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{$\Rightarrow $ Meet-in-the-Middle}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Entwurfsschritt:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Syntheseschritt:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Analyseschritt:}{16}{section.1.2.2}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Entwurfsstile}{17}{section.1.2.3}}
\@writefile{toc}{\contentsline {subsubsection}{Gegen\IeC {\"u}berstellung Entwurfsalternativen}{17}{section.1.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}Full-Custom Entwurf}{18}{subsection.1.2.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{18}{subsection.1.2.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{18}{subsection.1.2.3.1}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel: Inverter}{18}{subsection.1.2.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}Standardzellenentwurf}{19}{subsection.1.2.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{19}{subsection.1.2.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{19}{subsection.1.2.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{Konventionelle Architektur vs. Strukturierte Architektur}{19}{subsection.1.2.3.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.3}Maskenprogrammierbare Gate Arrays}{20}{subsection.1.2.3.3}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{20}{subsection.1.2.3.3}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{20}{subsection.1.2.3.3}}
\@writefile{toc}{\contentsline {subsubsection}{MPGA}{20}{subsection.1.2.3.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.4}Anwenderprogrammierbare IC}{21}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Merkmale:}{21}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Anwendung:}{21}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{Hardwareprogrammierung}{21}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{Klassifikation Anwenderprogrammierbare IC}{22}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{CPLD}{22}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{CPLD-Funktionsblock}{22}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{PLA}{23}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{Makrozellen + I/O-Block}{23}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Konfiguration der Makrozelle:}{23}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Steuerung des I/O-Blocks:}{23}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {subsubsection}{FPGA-Architektur}{24}{subsection.1.2.3.4}}
\@writefile{toc}{\contentsline {section}{\numberline {2.4}Entwurfswerkzeuge}{24}{section.1.2.4}}
\@writefile{toc}{\contentsline {chapter}{\numberline {3}Automaten}{25}{chapter.1.3}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {3.1}Automatendarstellung}{25}{section.1.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.1}Betrachtungsweisen}{25}{subsection.1.3.1.1}}
\@writefile{toc}{\contentsline {paragraph}{Verschiedene Sichten/Semantik:}{25}{subsection.1.3.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{Bin\IeC {\"a}rz\IeC {\"a}hler mod 4 mit Trigger X und \IeC {\"U}bertrag Y}{25}{subsection.1.3.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.2}Automatengraphen}{25}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Endlicher Automat:}{25}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Synchron getakteter Automat:}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Notation}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Grafische Darstellung}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{$\Rightarrow $ Pr\IeC {\"u}fung auf:}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Getaktete Automaten}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Theoretische Informatik}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Technische Informatik}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Beispiel - Taktzustandsgesteuertes D-Flip-Flop (Latch)}{26}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Beispiel - Taktflankengesteuertes D-Flip-Flop}{27}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {paragraph}{Beispiel - Taktflankengesteuertes D-Flip-Flop}{27}{subsection.1.3.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.3}SM-Charts}{27}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Verzweigungen}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {paragraph}{Weitere Merkmale:}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {paragraph}{Weitere Beispiele:}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Ausgaben}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {paragraph}{Ebenso:}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {paragraph}{Weitere Beispiele:}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Vorteile gegen\IeC {\"u}ber Automatengraphen}{28}{subsection.1.3.1.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.1.4}GRAFCET \& SFC}{28}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {paragraph}{Allgemeines:}{28}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Grundelemente}{29}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Aktionen}{29}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Kontrollfluss: Verzweigungen}{30}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Kontrollfluss: Schleife}{30}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Vergleich von GRAFCET \& SFC}{30}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel zu GRAFCET}{31}{subsection.1.3.1.4}}
\@writefile{toc}{\contentsline {section}{\numberline {3.2}Automatenkopplung}{31}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Zerlegung der Gesamtaufgabe in Teilschaltungen zwecks:}{31}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Au\IeC {\ss }erdem:}{31}{section.1.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{Zeitliche Kopplung}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{Asynchrone Kopplung synchroner Teilschaltungen}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Merkmal:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Vorteile:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Nachteil:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {subsubsection}{Synchrone Kopplung mit mehreren Taktsignalen}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Merkmal:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Vorteile:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Nachteil:}{32}{section.1.3.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.1}Synchrone Kopplung}{32}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Kommunikation \IeC {\"u}ber Zust\IeC {\"a}nde}{33}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Kommunikation \IeC {\"u}ber Ausgaben}{33}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Parallele Anordnung}{34}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Serielle Anordnung}{34}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Flusskontrolle}{34}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel: Produktautomat}{35}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel: Datenverarbeitung}{35}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsubsection}{Beispiel: De-/Multiplexer}{36}{subsection.1.3.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.2.2}Asynchrone Kopplung}{36}{subsection.1.3.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{Abtastproblem}{36}{subsection.1.3.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{Flusskontrolle}{36}{subsection.1.3.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{\IeC {\"U}bertragung eines einzelnen Bits}{37}{subsection.1.3.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{\IeC {\"U}bertragung eines Signalvektors}{37}{subsection.1.3.2.2}}
\@writefile{toc}{\contentsline {subsubsection}{Variante 1: Gray-Code}{37}{Item.17}}
\@writefile{toc}{\contentsline {subsubsection}{Variante 2: Steuerung mittels einzelner Bits}{38}{Item.17}}
\@writefile{toc}{\contentsline {subsubsection}{Variante 3: FIFO-Warteschlange}{38}{Item.17}}
\@writefile{toc}{\contentsline {section}{\numberline {3.3}Initialisierung}{38}{section.1.3.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.1}Reset vs. Power-Up}{38}{subsection.1.3.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Nicht programmierbare Schaltkreise:}{38}{subsection.1.3.3.1}}
\@writefile{toc}{\contentsline {paragraph}{Programmierbare Schaltkreise:}{39}{subsection.1.3.3.1}}
\@writefile{toc}{\contentsline {paragraph}{$\rightarrow $ Wiederverwendungsgerechter Entwurf:}{39}{subsection.1.3.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.2}Synchrones Reset}{39}{subsection.1.3.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Vorteile:}{39}{subsection.1.3.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Nachteil:}{39}{subsection.1.3.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Reset-Synchronizer}{39}{subsection.1.3.3.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.3}Asynchrones Reset}{39}{subsection.1.3.3.3}}
\@writefile{toc}{\contentsline {paragraph}{Vorteile:}{39}{subsection.1.3.3.3}}
\@writefile{toc}{\contentsline {paragraph}{Nachteile:}{39}{subsection.1.3.3.3}}
\@writefile{toc}{\contentsline {paragraph}{Reset-Synchronizer}{40}{subsection.1.3.3.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {3.3.4}Coding Guidelines f\IeC {\"u}r Reset}{40}{subsection.1.3.3.4}}
\@writefile{toc}{\contentsline {paragraph}{Empfehlungen:}{40}{subsection.1.3.3.4}}
\@writefile{toc}{\contentsline {chapter}{\numberline {4}Hardwarebeschreibungssprachen - Hardware Description Language (HDL)}{41}{chapter.1.4}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {4.1}Allgemein}{41}{section.1.4.1}}
\@writefile{toc}{\contentsline {section}{\numberline {4.2}VHDL}{41}{section.1.4.2}}
\@writefile{toc}{\contentsline {paragraph}{VHDL - Very High Speed Integrated Circuit (VHSIC) Hardware Description Language}{41}{section.1.4.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.1}Geschichte}{41}{subsection.1.4.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.2}Abstraktionsebenen}{41}{subsection.1.4.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {4.2.3}Grunds\IeC {\"a}tze}{42}{subsection.1.4.2.3}}
\@writefile{toc}{\contentsline {paragraph}{Struktur}{42}{subsection.1.4.2.3}}
\@writefile{toc}{\contentsline {paragraph}{Koh\IeC {\"a}renz}{42}{subsection.1.4.2.3}}
\@writefile{toc}{\contentsline {section}{\numberline {4.3}Verilog}{42}{section.1.4.3}}
\@writefile{toc}{\contentsline {chapter}{\numberline {5}Field-programmable Gate-Array (FPGA)}{43}{chapter.1.5}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {5.1}Architektur}{43}{section.1.5.1}}
\@writefile{toc}{\contentsline {section}{\numberline {5.2}Funktionsbl\IeC {\"o}cke}{43}{section.1.5.2}}
\@writefile{toc}{\contentsline {section}{\numberline {5.3}I/O-Zellen}{43}{section.1.5.3}}
\@writefile{toc}{\contentsline {section}{\numberline {5.4}Verdrahtung}{43}{section.1.5.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.4.1}Topologie}{43}{subsection.1.5.4.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.4.2}Technologie}{43}{subsection.1.5.4.2}}
\@writefile{toc}{\contentsline {section}{\numberline {5.5}Speicherelemente}{43}{section.1.5.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.5.1}LUT-RAM}{43}{subsection.1.5.5.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {5.5.2}Block-RAM}{43}{subsection.1.5.5.2}}
\@writefile{toc}{\contentsline {section}{\numberline {5.6}IP-Cores}{43}{section.1.5.6}}
\@writefile{toc}{\contentsline {section}{\numberline {5.7}Konfigurierbarkeit}{43}{section.1.5.7}}
\@writefile{toc}{\contentsline {section}{\numberline {5.8}Konfigurationsmodi}{43}{section.1.5.8}}
\@writefile{toc}{\contentsline {chapter}{\numberline {6}Modellierung}{44}{chapter.1.6}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {7}Simulation}{45}{chapter.1.7}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {8}Zeitverhalten}{46}{chapter.1.8}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {9}Test}{47}{chapter.1.9}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {10}Hochgeschwindigkeit}{48}{chapter.1.10}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {chapter}{\numberline {11}Verlustleistung}{49}{chapter.1.11}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {part}{\numberline {II}Entwurf eingebetteter Systeme}{50}{part.2}}
\@writefile{toc}{\contentsline {part}{\numberline {III}Parallelverarbeitung}{51}{part.3}}
\@writefile{toc}{\contentsline {part}{\numberline {IV}Appendix}{52}{part.4}}
\@writefile{toc}{\contentsline {chapter}{\numberline {1}VLSI-Systementwurf Praktikum}{53}{chapter.4.1}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {1.1}Kurze Beschreibung des Terasic DE0 Board}{53}{section.4.1.1}}
\@writefile{toc}{\contentsline {section}{\numberline {1.2}Aufgabe 1 - Bin\IeC {\"a}r-Dekoder}{55}{section.4.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.1}Entwurf}{55}{subsection.4.1.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.2.2}Auswertung}{55}{subsection.4.1.2.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{55}{subsection.4.1.2.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.3}Aufgabe 2 - Hamming-Distanz}{56}{section.4.1.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.1}Entwurf}{56}{subsection.4.1.3.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.3.2}Auswertung}{56}{subsection.4.1.3.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{56}{subsection.4.1.3.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.4}Aufgabe 3 - Modulo-n-Z\IeC {\"a}hler}{57}{section.4.1.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.4.1}Entwurf}{57}{subsection.4.1.4.1}}
\@writefile{toc}{\contentsline {paragraph}{Z\IeC {\"a}hler}{57}{subsection.4.1.4.1}}
\@writefile{toc}{\contentsline {paragraph}{Schieber}{58}{subsection.4.1.4.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.4.2}Auswertung}{58}{subsection.4.1.4.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{58}{subsection.4.1.4.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.5}Aufgabe 4 - Entprell-Automat}{59}{section.4.1.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.5.1}Entwurf}{59}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{State-Machine-Charts}{59}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{LED}{59}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{Entprellung}{59}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{Zaehler}{60}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {paragraph}{Kopplung}{60}{subsection.4.1.5.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.5.2}Auswertung}{60}{subsection.4.1.5.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{60}{subsection.4.1.5.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.6}Aufgabe 5 - HALLO-Anzeige}{61}{section.4.1.6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.6.1}Entwurf}{61}{subsection.4.1.6.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.6.2}Auswertung}{62}{subsection.4.1.6.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{62}{subsection.4.1.6.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.7}Aufgabe 6 - Stoppuhr}{62}{section.4.1.7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.7.1}Entwurf}{63}{subsection.4.1.7.1}}
\@writefile{toc}{\contentsline {paragraph}{State-Machine-Charts}{64}{subsection.4.1.7.1}}
\@writefile{toc}{\contentsline {paragraph}{Kopplung}{65}{subsection.4.1.7.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.7.2}Auswertung}{65}{subsection.4.1.7.2}}
\@writefile{toc}{\contentsline {paragraph}{Ressourcenbedarf}{65}{subsection.4.1.7.2}}
\@writefile{toc}{\contentsline {section}{\numberline {1.8}Anhang}{65}{section.4.1.8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.1}01-Aufgabe Code}{65}{subsection.4.1.8.1}}
\newlabel{lst:01-decoder}{{1.8.1}{65}{01-Aufgabe Code}{subsection.4.1.8.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.1}VHDL-Code Decoder.vhdl}{65}{lstlisting.4.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.2}02-Aufgabe Code}{66}{subsection.4.1.8.2}}
\newlabel{lst:02-hamming}{{1.8.2}{66}{02-Aufgabe Code}{subsection.4.1.8.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.2}VHDL-Code Hamming.vhdl}{66}{lstlisting.4.1.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.3}03-Aufgabe Code}{67}{subsection.4.1.8.3}}
\newlabel{lst:03-schieber}{{1.8.3}{67}{03-Aufgabe Code}{subsection.4.1.8.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.3}VHDL-Code Schieber.vhdl}{67}{lstlisting.4.1.3}}
\newlabel{lst:03-zaehler}{{1.8.3}{67}{03-Aufgabe Code}{lstnumber.1.3.45}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.4}VHDL-Code Zaehler.vhdl}{67}{lstlisting.4.1.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.4}04-Aufgabe Code}{68}{subsection.4.1.8.4}}
\newlabel{lst:04-led}{{1.8.4}{68}{04-Aufgabe Code}{subsection.4.1.8.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.5}VHDL-Code LED.vhdl}{68}{lstlisting.4.1.5}}
\newlabel{lst:04-entprellung}{{1.8.4}{69}{04-Aufgabe Code}{lstnumber.1.5.57}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.6}VHDL-Code Entprellung.vhdl}{69}{lstlisting.4.1.6}}
\newlabel{lst:04-zaehler}{{1.8.4}{70}{04-Aufgabe Code}{lstnumber.1.6.75}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.7}VHDL-Code Zaehler.vhdl}{70}{lstlisting.4.1.7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.5}05-Aufgabe Code}{71}{subsection.4.1.8.5}}
\newlabel{lst:05-hallo}{{1.8.5}{71}{05-Aufgabe Code}{subsection.4.1.8.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.8}VHDL-Code hallo.vhdl}{71}{lstlisting.4.1.8}}
\newlabel{lst:05-decoder}{{1.8.5}{72}{05-Aufgabe Code}{lstnumber.1.8.65}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.9}VHDL-Code Decoder.vhdl}{72}{lstlisting.4.1.9}}
\newlabel{lst:05-multi}{{1.8.5}{73}{05-Aufgabe Code}{lstnumber.1.9.40}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.10}VHDL-Code Multiplex.vhdl}{73}{lstlisting.4.1.10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {1.8.6}06-Aufgabe Code}{74}{subsection.4.1.8.6}}
\newlabel{lst:06-clock}{{1.8.6}{74}{06-Aufgabe Code}{subsection.4.1.8.6}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.11}VHDL-Code Stoppuhr.vhd}{74}{lstlisting.4.1.11}}
\newlabel{lst:06-decoder}{{1.8.6}{76}{06-Aufgabe Code}{lstnumber.1.11.138}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.12}VHDL-Code Decoder.vhdl}{76}{lstlisting.4.1.12}}
\newlabel{lst:06-entpreller}{{1.8.6}{77}{06-Aufgabe Code}{lstnumber.1.12.45}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.13}VHDL-Code EntprellAutomat.vhdl}{77}{lstlisting.4.1.13}}
\newlabel{lst:06-zaehler}{{1.8.6}{78}{06-Aufgabe Code}{lstnumber.1.13.72}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {1.14}VHDL-Code Zaehler.vhdl}{78}{lstlisting.4.1.14}}
\@writefile{toc}{\contentsline {chapter}{\numberline {2}Entwurf eingebetteter Systeme: Schaltkreisvalidation}{80}{chapter.4.2}}
\@writefile{lof}{\addvspace {10\p@ }}
\@writefile{lot}{\addvspace {10\p@ }}
\@writefile{lol}{\addvspace {10\p@ }}
\@writefile{toc}{\contentsline {section}{\numberline {2.1}Programm}{80}{section.4.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.1}Entwurf}{80}{subsection.4.2.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{Circuit}{80}{subsection.4.2.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{Parser}{80}{subsection.4.2.1.1}}
\@writefile{toc}{\contentsline {subsubsection}{Simulator}{80}{subsection.4.2.1.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.2}\IeC {\"A}quivalenzpr\IeC {\"u}fung duch Simulation}{81}{subsection.4.2.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Voraussetzungen}{81}{subsection.4.2.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Vorgehen}{81}{subsection.4.2.1.2}}
\@writefile{toc}{\contentsline {subsubsection}{Implementierung}{81}{Item.25}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.1.3}\IeC {\"A}quivalenzpr\IeC {\"u}fung durch SAT-Solver}{82}{subsection.4.2.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Voraussetzungen}{82}{subsection.4.2.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Vorgehen}{82}{subsection.4.2.1.3}}
\@writefile{toc}{\contentsline {subsubsection}{Implementierung}{82}{Item.31}}
\@writefile{toc}{\contentsline {section}{\numberline {2.2}Versuche}{83}{section.4.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.1}1. Versuch}{83}{subsection.4.2.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.2}2. Versuch}{83}{subsection.4.2.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.3}3. Versuch}{83}{subsection.4.2.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.4}4. Versuch}{84}{subsection.4.2.2.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.5}5. Versuch}{84}{subsection.4.2.2.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.2.6}6. Versuch}{84}{subsection.4.2.2.6}}
\@writefile{toc}{\contentsline {section}{\numberline {2.3}Anhang}{85}{section.4.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.1}Circuit}{85}{subsection.4.2.3.1}}
\newlabel{lst:circuit}{{2.3.1}{85}{Circuit}{subsection.4.2.3.1}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.1}Circuit.h}{85}{lstlisting.4.2.1}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.2}Simulator}{86}{subsection.4.2.3.2}}
\newlabel{lst:simulator}{{2.3.2}{86}{Simulator}{subsection.4.2.3.2}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.2}Simulator.h}{86}{lstlisting.4.2.2}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.3}Solver}{86}{subsection.4.2.3.3}}
\newlabel{lst:solver}{{2.3.3}{86}{Solver}{subsection.4.2.3.3}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.3}Solver.h}{86}{lstlisting.4.2.3}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.4}Parsers}{87}{subsection.4.2.3.4}}
\newlabel{lst:parsers}{{2.3.4}{87}{Parsers}{subsection.4.2.3.4}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.4}Parsers.h}{87}{lstlisting.4.2.4}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.5}Parser}{87}{subsection.4.2.3.5}}
\newlabel{lst:parser}{{2.3.5}{87}{Parser}{subsection.4.2.3.5}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.5}Parser.h}{87}{lstlisting.4.2.5}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.6}BENCH}{88}{subsection.4.2.3.6}}
\newlabel{lst:bench}{{2.3.6}{88}{BENCH}{subsection.4.2.3.6}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.6}BENCH.h}{88}{lstlisting.4.2.6}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.7}Gates}{88}{subsection.4.2.3.7}}
\newlabel{lst:gates}{{2.3.7}{88}{Gates}{subsection.4.2.3.7}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.7}Gates.h}{88}{lstlisting.4.2.7}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.8}Gate}{89}{subsection.4.2.3.8}}
\newlabel{lst:gate}{{2.3.8}{89}{Gate}{subsection.4.2.3.8}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.8}Gate.h}{89}{lstlisting.4.2.8}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.9}Input}{90}{subsection.4.2.3.9}}
\newlabel{lst:input}{{2.3.9}{90}{Input}{subsection.4.2.3.9}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.9}Input.h}{90}{lstlisting.4.2.9}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.10}DFF}{90}{subsection.4.2.3.10}}
\newlabel{lst:dff}{{2.3.10}{90}{DFF}{subsection.4.2.3.10}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.10}DFF.h}{90}{lstlisting.4.2.10}}
\@writefile{toc}{\contentsline {subsection}{\numberline {2.3.11}Output}{91}{subsection.4.2.3.11}}
\newlabel{lst:output}{{2.3.11}{91}{Output}{subsection.4.2.3.11}{}}
\@writefile{lol}{\contentsline {lstlisting}{\numberline {2.11}Output.h}{91}{lstlisting.4.2.11}}
\global\@altsecnumformattrue
