module jk_flipflop (
    input clk,
    input reset,
    input j,
    input k,
    output reg q
);

always @(posedge clk)
begin
    if (reset)
        q <= 1'b0;
    else
    begin
        case ({j,k})
            2'b00: q <= q;    // Hold
            2'b01: q <= 1'b0; // Reset
            2'b10: q <= 1'b1; // Set
            2'b11: q <= ~q;   // Toggle
        endcase
    end
end

endmodule