// Seed: 392981285
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout tri0 id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output uwire id_1;
  assign id_1 = -1'b0;
  assign id_7 = -1;
  wire id_13;
  logic id_14, id_15;
endmodule
module module_1 #(
    parameter id_18 = 32'd38
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    _id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26
);
  inout wire id_26;
  input wire id_25;
  inout wire id_24;
  module_0 modCall_1 (
      id_22,
      id_9,
      id_3,
      id_20,
      id_24,
      id_2,
      id_1,
      id_19,
      id_17,
      id_25,
      id_3,
      id_19
  );
  output tri1 id_23;
  inout wire id_22;
  input wire id_21;
  output wor id_20;
  inout wire id_19;
  output wire _id_18;
  output wire id_17;
  inout wire id_16;
  output wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_7  = id_26;
  assign id_23 = -1;
  localparam id_27 = 1;
  assign id_23 = 1;
  logic id_28, id_29;
  logic [id_18 : -1] id_30 = id_9;
  assign id_17 = id_6;
  assign id_20 = 1;
endmodule
