============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Jan 27 2025  03:57:17 pm
  Module:                 alu
  Operating conditions:   PVT_1P32V_0C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (455 ps) Setup Check with Pin out/q_reg[15]/CK->D
          Group: clock
     Startpoint: (R) state_reg[2]/CK
          Clock: (R) clock
       Endpoint: (F) out/q_reg[15]/D
          Clock: (R) clock

                     Capture       Launch     
        Clock Edge:+    1333            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    1333            0     
                                              
             Setup:-       8                  
       Uncertainty:-     100                  
     Required Time:=    1225                  
      Launch Clock:-       0                  
         Data Path:-     770                  
             Slack:=     455                  

#----------------------------------------------------------------------------------------------------------------
#             Timing Point              Flags   Arc   Edge    Cell      Fanout Load Trans Delay Arrival Instance 
#                                                                              (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------------------
  state_reg[2]/CK                       -       -     R     (arrival)       56    -     0     0       0    (-,-) 
  state_reg[2]/Q                        -       CK->Q F     DFFRHQX1LVT      6  8.2    36    50      50    (-,-) 
  g817__5107/Y                          -       AN->Y F     NAND2BX1LVT      3  4.5    41    32      82    (-,-) 
  g816__2398/Y                          -       B->Y  R     NOR2X1LVT        2  4.8    50    35     117    (-,-) 
  sub_103_37_Y_add_102_37_g447/Y        -       A->Y  F     INVX2LVT        16 23.0    60    38     155    (-,-) 
  sub_103_37_Y_add_102_37_g431__6417/Y  -       B->Y  F     XNOR2X1LVT       1  2.8    15    30     184    (-,-) 
  sub_103_37_Y_add_102_37_g429__1666/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     218    (-,-) 
  sub_103_37_Y_add_102_37_g428__2346/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     252    (-,-) 
  sub_103_37_Y_add_102_37_g427__2883/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     286    (-,-) 
  sub_103_37_Y_add_102_37_g426__9945/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     320    (-,-) 
  sub_103_37_Y_add_102_37_g425__9315/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     353    (-,-) 
  sub_103_37_Y_add_102_37_g424__6161/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     387    (-,-) 
  sub_103_37_Y_add_102_37_g423__4733/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     421    (-,-) 
  sub_103_37_Y_add_102_37_g422__7482/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     455    (-,-) 
  sub_103_37_Y_add_102_37_g421__5115/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     488    (-,-) 
  sub_103_37_Y_add_102_37_g420__1881/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     522    (-,-) 
  sub_103_37_Y_add_102_37_g419__6131/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     556    (-,-) 
  sub_103_37_Y_add_102_37_g418__7098/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     590    (-,-) 
  sub_103_37_Y_add_102_37_g417__8246/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     624    (-,-) 
  sub_103_37_Y_add_102_37_g416__5122/CO -       A->CO F     ADDFX1LVT        1  2.8    17    34     658    (-,-) 
  sub_103_37_Y_add_102_37_g415__1705/CO -       A->CO F     ADDFX1LVT        1  2.2    14    32     690    (-,-) 
  sub_103_37_Y_add_102_37_g414__2802/Y  -       B->Y  F     XNOR2X1LVT       1  2.1    12    23     713    (-,-) 
  g1050__6161/Y                         -       A0->Y R     AOI22X1LVT       1  1.9    40    22     736    (-,-) 
  g1149__4733/Y                         -       B->Y  F     NAND3BXLLVT      1  2.0    46    34     770    (-,-) 
  out/q_reg[15]/D                       <<<     -     F     DFFRHQX1LVT      1    -     -     0     770    (-,-) 
#----------------------------------------------------------------------------------------------------------------

