

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:8,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
fa24d9d62d9e9d43df0eb292e3b27e2e  /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/scratch/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS > _cuobjdump_complete_output_DJgnLt"
Parsing file _cuobjdump_complete_output_DJgnLt
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x404fc4, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_GliJ4a"
Running: cat _ptx_GliJ4a | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_trvpoS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_trvpoS --output-file  /dev/null 2> _ptx_GliJ4ainfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_GliJ4a _ptx2_trvpoS _ptx_GliJ4ainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(52,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92000 (ipc=184.0) sim_rate=46000 (inst/sec) elapsed = 0:0:00:02 / Tue Apr 16 16:51:49 2019
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(56,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 239393 (ipc=239.4) sim_rate=79797 (inst/sec) elapsed = 0:0:00:03 / Tue Apr 16 16:51:50 2019
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(44,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1267,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1268,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1279,0), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1280,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1281,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1285,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1285,0), 1 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1287,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1287,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1287,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1289,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1290,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1290,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1291,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1291,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1291,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1291,0), 2 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1292,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1293,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1294,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1295,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1297,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1297,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1297,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1299,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1301,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1303,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1303,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1303,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1303,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1304,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1305,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1306,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1307,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1308,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1309,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1309,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1309,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1310,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1310,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1311,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1311,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1315,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1315,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1315,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1316,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1316,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1316,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1317,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1317,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1318,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1319,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1321,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1322,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1322,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1323,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1323,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1324,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1328,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1329,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1330,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1330,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1331,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1332,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1333,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1334,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1334,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1335,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1335,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1335,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1335,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1336,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1336,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1337,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1337,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1338,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1339,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1339,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1339,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1339,0), 2 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1340,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1341,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1342,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1343,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1344,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1345,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1345,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1345,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1345,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1346,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1347,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1348,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1349,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1351,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1351,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1351,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1351,0), 2 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1352,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1353,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1354,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1355,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1357,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1357,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1357,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1357,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1358,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1358,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1358,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1359,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1359,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1360,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1361,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1363,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1363,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1364,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1365,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1370,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1370,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1371,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1372,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1372,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1372,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1373,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1374,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1376,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1376,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1377,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1378,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1379,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1379,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1380,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1381,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1382,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1382,0), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1383,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1384,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(159,0,0) tid=(182,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(114,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 459048 (ipc=306.0) sim_rate=114762 (inst/sec) elapsed = 0:0:00:04 / Tue Apr 16 16:51:51 2019
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(175,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1764,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1769,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1770,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1778,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1779,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1788,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1789,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1792,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1793,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1801,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1801,0), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1802,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1802,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1802,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1803,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1803,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1807,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1808,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1818,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1818,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1819,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1820,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1829,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1830,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1833,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1834,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1844,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1845,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1847,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1848,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1849,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1852,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1853,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1860,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1861,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1863,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1864,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1864,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1865,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1868,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1869,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1870,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1871,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1871,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1872,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1873,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1873,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1875,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1875,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1876,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1876,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1877,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1881,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1882,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1883,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1885,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1886,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1888,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1889,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1895,0), 5 CTAs running
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(197,0,0) tid=(109,0,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1896,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1898,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1898,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1899,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1899,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1899,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1899,0), 3 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1900,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1900,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1901,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1902,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1909,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1910,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1912,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1912,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1913,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1914,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1932,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1932,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1933,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1933,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1934,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1934,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1935,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1939,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1940,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1940,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1941,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1944,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1945,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1948,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1949,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1949,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1950,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1952,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1959,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1959,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1960,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1961,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1967,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1967,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1969,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1972,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1973,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1982,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1983,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1985,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1985,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1986,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1987,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1988,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1994,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1995,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1996,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1997,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 725041 (ipc=362.5) sim_rate=120840 (inst/sec) elapsed = 0:0:00:06 / Tue Apr 16 16:51:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2004,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2004,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2005,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2005,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2006,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2006,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2006,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2007,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2008,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2015,0), 5 CTAs running
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(195,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2018,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2027,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2034,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2039,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2048,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2050,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2053,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2076,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(248,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2185,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2205,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2245,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2246,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2247,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2254,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2259,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2305,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2308,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2310,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2312,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2313,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2316,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2317,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2322,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2326,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2338,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2341,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2356,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2358,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2373,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2377,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2382,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2383,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2383,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2386,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2387,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2390,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2391,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2400,0), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2402,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2404,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2406,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2406,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2406,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2407,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2409,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2417,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2418,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2419,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2423,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2429,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2431,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2436,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2439,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2443,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2443,0), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2448,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2449,0), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2451,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2453,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2455,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2459,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2460,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2461,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2462,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2467,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2470,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2471,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2471,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2473,0), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2477,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2481,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2484,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2485,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2491,0), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2498,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 916693 (ipc=366.7) sim_rate=130956 (inst/sec) elapsed = 0:0:00:07 / Tue Apr 16 16:51:54 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2505,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2507,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2521,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5947,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5948
gpu_sim_insn = 917736
gpu_ipc =     154.2932
gpu_tot_sim_cycle = 5948
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     154.2932
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 207
gpu_total_sim_rate=131105

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 19521
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0493
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[3]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[10]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[11]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 18559
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7237	W0_Idle:18628	W0_Scoreboard:24374	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 264 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5947 
mrq_lat_table:365 	38 	63 	61 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29 	535 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	339 	187 	12 	0 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	5 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1584         0      5929         0         0         0         0         0         0         0       954       915      1787      1779         0         0 
dram[1]:      1197         0         0         0         0         0         0         0         0         0       959       916      1797      1766         0      3990 
dram[2]:         0         0         0      3113         0      1632         0         0         0      4325       947       925      1787      1569         0         0 
dram[3]:         0         0         0      5122         0      4724         0         0         0         0       963       938      1800      1774         0         0 
dram[4]:         0      3916         0         0         0      5522         0         0         0         0      1272      2575      1763      1785      3182         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       919       944      1772      1797      5594         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1055    none         125    none      none      none      none      none      none      none         267       270       275       268    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         273       270       269       270    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       268       266       266       252    none      none  
dram[3]:     none      none      none         126    none         126    none      none      none      none         274       284       277       271    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         297       256       267       274       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         264       269       267       273       268    none  
maximum mf latency per bank:
dram[0]:        283         0       251         0         0         0         0         0         0         0       283       287       281       291         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       287       292       305       316         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       288       278       291       276         0         0
dram[3]:          0         0         0       252         0       252         0         0         0         0       277       301       284       308         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       277       286       279       301       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       277       284       296       302       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f2a580e15e0 :  mf: uid= 35855, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5945), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7656 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04662
n_activity=971 dram_eff=0.3769
bk0: 8a 7750i bk1: 0a 7847i bk2: 2a 7827i bk3: 0a 7848i bk4: 0a 7849i bk5: 0a 7850i bk6: 0a 7852i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7853i bk10: 40a 7736i bk11: 44a 7671i bk12: 44a 7734i bk13: 44a 7674i bk14: 0a 7849i bk15: 0a 7850i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0412686
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7659 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04738
n_activity=876 dram_eff=0.4247
bk0: 4a 7827i bk1: 0a 7847i bk2: 0a 7849i bk3: 0a 7849i bk4: 0a 7850i bk5: 0a 7850i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7854i bk9: 0a 7854i bk10: 40a 7714i bk11: 44a 7672i bk12: 48a 7705i bk13: 44a 7652i bk14: 0a 7850i bk15: 6a 7825i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.041396
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7665 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.0456
n_activity=884 dram_eff=0.405
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7852i bk3: 2a 7829i bk4: 0a 7850i bk5: 2a 7834i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7855i bk9: 2a 7832i bk10: 40a 7740i bk11: 44a 7700i bk12: 44a 7721i bk13: 42a 7702i bk14: 0a 7848i bk15: 0a 7848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0175774
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7671 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04433
n_activity=769 dram_eff=0.4525
bk0: 0a 7850i bk1: 0a 7851i bk2: 0a 7851i bk3: 2a 7830i bk4: 0a 7851i bk5: 2a 7828i bk6: 0a 7850i bk7: 0a 7852i bk8: 0a 7853i bk9: 0a 7854i bk10: 40a 7724i bk11: 44a 7628i bk12: 44a 7720i bk13: 40a 7667i bk14: 0a 7847i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.042415
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7648 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.0484
n_activity=934 dram_eff=0.4069
bk0: 0a 7846i bk1: 2a 7827i bk2: 0a 7850i bk3: 0a 7850i bk4: 0a 7851i bk5: 2a 7831i bk6: 0a 7853i bk7: 0a 7854i bk8: 0a 7856i bk9: 0a 7856i bk10: 48a 7668i bk11: 46a 7634i bk12: 44a 7711i bk13: 40a 7630i bk14: 4a 7826i bk15: 0a 7845i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0531143
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7851 n_nop=7672 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04433
n_activity=744 dram_eff=0.4677
bk0: 0a 7847i bk1: 0a 7849i bk2: 0a 7849i bk3: 0a 7850i bk4: 0a 7850i bk5: 0a 7851i bk6: 0a 7851i bk7: 0a 7854i bk8: 0a 7854i bk9: 0a 7854i bk10: 44a 7723i bk11: 44a 7646i bk12: 44a 7720i bk13: 40a 7699i bk14: 2a 7832i bk15: 0a 7847i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.043434

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.1846
	minimum = 6
	maximum = 37
Network latency average = 9.63926
	minimum = 6
	maximum = 37
Slowest packet = 763
Flit latency average = 8.42013
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Accepted packet rate average = 0.00742235
	minimum = 0.00588433 (at node 12)
	maximum = 0.0129455 (at node 15)
Injected flit rate average = 0.0215946
	minimum = 0.00588433 (at node 12)
	maximum = 0.0576664 (at node 15)
Accepted flit rate average= 0.0215946
	minimum = 0.0070612 (at node 19)
	maximum = 0.0443847 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1846 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Network latency average = 9.63926 (1 samples)
	minimum = 6 (1 samples)
	maximum = 37 (1 samples)
Flit latency average = 8.42013 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Accepted packet rate average = 0.00742235 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0129455 (1 samples)
Injected flit rate average = 0.0215946 (1 samples)
	minimum = 0.00588433 (1 samples)
	maximum = 0.0576664 (1 samples)
Accepted flit rate average = 0.0215946 (1 samples)
	minimum = 0.0070612 (1 samples)
	maximum = 0.0443847 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 131105 (inst/sec)
gpgpu_simulation_rate = 849 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5948)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5948)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5948)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5948)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5948)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(40,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(53,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (372,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(373,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (376,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(377,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (385,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(386,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (387,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(388,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (390,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(391,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (391,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(392,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (393,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(394,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (394,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(395,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (396,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (396,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(397,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (397,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(398,5948)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(398,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5948)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(45,0,0) tid=(204,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (405,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (405,5948), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(406,5948)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(407,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (411,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(412,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (417,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(418,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (423,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(424,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (424,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (424,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(425,5948)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(426,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (429,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (429,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(430,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (435,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (435,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(436,5948)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(437,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (437,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (437,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(438,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(438,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (443,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(444,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (450,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(451,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (451,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (451,5948), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(452,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (452,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (452,5948), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(453,5948)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(453,5948)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(454,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (455,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(456,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (457,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(458,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (461,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (461,5948), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(462,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(463,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (463,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(464,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (465,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(466,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (470,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (470,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(471,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (471,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (471,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(472,5948)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (481,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(482,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (486,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(487,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (490,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(491,5948)
GPGPU-Sim uArch: cycles simulated: 6448  inst.: 1279913 (ipc=724.4) sim_rate=142212 (inst/sec) elapsed = 0:0:00:09 / Tue Apr 16 16:51:56 2019
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(119,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (536,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(537,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (539,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(540,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (544,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(545,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (546,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(547,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (555,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(556,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (571,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (571,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(572,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(573,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (573,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (573,5948), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(574,5948)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(574,5948)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(575,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (576,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (576,5948), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(577,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (577,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (577,5948), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(578,5948)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(578,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (578,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(579,5948)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(579,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (579,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (579,5948), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(580,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (580,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(581,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (584,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(585,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (588,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (588,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(589,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(590,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (591,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (594,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (594,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(595,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(596,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (598,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(599,5948)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(165,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (726,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(727,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (748,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(749,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (758,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(759,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (767,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (767,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (767,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(768,5948)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(768,5948)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(769,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (770,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(771,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (773,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (773,5948), 5 CTAs running
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(177,0,0) tid=(46,0,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(774,5948)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(774,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (776,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (776,5948), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(777,5948)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(778,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (781,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(782,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (782,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(783,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (785,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(786,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (788,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(789,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (790,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(791,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (795,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(796,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (796,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(797,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (804,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(805,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (809,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(810,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (810,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(811,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (819,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(820,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (822,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(823,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (828,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(829,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (830,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(831,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (836,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(837,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (844,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(845,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (847,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(848,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (854,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(855,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (857,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (857,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(858,5948)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(858,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (863,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(864,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (865,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(866,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (869,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(870,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (880,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(881,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (884,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(885,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (899,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(900,5948)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(900,5948)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(40,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (905,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(906,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (909,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (909,5948), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(910,5948)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(910,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (910,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(911,5948)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (911,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(912,5948)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (912,5948), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(913,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (917,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(918,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (919,5948), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(920,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (922,5948), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(923,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (928,5948), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(929,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (929,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (929,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(930,5948)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(930,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (931,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (931,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(932,5948)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(932,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (932,5948), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(933,5948)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (935,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (935,5948), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(936,5948)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(937,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (938,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(939,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (954,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(955,5948)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (960,5948), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(961,5948)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (961,5948), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(962,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (966,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(967,5948)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (974,5948), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(975,5948)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (978,5948), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(979,5948)
GPGPU-Sim uArch: cycles simulated: 6948  inst.: 1648787 (ipc=731.1) sim_rate=149889 (inst/sec) elapsed = 0:0:00:11 / Tue Apr 16 16:51:58 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1004,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1005,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1013,5948), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1014,5948)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1014,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1014,5948), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1015,5948)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1016,5948)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1018,5948), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1019,5948)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1021,5948), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5948)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1023,5948)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1023,5948), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1024,5948)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1024,5948)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(228,0,0) tid=(180,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1031,5948), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1032,5948)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1034,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1034,5948), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1035,5948)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1036,5948)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1040,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1040,5948), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1041,5948)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1042,5948)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1048,5948), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1049,5948)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1053,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1058,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1071,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1073,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1075,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1094,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1107,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1128,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1129,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1133,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1141,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1141,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1147,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1149,5948), 4 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(253,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1157,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1167,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1172,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1175,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1178,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1184,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1185,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1190,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1195,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1202,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1202,5948), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1208,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1213,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1216,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1217,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1217,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1219,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1224,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1224,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1226,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1228,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1230,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1237,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1240,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1243,5948), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1246,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1261,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1269,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1269,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1275,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1280,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1280,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1284,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1286,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1292,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1293,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1294,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1300,5948), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1305,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1307,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1308,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1313,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1315,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1315,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1316,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1323,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1324,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1332,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1338,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1338,5948), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1350,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1351,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1354,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1364,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1387,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1400,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1407,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1413,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1423,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1425,5948), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1429,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7448  inst.: 1835095 (ipc=611.6) sim_rate=152924 (inst/sec) elapsed = 0:0:00:12 / Tue Apr 16 16:51:59 2019
GPGPU-Sim uArch: cycles simulated: 7948  inst.: 1835170 (ipc=458.7) sim_rate=141166 (inst/sec) elapsed = 0:0:00:13 / Tue Apr 16 16:52:00 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3181,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3827,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4365,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4438,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4925,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5247,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (5934,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (6017,5948), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 6018
gpu_sim_insn = 919016
gpu_ipc =     152.7112
gpu_tot_sim_cycle = 11966
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     153.4976
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 454
gpu_total_sim_rate=141288

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 38803
	L1I_total_cache_misses = 978
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 334, Miss = 95, Miss_rate = 0.284, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 358, Miss = 108, Miss_rate = 0.302, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 302, Miss = 84, Miss_rate = 0.278, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 326, Miss = 96, Miss_rate = 0.294, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[5]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[6]: Access = 272, Miss = 64, Miss_rate = 0.235, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[7]: Access = 318, Miss = 93, Miss_rate = 0.292, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[8]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[9]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[10]: Access = 326, Miss = 94, Miss_rate = 0.288, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[11]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[12]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[13]: Access = 302, Miss = 87, Miss_rate = 0.288, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[14]: Access = 342, Miss = 95, Miss_rate = 0.278, Pending_hits = 186, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1260
	L1D_total_cache_miss_rate = 0.2742
	L1D_total_cache_pending_hits = 2988
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 332
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2988
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1090
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 170
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 37825
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 978
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 288, 90, 90, 75, 75, 75, 75, 75, 75, 75, 75, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3411
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1090
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8120	W0_Idle:49147	W0_Scoreboard:55890	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8720 {8:1090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 384 {8:48,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148240 {136:1090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 6528 {136:48,}
maxmrqlatency = 29 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 207 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11965 
mrq_lat_table:488 	38 	84 	72 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	682 	609 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1328 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	748 	344 	13 	0 	0 	0 	0 	2 	9 	35 	140 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069         0         0         0      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      1197         0         0         0      4207      3007         0      2332       925         0      1653       916      1797      1766      2541      3990 
dram[2]:         0      4903      4026      3113         0      2645         0      5229         0      4325       947       925      1787      2109      2132      3872 
dram[3]:      1385      3299      2313      5122         0      4724      2624      3254      4504      4328       963       938      1800      1893      2382      2494 
dram[4]:      3407      3916         0         0         0      5522      2829         0      4978      2854      1272      2575      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1454      3829      3516       919       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1055       125       160       126    none      none      none         126       176       124       387       421       430       424       262       263
dram[1]:          0    none      none      none         126       125    none         201       268    none         423       404       383       419       268       373
dram[2]:     none         126       126       164    none         176    none         126    none         152       420       439       417       428       411       268
dram[3]:        268       132       124       160    none         197       126       124       132       268       431       460       434       390       261       260
dram[4]:        126       199    none      none      none         160       124    none         176       125       695       367       398       404       295       309
dram[5]:        268       147       126       268       124       268       127       271       126       126       424       431       437       429       305       261
maximum mf latency per bank:
dram[0]:        283       251       251       252         0         0         0       252       268       251       283       287       281       291       268       268
dram[1]:          0         0         0         0       252       251         0       277       268         0       287       292       305       316       268       268
dram[2]:          0       252       252       264         0       268         0       252         0       277       288       278       291       282       268       268
dram[3]:        268       264       252       252         0       252       252       252       264       268       277       301       284       308       268       268
dram[4]:        252       252         0         0         0       252       251         0       268       251       277       286       279       301       268       268
dram[5]:        268       252       252       268       252       268       255       271       252       252       277       284       296       302       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02837
n_activity=1510 dram_eff=0.2967
bk0: 8a 15689i bk1: 2a 15766i bk2: 4a 15753i bk3: 2a 15768i bk4: 0a 15793i bk5: 0a 15796i bk6: 0a 15799i bk7: 2a 15777i bk8: 4a 15748i bk9: 4a 15759i bk10: 42a 15643i bk11: 46a 15576i bk12: 46a 15671i bk13: 44a 15616i bk14: 6a 15766i bk15: 4a 15769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0256426
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15563 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.0271
n_activity=1282 dram_eff=0.3339
bk0: 4a 15769i bk1: 0a 15791i bk2: 0a 15793i bk3: 0a 15794i bk4: 2a 15772i bk5: 2a 15773i bk6: 0a 15795i bk7: 6a 15717i bk8: 2a 15777i bk9: 0a 15795i bk10: 42a 15621i bk11: 44a 15613i bk12: 50a 15642i bk13: 46a 15589i bk14: 2a 15776i bk15: 10a 15759i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0237432
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15552 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02761
n_activity=1486 dram_eff=0.2934
bk0: 0a 15792i bk1: 2a 15771i bk2: 2a 15771i bk3: 4a 15742i bk4: 0a 15794i bk5: 4a 15744i bk6: 0a 15794i bk7: 2a 15774i bk8: 0a 15798i bk9: 12a 15667i bk10: 40a 15681i bk11: 44a 15643i bk12: 46a 15638i bk13: 46a 15588i bk14: 2a 15772i bk15: 2a 15772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0133595
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02887
n_activity=1425 dram_eff=0.32
bk0: 2a 15776i bk1: 2a 15759i bk2: 4a 15755i bk3: 4a 15755i bk4: 0a 15793i bk5: 2a 15771i bk6: 2a 15771i bk7: 4a 15758i bk8: 2a 15762i bk9: 2a 15779i bk10: 42a 15639i bk11: 44a 15571i bk12: 46a 15661i bk13: 44a 15557i bk14: 8a 15761i bk15: 10a 15757i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0246929
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f2a584f9d90 :  mf: uid= 61879, sid02:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11963), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15533 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03026
n_activity=1466 dram_eff=0.3261
bk0: 2a 15765i bk1: 2a 15768i bk2: 0a 15792i bk3: 0a 15792i bk4: 0a 15796i bk5: 4a 15762i bk6: 4a 15761i bk7: 0a 15798i bk8: 4a 15749i bk9: 2a 15775i bk10: 50a 15580i bk11: 48a 15560i bk12: 44a 15653i bk13: 46a 15561i bk14: 16a 15746i bk15: 6a 15764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0287451
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15794 n_nop=15545 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02875
n_activity=1464 dram_eff=0.3101
bk0: 2a 15774i bk1: 6a 15741i bk2: 2a 15770i bk3: 2a 15776i bk4: 4a 15754i bk5: 2a 15777i bk6: 2a 15771i bk7: 2a 15780i bk8: 2a 15774i bk9: 2a 15775i bk10: 46a 15636i bk11: 44a 15586i bk12: 44a 15663i bk13: 42a 15639i bk14: 8a 15715i bk15: 8a 15761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0242497

========= L2 cache stats =========
L2_cache_bank[0]: Access = 138, Miss = 55, Miss_rate = 0.399, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 102, Miss = 52, Miss_rate = 0.510, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 51, Miss_rate = 0.432, Pending_hits = 3, Reservation_fails = 115
L2_cache_bank[3]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 90, Miss = 45, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 58, Miss_rate = 0.509, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 103, Miss = 53, Miss_rate = 0.515, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 104, Miss = 56, Miss_rate = 0.538, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 99, Miss = 54, Miss_rate = 0.545, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 106, Miss = 55, Miss_rate = 0.519, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 102, Miss = 54, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1339
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4832
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 38
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5921
icnt_total_pkts_simt_to_mem=1525
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.82032
	minimum = 6
	maximum = 32
Network latency average = 8.39233
	minimum = 6
	maximum = 21
Slowest packet = 1397
Flit latency average = 7.1541
	minimum = 6
	maximum = 17
Slowest flit = 3963
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Accepted packet rate average = 0.0091454
	minimum = 0.00498504 (at node 6)
	maximum = 0.0176138 (at node 23)
Injected flit rate average = 0.0244821
	minimum = 0.00498504 (at node 6)
	maximum = 0.0508475 (at node 23)
Accepted flit rate average= 0.0244821
	minimum = 0.00847458 (at node 19)
	maximum = 0.0435361 (at node 2)
Injected packet length average = 2.67699
Accepted packet length average = 2.67699
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.50244 (2 samples)
	minimum = 6 (2 samples)
	maximum = 34.5 (2 samples)
Network latency average = 9.0158 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29 (2 samples)
Flit latency average = 7.78711 (2 samples)
	minimum = 6 (2 samples)
	maximum = 25.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Accepted packet rate average = 0.00828388 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.0152797 (2 samples)
Injected flit rate average = 0.0230383 (2 samples)
	minimum = 0.00543469 (2 samples)
	maximum = 0.054257 (2 samples)
Accepted flit rate average = 0.0230383 (2 samples)
	minimum = 0.00776789 (2 samples)
	maximum = 0.0439604 (2 samples)
Injected packet size average = 2.78111 (2 samples)
Accepted packet size average = 2.78111 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 13 sec (13 sec)
gpgpu_simulation_rate = 141288 (inst/sec)
gpgpu_simulation_rate = 920 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11966)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11966)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(85,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(47,0,0) tid=(60,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(47,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (350,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(351,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (358,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (358,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (358,11966), 3 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(359,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (359,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (359,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (359,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (359,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(360,11966)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(360,11966)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(360,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (360,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (360,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (360,11966), 3 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(361,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(361,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(361,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(362,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(363,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (365,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(366,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (366,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (366,11966), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(367,11966)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(368,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (396,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (396,11966), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(397,11966)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(398,11966)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(90,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (415,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(416,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (428,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(429,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (431,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(432,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (435,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(436,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (440,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(441,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (441,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(442,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (444,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(445,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (445,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(446,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (446,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(447,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (495,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (495,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(496,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(497,11966)
GPGPU-Sim uArch: cycles simulated: 12466  inst.: 2216024 (ipc=758.5) sim_rate=138501 (inst/sec) elapsed = 0:0:00:16 / Tue Apr 16 16:52:03 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (515,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(516,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (517,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (517,11966), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(518,11966)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(519,11966)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(113,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (539,11966), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11966)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(541,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (541,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (541,11966), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(542,11966)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(542,11966)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(543,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (549,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (549,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(550,11966)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(550,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (576,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (576,11966), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(577,11966)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(577,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (577,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (577,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(578,11966)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(578,11966)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(579,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (629,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(630,11966)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(90,0,0) tid=(70,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (687,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(688,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (705,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(706,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (706,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(707,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (724,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (724,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(725,11966)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(725,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (735,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(736,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (744,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(745,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (755,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(756,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (756,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(757,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (761,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(762,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (766,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(767,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (772,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(773,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (774,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (774,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(775,11966)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(775,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (780,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (780,11966), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(781,11966)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(782,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (787,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(788,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (791,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(792,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (792,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(793,11966)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(179,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (801,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(802,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (804,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(805,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (806,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(807,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (810,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(811,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (813,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(814,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (819,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (819,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (819,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (819,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(820,11966)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(820,11966)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(821,11966)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(822,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (824,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (824,11966), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(825,11966)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(826,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (826,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(827,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (827,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(828,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (831,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(832,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (832,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (832,11966), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(833,11966)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(834,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (839,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(840,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (841,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(842,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (845,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (845,11966), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(846,11966)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(847,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (851,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(852,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (865,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(866,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (872,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(873,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (874,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(875,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (877,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (877,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(878,11966)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(878,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (881,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(882,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (885,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(886,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (887,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(888,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (892,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(893,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (896,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(897,11966)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (901,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(902,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (909,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(910,11966)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (911,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(912,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (920,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(921,11966)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(187,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (934,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(935,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (957,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(958,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (959,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(960,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (960,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(961,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (961,11966), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(962,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (966,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(967,11966)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (978,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(979,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (995,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(996,11966)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (997,11966), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(998,11966)
GPGPU-Sim uArch: cycles simulated: 12966  inst.: 2563865 (ipc=727.1) sim_rate=142436 (inst/sec) elapsed = 0:0:00:18 / Tue Apr 16 16:52:05 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1003,11966), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1004,11966)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1019,11966), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1020,11966)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1020,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1037,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1038,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1038,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1039,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1039,11966), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1040,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1048,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1049,11966)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(235,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1059,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1060,11966)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1063,11966), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1064,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1070,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1071,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1071,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1072,11966)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1085,11966), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1086,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1095,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1096,11966)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1112,11966), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1113,11966)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1113,11966)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1119,11966), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1120,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1120,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1121,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1123,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1124,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1128,11966), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1129,11966)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1129,11966), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1130,11966)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1130,11966)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1132,11966), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1133,11966)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1141,11966), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1142,11966)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1162,11966), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1163,11966)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1164,11966), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1165,11966)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1165,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1166,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1171,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1184,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1184,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1194,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1197,11966), 5 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(210,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1202,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1204,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1206,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1209,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1210,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1212,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1212,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1214,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1222,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1226,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1233,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1242,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1243,11966), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1245,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1251,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1257,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1262,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1277,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1299,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1301,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1307,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1313,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1313,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1326,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1330,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1337,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1340,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1350,11966), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1353,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1358,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1361,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1390,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1392,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1396,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1402,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1406,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1448,11966), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 13466  inst.: 2753568 (ipc=611.2) sim_rate=144924 (inst/sec) elapsed = 0:0:00:19 / Tue Apr 16 16:52:06 2019
GPGPU-Sim uArch: cycles simulated: 14466  inst.: 2755747 (ipc=367.6) sim_rate=137787 (inst/sec) elapsed = 0:0:00:20 / Tue Apr 16 16:52:07 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2607,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2781,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2905,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (3029,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3070,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3213,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3278,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3292,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3458,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (3476,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3647,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3785,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (3848,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (3948,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (4008,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (4082,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4085,11966), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (4213,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4316,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (4326,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (4419,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4434,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4439,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4596,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4795,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (4813,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4815,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (4859,11966), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (4906,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4969,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 16966  inst.: 2762435 (ipc=185.1) sim_rate=131544 (inst/sec) elapsed = 0:0:00:21 / Tue Apr 16 16:52:08 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5184,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5234,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (5465,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (5506,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5687,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5698,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5765,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5934,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6010,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (6019,11966), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (6084,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (6524,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6729,11966), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6730
gpu_sim_insn = 926846
gpu_ipc =     137.7186
gpu_tot_sim_cycle = 18696
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     147.8176
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 291
gpu_stall_icnt2sh    = 527
gpu_total_sim_rate=131599

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 62289
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0159
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 696, Miss = 234, Miss_rate = 0.336, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[1]: Access = 692, Miss = 236, Miss_rate = 0.341, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[2]: Access = 648, Miss = 205, Miss_rate = 0.316, Pending_hits = 261, Reservation_fails = 0
	L1D_cache_core[3]: Access = 650, Miss = 204, Miss_rate = 0.314, Pending_hits = 255, Reservation_fails = 0
	L1D_cache_core[4]: Access = 568, Miss = 174, Miss_rate = 0.306, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[5]: Access = 618, Miss = 192, Miss_rate = 0.311, Pending_hits = 270, Reservation_fails = 0
	L1D_cache_core[6]: Access = 562, Miss = 161, Miss_rate = 0.286, Pending_hits = 258, Reservation_fails = 0
	L1D_cache_core[7]: Access = 726, Miss = 251, Miss_rate = 0.346, Pending_hits = 249, Reservation_fails = 0
	L1D_cache_core[8]: Access = 608, Miss = 188, Miss_rate = 0.309, Pending_hits = 264, Reservation_fails = 0
	L1D_cache_core[9]: Access = 564, Miss = 166, Miss_rate = 0.294, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[10]: Access = 530, Miss = 141, Miss_rate = 0.266, Pending_hits = 246, Reservation_fails = 0
	L1D_cache_core[11]: Access = 548, Miss = 157, Miss_rate = 0.286, Pending_hits = 276, Reservation_fails = 0
	L1D_cache_core[12]: Access = 484, Miss = 131, Miss_rate = 0.271, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[13]: Access = 676, Miss = 226, Miss_rate = 0.334, Pending_hits = 252, Reservation_fails = 0
	L1D_cache_core[14]: Access = 726, Miss = 244, Miss_rate = 0.336, Pending_hits = 241, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 2910
	L1D_total_cache_miss_rate = 0.3130
	L1D_total_cache_pending_hits = 3868
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3868
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1853
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 110
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1057
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61297
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 346, 120, 120, 120, 120, 120, 135, 135, 135, 135, 135, 135, 473, 135, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 135, 135, 135, 135, 105, 105, 387, 105, 105, 303, 105, 105, 120, 120, 120, 120, 120, 120, 120, 120, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3445
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1853
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:9032	W0_Idle:88104	W0_Scoreboard:135168	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14824 {8:1853,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 252008 {136:1853,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 36 
maxdqlatency = 0 
maxmflatency = 316 
averagemflatency = 192 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18695 
mrq_lat_table:1190 	52 	104 	128 	52 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2050 	985 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3064 	28 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1398 	452 	18 	0 	0 	0 	0 	2 	9 	35 	924 	197 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        12         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         4         0         1         1         4         0         1         2         0        22        22        22        23         9         3 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1584      3651      5929      4069      2107      2857      1547      4832      2619      3626      2475      3189      1787      1779      1763      3372 
dram[1]:      2119      2922      1466      3497      4207      3007      2185      2332      1029      3007      1653      2256      1797      1766      2541      3990 
dram[2]:      1004      4903      4026      3113      2423      2645      2549      5229      2413      4325      2646       925      2077      2109      2132      3872 
dram[3]:      2340      3299      2313      5122      2205      4724      2624      3254      4504      4328      2149       938      1800      1893      2382      2494 
dram[4]:      3407      3916      3119      1643       957      5522      2829      1368      4978      2854      1272      4409      1763      1785      3182      2519 
dram[5]:      1374      2422      2246      1710      2718      1471      3707      1511      3829      3516      1241       944      1772      1797      5594      2144 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  6.500000  3.666667 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  5.000000  2.000000 16.000000 10.000000 10.000000  2.666667  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  9.000000  4.333333  4.666667  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  3.666667  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 14.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1531/263 = 5.821293
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         6         5         3         4         0         0         0         0 
dram[1]:         2         3         5         1         9         5         5         8         6         7         4         1         0         0         0         0 
dram[2]:         3         5         6         6         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         5         6         9         1         0         0         0         0         0 
dram[4]:         7         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 325
min_bank_accesses = 0!
chip skew: 58/45 = 1.29
average mf latency per bank:
dram[0]:        409       147       168       182       124       140       158       184       157       177       434       479       636       631       352       326
dram[1]:        112       124       155       126       158       138       125       192       190       123       441       478       586       576       329       478
dram[2]:        146       154       149       177       176       178       125       173       134       190       450       575       626       592       310       340
dram[3]:        188       143       174       175       185       186       142       191       173       132       474       547       607       518       365       331
dram[4]:        144       191       126       158       155       165       153       137       192       152      2338       437       537       606       433       352
dram[5]:        153       197       168       185       177       142       166       144       134       175       491       548       544       609       417       315
maximum mf latency per bank:
dram[0]:        283       277       278       282       253       273       268       286       268       277       283       287       281       291       270       278
dram[1]:        277       252       268       253       257       251       259       289       285       255       287       292       305       316       270       277
dram[2]:        269       259       280       277       269       277       253       281       257       290       288       279       291       282       268       268
dram[3]:        279       264       281       277       273       277       252       278       286       268       277       301       284       308       268       271
dram[4]:        256       283       257       282       277       277       254       276       277       251       277       286       294       301       279       278
dram[5]:        268       279       278       280       277       268       255       277       255       277       277       284       296       302       277       285

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24151 n_act=41 n_pre=25 n_req=258 n_rd=404 n_write=56 bw_util=0.03728
n_activity=3797 dram_eff=0.2423
bk0: 18a 24487i bk1: 14a 24531i bk2: 16a 24474i bk3: 10a 24535i bk4: 12a 24564i bk5: 10a 24567i bk6: 10a 24563i bk7: 10a 24564i bk8: 14a 24553i bk9: 12a 24546i bk10: 46a 24495i bk11: 56a 24317i bk12: 54a 24536i bk13: 48a 24472i bk14: 34a 24593i bk15: 40a 24520i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.029258
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24153 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03712
n_activity=3493 dram_eff=0.2622
bk0: 10a 24573i bk1: 6a 24616i bk2: 10a 24544i bk3: 2a 24652i bk4: 14a 24508i bk5: 10a 24595i bk6: 10a 24566i bk7: 32a 24245i bk8: 20a 24491i bk9: 14a 24529i bk10: 50a 24402i bk11: 50a 24378i bk12: 64a 24419i bk13: 56a 24382i bk14: 26a 24567i bk15: 28a 24545i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0414151
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x80246c80, atomic=0 1 entries : 0x7f2a58243960 :  mf: uid= 95154, sid05:w25, part=2, addr=0x80246cc0, load , size=32, unknown  status = IN_PARTITION_DRAM (18693), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24169 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03566
n_activity=3622 dram_eff=0.243
bk0: 8a 24580i bk1: 8a 24602i bk2: 14a 24500i bk3: 16a 24484i bk4: 4a 24620i bk5: 14a 24531i bk6: 6a 24616i bk7: 16a 24461i bk8: 12a 24538i bk9: 32a 24324i bk10: 44a 24503i bk11: 46a 24496i bk12: 56a 24449i bk13: 50a 24462i bk14: 28a 24605i bk15: 32a 24598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0183572
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24172 n_act=46 n_pre=30 n_req=237 n_rd=384 n_write=45 bw_util=0.03477
n_activity=3641 dram_eff=0.2356
bk0: 16a 24471i bk1: 8a 24596i bk2: 10a 24560i bk3: 10a 24543i bk4: 6a 24598i bk5: 6a 24589i bk6: 8a 24612i bk7: 12a 24552i bk8: 20a 24456i bk9: 20a 24483i bk10: 50a 24449i bk11: 50a 24357i bk12: 54a 24521i bk13: 60a 24332i bk14: 30a 24597i bk15: 24a 24595i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0261377
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24113 n_act=50 n_pre=34 n_req=268 n_rd=424 n_write=56 bw_util=0.0389
n_activity=3906 dram_eff=0.2458
bk0: 14a 24542i bk1: 12a 24473i bk2: 4a 24631i bk3: 16a 24484i bk4: 18a 24478i bk5: 20a 24471i bk6: 10a 24585i bk7: 14a 24510i bk8: 12a 24542i bk9: 10a 24596i bk10: 52a 24435i bk11: 52a 24382i bk12: 58a 24387i bk13: 54a 24376i bk14: 40a 24519i bk15: 38a 24503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0325404
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24677 n_nop=24137 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.03809
n_activity=3819 dram_eff=0.2461
bk0: 12a 24568i bk1: 20a 24466i bk2: 20a 24466i bk3: 14a 24527i bk4: 16a 24493i bk5: 10a 24556i bk6: 10a 24578i bk7: 18a 24482i bk8: 14a 24543i bk9: 10a 24558i bk10: 50a 24436i bk11: 44a 24471i bk12: 52a 24507i bk13: 50a 24458i bk14: 34a 24546i bk15: 38a 24523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0281639

========= L2 cache stats =========
L2_cache_bank[0]: Access = 268, Miss = 102, Miss_rate = 0.381, Pending_hits = 6, Reservation_fails = 227
L2_cache_bank[1]: Access = 230, Miss = 100, Miss_rate = 0.435, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 256, Miss = 102, Miss_rate = 0.398, Pending_hits = 8, Reservation_fails = 115
L2_cache_bank[3]: Access = 221, Miss = 99, Miss_rate = 0.448, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 196, Miss = 86, Miss_rate = 0.439, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 239, Miss = 107, Miss_rate = 0.448, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[6]: Access = 216, Miss = 97, Miss_rate = 0.449, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 208, Miss = 95, Miss_rate = 0.457, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 584, Miss = 104, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 230, Miss = 108, Miss_rate = 0.470, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 228, Miss = 104, Miss_rate = 0.456, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[11]: Access = 219, Miss = 102, Miss_rate = 0.466, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3095
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3897
L2_total_cache_pending_hits = 20
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 966
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 842
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.022
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=10777
icnt_total_pkts_simt_to_mem=4262
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.74886
	minimum = 6
	maximum = 43
Network latency average = 7.60478
	minimum = 6
	maximum = 33
Slowest packet = 2933
Flit latency average = 6.63914
	minimum = 6
	maximum = 29
Slowest flit = 7996
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Accepted packet rate average = 0.0193275
	minimum = 0.00757801 (at node 10)
	maximum = 0.0627043 (at node 23)
Injected flit rate average = 0.0417864
	minimum = 0.0105498 (at node 10)
	maximum = 0.104903 (at node 23)
Accepted flit rate average= 0.0417864
	minimum = 0.0231798 (at node 22)
	maximum = 0.114859 (at node 23)
Injected packet length average = 2.16202
Accepted packet length average = 2.16202
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.91792 (3 samples)
	minimum = 6 (3 samples)
	maximum = 37.3333 (3 samples)
Network latency average = 8.54546 (3 samples)
	minimum = 6 (3 samples)
	maximum = 30.3333 (3 samples)
Flit latency average = 7.40446 (3 samples)
	minimum = 6 (3 samples)
	maximum = 26.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Accepted packet rate average = 0.0119651 (3 samples)
	minimum = 0.00614913 (3 samples)
	maximum = 0.0310879 (3 samples)
Injected flit rate average = 0.0292877 (3 samples)
	minimum = 0.00713972 (3 samples)
	maximum = 0.0711391 (3 samples)
Accepted flit rate average = 0.0292877 (3 samples)
	minimum = 0.0129052 (3 samples)
	maximum = 0.0675932 (3 samples)
Injected packet size average = 2.44776 (3 samples)
Accepted packet size average = 2.44776 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 131599 (inst/sec)
gpgpu_simulation_rate = 890 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18696)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18696)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18696)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18696)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18696)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18696)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18696)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(12,0,0) tid=(68,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(4,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(60,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (376,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(377,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (378,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(379,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (395,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(396,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (401,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(402,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (416,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(417,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (419,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(420,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (420,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(421,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (423,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(424,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (424,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(425,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (434,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(435,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (438,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(439,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (439,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(440,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (441,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(442,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (442,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(443,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (447,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(448,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (451,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(452,18696)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(63,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (457,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(458,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (461,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(462,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (486,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(487,18696)
GPGPU-Sim uArch: cycles simulated: 19196  inst.: 3104071 (ipc=680.9) sim_rate=134959 (inst/sec) elapsed = 0:0:00:23 / Tue Apr 16 16:52:10 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (507,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(508,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (513,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(514,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (516,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(517,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (521,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(522,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (527,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(528,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (529,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(530,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (532,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(533,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (542,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(543,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (545,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(546,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (549,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(550,18696)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(550,18696)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(110,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (666,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(667,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (689,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(690,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (696,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(697,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (709,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(710,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (755,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(756,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (777,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(778,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (787,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (787,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(788,18696)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(788,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (816,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(817,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (836,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(837,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (857,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(858,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (875,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (898,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(899,18696)
GPGPU-Sim uArch: cycles simulated: 19696  inst.: 3237207 (ipc=473.6) sim_rate=129488 (inst/sec) elapsed = 0:0:00:25 / Tue Apr 16 16:52:12 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1004,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1005,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1024,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1025,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1118,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1119,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1125,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1126,18696)
GPGPU-Sim uArch: cycles simulated: 20696  inst.: 3265745 (ipc=251.1) sim_rate=125605 (inst/sec) elapsed = 0:0:00:26 / Tue Apr 16 16:52:13 2019
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(109,0,0) tid=(81,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2163,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2164,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2424,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2425,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2493,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(2494,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2559,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2560,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2743,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(2744,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2875,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2876,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2887,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(2888,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2889,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2890,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2970,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2971,18696)
GPGPU-Sim uArch: cycles simulated: 21696  inst.: 3298801 (ipc=178.4) sim_rate=122177 (inst/sec) elapsed = 0:0:00:27 / Tue Apr 16 16:52:14 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (3008,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3009,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3049,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3050,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3100,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3101,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3135,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(3136,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (3144,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(3145,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (3248,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3249,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3345,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3346,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3380,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3381,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (3411,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(3412,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (3433,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(3434,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3483,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3484,18696)
GPGPU-Sim uArch: cycles simulated: 22196  inst.: 3339140 (ipc=164.4) sim_rate=119255 (inst/sec) elapsed = 0:0:00:28 / Tue Apr 16 16:52:15 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3572,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3573,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3580,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3581,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3627,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3628,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (3635,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(3636,18696)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(155,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (3812,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(3813,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (3871,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(3872,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3935,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(3936,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (3967,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(3968,18696)
GPGPU-Sim uArch: cycles simulated: 22696  inst.: 3374535 (ipc=152.7) sim_rate=116363 (inst/sec) elapsed = 0:0:00:29 / Tue Apr 16 16:52:16 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4031,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4032,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (4087,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(4088,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4122,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4123,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4188,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4189,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4193,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(4194,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (4200,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(4201,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4243,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4244,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4338,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(4339,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (4446,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(4447,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4456,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4457,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4567,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4568,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (4642,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(4643,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4685,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4686,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4693,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4694,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4721,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4722,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (4743,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4744,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4757,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4758,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (4788,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(4789,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (4885,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(4886,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (4908,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(4909,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4939,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4940,18696)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(187,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4995,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4996,18696)
GPGPU-Sim uArch: cycles simulated: 23696  inst.: 3453711 (ipc=138.0) sim_rate=115123 (inst/sec) elapsed = 0:0:00:30 / Tue Apr 16 16:52:17 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5017,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5018,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (5099,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(5100,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5236,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5237,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5284,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5285,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (5300,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(5301,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (5330,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(5331,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (5345,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(5346,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5413,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5414,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5433,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5434,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5454,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(5455,18696)
GPGPU-Sim uArch: cycles simulated: 24196  inst.: 3494119 (ipc=132.8) sim_rate=112713 (inst/sec) elapsed = 0:0:00:31 / Tue Apr 16 16:52:18 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5502,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5503,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5506,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5507,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5609,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5610,18696)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (5624,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(5625,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5658,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5659,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5688,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5689,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (5732,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(5733,18696)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5763,18696), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(5764,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5782,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5783,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (5803,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5804,18696)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5817,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5818,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5842,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5843,18696)
GPGPU-Sim uArch: cycles simulated: 24696  inst.: 3544395 (ipc=130.1) sim_rate=110762 (inst/sec) elapsed = 0:0:00:32 / Tue Apr 16 16:52:19 2019
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(143,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6030,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6031,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6044,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6045,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6098,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(6099,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6148,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6149,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6183,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6184,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6230,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6231,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (6374,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6375,18696)
GPGPU-Sim uArch: cycles simulated: 25196  inst.: 3577157 (ipc=125.2) sim_rate=108398 (inst/sec) elapsed = 0:0:00:33 / Tue Apr 16 16:52:20 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (6577,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6578,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (6583,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(6584,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6593,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6594,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (6650,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(6651,18696)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6814,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6815,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6988,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6989,18696)
GPGPU-Sim uArch: cycles simulated: 25696  inst.: 3596438 (ipc=119.0) sim_rate=105777 (inst/sec) elapsed = 0:0:00:34 / Tue Apr 16 16:52:21 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (7006,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(7007,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7033,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7034,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7075,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7076,18696)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (7165,18696), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(7166,18696)
GPGPU-Sim uArch: cycles simulated: 26196  inst.: 3615950 (ipc=113.6) sim_rate=103312 (inst/sec) elapsed = 0:0:00:35 / Tue Apr 16 16:52:22 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (7514,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(7515,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7674,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7675,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (7766,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(7767,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (7897,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(7898,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (7950,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(7951,18696)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(144,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8485,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8486,18696)
GPGPU-Sim uArch: cycles simulated: 27196  inst.: 3646243 (ipc=103.8) sim_rate=101284 (inst/sec) elapsed = 0:0:00:36 / Tue Apr 16 16:52:23 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8806,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8807,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (8873,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(8874,18696)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (8879,18696), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(8880,18696)
GPGPU-Sim uArch: cycles simulated: 27696  inst.: 3662114 (ipc=99.8) sim_rate=98976 (inst/sec) elapsed = 0:0:00:37 / Tue Apr 16 16:52:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (9041,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(9042,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9167,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9168,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (9651,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(9652,18696)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (9760,18696), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(9761,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9809,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9810,18696)
GPGPU-Sim uArch: cycles simulated: 28696  inst.: 3687670 (ipc=92.4) sim_rate=97043 (inst/sec) elapsed = 0:0:00:38 / Tue Apr 16 16:52:25 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (10047,18696), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(10048,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (10078,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(10079,18696)
GPGPU-Sim uArch: cycles simulated: 29196  inst.: 3698930 (ipc=89.1) sim_rate=94844 (inst/sec) elapsed = 0:0:00:39 / Tue Apr 16 16:52:26 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10535,18696), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(10536,18696)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (10555,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(10556,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10792,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(10793,18696)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (11214,18696), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(11215,18696)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (11267,18696), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(11268,18696)
GPGPU-Sim uArch: cycles simulated: 30196  inst.: 3722953 (ipc=83.4) sim_rate=93073 (inst/sec) elapsed = 0:0:00:40 / Tue Apr 16 16:52:27 2019
GPGPU-Sim uArch: cycles simulated: 30696  inst.: 3731009 (ipc=80.6) sim_rate=91000 (inst/sec) elapsed = 0:0:00:41 / Tue Apr 16 16:52:28 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12049,18696), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12050,18696)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(249,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12146,18696), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12147,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (12182,18696), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(12183,18696)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12186,18696), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12187,18696)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (12198,18696), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(12199,18696)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12557,18696), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(12558,18696)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12644,18696), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(12645,18696)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (12658,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12723,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12739,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12905,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (12924,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 31696  inst.: 3761770 (ipc=76.8) sim_rate=89565 (inst/sec) elapsed = 0:0:00:42 / Tue Apr 16 16:52:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13091,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13155,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (13177,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (13183,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13217,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13242,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13409,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13468,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 32196  inst.: 3768736 (ipc=74.5) sim_rate=87645 (inst/sec) elapsed = 0:0:00:43 / Tue Apr 16 16:52:30 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13717,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (13899,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14081,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (14085,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14091,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14239,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14260,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14288,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (14318,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (14328,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14398,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 33196  inst.: 3783710 (ipc=70.4) sim_rate=85993 (inst/sec) elapsed = 0:0:00:44 / Tue Apr 16 16:52:31 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14534,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (14730,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14775,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (14868,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14925,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14933,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15054,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15235,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15238,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15293,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15408,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15427,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15468,18696), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34196  inst.: 3794725 (ipc=66.5) sim_rate=84327 (inst/sec) elapsed = 0:0:00:45 / Tue Apr 16 16:52:32 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (15681,18696), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (15988,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15997,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16089,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (16155,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (16162,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (16301,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (16396,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16474,18696), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 35196  inst.: 3805929 (ipc=63.2) sim_rate=82737 (inst/sec) elapsed = 0:0:00:46 / Tue Apr 16 16:52:33 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (16826,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (16833,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16925,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (17033,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (17376,18696), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36196  inst.: 3815985 (ipc=60.1) sim_rate=81191 (inst/sec) elapsed = 0:0:00:47 / Tue Apr 16 16:52:34 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17626,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17655,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17835,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (17985,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18014,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18018,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (18050,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18287,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18306,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18402,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (18507,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18552,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (18836,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18851,18696), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(243,0,0) tid=(190,0,0)
GPGPU-Sim uArch: cycles simulated: 37696  inst.: 3830535 (ipc=56.2) sim_rate=79802 (inst/sec) elapsed = 0:0:00:48 / Tue Apr 16 16:52:35 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19022,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (19022,18696), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19059,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19093,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19147,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (19373,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19379,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19546,18696), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19690,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19742,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20087,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (20562,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (20742,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (20876,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (20963,18696), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 39696  inst.: 3841586 (ipc=51.3) sim_rate=78399 (inst/sec) elapsed = 0:0:00:49 / Tue Apr 16 16:52:36 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (21002,18696), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (21006,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (21064,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21105,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21156,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21893,18696), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22236,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22300,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (22735,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23359,18696), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 10.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 23360
gpu_sim_insn = 1079653
gpu_ipc =      46.2180
gpu_tot_sim_cycle = 42056
gpu_tot_sim_insn = 3843251
gpu_tot_ipc =      91.3841
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3553
gpu_stall_icnt2sh    = 11480
gpu_total_sim_rate=78433

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 150085
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0066
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 3462, Miss = 1616, Miss_rate = 0.467, Pending_hits = 363, Reservation_fails = 5633
	L1D_cache_core[1]: Access = 3680, Miss = 1753, Miss_rate = 0.476, Pending_hits = 334, Reservation_fails = 8528
	L1D_cache_core[2]: Access = 3362, Miss = 1562, Miss_rate = 0.465, Pending_hits = 340, Reservation_fails = 7227
	L1D_cache_core[3]: Access = 3153, Miss = 1461, Miss_rate = 0.463, Pending_hits = 349, Reservation_fails = 6651
	L1D_cache_core[4]: Access = 2903, Miss = 1334, Miss_rate = 0.460, Pending_hits = 392, Reservation_fails = 5759
	L1D_cache_core[5]: Access = 3826, Miss = 1833, Miss_rate = 0.479, Pending_hits = 389, Reservation_fails = 7864
	L1D_cache_core[6]: Access = 2907, Miss = 1335, Miss_rate = 0.459, Pending_hits = 350, Reservation_fails = 7192
	L1D_cache_core[7]: Access = 4345, Miss = 2096, Miss_rate = 0.482, Pending_hits = 344, Reservation_fails = 9814
	L1D_cache_core[8]: Access = 2797, Miss = 1267, Miss_rate = 0.453, Pending_hits = 366, Reservation_fails = 4267
	L1D_cache_core[9]: Access = 4149, Miss = 2018, Miss_rate = 0.486, Pending_hits = 373, Reservation_fails = 10237
	L1D_cache_core[10]: Access = 4168, Miss = 1975, Miss_rate = 0.474, Pending_hits = 358, Reservation_fails = 9611
	L1D_cache_core[11]: Access = 3675, Miss = 1731, Miss_rate = 0.471, Pending_hits = 382, Reservation_fails = 8386
	L1D_cache_core[12]: Access = 3469, Miss = 1621, Miss_rate = 0.467, Pending_hits = 357, Reservation_fails = 8582
	L1D_cache_core[13]: Access = 3558, Miss = 1681, Miss_rate = 0.472, Pending_hits = 324, Reservation_fails = 7657
	L1D_cache_core[14]: Access = 3956, Miss = 1873, Miss_rate = 0.473, Pending_hits = 342, Reservation_fails = 8431
	L1D_total_cache_accesses = 53410
	L1D_total_cache_misses = 25156
	L1D_total_cache_miss_rate = 0.4710
	L1D_total_cache_pending_hits = 5363
	L1D_total_cache_reservation_fails = 115839
	L1D_cache_data_port_util = 0.048
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 27250
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22147
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9167
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 60309
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26770
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 744
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15989
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 55530
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 149093
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
335, 684, 589, 419, 391, 165, 165, 520, 393, 195, 195, 195, 281, 421, 759, 195, 393, 438, 337, 354, 195, 309, 477, 195, 335, 165, 447, 307, 363, 615, 165, 165, 322, 135, 417, 135, 305, 727, 333, 135, 464, 307, 419, 492, 475, 561, 561, 408, 
gpgpu_n_tot_thrd_icount = 8515424
gpgpu_n_tot_w_icount = 266107
gpgpu_n_stall_shd_mem = 125134
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9167
gpgpu_n_mem_write_global = 16744
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 293316
gpgpu_n_store_insn = 18290
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537993
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 121723
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:199307	W0_Idle:114372	W0_Scoreboard:365084	W1:113152	W2:23442	W3:5286	W4:1250	W5:28	W6:69	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 73336 {8:9167,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 669856 {40:16743,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1246712 {136:9167,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133952 {8:16744,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 78 
maxdqlatency = 0 
maxmflatency = 871 
averagemflatency = 303 
max_icnt2mem_latency = 638 
max_icnt2sh_latency = 42055 
mrq_lat_table:4979 	158 	276 	654 	454 	82 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8889 	15667 	1370 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6667 	948 	1373 	3965 	9088 	3933 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4925 	3453 	782 	22 	0 	0 	0 	2 	9 	35 	924 	10180 	5594 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        10        16        26        18        21        28        32        27        20        22        27        24        17        17 
dram[1]:        12        10        25        14        22        16        23        16        18        20        20        22        25        23        16        11 
dram[2]:        12        23        24        16        20        21        22        16        24        18        20        22        22        22        14        16 
dram[3]:        18        14        16        18        16        22        24        17        26        18        20        22        27        20        15        12 
dram[4]:        14        14        16        18        12        16        10        15        24        26        22        22        22        23        12        15 
dram[5]:         8        10        12        20        20        22        23        18        18        16        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2150      3651      5929      7085      3453      3360      3464      4832      6342      3953      6336      7301      4386      4713      2699      5331 
dram[1]:      2390      3098      3725      3497      4207      4244      3813      3515      3851      4181      6845      3066      2753      5322      5478      3990 
dram[2]:      2115      7164      4026      3113      3760      4322      4092      5229      4205      4325      3819      3954      3425      3442      3406      5326 
dram[3]:      2340      3299      3706      5707      3172      4724      3959      3284      4504      4328      5142      6363      3176      2006      2382      3233 
dram[4]:      3407      3992      3119      3351      2844      5522      3410      3625      4978      3711      4435      5141      3545      2729      4094      2855 
dram[5]:      2381      2422      4003      3289      3952      3623      3707      3799      4156      3516      3943      5172      3023      1868      5594      3105 
average row accesses per activate:
dram[0]:  6.181818  4.466667  3.363636  3.192308  3.636364  4.095238  4.250000  3.904762  4.500000  3.153846  4.000000  4.000000  6.285714  4.888889  3.545455  4.181818 
dram[1]:  4.500000  4.125000  6.250000  3.800000  6.285714  3.458333  3.652174  2.937500  3.172414  4.100000  4.615385  3.470588  5.428571  5.285714  4.666667  3.833333 
dram[2]:  4.105263  5.307693  3.681818  3.458333  3.208333  4.150000  3.458333  3.863636  3.956522  3.791667  5.700000  3.714286  3.461539  4.272727  5.375000  6.000000 
dram[3]:  3.857143  4.800000  3.666667  4.200000  6.600000  4.190476  5.000000  3.520000  3.615385  3.517241  4.615385  4.583333  5.285714  3.142857  5.625000  5.857143 
dram[4]:  4.933333  3.185185  5.307693  3.565217  4.777778  4.176471  3.259259  4.210526  3.206897  3.708333  4.187500  4.416667  3.214286  2.933333  4.555555  4.500000 
dram[5]:  3.750000  3.428571  4.526316  4.105263  3.750000  4.611111  4.363636  3.739130  4.400000  2.709677  4.266667  5.555555  4.333333  3.909091  5.375000  3.666667 
average row locality = 6605/1647 = 4.010322
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        38        46        54        51        55        53        54        54        52        38        51        44        44        39        46 
dram[1]:        42        38        44        47        55        53        52        63        61        55        48        49        38        37        42        46 
dram[2]:        46        37        51        53        47        53        51        56        58        60        45        46        45        46        43        42 
dram[3]:        48        40        55        53        37        56        50        56        64        70        49        46        37        44        45        41 
dram[4]:        43        54        40        51        56        44        59        50        62        59        56        43        45        44        41        36 
dram[5]:        45        47        53        49        46        51        65        55        59        56        53        42        39        43        43        44 
total reads: 4671
bank skew: 70/36 = 1.94
chip skew: 791/758 = 1.04
number of total write accesses:
dram[0]:        29        29        28        29        29        31        32        28        27        30        10         9         0         0         0         0 
dram[1]:        30        28        31        29        33        30        32        31        31        27        12        10         0         0         0         0 
dram[2]:        32        32        30        30        30        30        32        29        33        31        12         6         0         1         0         0 
dram[3]:        33        32        33        31        29        32        30        32        30        32        11         9         0         0         0         0 
dram[4]:        31        32        29        31        30        27        29        30        31        30        11        10         0         0         0         0 
dram[5]:        30        25        33        29        29        32        31        31        29        28        11         8         0         0         0         0 
total reads: 1934
min_bank_accesses = 0!
chip skew: 334/311 = 1.07
average mf latency per bank:
dram[0]:        472       433       491       435       505       465       424       487       567       556      1691      1727      2848      2974      2884      2370
dram[1]:        433       400       433       395       453       436       475       420       531       520      1487      1625      3635      3184      2340      2526
dram[2]:        493       490       458       454       407       421       512       462       526       512      1688      1703      2821      3077      2288      2541
dram[3]:        432       396       491       456       393       432       472       451       525       473      1478      1755      3328      2551      2309      2413
dram[4]:        571       436       549       509       524       449       570       497       654       496     24971      1669      3378      2820      3245      2944
dram[5]:        442       440       406       425       433       421       563       462       567       494      1455      1770      3027      2973      2609      2409
maximum mf latency per bank:
dram[0]:        652       660       727       602       674       588       660       674       711       711       598       711       624       600       726       629
dram[1]:        592       621       616       567       660       654       659       622       737       622       564       580       631       558       673       626
dram[2]:        666       735       572       703       627       586       684       611       632       731       574       678       608       659       638       740
dram[3]:        580       575       628       651       630       656       638       641       646       599       617       618       711       575       701       726
dram[4]:        792       611       714       671       726       625       783       608       831       672       871       611       750       583       736       548
dram[5]:        677       578       642       673       675       585       613       737       633       661       623       660       613       609       638       758

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55511 n_nop=53166 n_act=267 n_pre=251 n_req=1069 n_rd=1516 n_write=311 bw_util=0.06582
n_activity=15929 dram_eff=0.2294
bk0: 78a 54576i bk1: 76a 54574i bk2: 92a 54366i bk3: 108a 54200i bk4: 102a 54216i bk5: 110a 54256i bk6: 106a 54257i bk7: 108a 54172i bk8: 108a 54404i bk9: 104a 54137i bk10: 76a 54834i bk11: 102a 54679i bk12: 88a 55082i bk13: 88a 54961i bk14: 78a 55047i bk15: 92a 54994i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0848661
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55511 n_nop=53121 n_act=271 n_pre=255 n_req=1094 n_rd=1540 n_write=324 bw_util=0.06716
n_activity=15468 dram_eff=0.241
bk0: 84a 54491i bk1: 76a 54540i bk2: 88a 54518i bk3: 94a 54350i bk4: 110a 54462i bk5: 106a 54215i bk6: 104a 54240i bk7: 126a 53798i bk8: 122a 54034i bk9: 110a 54258i bk10: 96a 54731i bk11: 98a 54580i bk12: 76a 55101i bk13: 74a 55047i bk14: 84a 55061i bk15: 92a 54978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0927564
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55511 n_nop=53085 n_act=278 n_pre=262 n_req=1107 n_rd=1558 n_write=328 bw_util=0.06795
n_activity=16257 dram_eff=0.232
bk0: 92a 54373i bk1: 74a 54658i bk2: 102a 54240i bk3: 106a 54144i bk4: 94a 54221i bk5: 106a 54238i bk6: 102a 54149i bk7: 112a 54233i bk8: 116a 54081i bk9: 120a 54198i bk10: 90a 54789i bk11: 92a 54794i bk12: 90a 54951i bk13: 92a 54954i bk14: 86a 55053i bk15: 84a 55159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0791735
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55511 n_nop=53075 n_act=268 n_pre=252 n_req=1125 n_rd=1582 n_write=334 bw_util=0.06903
n_activity=16314 dram_eff=0.2349
bk0: 96a 54318i bk1: 80a 54529i bk2: 110a 54183i bk3: 106a 54299i bk4: 74a 54568i bk5: 112a 54170i bk6: 100a 54369i bk7: 112a 54019i bk8: 128a 54030i bk9: 140a 53901i bk10: 98a 54664i bk11: 92a 54669i bk12: 74a 55134i bk13: 88a 54888i bk14: 90a 55078i bk15: 82a 55152i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.100124
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55511 n_nop=53068 n_act=286 n_pre=270 n_req=1104 n_rd=1566 n_write=321 bw_util=0.06799
n_activity=16795 dram_eff=0.2247
bk0: 86a 54527i bk1: 108a 54123i bk2: 80a 54567i bk3: 102a 54025i bk4: 112a 54361i bk5: 88a 54504i bk6: 118a 54245i bk7: 100a 54341i bk8: 124a 54095i bk9: 118a 54182i bk10: 112a 54616i bk11: 86a 54806i bk12: 90a 54912i bk13: 88a 54806i bk14: 82a 55113i bk15: 72a 55138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0800922
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=55511 n_nop=53077 n_act=277 n_pre=261 n_req=1106 n_rd=1580 n_write=316 bw_util=0.06831
n_activity=16296 dram_eff=0.2327
bk0: 90a 54357i bk1: 94a 54390i bk2: 106a 54272i bk3: 98a 54398i bk4: 92a 54333i bk5: 102a 54281i bk6: 130a 54175i bk7: 110a 54249i bk8: 118a 54249i bk9: 112a 54030i bk10: 106a 54672i bk11: 84a 54856i bk12: 78a 55033i bk13: 86a 54934i bk14: 86a 55071i bk15: 88a 55026i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0955306

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1802, Miss = 364, Miss_rate = 0.202, Pending_hits = 13, Reservation_fails = 227
L2_cache_bank[1]: Access = 1853, Miss = 394, Miss_rate = 0.213, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 1812, Miss = 382, Miss_rate = 0.211, Pending_hits = 11, Reservation_fails = 115
L2_cache_bank[3]: Access = 1734, Miss = 388, Miss_rate = 0.224, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 1798, Miss = 386, Miss_rate = 0.215, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1822, Miss = 393, Miss_rate = 0.216, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1749, Miss = 385, Miss_rate = 0.220, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[7]: Access = 1733, Miss = 406, Miss_rate = 0.234, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6305, Miss = 402, Miss_rate = 0.064, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 1805, Miss = 381, Miss_rate = 0.211, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[10]: Access = 1817, Miss = 403, Miss_rate = 0.222, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 1756, Miss = 387, Miss_rate = 0.220, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 25986
L2_total_cache_misses = 4671
L2_total_cache_miss_rate = 0.1798
L2_total_cache_pending_hits = 66
L2_total_cache_reservation_fails = 342
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6378
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2770
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14810
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1896
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.080
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=62924
icnt_total_pkts_simt_to_mem=42733
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.2992
	minimum = 6
	maximum = 428
Network latency average = 32.015
	minimum = 6
	maximum = 314
Slowest packet = 10122
Flit latency average = 27.3112
	minimum = 6
	maximum = 313
Slowest flit = 46017
Fragmentation average = 0.0106155
	minimum = 0
	maximum = 146
Injected packet rate average = 0.0725869
	minimum = 0.047988 (at node 8)
	maximum = 0.244906 (at node 23)
Accepted packet rate average = 0.0725869
	minimum = 0.047988 (at node 8)
	maximum = 0.244906 (at node 23)
Injected flit rate average = 0.143674
	minimum = 0.0802654 (at node 8)
	maximum = 0.350214 (at node 23)
Accepted flit rate average= 0.143674
	minimum = 0.103553 (at node 18)
	maximum = 0.463485 (at node 23)
Injected packet length average = 1.97934
Accepted packet length average = 1.97934
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5132 (4 samples)
	minimum = 6 (4 samples)
	maximum = 135 (4 samples)
Network latency average = 14.4128 (4 samples)
	minimum = 6 (4 samples)
	maximum = 101.25 (4 samples)
Flit latency average = 12.3811 (4 samples)
	minimum = 6 (4 samples)
	maximum = 98.25 (4 samples)
Fragmentation average = 0.00265388 (4 samples)
	minimum = 0 (4 samples)
	maximum = 36.5 (4 samples)
Injected packet rate average = 0.0271205 (4 samples)
	minimum = 0.0166088 (4 samples)
	maximum = 0.0845424 (4 samples)
Accepted packet rate average = 0.0271205 (4 samples)
	minimum = 0.0166088 (4 samples)
	maximum = 0.0845424 (4 samples)
Injected flit rate average = 0.0578842 (4 samples)
	minimum = 0.0254211 (4 samples)
	maximum = 0.140908 (4 samples)
Accepted flit rate average = 0.0578842 (4 samples)
	minimum = 0.0355672 (4 samples)
	maximum = 0.166566 (4 samples)
Injected packet size average = 2.13433 (4 samples)
Accepted packet size average = 2.13433 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 49 sec (49 sec)
gpgpu_simulation_rate = 78433 (inst/sec)
gpgpu_simulation_rate = 858 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,42056)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,42056)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,42056)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,42056)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,42056)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,42056)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,42056)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(6,0,0) tid=(87,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(37,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(20,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 42556  inst.: 4146774 (ipc=607.0) sim_rate=81309 (inst/sec) elapsed = 0:0:00:51 / Tue Apr 16 16:52:38 2019
GPGPU-Sim uArch: cycles simulated: 43056  inst.: 4157974 (ipc=314.7) sim_rate=79961 (inst/sec) elapsed = 0:0:00:52 / Tue Apr 16 16:52:39 2019
GPGPU-Sim uArch: cycles simulated: 43556  inst.: 4163985 (ipc=213.8) sim_rate=78565 (inst/sec) elapsed = 0:0:00:53 / Tue Apr 16 16:52:40 2019
GPGPU-Sim uArch: cycles simulated: 44056  inst.: 4168606 (ipc=162.7) sim_rate=77196 (inst/sec) elapsed = 0:0:00:54 / Tue Apr 16 16:52:41 2019
GPGPU-Sim uArch: cycles simulated: 45056  inst.: 4178418 (ipc=111.7) sim_rate=75971 (inst/sec) elapsed = 0:0:00:55 / Tue Apr 16 16:52:42 2019
GPGPU-Sim uArch: cycles simulated: 45556  inst.: 4183089 (ipc=97.1) sim_rate=74698 (inst/sec) elapsed = 0:0:00:56 / Tue Apr 16 16:52:43 2019
GPGPU-Sim uArch: cycles simulated: 46556  inst.: 4192147 (ipc=77.5) sim_rate=73546 (inst/sec) elapsed = 0:0:00:57 / Tue Apr 16 16:52:44 2019
GPGPU-Sim uArch: cycles simulated: 47056  inst.: 4196929 (ipc=70.7) sim_rate=72360 (inst/sec) elapsed = 0:0:00:58 / Tue Apr 16 16:52:45 2019
GPGPU-Sim uArch: cycles simulated: 47556  inst.: 4201525 (ipc=65.1) sim_rate=71212 (inst/sec) elapsed = 0:0:00:59 / Tue Apr 16 16:52:46 2019
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(3,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 48556  inst.: 4211692 (ipc=56.7) sim_rate=70194 (inst/sec) elapsed = 0:0:01:00 / Tue Apr 16 16:52:47 2019
GPGPU-Sim uArch: cycles simulated: 49056  inst.: 4218082 (ipc=53.5) sim_rate=69148 (inst/sec) elapsed = 0:0:01:01 / Tue Apr 16 16:52:48 2019
GPGPU-Sim uArch: cycles simulated: 50056  inst.: 4228941 (ipc=48.2) sim_rate=68208 (inst/sec) elapsed = 0:0:01:02 / Tue Apr 16 16:52:49 2019
GPGPU-Sim uArch: cycles simulated: 50556  inst.: 4234688 (ipc=46.1) sim_rate=67217 (inst/sec) elapsed = 0:0:01:03 / Tue Apr 16 16:52:50 2019
GPGPU-Sim uArch: cycles simulated: 51056  inst.: 4240777 (ipc=44.2) sim_rate=66262 (inst/sec) elapsed = 0:0:01:04 / Tue Apr 16 16:52:51 2019
GPGPU-Sim uArch: cycles simulated: 52056  inst.: 4250483 (ipc=40.7) sim_rate=65392 (inst/sec) elapsed = 0:0:01:05 / Tue Apr 16 16:52:52 2019
GPGPU-Sim uArch: cycles simulated: 52556  inst.: 4255769 (ipc=39.3) sim_rate=64481 (inst/sec) elapsed = 0:0:01:06 / Tue Apr 16 16:52:53 2019
GPGPU-Sim uArch: cycles simulated: 53056  inst.: 4262348 (ipc=38.1) sim_rate=63617 (inst/sec) elapsed = 0:0:01:07 / Tue Apr 16 16:52:54 2019
GPGPU-Sim uArch: cycles simulated: 53556  inst.: 4267158 (ipc=36.9) sim_rate=62752 (inst/sec) elapsed = 0:0:01:08 / Tue Apr 16 16:52:55 2019
GPGPU-Sim uArch: cycles simulated: 54556  inst.: 4276430 (ipc=34.7) sim_rate=61977 (inst/sec) elapsed = 0:0:01:09 / Tue Apr 16 16:52:56 2019
GPGPU-Sim uArch: cycles simulated: 55056  inst.: 4281857 (ipc=33.7) sim_rate=61169 (inst/sec) elapsed = 0:0:01:10 / Tue Apr 16 16:52:57 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13772,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13773,42056)
GPGPU-Sim uArch: cycles simulated: 56056  inst.: 4293606 (ipc=32.2) sim_rate=60473 (inst/sec) elapsed = 0:0:01:11 / Tue Apr 16 16:52:58 2019
GPGPU-Sim uArch: cycles simulated: 56556  inst.: 4297618 (ipc=31.3) sim_rate=59689 (inst/sec) elapsed = 0:0:01:12 / Tue Apr 16 16:52:59 2019
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(50,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15157,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15158,42056)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15455,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15456,42056)
GPGPU-Sim uArch: cycles simulated: 57556  inst.: 4310038 (ipc=30.1) sim_rate=59041 (inst/sec) elapsed = 0:0:01:13 / Tue Apr 16 16:53:00 2019
GPGPU-Sim uArch: cycles simulated: 58056  inst.: 4314974 (ipc=29.5) sim_rate=58310 (inst/sec) elapsed = 0:0:01:14 / Tue Apr 16 16:53:01 2019
GPGPU-Sim uArch: cycles simulated: 58556  inst.: 4320655 (ipc=28.9) sim_rate=57608 (inst/sec) elapsed = 0:0:01:15 / Tue Apr 16 16:53:02 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16738,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16739,42056)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16740,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16741,42056)
GPGPU-Sim uArch: cycles simulated: 59556  inst.: 4334789 (ipc=28.1) sim_rate=57036 (inst/sec) elapsed = 0:0:01:16 / Tue Apr 16 16:53:03 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17728,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17729,42056)
GPGPU-Sim uArch: cycles simulated: 60056  inst.: 4342054 (ipc=27.7) sim_rate=56390 (inst/sec) elapsed = 0:0:01:17 / Tue Apr 16 16:53:04 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18331,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18332,42056)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18442,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18443,42056)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18627,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18628,42056)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (18828,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(18829,42056)
GPGPU-Sim uArch: cycles simulated: 61056  inst.: 4359253 (ipc=27.2) sim_rate=55887 (inst/sec) elapsed = 0:0:01:18 / Tue Apr 16 16:53:05 2019
GPGPU-Sim uArch: cycles simulated: 61556  inst.: 4366312 (ipc=26.8) sim_rate=55269 (inst/sec) elapsed = 0:0:01:19 / Tue Apr 16 16:53:06 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19928,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19929,42056)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19950,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(19951,42056)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20102,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20103,42056)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (20342,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(20343,42056)
GPGPU-Sim uArch: cycles simulated: 62556  inst.: 4383610 (ipc=26.4) sim_rate=54795 (inst/sec) elapsed = 0:0:01:20 / Tue Apr 16 16:53:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (20527,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(20528,42056)
GPGPU-Sim uArch: cycles simulated: 63056  inst.: 4391651 (ipc=26.1) sim_rate=54217 (inst/sec) elapsed = 0:0:01:21 / Tue Apr 16 16:53:08 2019
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(103,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21262,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21263,42056)
GPGPU-Sim uArch: cycles simulated: 63556  inst.: 4398777 (ipc=25.8) sim_rate=53643 (inst/sec) elapsed = 0:0:01:22 / Tue Apr 16 16:53:09 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22150,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22151,42056)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (22161,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(22162,42056)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22294,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(22295,42056)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22458,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22459,42056)
GPGPU-Sim uArch: cycles simulated: 64556  inst.: 4416529 (ipc=25.5) sim_rate=53211 (inst/sec) elapsed = 0:0:01:23 / Tue Apr 16 16:53:10 2019
GPGPU-Sim uArch: cycles simulated: 65056  inst.: 4426232 (ipc=25.3) sim_rate=52693 (inst/sec) elapsed = 0:0:01:24 / Tue Apr 16 16:53:11 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23174,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23175,42056)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23493,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23494,42056)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23528,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23529,42056)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23971,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23972,42056)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (23993,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(23994,42056)
GPGPU-Sim uArch: cycles simulated: 66056  inst.: 4446399 (ipc=25.1) sim_rate=52310 (inst/sec) elapsed = 0:0:01:25 / Tue Apr 16 16:53:12 2019
GPGPU-Sim uArch: cycles simulated: 66556  inst.: 4456739 (ipc=25.0) sim_rate=51822 (inst/sec) elapsed = 0:0:01:26 / Tue Apr 16 16:53:13 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24816,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24817,42056)
GPGPU-Sim uArch: cycles simulated: 67556  inst.: 4472494 (ipc=24.7) sim_rate=51407 (inst/sec) elapsed = 0:0:01:27 / Tue Apr 16 16:53:14 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25576,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25577,42056)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25589,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25590,42056)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (25711,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(25712,42056)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (25818,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(25819,42056)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (25867,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(25868,42056)
GPGPU-Sim uArch: cycles simulated: 68056  inst.: 4486116 (ipc=24.7) sim_rate=50978 (inst/sec) elapsed = 0:0:01:28 / Tue Apr 16 16:53:15 2019
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(119,0,0) tid=(140,0,0)
GPGPU-Sim uArch: cycles simulated: 68556  inst.: 4494910 (ipc=24.6) sim_rate=50504 (inst/sec) elapsed = 0:0:01:29 / Tue Apr 16 16:53:16 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (26680,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(26681,42056)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26791,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26792,42056)
GPGPU-Sim uArch: cycles simulated: 69056  inst.: 4507601 (ipc=24.6) sim_rate=50084 (inst/sec) elapsed = 0:0:01:30 / Tue Apr 16 16:53:17 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27110,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27111,42056)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (27350,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(27351,42056)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (27703,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(27704,42056)
GPGPU-Sim uArch: cycles simulated: 70056  inst.: 4526272 (ipc=24.4) sim_rate=49739 (inst/sec) elapsed = 0:0:01:31 / Tue Apr 16 16:53:18 2019
GPGPU-Sim uArch: cycles simulated: 70556  inst.: 4534295 (ipc=24.2) sim_rate=49285 (inst/sec) elapsed = 0:0:01:32 / Tue Apr 16 16:53:19 2019
GPGPU-Sim uArch: cycles simulated: 71056  inst.: 4540917 (ipc=24.1) sim_rate=48827 (inst/sec) elapsed = 0:0:01:33 / Tue Apr 16 16:53:20 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (29860,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(29861,42056)
GPGPU-Sim uArch: cycles simulated: 72056  inst.: 4554007 (ipc=23.7) sim_rate=48446 (inst/sec) elapsed = 0:0:01:34 / Tue Apr 16 16:53:21 2019
GPGPU-Sim uArch: cycles simulated: 73056  inst.: 4566832 (ipc=23.3) sim_rate=48071 (inst/sec) elapsed = 0:0:01:35 / Tue Apr 16 16:53:22 2019
GPGPU-Sim uArch: cycles simulated: 73556  inst.: 4573039 (ipc=23.2) sim_rate=47635 (inst/sec) elapsed = 0:0:01:36 / Tue Apr 16 16:53:23 2019
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(99,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32162,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(32163,42056)
GPGPU-Sim uArch: cycles simulated: 74556  inst.: 4588282 (ipc=22.9) sim_rate=47301 (inst/sec) elapsed = 0:0:01:37 / Tue Apr 16 16:53:24 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (32759,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(32760,42056)
GPGPU-Sim uArch: cycles simulated: 75056  inst.: 4600264 (ipc=22.9) sim_rate=46941 (inst/sec) elapsed = 0:0:01:38 / Tue Apr 16 16:53:25 2019
GPGPU-Sim uArch: cycles simulated: 75556  inst.: 4607845 (ipc=22.8) sim_rate=46543 (inst/sec) elapsed = 0:0:01:39 / Tue Apr 16 16:53:26 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (34417,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(34418,42056)
GPGPU-Sim uArch: cycles simulated: 76556  inst.: 4622137 (ipc=22.6) sim_rate=46221 (inst/sec) elapsed = 0:0:01:40 / Tue Apr 16 16:53:27 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (34816,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(34817,42056)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (34924,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(34925,42056)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (34977,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(34978,42056)
GPGPU-Sim uArch: cycles simulated: 77056  inst.: 4630977 (ipc=22.5) sim_rate=45851 (inst/sec) elapsed = 0:0:01:41 / Tue Apr 16 16:53:28 2019
GPGPU-Sim uArch: cycles simulated: 77556  inst.: 4639904 (ipc=22.4) sim_rate=45489 (inst/sec) elapsed = 0:0:01:42 / Tue Apr 16 16:53:29 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (35591,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(35592,42056)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (36295,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(36296,42056)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (36344,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(36345,42056)
GPGPU-Sim uArch: cycles simulated: 78556  inst.: 4664241 (ipc=22.5) sim_rate=45283 (inst/sec) elapsed = 0:0:01:43 / Tue Apr 16 16:53:30 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (36950,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(36951,42056)
GPGPU-Sim uArch: cycles simulated: 79056  inst.: 4675174 (ipc=22.5) sim_rate=44953 (inst/sec) elapsed = 0:0:01:44 / Tue Apr 16 16:53:31 2019
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(134,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (37250,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(37251,42056)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (37348,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(37349,42056)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (37404,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(37405,42056)
GPGPU-Sim uArch: cycles simulated: 79556  inst.: 4687146 (ipc=22.5) sim_rate=44639 (inst/sec) elapsed = 0:0:01:45 / Tue Apr 16 16:53:32 2019
GPGPU-Sim uArch: cycles simulated: 80056  inst.: 4696180 (ipc=22.4) sim_rate=44303 (inst/sec) elapsed = 0:0:01:46 / Tue Apr 16 16:53:33 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (38053,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(38054,42056)
GPGPU-Sim uArch: cycles simulated: 81056  inst.: 4716847 (ipc=22.4) sim_rate=44082 (inst/sec) elapsed = 0:0:01:47 / Tue Apr 16 16:53:34 2019
GPGPU-Sim uArch: cycles simulated: 81556  inst.: 4729655 (ipc=22.4) sim_rate=43793 (inst/sec) elapsed = 0:0:01:48 / Tue Apr 16 16:53:35 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (39652,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(39653,42056)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (39859,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(39860,42056)
GPGPU-Sim uArch: cycles simulated: 82056  inst.: 4743481 (ipc=22.5) sim_rate=43518 (inst/sec) elapsed = 0:0:01:49 / Tue Apr 16 16:53:36 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (40069,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(40070,42056)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (40202,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(40203,42056)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (40423,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(40424,42056)
GPGPU-Sim uArch: cycles simulated: 83056  inst.: 4766886 (ipc=22.5) sim_rate=43335 (inst/sec) elapsed = 0:0:01:50 / Tue Apr 16 16:53:37 2019
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(78,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 83556  inst.: 4776109 (ipc=22.5) sim_rate=43028 (inst/sec) elapsed = 0:0:01:51 / Tue Apr 16 16:53:38 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (41516,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(41517,42056)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (41880,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(41881,42056)
GPGPU-Sim uArch: cycles simulated: 84056  inst.: 4787009 (ipc=22.5) sim_rate=42741 (inst/sec) elapsed = 0:0:01:52 / Tue Apr 16 16:53:39 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (42087,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(42088,42056)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (42403,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(42404,42056)
GPGPU-Sim uArch: cycles simulated: 85056  inst.: 4806640 (ipc=22.4) sim_rate=42536 (inst/sec) elapsed = 0:0:01:53 / Tue Apr 16 16:53:40 2019
GPGPU-Sim uArch: cycles simulated: 85556  inst.: 4815786 (ipc=22.4) sim_rate=42243 (inst/sec) elapsed = 0:0:01:54 / Tue Apr 16 16:53:41 2019
GPGPU-Sim uArch: cycles simulated: 86556  inst.: 4830559 (ipc=22.2) sim_rate=42004 (inst/sec) elapsed = 0:0:01:55 / Tue Apr 16 16:53:42 2019
GPGPU-Sim uArch: cycles simulated: 87056  inst.: 4837705 (ipc=22.1) sim_rate=41704 (inst/sec) elapsed = 0:0:01:56 / Tue Apr 16 16:53:43 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (45173,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(45174,42056)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45328,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45329,42056)
GPGPU-Sim uArch: cycles simulated: 88056  inst.: 4855436 (ipc=22.0) sim_rate=41499 (inst/sec) elapsed = 0:0:01:57 / Tue Apr 16 16:53:44 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (46003,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(46004,42056)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(132,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 89056  inst.: 4871565 (ipc=21.9) sim_rate=41284 (inst/sec) elapsed = 0:0:01:58 / Tue Apr 16 16:53:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (47450,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(47451,42056)
GPGPU-Sim uArch: cycles simulated: 89556  inst.: 4882817 (ipc=21.9) sim_rate=41032 (inst/sec) elapsed = 0:0:01:59 / Tue Apr 16 16:53:46 2019
GPGPU-Sim uArch: Shader 12 finished CTA #3 (48136,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(48137,42056)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (48275,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(48276,42056)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (48333,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(48334,42056)
GPGPU-Sim uArch: cycles simulated: 90556  inst.: 4905629 (ipc=21.9) sim_rate=40880 (inst/sec) elapsed = 0:0:02:00 / Tue Apr 16 16:53:47 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (48906,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(48907,42056)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (48922,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(48923,42056)
GPGPU-Sim uArch: cycles simulated: 91056  inst.: 4917936 (ipc=21.9) sim_rate=40644 (inst/sec) elapsed = 0:0:02:01 / Tue Apr 16 16:53:48 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (49469,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(49470,42056)
GPGPU-Sim uArch: cycles simulated: 92056  inst.: 4937353 (ipc=21.9) sim_rate=40470 (inst/sec) elapsed = 0:0:02:02 / Tue Apr 16 16:53:49 2019
GPGPU-Sim uArch: cycles simulated: 92556  inst.: 4944976 (ipc=21.8) sim_rate=40203 (inst/sec) elapsed = 0:0:02:03 / Tue Apr 16 16:53:50 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (51046,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(51047,42056)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (51054,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(51055,42056)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(100,0,0) tid=(38,0,0)
GPGPU-Sim uArch: cycles simulated: 93556  inst.: 4961740 (ipc=21.7) sim_rate=40014 (inst/sec) elapsed = 0:0:02:04 / Tue Apr 16 16:53:51 2019
GPGPU-Sim uArch: cycles simulated: 94056  inst.: 4972181 (ipc=21.7) sim_rate=39777 (inst/sec) elapsed = 0:0:02:05 / Tue Apr 16 16:53:52 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (52299,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(52300,42056)
GPGPU-Sim uArch: cycles simulated: 95056  inst.: 4988375 (ipc=21.6) sim_rate=39590 (inst/sec) elapsed = 0:0:02:06 / Tue Apr 16 16:53:53 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (53086,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(53087,42056)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (53168,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(53169,42056)
GPGPU-Sim uArch: cycles simulated: 95556  inst.: 4999286 (ipc=21.6) sim_rate=39364 (inst/sec) elapsed = 0:0:02:07 / Tue Apr 16 16:53:54 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (53981,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(53982,42056)
GPGPU-Sim uArch: cycles simulated: 96556  inst.: 5017213 (ipc=21.5) sim_rate=39196 (inst/sec) elapsed = 0:0:02:08 / Tue Apr 16 16:53:55 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (54588,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(54589,42056)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (54954,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(54955,42056)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (54956,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(54957,42056)
GPGPU-Sim uArch: cycles simulated: 97056  inst.: 5031356 (ipc=21.6) sim_rate=39002 (inst/sec) elapsed = 0:0:02:09 / Tue Apr 16 16:53:56 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (55192,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(55193,42056)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (55330,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(55331,42056)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (55633,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(55634,42056)
GPGPU-Sim uArch: cycles simulated: 98056  inst.: 5053078 (ipc=21.6) sim_rate=38869 (inst/sec) elapsed = 0:0:02:10 / Tue Apr 16 16:53:57 2019
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(169,0,0) tid=(200,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (56308,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(56309,42056)
GPGPU-Sim uArch: cycles simulated: 98556  inst.: 5064372 (ipc=21.6) sim_rate=38659 (inst/sec) elapsed = 0:0:02:11 / Tue Apr 16 16:53:58 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (57239,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(57240,42056)
GPGPU-Sim uArch: cycles simulated: 99556  inst.: 5082266 (ipc=21.5) sim_rate=38502 (inst/sec) elapsed = 0:0:02:12 / Tue Apr 16 16:53:59 2019
GPGPU-Sim uArch: cycles simulated: 100056  inst.: 5091711 (ipc=21.5) sim_rate=38283 (inst/sec) elapsed = 0:0:02:13 / Tue Apr 16 16:54:00 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (58493,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(58494,42056)
GPGPU-Sim uArch: cycles simulated: 101056  inst.: 5107722 (ipc=21.4) sim_rate=38117 (inst/sec) elapsed = 0:0:02:14 / Tue Apr 16 16:54:01 2019
GPGPU-Sim uArch: cycles simulated: 102056  inst.: 5121879 (ipc=21.3) sim_rate=37939 (inst/sec) elapsed = 0:0:02:15 / Tue Apr 16 16:54:02 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (60091,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(60092,42056)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (60164,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(60165,42056)
GPGPU-Sim uArch: cycles simulated: 102556  inst.: 5132209 (ipc=21.3) sim_rate=37736 (inst/sec) elapsed = 0:0:02:16 / Tue Apr 16 16:54:03 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (60797,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(60798,42056)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(142,0,0) tid=(230,0,0)
GPGPU-Sim uArch: cycles simulated: 103556  inst.: 5153423 (ipc=21.3) sim_rate=37616 (inst/sec) elapsed = 0:0:02:17 / Tue Apr 16 16:54:04 2019
GPGPU-Sim uArch: cycles simulated: 104556  inst.: 5167465 (ipc=21.2) sim_rate=37445 (inst/sec) elapsed = 0:0:02:18 / Tue Apr 16 16:54:05 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (62678,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(62679,42056)
GPGPU-Sim uArch: cycles simulated: 105056  inst.: 5176449 (ipc=21.2) sim_rate=37240 (inst/sec) elapsed = 0:0:02:19 / Tue Apr 16 16:54:06 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (63478,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(63479,42056)
GPGPU-Sim uArch: cycles simulated: 106056  inst.: 5193712 (ipc=21.1) sim_rate=37097 (inst/sec) elapsed = 0:0:02:20 / Tue Apr 16 16:54:07 2019
GPGPU-Sim uArch: cycles simulated: 106556  inst.: 5202512 (ipc=21.1) sim_rate=36897 (inst/sec) elapsed = 0:0:02:21 / Tue Apr 16 16:54:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (64525,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(64526,42056)
GPGPU-Sim uArch: cycles simulated: 107556  inst.: 5221730 (ipc=21.0) sim_rate=36772 (inst/sec) elapsed = 0:0:02:22 / Tue Apr 16 16:54:09 2019
GPGPU-Sim uArch: cycles simulated: 108056  inst.: 5229625 (ipc=21.0) sim_rate=36570 (inst/sec) elapsed = 0:0:02:23 / Tue Apr 16 16:54:10 2019
GPGPU-Sim uArch: cycles simulated: 109056  inst.: 5245130 (ipc=20.9) sim_rate=36424 (inst/sec) elapsed = 0:0:02:24 / Tue Apr 16 16:54:11 2019
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(158,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (67433,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(67434,42056)
GPGPU-Sim uArch: cycles simulated: 110056  inst.: 5260447 (ipc=20.8) sim_rate=36278 (inst/sec) elapsed = 0:0:02:25 / Tue Apr 16 16:54:12 2019
GPGPU-Sim uArch: cycles simulated: 110556  inst.: 5267818 (ipc=20.8) sim_rate=36080 (inst/sec) elapsed = 0:0:02:26 / Tue Apr 16 16:54:13 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (69069,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(69070,42056)
GPGPU-Sim uArch: cycles simulated: 111556  inst.: 5284376 (ipc=20.7) sim_rate=35948 (inst/sec) elapsed = 0:0:02:27 / Tue Apr 16 16:54:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (69665,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(69666,42056)
GPGPU-Sim uArch: cycles simulated: 112056  inst.: 5295671 (ipc=20.7) sim_rate=35781 (inst/sec) elapsed = 0:0:02:28 / Tue Apr 16 16:54:15 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (70401,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(70402,42056)
GPGPU-Sim uArch: cycles simulated: 112556  inst.: 5305396 (ipc=20.7) sim_rate=35606 (inst/sec) elapsed = 0:0:02:29 / Tue Apr 16 16:54:16 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (70622,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(70623,42056)
GPGPU-Sim uArch: cycles simulated: 113556  inst.: 5323654 (ipc=20.7) sim_rate=35491 (inst/sec) elapsed = 0:0:02:30 / Tue Apr 16 16:54:17 2019
GPGPU-Sim uArch: cycles simulated: 114056  inst.: 5330432 (ipc=20.7) sim_rate=35300 (inst/sec) elapsed = 0:0:02:31 / Tue Apr 16 16:54:18 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (72477,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(72478,42056)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(131,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 115056  inst.: 5348921 (ipc=20.6) sim_rate=35190 (inst/sec) elapsed = 0:0:02:32 / Tue Apr 16 16:54:19 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (73132,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(73133,42056)
GPGPU-Sim uArch: cycles simulated: 115556  inst.: 5357094 (ipc=20.6) sim_rate=35013 (inst/sec) elapsed = 0:0:02:33 / Tue Apr 16 16:54:20 2019
GPGPU-Sim uArch: cycles simulated: 116556  inst.: 5372640 (ipc=20.5) sim_rate=34887 (inst/sec) elapsed = 0:0:02:34 / Tue Apr 16 16:54:21 2019
GPGPU-Sim uArch: cycles simulated: 117056  inst.: 5380063 (ipc=20.5) sim_rate=34710 (inst/sec) elapsed = 0:0:02:35 / Tue Apr 16 16:54:22 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (75069,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(75070,42056)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (75389,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(75390,42056)
GPGPU-Sim uArch: cycles simulated: 117556  inst.: 5392324 (ipc=20.5) sim_rate=34566 (inst/sec) elapsed = 0:0:02:36 / Tue Apr 16 16:54:23 2019
GPGPU-Sim uArch: cycles simulated: 118556  inst.: 5410791 (ipc=20.5) sim_rate=34463 (inst/sec) elapsed = 0:0:02:37 / Tue Apr 16 16:54:24 2019
GPGPU-Sim uArch: cycles simulated: 119056  inst.: 5419625 (ipc=20.5) sim_rate=34301 (inst/sec) elapsed = 0:0:02:38 / Tue Apr 16 16:54:25 2019
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(150,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 120056  inst.: 5436534 (ipc=20.4) sim_rate=34192 (inst/sec) elapsed = 0:0:02:39 / Tue Apr 16 16:54:26 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (78469,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(78470,42056)
GPGPU-Sim uArch: cycles simulated: 120556  inst.: 5443892 (ipc=20.4) sim_rate=34024 (inst/sec) elapsed = 0:0:02:40 / Tue Apr 16 16:54:27 2019
GPGPU-Sim uArch: cycles simulated: 121556  inst.: 5460411 (ipc=20.3) sim_rate=33915 (inst/sec) elapsed = 0:0:02:41 / Tue Apr 16 16:54:28 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79570,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79571,42056)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (79834,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(79835,42056)
GPGPU-Sim uArch: cycles simulated: 122056  inst.: 5473967 (ipc=20.4) sim_rate=33789 (inst/sec) elapsed = 0:0:02:42 / Tue Apr 16 16:54:29 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (80241,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(80242,42056)
GPGPU-Sim uArch: cycles simulated: 123056  inst.: 5492376 (ipc=20.4) sim_rate=33695 (inst/sec) elapsed = 0:0:02:43 / Tue Apr 16 16:54:30 2019
GPGPU-Sim uArch: cycles simulated: 123556  inst.: 5499389 (ipc=20.3) sim_rate=33532 (inst/sec) elapsed = 0:0:02:44 / Tue Apr 16 16:54:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (82096,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(82097,42056)
GPGPU-Sim uArch: cycles simulated: 124556  inst.: 5520490 (ipc=20.3) sim_rate=33457 (inst/sec) elapsed = 0:0:02:45 / Tue Apr 16 16:54:32 2019
GPGPU-Sim uArch: cycles simulated: 125056  inst.: 5529179 (ipc=20.3) sim_rate=33308 (inst/sec) elapsed = 0:0:02:46 / Tue Apr 16 16:54:33 2019
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(124,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 126056  inst.: 5545523 (ipc=20.3) sim_rate=33206 (inst/sec) elapsed = 0:0:02:47 / Tue Apr 16 16:54:34 2019
GPGPU-Sim uArch: cycles simulated: 127056  inst.: 5560765 (ipc=20.2) sim_rate=33099 (inst/sec) elapsed = 0:0:02:48 / Tue Apr 16 16:54:35 2019
GPGPU-Sim uArch: cycles simulated: 127556  inst.: 5568468 (ipc=20.2) sim_rate=32949 (inst/sec) elapsed = 0:0:02:49 / Tue Apr 16 16:54:36 2019
GPGPU-Sim uArch: Shader 9 finished CTA #0 (85695,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(85696,42056)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (85891,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(85892,42056)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (85951,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(85952,42056)
GPGPU-Sim uArch: cycles simulated: 128556  inst.: 5591400 (ipc=20.2) sim_rate=32890 (inst/sec) elapsed = 0:0:02:50 / Tue Apr 16 16:54:37 2019
GPGPU-Sim uArch: cycles simulated: 129056  inst.: 5602349 (ipc=20.2) sim_rate=32762 (inst/sec) elapsed = 0:0:02:51 / Tue Apr 16 16:54:38 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (87046,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(87047,42056)
GPGPU-Sim uArch: cycles simulated: 130056  inst.: 5621030 (ipc=20.2) sim_rate=32680 (inst/sec) elapsed = 0:0:02:52 / Tue Apr 16 16:54:39 2019
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(139,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 130556  inst.: 5629485 (ipc=20.2) sim_rate=32540 (inst/sec) elapsed = 0:0:02:53 / Tue Apr 16 16:54:40 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (88563,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(88564,42056)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (89454,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(89455,42056)
GPGPU-Sim uArch: cycles simulated: 131556  inst.: 5648610 (ipc=20.2) sim_rate=32463 (inst/sec) elapsed = 0:0:02:54 / Tue Apr 16 16:54:41 2019
GPGPU-Sim uArch: cycles simulated: 132056  inst.: 5659137 (ipc=20.2) sim_rate=32337 (inst/sec) elapsed = 0:0:02:55 / Tue Apr 16 16:54:42 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (90113,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(90114,42056)
GPGPU-Sim uArch: cycles simulated: 132556  inst.: 5669317 (ipc=20.2) sim_rate=32212 (inst/sec) elapsed = 0:0:02:56 / Tue Apr 16 16:54:43 2019
GPGPU-Sim uArch: Shader 0 finished CTA #0 (90655,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(90656,42056)
GPGPU-Sim uArch: cycles simulated: 133556  inst.: 5688245 (ipc=20.2) sim_rate=32136 (inst/sec) elapsed = 0:0:02:57 / Tue Apr 16 16:54:44 2019
GPGPU-Sim uArch: cycles simulated: 134556  inst.: 5705223 (ipc=20.1) sim_rate=32051 (inst/sec) elapsed = 0:0:02:58 / Tue Apr 16 16:54:45 2019
GPGPU-Sim uArch: cycles simulated: 135056  inst.: 5712930 (ipc=20.1) sim_rate=31915 (inst/sec) elapsed = 0:0:02:59 / Tue Apr 16 16:54:46 2019
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(123,0,0) tid=(244,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (93622,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(93623,42056)
GPGPU-Sim uArch: cycles simulated: 136056  inst.: 5730370 (ipc=20.1) sim_rate=31835 (inst/sec) elapsed = 0:0:03:00 / Tue Apr 16 16:54:47 2019
GPGPU-Sim uArch: cycles simulated: 136556  inst.: 5739346 (ipc=20.1) sim_rate=31709 (inst/sec) elapsed = 0:0:03:01 / Tue Apr 16 16:54:48 2019
GPGPU-Sim uArch: cycles simulated: 137556  inst.: 5755776 (ipc=20.0) sim_rate=31625 (inst/sec) elapsed = 0:0:03:02 / Tue Apr 16 16:54:49 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (95779,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(95780,42056)
GPGPU-Sim uArch: cycles simulated: 138556  inst.: 5772938 (ipc=20.0) sim_rate=31546 (inst/sec) elapsed = 0:0:03:03 / Tue Apr 16 16:54:50 2019
GPGPU-Sim uArch: cycles simulated: 139056  inst.: 5781270 (ipc=20.0) sim_rate=31419 (inst/sec) elapsed = 0:0:03:04 / Tue Apr 16 16:54:51 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (97228,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(97229,42056)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (97772,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(97773,42056)
GPGPU-Sim uArch: cycles simulated: 140056  inst.: 5800160 (ipc=20.0) sim_rate=31352 (inst/sec) elapsed = 0:0:03:05 / Tue Apr 16 16:54:52 2019
GPGPU-Sim uArch: cycles simulated: 140556  inst.: 5809070 (ipc=20.0) sim_rate=31231 (inst/sec) elapsed = 0:0:03:06 / Tue Apr 16 16:54:53 2019
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(150,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (98886,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(98887,42056)
GPGPU-Sim uArch: cycles simulated: 141556  inst.: 5829823 (ipc=20.0) sim_rate=31175 (inst/sec) elapsed = 0:0:03:07 / Tue Apr 16 16:54:54 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (99578,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(99579,42056)
GPGPU-Sim uArch: cycles simulated: 142056  inst.: 5840428 (ipc=20.0) sim_rate=31066 (inst/sec) elapsed = 0:0:03:08 / Tue Apr 16 16:54:55 2019
GPGPU-Sim uArch: cycles simulated: 143056  inst.: 5857466 (ipc=19.9) sim_rate=30991 (inst/sec) elapsed = 0:0:03:09 / Tue Apr 16 16:54:56 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (101002,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(101003,42056)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (101332,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(101333,42056)
GPGPU-Sim uArch: cycles simulated: 144056  inst.: 5878534 (ipc=20.0) sim_rate=30939 (inst/sec) elapsed = 0:0:03:10 / Tue Apr 16 16:54:57 2019
GPGPU-Sim uArch: cycles simulated: 144556  inst.: 5883603 (ipc=19.9) sim_rate=30804 (inst/sec) elapsed = 0:0:03:11 / Tue Apr 16 16:54:58 2019
GPGPU-Sim uArch: cycles simulated: 145556  inst.: 5898399 (ipc=19.9) sim_rate=30720 (inst/sec) elapsed = 0:0:03:12 / Tue Apr 16 16:54:59 2019
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(149,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 146556  inst.: 5914190 (ipc=19.8) sim_rate=30643 (inst/sec) elapsed = 0:0:03:13 / Tue Apr 16 16:55:00 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (105449,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(105450,42056)
GPGPU-Sim uArch: cycles simulated: 147556  inst.: 5930288 (ipc=19.8) sim_rate=30568 (inst/sec) elapsed = 0:0:03:14 / Tue Apr 16 16:55:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (105919,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(105920,42056)
GPGPU-Sim uArch: cycles simulated: 148056  inst.: 5939974 (ipc=19.8) sim_rate=30461 (inst/sec) elapsed = 0:0:03:15 / Tue Apr 16 16:55:02 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (106882,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(106883,42056)
GPGPU-Sim uArch: cycles simulated: 149056  inst.: 5961474 (ipc=19.8) sim_rate=30415 (inst/sec) elapsed = 0:0:03:16 / Tue Apr 16 16:55:03 2019
GPGPU-Sim uArch: cycles simulated: 149556  inst.: 5971414 (ipc=19.8) sim_rate=30311 (inst/sec) elapsed = 0:0:03:17 / Tue Apr 16 16:55:04 2019
GPGPU-Sim uArch: cycles simulated: 150556  inst.: 5990534 (ipc=19.8) sim_rate=30255 (inst/sec) elapsed = 0:0:03:18 / Tue Apr 16 16:55:05 2019
GPGPU-Sim uArch: cycles simulated: 151556  inst.: 6004696 (ipc=19.7) sim_rate=30174 (inst/sec) elapsed = 0:0:03:19 / Tue Apr 16 16:55:06 2019
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(209,0,0) tid=(195,0,0)
GPGPU-Sim uArch: cycles simulated: 152556  inst.: 6023307 (ipc=19.7) sim_rate=30116 (inst/sec) elapsed = 0:0:03:20 / Tue Apr 16 16:55:07 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (110653,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(110654,42056)
GPGPU-Sim uArch: cycles simulated: 153056  inst.: 6033931 (ipc=19.7) sim_rate=30019 (inst/sec) elapsed = 0:0:03:21 / Tue Apr 16 16:55:08 2019
GPGPU-Sim uArch: Shader 3 finished CTA #2 (111359,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(111360,42056)
GPGPU-Sim uArch: cycles simulated: 154056  inst.: 6051721 (ipc=19.7) sim_rate=29959 (inst/sec) elapsed = 0:0:03:22 / Tue Apr 16 16:55:09 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (112309,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(112310,42056)
GPGPU-Sim uArch: cycles simulated: 154556  inst.: 6063082 (ipc=19.7) sim_rate=29867 (inst/sec) elapsed = 0:0:03:23 / Tue Apr 16 16:55:10 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (112985,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(112986,42056)
GPGPU-Sim uArch: cycles simulated: 155056  inst.: 6073984 (ipc=19.7) sim_rate=29774 (inst/sec) elapsed = 0:0:03:24 / Tue Apr 16 16:55:11 2019
GPGPU-Sim uArch: cycles simulated: 156056  inst.: 6090120 (ipc=19.7) sim_rate=29707 (inst/sec) elapsed = 0:0:03:25 / Tue Apr 16 16:55:12 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (114161,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(114162,42056)
GPGPU-Sim uArch: cycles simulated: 156556  inst.: 6099534 (ipc=19.7) sim_rate=29609 (inst/sec) elapsed = 0:0:03:26 / Tue Apr 16 16:55:13 2019
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(207,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (115154,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(115155,42056)
GPGPU-Sim uArch: cycles simulated: 157556  inst.: 6117248 (ipc=19.7) sim_rate=29551 (inst/sec) elapsed = 0:0:03:27 / Tue Apr 16 16:55:14 2019
GPGPU-Sim uArch: cycles simulated: 158556  inst.: 6134320 (ipc=19.7) sim_rate=29491 (inst/sec) elapsed = 0:0:03:28 / Tue Apr 16 16:55:15 2019
GPGPU-Sim uArch: cycles simulated: 159056  inst.: 6143277 (ipc=19.7) sim_rate=29393 (inst/sec) elapsed = 0:0:03:29 / Tue Apr 16 16:55:16 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (117297,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(117298,42056)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (117928,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(117929,42056)
GPGPU-Sim uArch: cycles simulated: 160056  inst.: 6165909 (ipc=19.7) sim_rate=29361 (inst/sec) elapsed = 0:0:03:30 / Tue Apr 16 16:55:17 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (118020,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(118021,42056)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (118390,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(118391,42056)
GPGPU-Sim uArch: cycles simulated: 160556  inst.: 6177646 (ipc=19.7) sim_rate=29277 (inst/sec) elapsed = 0:0:03:31 / Tue Apr 16 16:55:18 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (118636,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(118637,42056)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(150,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 161556  inst.: 6196850 (ipc=19.7) sim_rate=29230 (inst/sec) elapsed = 0:0:03:32 / Tue Apr 16 16:55:19 2019
GPGPU-Sim uArch: cycles simulated: 162056  inst.: 6205314 (ipc=19.7) sim_rate=29132 (inst/sec) elapsed = 0:0:03:33 / Tue Apr 16 16:55:20 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (120192,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(120193,42056)
GPGPU-Sim uArch: cycles simulated: 163056  inst.: 6223992 (ipc=19.7) sim_rate=29084 (inst/sec) elapsed = 0:0:03:34 / Tue Apr 16 16:55:21 2019
GPGPU-Sim uArch: cycles simulated: 163556  inst.: 6234215 (ipc=19.7) sim_rate=28996 (inst/sec) elapsed = 0:0:03:35 / Tue Apr 16 16:55:22 2019
GPGPU-Sim uArch: cycles simulated: 164556  inst.: 6250547 (ipc=19.7) sim_rate=28937 (inst/sec) elapsed = 0:0:03:36 / Tue Apr 16 16:55:23 2019
GPGPU-Sim uArch: cycles simulated: 165056  inst.: 6260472 (ipc=19.7) sim_rate=28850 (inst/sec) elapsed = 0:0:03:37 / Tue Apr 16 16:55:24 2019
GPGPU-Sim uArch: cycles simulated: 166056  inst.: 6278674 (ipc=19.6) sim_rate=28801 (inst/sec) elapsed = 0:0:03:38 / Tue Apr 16 16:55:25 2019
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(212,0,0) tid=(132,0,0)
GPGPU-Sim uArch: cycles simulated: 167056  inst.: 6295004 (ipc=19.6) sim_rate=28744 (inst/sec) elapsed = 0:0:03:39 / Tue Apr 16 16:55:26 2019
GPGPU-Sim uArch: cycles simulated: 167556  inst.: 6303554 (ipc=19.6) sim_rate=28652 (inst/sec) elapsed = 0:0:03:40 / Tue Apr 16 16:55:27 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (126470,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(126471,42056)
GPGPU-Sim uArch: cycles simulated: 168556  inst.: 6318203 (ipc=19.6) sim_rate=28589 (inst/sec) elapsed = 0:0:03:41 / Tue Apr 16 16:55:28 2019
GPGPU-Sim uArch: cycles simulated: 169556  inst.: 6335662 (ipc=19.5) sim_rate=28539 (inst/sec) elapsed = 0:0:03:42 / Tue Apr 16 16:55:29 2019
GPGPU-Sim uArch: cycles simulated: 170056  inst.: 6345346 (ipc=19.5) sim_rate=28454 (inst/sec) elapsed = 0:0:03:43 / Tue Apr 16 16:55:30 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (128245,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(128246,42056)
GPGPU-Sim uArch: cycles simulated: 171056  inst.: 6366508 (ipc=19.6) sim_rate=28421 (inst/sec) elapsed = 0:0:03:44 / Tue Apr 16 16:55:31 2019
GPGPU-Sim uArch: cycles simulated: 171556  inst.: 6379221 (ipc=19.6) sim_rate=28352 (inst/sec) elapsed = 0:0:03:45 / Tue Apr 16 16:55:32 2019
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(211,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 172556  inst.: 6399498 (ipc=19.6) sim_rate=28316 (inst/sec) elapsed = 0:0:03:46 / Tue Apr 16 16:55:33 2019
GPGPU-Sim uArch: cycles simulated: 173056  inst.: 6407847 (ipc=19.6) sim_rate=28228 (inst/sec) elapsed = 0:0:03:47 / Tue Apr 16 16:55:34 2019
GPGPU-Sim uArch: cycles simulated: 174056  inst.: 6423761 (ipc=19.5) sim_rate=28174 (inst/sec) elapsed = 0:0:03:48 / Tue Apr 16 16:55:35 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (132005,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(132006,42056)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (132262,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(132263,42056)
GPGPU-Sim uArch: cycles simulated: 175056  inst.: 6447236 (ipc=19.6) sim_rate=28153 (inst/sec) elapsed = 0:0:03:49 / Tue Apr 16 16:55:36 2019
GPGPU-Sim uArch: cycles simulated: 175556  inst.: 6458363 (ipc=19.6) sim_rate=28079 (inst/sec) elapsed = 0:0:03:50 / Tue Apr 16 16:55:37 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (133982,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(133983,42056)
GPGPU-Sim uArch: cycles simulated: 176056  inst.: 6466792 (ipc=19.6) sim_rate=27994 (inst/sec) elapsed = 0:0:03:51 / Tue Apr 16 16:55:38 2019
GPGPU-Sim uArch: Shader 0 finished CTA #3 (134167,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(134168,42056)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (134488,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(134489,42056)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (134526,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(134527,42056)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(216,0,0) tid=(197,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (134812,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(134813,42056)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (134878,42056), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(134879,42056)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (134942,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(134943,42056)
GPGPU-Sim uArch: cycles simulated: 177056  inst.: 6495585 (ipc=19.6) sim_rate=27998 (inst/sec) elapsed = 0:0:03:52 / Tue Apr 16 16:55:39 2019
GPGPU-Sim uArch: Shader 4 finished CTA #2 (135076,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(135077,42056)
GPGPU-Sim uArch: cycles simulated: 177556  inst.: 6507711 (ipc=19.7) sim_rate=27930 (inst/sec) elapsed = 0:0:03:53 / Tue Apr 16 16:55:40 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (135547,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(135548,42056)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (135932,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(135933,42056)
GPGPU-Sim uArch: cycles simulated: 178056  inst.: 6524361 (ipc=19.7) sim_rate=27881 (inst/sec) elapsed = 0:0:03:54 / Tue Apr 16 16:55:41 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (136166,42056), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(136167,42056)
GPGPU-Sim uArch: cycles simulated: 178556  inst.: 6537961 (ipc=19.7) sim_rate=27821 (inst/sec) elapsed = 0:0:03:55 / Tue Apr 16 16:55:42 2019
GPGPU-Sim uArch: cycles simulated: 179556  inst.: 6559666 (ipc=19.8) sim_rate=27795 (inst/sec) elapsed = 0:0:03:56 / Tue Apr 16 16:55:43 2019
GPGPU-Sim uArch: cycles simulated: 180056  inst.: 6567579 (ipc=19.7) sim_rate=27711 (inst/sec) elapsed = 0:0:03:57 / Tue Apr 16 16:55:44 2019
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(157,0,0) tid=(189,0,0)
GPGPU-Sim uArch: cycles simulated: 180556  inst.: 6575173 (ipc=19.7) sim_rate=27626 (inst/sec) elapsed = 0:0:03:58 / Tue Apr 16 16:55:45 2019
GPGPU-Sim uArch: cycles simulated: 181556  inst.: 6595993 (ipc=19.7) sim_rate=27598 (inst/sec) elapsed = 0:0:03:59 / Tue Apr 16 16:55:46 2019
GPGPU-Sim uArch: cycles simulated: 182056  inst.: 6603462 (ipc=19.7) sim_rate=27514 (inst/sec) elapsed = 0:0:04:00 / Tue Apr 16 16:55:47 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (140426,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(140427,42056)
GPGPU-Sim uArch: cycles simulated: 182556  inst.: 6613489 (ipc=19.7) sim_rate=27441 (inst/sec) elapsed = 0:0:04:01 / Tue Apr 16 16:55:48 2019
GPGPU-Sim uArch: cycles simulated: 183556  inst.: 6634208 (ipc=19.7) sim_rate=27414 (inst/sec) elapsed = 0:0:04:02 / Tue Apr 16 16:55:49 2019
GPGPU-Sim uArch: cycles simulated: 184056  inst.: 6642243 (ipc=19.7) sim_rate=27334 (inst/sec) elapsed = 0:0:04:03 / Tue Apr 16 16:55:50 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (142459,42056), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(142460,42056)
GPGPU-Sim uArch: cycles simulated: 185056  inst.: 6659783 (ipc=19.7) sim_rate=27294 (inst/sec) elapsed = 0:0:04:04 / Tue Apr 16 16:55:51 2019
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(166,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 185556  inst.: 6672265 (ipc=19.7) sim_rate=27233 (inst/sec) elapsed = 0:0:04:05 / Tue Apr 16 16:55:52 2019
GPGPU-Sim uArch: cycles simulated: 186556  inst.: 6686636 (ipc=19.7) sim_rate=27181 (inst/sec) elapsed = 0:0:04:06 / Tue Apr 16 16:55:53 2019
GPGPU-Sim uArch: cycles simulated: 187056  inst.: 6695736 (ipc=19.7) sim_rate=27108 (inst/sec) elapsed = 0:0:04:07 / Tue Apr 16 16:55:54 2019
GPGPU-Sim uArch: cycles simulated: 187556  inst.: 6704398 (ipc=19.7) sim_rate=27033 (inst/sec) elapsed = 0:0:04:08 / Tue Apr 16 16:55:55 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (145597,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(145598,42056)
GPGPU-Sim uArch: cycles simulated: 188556  inst.: 6722935 (ipc=19.7) sim_rate=26999 (inst/sec) elapsed = 0:0:04:09 / Tue Apr 16 16:55:56 2019
GPGPU-Sim uArch: cycles simulated: 189056  inst.: 6730845 (ipc=19.6) sim_rate=26923 (inst/sec) elapsed = 0:0:04:10 / Tue Apr 16 16:55:57 2019
GPGPU-Sim uArch: cycles simulated: 190056  inst.: 6749244 (ipc=19.6) sim_rate=26889 (inst/sec) elapsed = 0:0:04:11 / Tue Apr 16 16:55:58 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (148152,42056), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(148153,42056)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (148294,42056), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(148295,42056)
GPGPU-Sim uArch: cycles simulated: 190556  inst.: 6762091 (ipc=19.7) sim_rate=26833 (inst/sec) elapsed = 0:0:04:12 / Tue Apr 16 16:55:59 2019
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(238,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 191556  inst.: 6780540 (ipc=19.6) sim_rate=26800 (inst/sec) elapsed = 0:0:04:13 / Tue Apr 16 16:56:00 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (149895,42056), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(149896,42056)
GPGPU-Sim uArch: cycles simulated: 192056  inst.: 6791168 (ipc=19.7) sim_rate=26736 (inst/sec) elapsed = 0:0:04:14 / Tue Apr 16 16:56:01 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (150200,42056), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(150201,42056)
GPGPU-Sim uArch: cycles simulated: 193056  inst.: 6810570 (ipc=19.7) sim_rate=26708 (inst/sec) elapsed = 0:0:04:15 / Tue Apr 16 16:56:02 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (151321,42056), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(151322,42056)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (151471,42056), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(151472,42056)
GPGPU-Sim uArch: cycles simulated: 193556  inst.: 6821988 (ipc=19.7) sim_rate=26648 (inst/sec) elapsed = 0:0:04:16 / Tue Apr 16 16:56:03 2019
GPGPU-Sim uArch: cycles simulated: 194556  inst.: 6842129 (ipc=19.7) sim_rate=26623 (inst/sec) elapsed = 0:0:04:17 / Tue Apr 16 16:56:04 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (152888,42056), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(152889,42056)
GPGPU-Sim uArch: cycles simulated: 195056  inst.: 6853869 (ipc=19.7) sim_rate=26565 (inst/sec) elapsed = 0:0:04:18 / Tue Apr 16 16:56:05 2019
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(183,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 196056  inst.: 6872708 (ipc=19.7) sim_rate=26535 (inst/sec) elapsed = 0:0:04:19 / Tue Apr 16 16:56:06 2019
GPGPU-Sim uArch: cycles simulated: 196556  inst.: 6883082 (ipc=19.7) sim_rate=26473 (inst/sec) elapsed = 0:0:04:20 / Tue Apr 16 16:56:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (154594,42056), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(154595,42056)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (154759,42056), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(154760,42056)
GPGPU-Sim uArch: cycles simulated: 197556  inst.: 6905405 (ipc=19.7) sim_rate=26457 (inst/sec) elapsed = 0:0:04:21 / Tue Apr 16 16:56:08 2019
GPGPU-Sim uArch: cycles simulated: 198056  inst.: 6916574 (ipc=19.7) sim_rate=26399 (inst/sec) elapsed = 0:0:04:22 / Tue Apr 16 16:56:09 2019
GPGPU-Sim uArch: cycles simulated: 199056  inst.: 6933661 (ipc=19.7) sim_rate=26363 (inst/sec) elapsed = 0:0:04:23 / Tue Apr 16 16:56:10 2019
GPGPU-Sim uArch: cycles simulated: 199556  inst.: 6942584 (ipc=19.7) sim_rate=26297 (inst/sec) elapsed = 0:0:04:24 / Tue Apr 16 16:56:11 2019
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(242,0,0) tid=(27,0,0)
GPGPU-Sim uArch: cycles simulated: 200556  inst.: 6957940 (ipc=19.7) sim_rate=26256 (inst/sec) elapsed = 0:0:04:25 / Tue Apr 16 16:56:12 2019
GPGPU-Sim uArch: cycles simulated: 201556  inst.: 6973940 (ipc=19.6) sim_rate=26217 (inst/sec) elapsed = 0:0:04:26 / Tue Apr 16 16:56:13 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (159590,42056), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(159591,42056)
GPGPU-Sim uArch: cycles simulated: 202056  inst.: 6984007 (ipc=19.6) sim_rate=26157 (inst/sec) elapsed = 0:0:04:27 / Tue Apr 16 16:56:14 2019
GPGPU-Sim uArch: cycles simulated: 203056  inst.: 7001860 (ipc=19.6) sim_rate=26126 (inst/sec) elapsed = 0:0:04:28 / Tue Apr 16 16:56:15 2019
GPGPU-Sim uArch: cycles simulated: 203556  inst.: 7011653 (ipc=19.6) sim_rate=26065 (inst/sec) elapsed = 0:0:04:29 / Tue Apr 16 16:56:16 2019
GPGPU-Sim uArch: cycles simulated: 204556  inst.: 7027306 (ipc=19.6) sim_rate=26027 (inst/sec) elapsed = 0:0:04:30 / Tue Apr 16 16:56:17 2019
GPGPU-Sim uArch: cycles simulated: 205056  inst.: 7034490 (ipc=19.6) sim_rate=25957 (inst/sec) elapsed = 0:0:04:31 / Tue Apr 16 16:56:18 2019
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(186,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 206056  inst.: 7052550 (ipc=19.6) sim_rate=25928 (inst/sec) elapsed = 0:0:04:32 / Tue Apr 16 16:56:19 2019
GPGPU-Sim uArch: cycles simulated: 207056  inst.: 7070396 (ipc=19.6) sim_rate=25898 (inst/sec) elapsed = 0:0:04:33 / Tue Apr 16 16:56:20 2019
GPGPU-Sim uArch: Shader 1 finished CTA #5 (165380,42056), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(165381,42056)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (165384,42056), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(165385,42056)
GPGPU-Sim uArch: cycles simulated: 207556  inst.: 7079468 (ipc=19.6) sim_rate=25837 (inst/sec) elapsed = 0:0:04:34 / Tue Apr 16 16:56:21 2019
GPGPU-Sim uArch: cycles simulated: 208556  inst.: 7100015 (ipc=19.6) sim_rate=25818 (inst/sec) elapsed = 0:0:04:35 / Tue Apr 16 16:56:22 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (166991,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 209056  inst.: 7110486 (ipc=19.6) sim_rate=25762 (inst/sec) elapsed = 0:0:04:36 / Tue Apr 16 16:56:23 2019
GPGPU-Sim uArch: Shader 11 finished CTA #5 (167936,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 210056  inst.: 7128316 (ipc=19.6) sim_rate=25733 (inst/sec) elapsed = 0:0:04:37 / Tue Apr 16 16:56:24 2019
GPGPU-Sim uArch: cycles simulated: 211056  inst.: 7146116 (ipc=19.5) sim_rate=25705 (inst/sec) elapsed = 0:0:04:38 / Tue Apr 16 16:56:25 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (169032,42056), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(242,0,0) tid=(208,0,0)
GPGPU-Sim uArch: cycles simulated: 211556  inst.: 7156024 (ipc=19.5) sim_rate=25648 (inst/sec) elapsed = 0:0:04:39 / Tue Apr 16 16:56:26 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (170097,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 212556  inst.: 7171144 (ipc=19.5) sim_rate=25611 (inst/sec) elapsed = 0:0:04:40 / Tue Apr 16 16:56:27 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (170526,42056), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (170706,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 213556  inst.: 7191501 (ipc=19.5) sim_rate=25592 (inst/sec) elapsed = 0:0:04:41 / Tue Apr 16 16:56:28 2019
GPGPU-Sim uArch: cycles simulated: 214556  inst.: 7208415 (ipc=19.5) sim_rate=25561 (inst/sec) elapsed = 0:0:04:42 / Tue Apr 16 16:56:29 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (173175,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 215556  inst.: 7229758 (ipc=19.5) sim_rate=25546 (inst/sec) elapsed = 0:0:04:43 / Tue Apr 16 16:56:30 2019
GPGPU-Sim uArch: cycles simulated: 216056  inst.: 7235791 (ipc=19.5) sim_rate=25478 (inst/sec) elapsed = 0:0:04:44 / Tue Apr 16 16:56:31 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (174280,42056), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(200,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (174878,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 217056  inst.: 7252507 (ipc=19.5) sim_rate=25447 (inst/sec) elapsed = 0:0:04:45 / Tue Apr 16 16:56:32 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (175668,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 218056  inst.: 7277346 (ipc=19.5) sim_rate=25445 (inst/sec) elapsed = 0:0:04:46 / Tue Apr 16 16:56:33 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (176256,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 219056  inst.: 7297820 (ipc=19.5) sim_rate=25427 (inst/sec) elapsed = 0:0:04:47 / Tue Apr 16 16:56:34 2019
GPGPU-Sim uArch: cycles simulated: 220056  inst.: 7315307 (ipc=19.5) sim_rate=25400 (inst/sec) elapsed = 0:0:04:48 / Tue Apr 16 16:56:35 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (178879,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 221056  inst.: 7337470 (ipc=19.5) sim_rate=25389 (inst/sec) elapsed = 0:0:04:49 / Tue Apr 16 16:56:36 2019
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(245,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (179736,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 222056  inst.: 7357629 (ipc=19.5) sim_rate=25371 (inst/sec) elapsed = 0:0:04:50 / Tue Apr 16 16:56:37 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (180282,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 223056  inst.: 7379389 (ipc=19.5) sim_rate=25358 (inst/sec) elapsed = 0:0:04:51 / Tue Apr 16 16:56:38 2019
GPGPU-Sim uArch: cycles simulated: 224056  inst.: 7394855 (ipc=19.5) sim_rate=25324 (inst/sec) elapsed = 0:0:04:52 / Tue Apr 16 16:56:39 2019
GPGPU-Sim uArch: cycles simulated: 225056  inst.: 7410758 (ipc=19.5) sim_rate=25292 (inst/sec) elapsed = 0:0:04:53 / Tue Apr 16 16:56:40 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (183325,42056), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (183566,42056), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 226056  inst.: 7430197 (ipc=19.5) sim_rate=25272 (inst/sec) elapsed = 0:0:04:54 / Tue Apr 16 16:56:41 2019
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(202,0,0) tid=(235,0,0)
GPGPU-Sim uArch: cycles simulated: 227056  inst.: 7449759 (ipc=19.5) sim_rate=25253 (inst/sec) elapsed = 0:0:04:55 / Tue Apr 16 16:56:42 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (185459,42056), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (185506,42056), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 228556  inst.: 7475749 (ipc=19.5) sim_rate=25255 (inst/sec) elapsed = 0:0:04:56 / Tue Apr 16 16:56:43 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (186903,42056), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (187042,42056), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 229556  inst.: 7491361 (ipc=19.5) sim_rate=25223 (inst/sec) elapsed = 0:0:04:57 / Tue Apr 16 16:56:44 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (187530,42056), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (187989,42056), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 230556  inst.: 7513873 (ipc=19.5) sim_rate=25214 (inst/sec) elapsed = 0:0:04:58 / Tue Apr 16 16:56:45 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (188646,42056), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (188663,42056), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (188853,42056), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(202,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 231556  inst.: 7532457 (ipc=19.5) sim_rate=25192 (inst/sec) elapsed = 0:0:04:59 / Tue Apr 16 16:56:46 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (190491,42056), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 232556  inst.: 7547730 (ipc=19.4) sim_rate=25159 (inst/sec) elapsed = 0:0:05:00 / Tue Apr 16 16:56:47 2019
GPGPU-Sim uArch: cycles simulated: 233556  inst.: 7566429 (ipc=19.4) sim_rate=25137 (inst/sec) elapsed = 0:0:05:01 / Tue Apr 16 16:56:48 2019
GPGPU-Sim uArch: cycles simulated: 235056  inst.: 7592971 (ipc=19.4) sim_rate=25142 (inst/sec) elapsed = 0:0:05:02 / Tue Apr 16 16:56:49 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (193084,42056), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 236056  inst.: 7607420 (ipc=19.4) sim_rate=25106 (inst/sec) elapsed = 0:0:05:03 / Tue Apr 16 16:56:50 2019
GPGPU-Sim uArch: Shader 3 finished CTA #1 (194886,42056), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 237056  inst.: 7622586 (ipc=19.4) sim_rate=25074 (inst/sec) elapsed = 0:0:05:04 / Tue Apr 16 16:56:51 2019
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(225,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 238056  inst.: 7641775 (ipc=19.4) sim_rate=25055 (inst/sec) elapsed = 0:0:05:05 / Tue Apr 16 16:56:52 2019
GPGPU-Sim uArch: cycles simulated: 239056  inst.: 7657162 (ipc=19.4) sim_rate=25023 (inst/sec) elapsed = 0:0:05:06 / Tue Apr 16 16:56:53 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (197774,42056), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (198075,42056), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (198466,42056), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 240556  inst.: 7680769 (ipc=19.3) sim_rate=25018 (inst/sec) elapsed = 0:0:05:07 / Tue Apr 16 16:56:54 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (198715,42056), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 241556  inst.: 7693221 (ipc=19.3) sim_rate=24977 (inst/sec) elapsed = 0:0:05:08 / Tue Apr 16 16:56:55 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (199708,42056), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 243056  inst.: 7719796 (ipc=19.3) sim_rate=24983 (inst/sec) elapsed = 0:0:05:09 / Tue Apr 16 16:56:56 2019
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(226,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (201979,42056), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 244056  inst.: 7736720 (ipc=19.3) sim_rate=24957 (inst/sec) elapsed = 0:0:05:10 / Tue Apr 16 16:56:57 2019
GPGPU-Sim uArch: cycles simulated: 245056  inst.: 7753833 (ipc=19.3) sim_rate=24931 (inst/sec) elapsed = 0:0:05:11 / Tue Apr 16 16:56:58 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (203413,42056), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (203896,42056), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (203983,42056), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (204451,42056), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 246556  inst.: 7778317 (ipc=19.2) sim_rate=24930 (inst/sec) elapsed = 0:0:05:12 / Tue Apr 16 16:56:59 2019
GPGPU-Sim uArch: cycles simulated: 247556  inst.: 7794373 (ipc=19.2) sim_rate=24902 (inst/sec) elapsed = 0:0:05:13 / Tue Apr 16 16:57:00 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (206258,42056), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (206278,42056), 3 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(232,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (206981,42056), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 249056  inst.: 7817894 (ipc=19.2) sim_rate=24897 (inst/sec) elapsed = 0:0:05:14 / Tue Apr 16 16:57:01 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (207288,42056), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (207820,42056), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 250056  inst.: 7836308 (ipc=19.2) sim_rate=24877 (inst/sec) elapsed = 0:0:05:15 / Tue Apr 16 16:57:02 2019
GPGPU-Sim uArch: Shader 5 finished CTA #2 (208655,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (208922,42056), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 251556  inst.: 7858513 (ipc=19.2) sim_rate=24868 (inst/sec) elapsed = 0:0:05:16 / Tue Apr 16 16:57:03 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (209638,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (210415,42056), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 252556  inst.: 7875181 (ipc=19.2) sim_rate=24842 (inst/sec) elapsed = 0:0:05:17 / Tue Apr 16 16:57:04 2019
GPGPU-Sim uArch: cycles simulated: 254056  inst.: 7899371 (ipc=19.1) sim_rate=24840 (inst/sec) elapsed = 0:0:05:18 / Tue Apr 16 16:57:05 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (212144,42056), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(247,0,0) tid=(52,0,0)
GPGPU-Sim uArch: cycles simulated: 255556  inst.: 7924356 (ipc=19.1) sim_rate=24841 (inst/sec) elapsed = 0:0:05:19 / Tue Apr 16 16:57:06 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (213541,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (213654,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (213929,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (214154,42056), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 256556  inst.: 7941239 (ipc=19.1) sim_rate=24816 (inst/sec) elapsed = 0:0:05:20 / Tue Apr 16 16:57:07 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (214582,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (215241,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (215324,42056), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 257556  inst.: 7960835 (ipc=19.1) sim_rate=24800 (inst/sec) elapsed = 0:0:05:21 / Tue Apr 16 16:57:08 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (215635,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (215980,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (216203,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (216567,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 259056  inst.: 7983242 (ipc=19.1) sim_rate=24792 (inst/sec) elapsed = 0:0:05:22 / Tue Apr 16 16:57:09 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (217216,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (217372,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (218069,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (218499,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 260556  inst.: 8007441 (ipc=19.1) sim_rate=24790 (inst/sec) elapsed = 0:0:05:23 / Tue Apr 16 16:57:10 2019
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(236,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (218760,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (218773,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (219245,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (219473,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (219612,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (220049,42056), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 262556  inst.: 8034673 (ipc=19.0) sim_rate=24798 (inst/sec) elapsed = 0:0:05:24 / Tue Apr 16 16:57:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (220730,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (220742,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (220904,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (220945,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (221102,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (221797,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (221804,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (221885,42056), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (222749,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (222837,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (222923,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 265056  inst.: 8057682 (ipc=18.9) sim_rate=24792 (inst/sec) elapsed = 0:0:05:25 / Tue Apr 16 16:57:12 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (223011,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (223253,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (223325,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (223568,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (224257,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (224489,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (225160,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (225345,42056), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (227554,42056), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (228186,42056), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 228187
gpu_sim_insn = 4227031
gpu_ipc =      18.5244
gpu_tot_sim_cycle = 270243
gpu_tot_sim_insn = 8070282
gpu_tot_ipc =      29.8631
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 309012
gpu_stall_icnt2sh    = 1005684
gpu_total_sim_rate=24755

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 480579
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 36682, Miss = 24147, Miss_rate = 0.658, Pending_hits = 1045, Reservation_fails = 186114
	L1D_cache_core[1]: Access = 38270, Miss = 25128, Miss_rate = 0.657, Pending_hits = 1095, Reservation_fails = 190462
	L1D_cache_core[2]: Access = 37095, Miss = 24219, Miss_rate = 0.653, Pending_hits = 997, Reservation_fails = 187205
	L1D_cache_core[3]: Access = 36798, Miss = 23928, Miss_rate = 0.650, Pending_hits = 988, Reservation_fails = 181644
	L1D_cache_core[4]: Access = 37361, Miss = 24723, Miss_rate = 0.662, Pending_hits = 1041, Reservation_fails = 186478
	L1D_cache_core[5]: Access = 36710, Miss = 23975, Miss_rate = 0.653, Pending_hits = 1084, Reservation_fails = 185762
	L1D_cache_core[6]: Access = 37367, Miss = 24545, Miss_rate = 0.657, Pending_hits = 1060, Reservation_fails = 187252
	L1D_cache_core[7]: Access = 40935, Miss = 27182, Miss_rate = 0.664, Pending_hits = 1094, Reservation_fails = 193925
	L1D_cache_core[8]: Access = 36914, Miss = 24332, Miss_rate = 0.659, Pending_hits = 1024, Reservation_fails = 185943
	L1D_cache_core[9]: Access = 37250, Miss = 24119, Miss_rate = 0.647, Pending_hits = 1028, Reservation_fails = 187056
	L1D_cache_core[10]: Access = 38653, Miss = 25341, Miss_rate = 0.656, Pending_hits = 1093, Reservation_fails = 189682
	L1D_cache_core[11]: Access = 37463, Miss = 24571, Miss_rate = 0.656, Pending_hits = 1045, Reservation_fails = 188020
	L1D_cache_core[12]: Access = 38004, Miss = 25129, Miss_rate = 0.661, Pending_hits = 1035, Reservation_fails = 191050
	L1D_cache_core[13]: Access = 37918, Miss = 25188, Miss_rate = 0.664, Pending_hits = 1071, Reservation_fails = 190098
	L1D_cache_core[14]: Access = 37116, Miss = 24153, Miss_rate = 0.651, Pending_hits = 956, Reservation_fails = 185891
	L1D_total_cache_accesses = 564536
	L1D_total_cache_misses = 370680
	L1D_total_cache_miss_rate = 0.6566
	L1D_total_cache_pending_hits = 15656
	L1D_total_cache_reservation_fails = 2816582
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.037
L1C_cache:
	L1C_total_cache_accesses = 76016
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 175905
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15575
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 141414
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1306933
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75536
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 81
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 229266
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1509649
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 479587
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1685, 1603, 1363, 1204, 1316, 1000, 1023, 1456, 1251, 916, 1193, 1277, 1262, 1379, 1413, 1221, 1251, 1206, 1262, 1206, 1002, 909, 1357, 980, 1260, 1157, 1473, 1254, 1006, 1381, 1006, 1157, 1493, 1295, 1325, 976, 1146, 1411, 1302, 976, 1036, 608, 1047, 1254, 1086, 1245, 834, 1047, 
gpgpu_n_tot_thrd_icount = 28439904
gpgpu_n_tot_w_icount = 888747
gpgpu_n_stall_shd_mem = 3169911
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 141414
gpgpu_n_mem_write_global = 231642
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 951156
gpgpu_n_store_insn = 346104
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 920886
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3166500
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5158207	W0_Idle:700631	W0_Scoreboard:858549	W1:251178	W2:111503	W3:68568	W4:44654	W5:33161	W6:27925	W7:25129	W8:21859	W9:20994	W10:18195	W11:16392	W12:14529	W13:13698	W14:11677	W15:10261	W16:8385	W17:6576	W18:6071	W19:5322	W20:4335	W21:3594	W22:3891	W23:1989	W24:1878	W25:1396	W26:994	W27:528	W28:331	W29:52	W30:82	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1131312 {8:141414,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9275248 {40:231517,72:38,136:87,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19232304 {136:141414,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1853136 {8:231642,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 268 
maxdqlatency = 0 
maxmflatency = 972 
averagemflatency = 362 
max_icnt2mem_latency = 732 
max_icnt2sh_latency = 270242 
mrq_lat_table:15942 	1590 	543 	1264 	1567 	259 	111 	34 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63776 	271653 	37642 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	12920 	4150 	21142 	150560 	88965 	95053 	341 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	18111 	56982 	61008 	5277 	51 	0 	0 	2 	9 	35 	924 	10180 	23841 	61931 	131754 	2966 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	477 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        26        27        20        30        29        22        28        32        27        30        26        27        30        27        27 
dram[1]:        32        31        25        16        22        19        23        31        32        30        34        34        25        23        16        12 
dram[2]:        18        23        24        16        20        32        32        32        24        23        27        26        28        27        19        18 
dram[3]:        25        17        25        26        28        24        26        27        26        18        20        22        27        26        15        17 
dram[4]:        32        31        16        18        25        20        21        17        32        32        22        22        24        24        30        28 
dram[5]:        28        20        22        20        32        22        23        32        27        26        22        22        25        21        18        28 
maximum service time to same row:
dram[0]:     53446     35256     35123     39655     40050     41291     32510     33688     47619     48280     74459     47842     51415     51943     58346     57581 
dram[1]:     44135     34139     28657     23155     26927     34509     52614     31941     40226     66953     46147     51063     33785     27547     42922     46553 
dram[2]:     45604     51194     38522     37347     29131     28881     61315     45976     21684     40425     63021     63837     51403     51510     62020     65601 
dram[3]:     50504     32929     30054     46820     42446     34392     35574     33571     44189     48072     40195     36075     39178     41481     24028     20091 
dram[4]:     41403     42171     12709     26909     32850     33209     13138     29476     44304     35381     60843     53054     49244     43781     56140     36339 
dram[5]:     28066     38591     36741     33991     36124     31450     52079     39406     21916     38130     35788     72387     29210     29497     50629     67982 
average row accesses per activate:
dram[0]:  5.225000  4.153846  4.452830  3.444444  5.627907  5.951220  4.375000  4.212121  4.689655  3.840580  4.846154  4.731707  5.500000  5.000000  6.909091  7.318182 
dram[1]:  6.677419  6.222222  3.811594  3.246753  4.754717  4.517857  3.727273  4.085714  4.450000  5.019231  4.632653  4.177778  4.243243  4.967742  5.272727  4.942857 
dram[2]:  4.617021  4.540000  4.200000  3.555556  4.258621  4.803922  5.551021  6.190476  3.717949  3.914286  4.902439  5.052631  5.322581  4.486486  5.666667  6.541667 
dram[3]:  3.888889  4.211538  4.407407  5.021739  5.575000  3.952381  4.807017  4.379310  4.375000  4.384615  3.508475  3.979592  6.375000  5.703704  5.600000  4.555555 
dram[4]:  5.775000  5.500000  4.293103  3.915254  5.555555  5.731707  3.444444  4.571429  4.842105  6.069767  4.975610  4.945946  4.542857  4.000000  6.800000  7.238095 
dram[5]:  4.450980  3.806452  4.178571  3.883333  4.631579  4.438597  4.307693  5.211538  4.323529  3.517647  3.803571  4.888889  5.000000  4.794117  4.939394  4.800000 
average row locality = 21311/4652 = 4.581040
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       165       173       198       201       204       198       234       230       223       220       174       178       154       158       152       161 
dram[1]:       168       185       201       201       207       211       233       237       226       219       197       174       157       154       174       173 
dram[2]:       179       184       194       180       199       202       219       219       237       230       183       182       165       165       169       156 
dram[3]:       168       175       196       193       177       199       223       214       237       237       190       179       153       154       168       164 
dram[4]:       187       183       192       186       206       195       230       212       228       223       191       169       156       153       170       152 
dram[5]:       188       190       198       193       208       211       227       226       246       243       195       166       160       163       163       167 
total reads: 18407
bank skew: 246/152 = 1.62
chip skew: 3144/3023 = 1.04
number of total write accesses:
dram[0]:        44        43        38        47        38        46        46        48        49        45        15        16         0         2         0         0 
dram[1]:        39        39        62        49        45        42        54        49        41        42        30        14         0         0         0         0 
dram[2]:        38        43        37        44        48        43        53        41        53        44        18        10         0         1         1         1 
dram[3]:        42        44        42        38        46        50        51        40        43        48        17        16         0         0         0         0 
dram[4]:        44        37        57        45        44        40        49        44        48        38        13        14         3         3         0         0 
dram[5]:        39        46        36        40        56        42        53        45        48        56        18        10         0         0         0         1 
total reads: 2904
min_bank_accesses = 0!
chip skew: 506/475 = 1.07
average mf latency per bank:
dram[0]:       3482      3506      3417      3133      3122      2907      2529      2615      2587      2627      9647      9748     13650     13417     14404     13845
dram[1]:       3593      3367      3055      3290      3042      3150      2597      2639      2810      2796      8210     10442     13775     14391     13010     13225
dram[2]:       3452      3251      3169      3242      2839      2847      2441      2587      2612      2604      9308     10159     13085     13021     13159     13953
dram[3]:       3785      3592      3552      3674      3254      2943      2682      2781      2756      2604      9228     10143     14430     14046     13835     13999
dram[4]:       4272      3436      4153      3375      3836      3020      3344      2686      3227      2652     64364     10674     18396     13990     17890     15027
dram[5]:       3552      3524      3711      3723      2923      3235      2561      2791      2378      2456      9348     11185     13904     13802     14029     13374
maximum mf latency per bank:
dram[0]:        712       724       737       738       797       758       723       751       733       711       708       742       716       769       767       721
dram[1]:        823       756       761       819       840       771       760       743       750       722       754       716       748       796       750       706
dram[2]:        771       735       764       832       835       766       823       766       811       733       841       761       869       802       805       765
dram[3]:        767       744       772       777       745       764       774       766       763       737       962       786       807       706       819       764
dram[4]:        884       707       867       734       856       808       898       765       867       759       972       787       918       797       958       757
dram[5]:        779       796       786       739       768       769       821       737       778       684       754       753       821       781       804       758

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=356717 n_nop=348663 n_act=742 n_pre=726 n_req=3500 n_rd=6046 n_write=540 bw_util=0.03693
n_activity=52995 dram_eff=0.2486
bk0: 330a 354296i bk1: 346a 353997i bk2: 396a 353796i bk3: 402a 353132i bk4: 408a 353952i bk5: 396a 353868i bk6: 468a 353298i bk7: 460a 353007i bk8: 446a 353492i bk9: 440a 353142i bk10: 348a 354500i bk11: 356a 354319i bk12: 308a 354867i bk13: 316a 354658i bk14: 304a 355167i bk15: 322a 354995i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0561397
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=356717 n_nop=348296 n_act=811 n_pre=795 n_req=3623 n_rd=6234 n_write=581 bw_util=0.03821
n_activity=55698 dram_eff=0.2447
bk0: 336a 354598i bk1: 370a 354447i bk2: 402a 353206i bk3: 402a 353157i bk4: 414a 353744i bk5: 422a 353594i bk6: 466a 352854i bk7: 474a 352807i bk8: 452a 353459i bk9: 438a 353645i bk10: 394a 354047i bk11: 348a 354358i bk12: 314a 354764i bk13: 308a 354939i bk14: 348a 354749i bk15: 346a 354924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0416437
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=356717 n_nop=348546 n_act=764 n_pre=748 n_req=3538 n_rd=6126 n_write=533 bw_util=0.03733
n_activity=52718 dram_eff=0.2526
bk0: 358a 354224i bk1: 368a 354090i bk2: 388a 353713i bk3: 360a 353483i bk4: 398a 353580i bk5: 404a 353701i bk6: 438a 353478i bk7: 438a 353638i bk8: 474a 352823i bk9: 460a 352991i bk10: 366a 354289i bk11: 364a 354351i bk12: 330a 354751i bk13: 330a 354570i bk14: 338a 354954i bk15: 312a 355212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0614465
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=356717 n_nop=348585 n_act=778 n_pre=762 n_req=3504 n_rd=6054 n_write=538 bw_util=0.03696
n_activity=54842 dram_eff=0.2404
bk0: 336a 354060i bk1: 350a 354120i bk2: 392a 353899i bk3: 386a 354142i bk4: 354a 354237i bk5: 398a 353439i bk6: 446a 353451i bk7: 428a 353456i bk8: 474a 353309i bk9: 474a 353197i bk10: 380a 353916i bk11: 358a 354152i bk12: 306a 355156i bk13: 308a 355099i bk14: 336a 355043i bk15: 328a 355043i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0393001
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=356717 n_nop=348690 n_act=718 n_pre=702 n_req=3512 n_rd=6066 n_write=541 bw_util=0.03704
n_activity=54725 dram_eff=0.2415
bk0: 374a 354331i bk1: 366a 354243i bk2: 384a 353728i bk3: 372a 353420i bk4: 412a 354079i bk5: 390a 354045i bk6: 460a 352481i bk7: 424a 353474i bk8: 456a 353523i bk9: 446a 354006i bk10: 382a 354441i bk11: 338a 354484i bk12: 312a 354711i bk13: 306a 354495i bk14: 340a 355073i bk15: 304a 355159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0506115
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=356717 n_nop=348205 n_act=839 n_pre=823 n_req=3634 n_rd=6288 n_write=562 bw_util=0.03841
n_activity=57402 dram_eff=0.2387
bk0: 376a 354064i bk1: 380a 353614i bk2: 396a 353694i bk3: 386a 353775i bk4: 416a 353357i bk5: 422a 353526i bk6: 454a 353241i bk7: 452a 353506i bk8: 492a 353222i bk9: 486a 352650i bk10: 390a 353935i bk11: 332a 354695i bk12: 320a 354956i bk13: 326a 354855i bk14: 326a 354877i bk15: 334a 354964i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0417278

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28685, Miss = 1504, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 227
L2_cache_bank[1]: Access = 29105, Miss = 1519, Miss_rate = 0.052, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[2]: Access = 28942, Miss = 1563, Miss_rate = 0.054, Pending_hits = 14, Reservation_fails = 115
L2_cache_bank[3]: Access = 29565, Miss = 1554, Miss_rate = 0.053, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[4]: Access = 28436, Miss = 1545, Miss_rate = 0.054, Pending_hits = 3, Reservation_fails = 21
L2_cache_bank[5]: Access = 28739, Miss = 1518, Miss_rate = 0.053, Pending_hits = 6, Reservation_fails = 219
L2_cache_bank[6]: Access = 29277, Miss = 1512, Miss_rate = 0.052, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 29269, Miss = 1515, Miss_rate = 0.052, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 52785, Miss = 1560, Miss_rate = 0.030, Pending_hits = 5, Reservation_fails = 51
L2_cache_bank[9]: Access = 29102, Miss = 1473, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 104
L2_cache_bank[10]: Access = 29702, Miss = 1585, Miss_rate = 0.053, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[11]: Access = 29524, Miss = 1559, Miss_rate = 0.053, Pending_hits = 3, Reservation_fails = 0
L2_total_cache_accesses = 373131
L2_total_cache_misses = 18407
L2_total_cache_miss_rate = 0.0493
L2_total_cache_pending_hits = 84
L2_total_cache_reservation_fails = 737
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125450
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15945
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 395
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 229129
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 56
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2457
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.226
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=939057
icnt_total_pkts_simt_to_mem=605072
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 64.4401
	minimum = 6
	maximum = 592
Network latency average = 35.9625
	minimum = 6
	maximum = 424
Slowest packet = 59420
Flit latency average = 29.7916
	minimum = 6
	maximum = 423
Slowest flit = 124051
Fragmentation average = 0.0673955
	minimum = 0
	maximum = 342
Injected packet rate average = 0.11269
	minimum = 0.0973412 (at node 9)
	maximum = 0.203693 (at node 23)
Accepted packet rate average = 0.11269
	minimum = 0.0973412 (at node 9)
	maximum = 0.203693 (at node 23)
Injected flit rate average = 0.233478
	minimum = 0.157967 (at node 9)
	maximum = 0.392801 (at node 23)
Accepted flit rate average= 0.233478
	minimum = 0.187351 (at node 19)
	maximum = 0.360222 (at node 23)
Injected packet length average = 2.07186
Accepted packet length average = 2.07186
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.2986 (5 samples)
	minimum = 6 (5 samples)
	maximum = 226.4 (5 samples)
Network latency average = 18.7228 (5 samples)
	minimum = 6 (5 samples)
	maximum = 165.8 (5 samples)
Flit latency average = 15.8632 (5 samples)
	minimum = 6 (5 samples)
	maximum = 163.2 (5 samples)
Fragmentation average = 0.0156022 (5 samples)
	minimum = 0 (5 samples)
	maximum = 97.6 (5 samples)
Injected packet rate average = 0.0442345 (5 samples)
	minimum = 0.0327553 (5 samples)
	maximum = 0.108372 (5 samples)
Accepted packet rate average = 0.0442345 (5 samples)
	minimum = 0.0327553 (5 samples)
	maximum = 0.108372 (5 samples)
Injected flit rate average = 0.0930031 (5 samples)
	minimum = 0.0519303 (5 samples)
	maximum = 0.191286 (5 samples)
Accepted flit rate average = 0.0930031 (5 samples)
	minimum = 0.0659239 (5 samples)
	maximum = 0.205297 (5 samples)
Injected packet size average = 2.1025 (5 samples)
Accepted packet size average = 2.1025 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 26 sec (326 sec)
gpgpu_simulation_rate = 24755 (inst/sec)
gpgpu_simulation_rate = 828 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,270243)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,270243)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,270243)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,270243)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,270243)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,270243)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,270243)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(8,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(9,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(61,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(59,0,0) tid=(126,0,0)
GPGPU-Sim uArch: cycles simulated: 270743  inst.: 8407069 (ipc=673.6) sim_rate=25631 (inst/sec) elapsed = 0:0:05:28 / Tue Apr 16 16:57:15 2019
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(8,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 271243  inst.: 8461185 (ipc=390.9) sim_rate=25717 (inst/sec) elapsed = 0:0:05:29 / Tue Apr 16 16:57:16 2019
GPGPU-Sim uArch: cycles simulated: 272243  inst.: 8512607 (ipc=221.2) sim_rate=25795 (inst/sec) elapsed = 0:0:05:30 / Tue Apr 16 16:57:17 2019
GPGPU-Sim uArch: cycles simulated: 272743  inst.: 8520623 (ipc=180.1) sim_rate=25742 (inst/sec) elapsed = 0:0:05:31 / Tue Apr 16 16:57:18 2019
GPGPU-Sim uArch: cycles simulated: 273743  inst.: 8529125 (ipc=131.1) sim_rate=25690 (inst/sec) elapsed = 0:0:05:32 / Tue Apr 16 16:57:19 2019
GPGPU-Sim uArch: cycles simulated: 274243  inst.: 8535203 (ipc=116.2) sim_rate=25631 (inst/sec) elapsed = 0:0:05:33 / Tue Apr 16 16:57:20 2019
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(5,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 275243  inst.: 8556467 (ipc=97.2) sim_rate=25618 (inst/sec) elapsed = 0:0:05:34 / Tue Apr 16 16:57:21 2019
GPGPU-Sim uArch: cycles simulated: 276243  inst.: 8573765 (ipc=83.9) sim_rate=25593 (inst/sec) elapsed = 0:0:05:35 / Tue Apr 16 16:57:22 2019
GPGPU-Sim uArch: cycles simulated: 276743  inst.: 8581872 (ipc=78.7) sim_rate=25541 (inst/sec) elapsed = 0:0:05:36 / Tue Apr 16 16:57:23 2019
GPGPU-Sim uArch: cycles simulated: 277743  inst.: 8593483 (ipc=69.8) sim_rate=25499 (inst/sec) elapsed = 0:0:05:37 / Tue Apr 16 16:57:24 2019
GPGPU-Sim uArch: cycles simulated: 278743  inst.: 8608146 (ipc=63.3) sim_rate=25467 (inst/sec) elapsed = 0:0:05:38 / Tue Apr 16 16:57:25 2019
GPGPU-Sim uArch: cycles simulated: 279243  inst.: 8616409 (ipc=60.7) sim_rate=25417 (inst/sec) elapsed = 0:0:05:39 / Tue Apr 16 16:57:26 2019
GPGPU-Sim uArch: cycles simulated: 280243  inst.: 8631773 (ipc=56.1) sim_rate=25387 (inst/sec) elapsed = 0:0:05:40 / Tue Apr 16 16:57:27 2019
GPGPU-Sim uArch: cycles simulated: 280743  inst.: 8639362 (ipc=54.2) sim_rate=25335 (inst/sec) elapsed = 0:0:05:41 / Tue Apr 16 16:57:28 2019
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(9,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 281743  inst.: 8653534 (ipc=50.7) sim_rate=25302 (inst/sec) elapsed = 0:0:05:42 / Tue Apr 16 16:57:29 2019
GPGPU-Sim uArch: cycles simulated: 282743  inst.: 8671064 (ipc=48.1) sim_rate=25280 (inst/sec) elapsed = 0:0:05:43 / Tue Apr 16 16:57:30 2019
GPGPU-Sim uArch: cycles simulated: 283243  inst.: 8680436 (ipc=46.9) sim_rate=25233 (inst/sec) elapsed = 0:0:05:44 / Tue Apr 16 16:57:31 2019
GPGPU-Sim uArch: cycles simulated: 284243  inst.: 8696618 (ipc=44.7) sim_rate=25207 (inst/sec) elapsed = 0:0:05:45 / Tue Apr 16 16:57:32 2019
GPGPU-Sim uArch: cycles simulated: 284743  inst.: 8704229 (ipc=43.7) sim_rate=25156 (inst/sec) elapsed = 0:0:05:46 / Tue Apr 16 16:57:33 2019
GPGPU-Sim uArch: cycles simulated: 285743  inst.: 8721290 (ipc=42.0) sim_rate=25133 (inst/sec) elapsed = 0:0:05:47 / Tue Apr 16 16:57:34 2019
GPGPU-Sim uArch: cycles simulated: 286243  inst.: 8729222 (ipc=41.2) sim_rate=25083 (inst/sec) elapsed = 0:0:05:48 / Tue Apr 16 16:57:35 2019
GPGPU-Sim uArch: cycles simulated: 287243  inst.: 8743958 (ipc=39.6) sim_rate=25054 (inst/sec) elapsed = 0:0:05:49 / Tue Apr 16 16:57:36 2019
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(8,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 288243  inst.: 8760889 (ipc=38.4) sim_rate=25031 (inst/sec) elapsed = 0:0:05:50 / Tue Apr 16 16:57:37 2019
GPGPU-Sim uArch: cycles simulated: 288743  inst.: 8770067 (ipc=37.8) sim_rate=24985 (inst/sec) elapsed = 0:0:05:51 / Tue Apr 16 16:57:38 2019
GPGPU-Sim uArch: cycles simulated: 289743  inst.: 8784864 (ipc=36.6) sim_rate=24957 (inst/sec) elapsed = 0:0:05:52 / Tue Apr 16 16:57:39 2019
GPGPU-Sim uArch: cycles simulated: 290243  inst.: 8792715 (ipc=36.1) sim_rate=24908 (inst/sec) elapsed = 0:0:05:53 / Tue Apr 16 16:57:40 2019
GPGPU-Sim uArch: cycles simulated: 291243  inst.: 8808595 (ipc=35.2) sim_rate=24883 (inst/sec) elapsed = 0:0:05:54 / Tue Apr 16 16:57:41 2019
GPGPU-Sim uArch: cycles simulated: 291743  inst.: 8816661 (ipc=34.7) sim_rate=24835 (inst/sec) elapsed = 0:0:05:55 / Tue Apr 16 16:57:42 2019
GPGPU-Sim uArch: cycles simulated: 292743  inst.: 8832866 (ipc=33.9) sim_rate=24811 (inst/sec) elapsed = 0:0:05:56 / Tue Apr 16 16:57:43 2019
GPGPU-Sim uArch: cycles simulated: 293243  inst.: 8838751 (ipc=33.4) sim_rate=24758 (inst/sec) elapsed = 0:0:05:57 / Tue Apr 16 16:57:44 2019
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(14,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 294243  inst.: 8854059 (ipc=32.7) sim_rate=24732 (inst/sec) elapsed = 0:0:05:58 / Tue Apr 16 16:57:45 2019
GPGPU-Sim uArch: cycles simulated: 294743  inst.: 8860838 (ipc=32.3) sim_rate=24682 (inst/sec) elapsed = 0:0:05:59 / Tue Apr 16 16:57:46 2019
GPGPU-Sim uArch: cycles simulated: 295743  inst.: 8873651 (ipc=31.5) sim_rate=24649 (inst/sec) elapsed = 0:0:06:00 / Tue Apr 16 16:57:47 2019
GPGPU-Sim uArch: cycles simulated: 296743  inst.: 8888578 (ipc=30.9) sim_rate=24622 (inst/sec) elapsed = 0:0:06:01 / Tue Apr 16 16:57:48 2019
GPGPU-Sim uArch: cycles simulated: 297743  inst.: 8903271 (ipc=30.3) sim_rate=24594 (inst/sec) elapsed = 0:0:06:02 / Tue Apr 16 16:57:49 2019
GPGPU-Sim uArch: cycles simulated: 298243  inst.: 8911280 (ipc=30.0) sim_rate=24548 (inst/sec) elapsed = 0:0:06:03 / Tue Apr 16 16:57:50 2019
GPGPU-Sim uArch: cycles simulated: 299243  inst.: 8925334 (ipc=29.5) sim_rate=24520 (inst/sec) elapsed = 0:0:06:04 / Tue Apr 16 16:57:51 2019
GPGPU-Sim uArch: cycles simulated: 300243  inst.: 8938991 (ipc=29.0) sim_rate=24490 (inst/sec) elapsed = 0:0:06:05 / Tue Apr 16 16:57:52 2019
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(40,0,0) tid=(11,0,0)
GPGPU-Sim uArch: cycles simulated: 300743  inst.: 8945984 (ipc=28.7) sim_rate=24442 (inst/sec) elapsed = 0:0:06:06 / Tue Apr 16 16:57:53 2019
GPGPU-Sim uArch: cycles simulated: 301243  inst.: 8955450 (ipc=28.6) sim_rate=24401 (inst/sec) elapsed = 0:0:06:07 / Tue Apr 16 16:57:54 2019
GPGPU-Sim uArch: cycles simulated: 302243  inst.: 8970477 (ipc=28.1) sim_rate=24376 (inst/sec) elapsed = 0:0:06:08 / Tue Apr 16 16:57:55 2019
GPGPU-Sim uArch: cycles simulated: 302743  inst.: 8979126 (ipc=28.0) sim_rate=24333 (inst/sec) elapsed = 0:0:06:09 / Tue Apr 16 16:57:56 2019
GPGPU-Sim uArch: cycles simulated: 303243  inst.: 8987602 (ipc=27.8) sim_rate=24290 (inst/sec) elapsed = 0:0:06:10 / Tue Apr 16 16:57:57 2019
GPGPU-Sim uArch: cycles simulated: 304243  inst.: 9002300 (ipc=27.4) sim_rate=24264 (inst/sec) elapsed = 0:0:06:11 / Tue Apr 16 16:57:58 2019
GPGPU-Sim uArch: cycles simulated: 304743  inst.: 9010585 (ipc=27.3) sim_rate=24222 (inst/sec) elapsed = 0:0:06:12 / Tue Apr 16 16:57:59 2019
GPGPU-Sim uArch: cycles simulated: 305743  inst.: 9025053 (ipc=26.9) sim_rate=24195 (inst/sec) elapsed = 0:0:06:13 / Tue Apr 16 16:58:00 2019
GPGPU-Sim uArch: cycles simulated: 306243  inst.: 9033251 (ipc=26.7) sim_rate=24153 (inst/sec) elapsed = 0:0:06:14 / Tue Apr 16 16:58:01 2019
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(10,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 307243  inst.: 9048529 (ipc=26.4) sim_rate=24129 (inst/sec) elapsed = 0:0:06:15 / Tue Apr 16 16:58:02 2019
GPGPU-Sim uArch: cycles simulated: 308243  inst.: 9064962 (ipc=26.2) sim_rate=24108 (inst/sec) elapsed = 0:0:06:16 / Tue Apr 16 16:58:03 2019
GPGPU-Sim uArch: cycles simulated: 308743  inst.: 9072397 (ipc=26.0) sim_rate=24064 (inst/sec) elapsed = 0:0:06:17 / Tue Apr 16 16:58:04 2019
GPGPU-Sim uArch: cycles simulated: 309743  inst.: 9087540 (ipc=25.8) sim_rate=24041 (inst/sec) elapsed = 0:0:06:18 / Tue Apr 16 16:58:05 2019
GPGPU-Sim uArch: cycles simulated: 310243  inst.: 9095490 (ipc=25.6) sim_rate=23998 (inst/sec) elapsed = 0:0:06:19 / Tue Apr 16 16:58:06 2019
GPGPU-Sim uArch: cycles simulated: 311243  inst.: 9112127 (ipc=25.4) sim_rate=23979 (inst/sec) elapsed = 0:0:06:20 / Tue Apr 16 16:58:07 2019
GPGPU-Sim uArch: cycles simulated: 311743  inst.: 9120608 (ipc=25.3) sim_rate=23938 (inst/sec) elapsed = 0:0:06:21 / Tue Apr 16 16:58:08 2019
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(5,0,0) tid=(252,0,0)
GPGPU-Sim uArch: cycles simulated: 312743  inst.: 9137822 (ipc=25.1) sim_rate=23921 (inst/sec) elapsed = 0:0:06:22 / Tue Apr 16 16:58:09 2019
GPGPU-Sim uArch: cycles simulated: 313243  inst.: 9144767 (ipc=25.0) sim_rate=23876 (inst/sec) elapsed = 0:0:06:23 / Tue Apr 16 16:58:10 2019
GPGPU-Sim uArch: cycles simulated: 313743  inst.: 9153179 (ipc=24.9) sim_rate=23836 (inst/sec) elapsed = 0:0:06:24 / Tue Apr 16 16:58:11 2019
GPGPU-Sim uArch: cycles simulated: 314743  inst.: 9167174 (ipc=24.6) sim_rate=23810 (inst/sec) elapsed = 0:0:06:25 / Tue Apr 16 16:58:12 2019
GPGPU-Sim uArch: cycles simulated: 315243  inst.: 9172979 (ipc=24.5) sim_rate=23764 (inst/sec) elapsed = 0:0:06:26 / Tue Apr 16 16:58:13 2019
GPGPU-Sim uArch: cycles simulated: 316243  inst.: 9188555 (ipc=24.3) sim_rate=23743 (inst/sec) elapsed = 0:0:06:27 / Tue Apr 16 16:58:14 2019
GPGPU-Sim uArch: cycles simulated: 316743  inst.: 9196011 (ipc=24.2) sim_rate=23701 (inst/sec) elapsed = 0:0:06:28 / Tue Apr 16 16:58:15 2019
GPGPU-Sim uArch: cycles simulated: 317743  inst.: 9212215 (ipc=24.0) sim_rate=23681 (inst/sec) elapsed = 0:0:06:29 / Tue Apr 16 16:58:16 2019
GPGPU-Sim uArch: cycles simulated: 318243  inst.: 9220063 (ipc=24.0) sim_rate=23641 (inst/sec) elapsed = 0:0:06:30 / Tue Apr 16 16:58:17 2019
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(8,0,0) tid=(253,0,0)
GPGPU-Sim uArch: cycles simulated: 319243  inst.: 9236687 (ipc=23.8) sim_rate=23623 (inst/sec) elapsed = 0:0:06:31 / Tue Apr 16 16:58:18 2019
GPGPU-Sim uArch: cycles simulated: 319743  inst.: 9244558 (ipc=23.7) sim_rate=23583 (inst/sec) elapsed = 0:0:06:32 / Tue Apr 16 16:58:19 2019
GPGPU-Sim uArch: cycles simulated: 320743  inst.: 9261675 (ipc=23.6) sim_rate=23566 (inst/sec) elapsed = 0:0:06:33 / Tue Apr 16 16:58:20 2019
GPGPU-Sim uArch: cycles simulated: 321243  inst.: 9269503 (ipc=23.5) sim_rate=23526 (inst/sec) elapsed = 0:0:06:34 / Tue Apr 16 16:58:21 2019
GPGPU-Sim uArch: cycles simulated: 322243  inst.: 9287161 (ipc=23.4) sim_rate=23511 (inst/sec) elapsed = 0:0:06:35 / Tue Apr 16 16:58:22 2019
GPGPU-Sim uArch: cycles simulated: 322743  inst.: 9296933 (ipc=23.4) sim_rate=23477 (inst/sec) elapsed = 0:0:06:36 / Tue Apr 16 16:58:23 2019
GPGPU-Sim uArch: cycles simulated: 323743  inst.: 9313452 (ipc=23.2) sim_rate=23459 (inst/sec) elapsed = 0:0:06:37 / Tue Apr 16 16:58:24 2019
GPGPU-Sim uArch: cycles simulated: 324243  inst.: 9321134 (ipc=23.2) sim_rate=23419 (inst/sec) elapsed = 0:0:06:38 / Tue Apr 16 16:58:25 2019
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(85,0,0) tid=(8,0,0)
GPGPU-Sim uArch: cycles simulated: 325243  inst.: 9333795 (ipc=23.0) sim_rate=23392 (inst/sec) elapsed = 0:0:06:39 / Tue Apr 16 16:58:26 2019
GPGPU-Sim uArch: cycles simulated: 325743  inst.: 9341488 (ipc=22.9) sim_rate=23353 (inst/sec) elapsed = 0:0:06:40 / Tue Apr 16 16:58:27 2019
GPGPU-Sim uArch: cycles simulated: 326743  inst.: 9361058 (ipc=22.8) sim_rate=23344 (inst/sec) elapsed = 0:0:06:41 / Tue Apr 16 16:58:28 2019
GPGPU-Sim uArch: cycles simulated: 327243  inst.: 9368731 (ipc=22.8) sim_rate=23305 (inst/sec) elapsed = 0:0:06:42 / Tue Apr 16 16:58:29 2019
GPGPU-Sim uArch: cycles simulated: 328243  inst.: 9384479 (ipc=22.7) sim_rate=23286 (inst/sec) elapsed = 0:0:06:43 / Tue Apr 16 16:58:30 2019
GPGPU-Sim uArch: cycles simulated: 328743  inst.: 9393841 (ipc=22.6) sim_rate=23252 (inst/sec) elapsed = 0:0:06:44 / Tue Apr 16 16:58:31 2019
GPGPU-Sim uArch: cycles simulated: 329743  inst.: 9409097 (ipc=22.5) sim_rate=23232 (inst/sec) elapsed = 0:0:06:45 / Tue Apr 16 16:58:32 2019
GPGPU-Sim uArch: cycles simulated: 330243  inst.: 9417388 (ipc=22.5) sim_rate=23195 (inst/sec) elapsed = 0:0:06:46 / Tue Apr 16 16:58:33 2019
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(81,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 331243  inst.: 9434130 (ipc=22.4) sim_rate=23179 (inst/sec) elapsed = 0:0:06:47 / Tue Apr 16 16:58:34 2019
GPGPU-Sim uArch: cycles simulated: 331743  inst.: 9441852 (ipc=22.3) sim_rate=23141 (inst/sec) elapsed = 0:0:06:48 / Tue Apr 16 16:58:35 2019
GPGPU-Sim uArch: cycles simulated: 332743  inst.: 9456588 (ipc=22.2) sim_rate=23121 (inst/sec) elapsed = 0:0:06:49 / Tue Apr 16 16:58:36 2019
GPGPU-Sim uArch: cycles simulated: 333243  inst.: 9464410 (ipc=22.1) sim_rate=23083 (inst/sec) elapsed = 0:0:06:50 / Tue Apr 16 16:58:37 2019
GPGPU-Sim uArch: cycles simulated: 334243  inst.: 9481145 (ipc=22.0) sim_rate=23068 (inst/sec) elapsed = 0:0:06:51 / Tue Apr 16 16:58:38 2019
GPGPU-Sim uArch: cycles simulated: 335243  inst.: 9498062 (ipc=22.0) sim_rate=23053 (inst/sec) elapsed = 0:0:06:52 / Tue Apr 16 16:58:39 2019
GPGPU-Sim uArch: cycles simulated: 335743  inst.: 9505946 (ipc=21.9) sim_rate=23016 (inst/sec) elapsed = 0:0:06:53 / Tue Apr 16 16:58:40 2019
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(73,0,0) tid=(22,0,0)
GPGPU-Sim uArch: cycles simulated: 336743  inst.: 9522277 (ipc=21.8) sim_rate=23000 (inst/sec) elapsed = 0:0:06:54 / Tue Apr 16 16:58:41 2019
GPGPU-Sim uArch: cycles simulated: 337743  inst.: 9537662 (ipc=21.7) sim_rate=22982 (inst/sec) elapsed = 0:0:06:55 / Tue Apr 16 16:58:42 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (67666,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(67667,270243)
GPGPU-Sim uArch: cycles simulated: 338243  inst.: 9547867 (ipc=21.7) sim_rate=22951 (inst/sec) elapsed = 0:0:06:56 / Tue Apr 16 16:58:43 2019
GPGPU-Sim uArch: cycles simulated: 339243  inst.: 9561458 (ipc=21.6) sim_rate=22929 (inst/sec) elapsed = 0:0:06:57 / Tue Apr 16 16:58:44 2019
GPGPU-Sim uArch: cycles simulated: 340243  inst.: 9573568 (ipc=21.5) sim_rate=22903 (inst/sec) elapsed = 0:0:06:58 / Tue Apr 16 16:58:45 2019
GPGPU-Sim uArch: cycles simulated: 340743  inst.: 9579886 (ipc=21.4) sim_rate=22863 (inst/sec) elapsed = 0:0:06:59 / Tue Apr 16 16:58:46 2019
GPGPU-Sim uArch: cycles simulated: 341743  inst.: 9597060 (ipc=21.4) sim_rate=22850 (inst/sec) elapsed = 0:0:07:00 / Tue Apr 16 16:58:47 2019
GPGPU-Sim uArch: cycles simulated: 342243  inst.: 9604929 (ipc=21.3) sim_rate=22814 (inst/sec) elapsed = 0:0:07:01 / Tue Apr 16 16:58:48 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (72396,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(72397,270243)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(25,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 343243  inst.: 9622263 (ipc=21.3) sim_rate=22801 (inst/sec) elapsed = 0:0:07:02 / Tue Apr 16 16:58:49 2019
GPGPU-Sim uArch: cycles simulated: 343743  inst.: 9630090 (ipc=21.2) sim_rate=22766 (inst/sec) elapsed = 0:0:07:03 / Tue Apr 16 16:58:50 2019
GPGPU-Sim uArch: cycles simulated: 344743  inst.: 9643423 (ipc=21.1) sim_rate=22743 (inst/sec) elapsed = 0:0:07:04 / Tue Apr 16 16:58:51 2019
GPGPU-Sim uArch: cycles simulated: 345743  inst.: 9658603 (ipc=21.0) sim_rate=22726 (inst/sec) elapsed = 0:0:07:05 / Tue Apr 16 16:58:52 2019
GPGPU-Sim uArch: cycles simulated: 346743  inst.: 9674362 (ipc=21.0) sim_rate=22709 (inst/sec) elapsed = 0:0:07:06 / Tue Apr 16 16:58:53 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (76856,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(76857,270243)
GPGPU-Sim uArch: cycles simulated: 347243  inst.: 9682176 (ipc=20.9) sim_rate=22674 (inst/sec) elapsed = 0:0:07:07 / Tue Apr 16 16:58:54 2019
GPGPU-Sim uArch: cycles simulated: 348243  inst.: 9697713 (ipc=20.9) sim_rate=22658 (inst/sec) elapsed = 0:0:07:08 / Tue Apr 16 16:58:55 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (78632,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(78633,270243)
GPGPU-Sim uArch: cycles simulated: 349243  inst.: 9713183 (ipc=20.8) sim_rate=22641 (inst/sec) elapsed = 0:0:07:09 / Tue Apr 16 16:58:56 2019
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(60,0,0) tid=(142,0,0)
GPGPU-Sim uArch: cycles simulated: 349743  inst.: 9719972 (ipc=20.8) sim_rate=22604 (inst/sec) elapsed = 0:0:07:10 / Tue Apr 16 16:58:57 2019
GPGPU-Sim uArch: cycles simulated: 350743  inst.: 9736381 (ipc=20.7) sim_rate=22590 (inst/sec) elapsed = 0:0:07:11 / Tue Apr 16 16:58:58 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (80842,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(80843,270243)
GPGPU-Sim uArch: cycles simulated: 351243  inst.: 9746463 (ipc=20.7) sim_rate=22561 (inst/sec) elapsed = 0:0:07:12 / Tue Apr 16 16:58:59 2019
GPGPU-Sim uArch: cycles simulated: 352243  inst.: 9761334 (ipc=20.6) sim_rate=22543 (inst/sec) elapsed = 0:0:07:13 / Tue Apr 16 16:59:00 2019
GPGPU-Sim uArch: cycles simulated: 352743  inst.: 9770750 (ipc=20.6) sim_rate=22513 (inst/sec) elapsed = 0:0:07:14 / Tue Apr 16 16:59:01 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (82672,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(82673,270243)
GPGPU-Sim uArch: cycles simulated: 353743  inst.: 9790724 (ipc=20.6) sim_rate=22507 (inst/sec) elapsed = 0:0:07:15 / Tue Apr 16 16:59:02 2019
GPGPU-Sim uArch: cycles simulated: 354243  inst.: 9799352 (ipc=20.6) sim_rate=22475 (inst/sec) elapsed = 0:0:07:16 / Tue Apr 16 16:59:03 2019
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(84,0,0) tid=(206,0,0)
GPGPU-Sim uArch: cycles simulated: 355243  inst.: 9814506 (ipc=20.5) sim_rate=22458 (inst/sec) elapsed = 0:0:07:17 / Tue Apr 16 16:59:04 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (85507,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(85508,270243)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (85520,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(85521,270243)
GPGPU-Sim uArch: cycles simulated: 356243  inst.: 9831560 (ipc=20.5) sim_rate=22446 (inst/sec) elapsed = 0:0:07:18 / Tue Apr 16 16:59:05 2019
GPGPU-Sim uArch: cycles simulated: 356743  inst.: 9837836 (ipc=20.4) sim_rate=22409 (inst/sec) elapsed = 0:0:07:19 / Tue Apr 16 16:59:06 2019
GPGPU-Sim uArch: cycles simulated: 357743  inst.: 9852860 (ipc=20.4) sim_rate=22392 (inst/sec) elapsed = 0:0:07:20 / Tue Apr 16 16:59:07 2019
GPGPU-Sim uArch: cycles simulated: 358243  inst.: 9859079 (ipc=20.3) sim_rate=22356 (inst/sec) elapsed = 0:0:07:21 / Tue Apr 16 16:59:08 2019
GPGPU-Sim uArch: cycles simulated: 359243  inst.: 9873142 (ipc=20.3) sim_rate=22337 (inst/sec) elapsed = 0:0:07:22 / Tue Apr 16 16:59:09 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (89266,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(89267,270243)
GPGPU-Sim uArch: cycles simulated: 359743  inst.: 9883079 (ipc=20.3) sim_rate=22309 (inst/sec) elapsed = 0:0:07:23 / Tue Apr 16 16:59:10 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (89835,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(89836,270243)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (89897,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(89898,270243)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (90364,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(90365,270243)
GPGPU-Sim uArch: cycles simulated: 360743  inst.: 9906070 (ipc=20.3) sim_rate=22310 (inst/sec) elapsed = 0:0:07:24 / Tue Apr 16 16:59:11 2019
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(17,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (90772,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(90773,270243)
GPGPU-Sim uArch: cycles simulated: 361243  inst.: 9916639 (ipc=20.3) sim_rate=22284 (inst/sec) elapsed = 0:0:07:25 / Tue Apr 16 16:59:12 2019
GPGPU-Sim uArch: cycles simulated: 362243  inst.: 9931571 (ipc=20.2) sim_rate=22268 (inst/sec) elapsed = 0:0:07:26 / Tue Apr 16 16:59:13 2019
GPGPU-Sim uArch: cycles simulated: 362743  inst.: 9942823 (ipc=20.2) sim_rate=22243 (inst/sec) elapsed = 0:0:07:27 / Tue Apr 16 16:59:14 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (92812,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(92813,270243)
GPGPU-Sim uArch: cycles simulated: 363743  inst.: 9963234 (ipc=20.2) sim_rate=22239 (inst/sec) elapsed = 0:0:07:28 / Tue Apr 16 16:59:15 2019
GPGPU-Sim uArch: cycles simulated: 364243  inst.: 9971042 (ipc=20.2) sim_rate=22207 (inst/sec) elapsed = 0:0:07:29 / Tue Apr 16 16:59:16 2019
GPGPU-Sim uArch: cycles simulated: 365243  inst.: 9986986 (ipc=20.2) sim_rate=22193 (inst/sec) elapsed = 0:0:07:30 / Tue Apr 16 16:59:17 2019
GPGPU-Sim uArch: cycles simulated: 366243  inst.: 10001210 (ipc=20.1) sim_rate=22175 (inst/sec) elapsed = 0:0:07:31 / Tue Apr 16 16:59:18 2019
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(86,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (96396,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(96397,270243)
GPGPU-Sim uArch: cycles simulated: 366743  inst.: 10009435 (ipc=20.1) sim_rate=22144 (inst/sec) elapsed = 0:0:07:32 / Tue Apr 16 16:59:19 2019
GPGPU-Sim uArch: cycles simulated: 367743  inst.: 10025840 (ipc=20.1) sim_rate=22132 (inst/sec) elapsed = 0:0:07:33 / Tue Apr 16 16:59:20 2019
GPGPU-Sim uArch: cycles simulated: 368243  inst.: 10032671 (ipc=20.0) sim_rate=22098 (inst/sec) elapsed = 0:0:07:34 / Tue Apr 16 16:59:21 2019
GPGPU-Sim uArch: cycles simulated: 369243  inst.: 10052903 (ipc=20.0) sim_rate=22094 (inst/sec) elapsed = 0:0:07:35 / Tue Apr 16 16:59:22 2019
GPGPU-Sim uArch: cycles simulated: 370243  inst.: 10069345 (ipc=20.0) sim_rate=22081 (inst/sec) elapsed = 0:0:07:36 / Tue Apr 16 16:59:23 2019
GPGPU-Sim uArch: cycles simulated: 371243  inst.: 10083929 (ipc=19.9) sim_rate=22065 (inst/sec) elapsed = 0:0:07:37 / Tue Apr 16 16:59:24 2019
GPGPU-Sim uArch: cycles simulated: 371743  inst.: 10091574 (ipc=19.9) sim_rate=22034 (inst/sec) elapsed = 0:0:07:38 / Tue Apr 16 16:59:25 2019
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(22,0,0) tid=(174,0,0)
GPGPU-Sim uArch: cycles simulated: 372743  inst.: 10106428 (ipc=19.9) sim_rate=22018 (inst/sec) elapsed = 0:0:07:39 / Tue Apr 16 16:59:26 2019
GPGPU-Sim uArch: cycles simulated: 373743  inst.: 10122516 (ipc=19.8) sim_rate=22005 (inst/sec) elapsed = 0:0:07:40 / Tue Apr 16 16:59:27 2019
GPGPU-Sim uArch: cycles simulated: 374743  inst.: 10138361 (ipc=19.8) sim_rate=21992 (inst/sec) elapsed = 0:0:07:41 / Tue Apr 16 16:59:28 2019
GPGPU-Sim uArch: cycles simulated: 375243  inst.: 10145802 (ipc=19.8) sim_rate=21960 (inst/sec) elapsed = 0:0:07:42 / Tue Apr 16 16:59:29 2019
GPGPU-Sim uArch: cycles simulated: 376243  inst.: 10162758 (ipc=19.7) sim_rate=21949 (inst/sec) elapsed = 0:0:07:43 / Tue Apr 16 16:59:30 2019
GPGPU-Sim uArch: cycles simulated: 377243  inst.: 10179128 (ipc=19.7) sim_rate=21937 (inst/sec) elapsed = 0:0:07:44 / Tue Apr 16 16:59:31 2019
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(103,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 378243  inst.: 10194952 (ipc=19.7) sim_rate=21924 (inst/sec) elapsed = 0:0:07:45 / Tue Apr 16 16:59:32 2019
GPGPU-Sim uArch: cycles simulated: 379243  inst.: 10211953 (ipc=19.6) sim_rate=21914 (inst/sec) elapsed = 0:0:07:46 / Tue Apr 16 16:59:33 2019
GPGPU-Sim uArch: cycles simulated: 380243  inst.: 10227373 (ipc=19.6) sim_rate=21900 (inst/sec) elapsed = 0:0:07:47 / Tue Apr 16 16:59:34 2019
GPGPU-Sim uArch: cycles simulated: 381243  inst.: 10243979 (ipc=19.6) sim_rate=21888 (inst/sec) elapsed = 0:0:07:48 / Tue Apr 16 16:59:35 2019
GPGPU-Sim uArch: cycles simulated: 381743  inst.: 10253849 (ipc=19.6) sim_rate=21863 (inst/sec) elapsed = 0:0:07:49 / Tue Apr 16 16:59:36 2019
GPGPU-Sim uArch: cycles simulated: 382743  inst.: 10271345 (ipc=19.6) sim_rate=21853 (inst/sec) elapsed = 0:0:07:50 / Tue Apr 16 16:59:37 2019
GPGPU-Sim uArch: cycles simulated: 383743  inst.: 10287011 (ipc=19.5) sim_rate=21840 (inst/sec) elapsed = 0:0:07:51 / Tue Apr 16 16:59:38 2019
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(58,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 384743  inst.: 10304638 (ipc=19.5) sim_rate=21831 (inst/sec) elapsed = 0:0:07:52 / Tue Apr 16 16:59:39 2019
GPGPU-Sim uArch: cycles simulated: 385743  inst.: 10321634 (ipc=19.5) sim_rate=21821 (inst/sec) elapsed = 0:0:07:53 / Tue Apr 16 16:59:40 2019
GPGPU-Sim uArch: cycles simulated: 386743  inst.: 10340459 (ipc=19.5) sim_rate=21815 (inst/sec) elapsed = 0:0:07:54 / Tue Apr 16 16:59:41 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116529,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(116530,270243)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (116657,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(116658,270243)
GPGPU-Sim uArch: cycles simulated: 387743  inst.: 10357237 (ipc=19.5) sim_rate=21804 (inst/sec) elapsed = 0:0:07:55 / Tue Apr 16 16:59:42 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117646,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(117647,270243)
GPGPU-Sim uArch: cycles simulated: 388743  inst.: 10374864 (ipc=19.4) sim_rate=21795 (inst/sec) elapsed = 0:0:07:56 / Tue Apr 16 16:59:43 2019
GPGPU-Sim uArch: cycles simulated: 389243  inst.: 10383828 (ipc=19.4) sim_rate=21769 (inst/sec) elapsed = 0:0:07:57 / Tue Apr 16 16:59:44 2019
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(49,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 390243  inst.: 10404418 (ipc=19.5) sim_rate=21766 (inst/sec) elapsed = 0:0:07:58 / Tue Apr 16 16:59:45 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (120225,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(120226,270243)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (120535,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(120536,270243)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (120819,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(120820,270243)
GPGPU-Sim uArch: cycles simulated: 391243  inst.: 10428500 (ipc=19.5) sim_rate=21771 (inst/sec) elapsed = 0:0:07:59 / Tue Apr 16 16:59:46 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (121169,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(121170,270243)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (121288,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(121289,270243)
GPGPU-Sim uArch: cycles simulated: 391743  inst.: 10442150 (ipc=19.5) sim_rate=21754 (inst/sec) elapsed = 0:0:08:00 / Tue Apr 16 16:59:47 2019
GPGPU-Sim uArch: cycles simulated: 392743  inst.: 10461097 (ipc=19.5) sim_rate=21748 (inst/sec) elapsed = 0:0:08:01 / Tue Apr 16 16:59:48 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (122711,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(122712,270243)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (122976,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(122977,270243)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(105,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 393743  inst.: 10485827 (ipc=19.6) sim_rate=21754 (inst/sec) elapsed = 0:0:08:02 / Tue Apr 16 16:59:49 2019
GPGPU-Sim uArch: Shader 12 finished CTA #1 (123721,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(123722,270243)
GPGPU-Sim uArch: cycles simulated: 394243  inst.: 10496504 (ipc=19.6) sim_rate=21731 (inst/sec) elapsed = 0:0:08:03 / Tue Apr 16 16:59:50 2019
GPGPU-Sim uArch: cycles simulated: 395243  inst.: 10512914 (ipc=19.5) sim_rate=21720 (inst/sec) elapsed = 0:0:08:04 / Tue Apr 16 16:59:51 2019
GPGPU-Sim uArch: cycles simulated: 395743  inst.: 10520614 (ipc=19.5) sim_rate=21691 (inst/sec) elapsed = 0:0:08:05 / Tue Apr 16 16:59:52 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (125556,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(125557,270243)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (125992,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(125993,270243)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (126420,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(126421,270243)
GPGPU-Sim uArch: cycles simulated: 396743  inst.: 10543740 (ipc=19.6) sim_rate=21694 (inst/sec) elapsed = 0:0:08:06 / Tue Apr 16 16:59:53 2019
GPGPU-Sim uArch: cycles simulated: 397243  inst.: 10553619 (ipc=19.6) sim_rate=21670 (inst/sec) elapsed = 0:0:08:07 / Tue Apr 16 16:59:54 2019
GPGPU-Sim uArch: cycles simulated: 398243  inst.: 10570633 (ipc=19.5) sim_rate=21661 (inst/sec) elapsed = 0:0:08:08 / Tue Apr 16 16:59:55 2019
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(110,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 399243  inst.: 10588657 (ipc=19.5) sim_rate=21653 (inst/sec) elapsed = 0:0:08:09 / Tue Apr 16 16:59:56 2019
GPGPU-Sim uArch: cycles simulated: 400243  inst.: 10603012 (ipc=19.5) sim_rate=21638 (inst/sec) elapsed = 0:0:08:10 / Tue Apr 16 16:59:57 2019
GPGPU-Sim uArch: cycles simulated: 401243  inst.: 10619503 (ipc=19.5) sim_rate=21628 (inst/sec) elapsed = 0:0:08:11 / Tue Apr 16 16:59:58 2019
GPGPU-Sim uArch: cycles simulated: 401743  inst.: 10627985 (ipc=19.5) sim_rate=21601 (inst/sec) elapsed = 0:0:08:12 / Tue Apr 16 16:59:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (132303,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(132304,270243)
GPGPU-Sim uArch: cycles simulated: 402743  inst.: 10647153 (ipc=19.4) sim_rate=21596 (inst/sec) elapsed = 0:0:08:13 / Tue Apr 16 17:00:00 2019
GPGPU-Sim uArch: cycles simulated: 403743  inst.: 10662925 (ipc=19.4) sim_rate=21584 (inst/sec) elapsed = 0:0:08:14 / Tue Apr 16 17:00:01 2019
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(61,0,0) tid=(58,0,0)
GPGPU-Sim uArch: cycles simulated: 404743  inst.: 10681710 (ipc=19.4) sim_rate=21579 (inst/sec) elapsed = 0:0:08:15 / Tue Apr 16 17:00:02 2019
GPGPU-Sim uArch: cycles simulated: 405743  inst.: 10698197 (ipc=19.4) sim_rate=21568 (inst/sec) elapsed = 0:0:08:16 / Tue Apr 16 17:00:03 2019
GPGPU-Sim uArch: cycles simulated: 406743  inst.: 10710984 (ipc=19.3) sim_rate=21551 (inst/sec) elapsed = 0:0:08:17 / Tue Apr 16 17:00:04 2019
GPGPU-Sim uArch: cycles simulated: 407743  inst.: 10724340 (ipc=19.3) sim_rate=21534 (inst/sec) elapsed = 0:0:08:18 / Tue Apr 16 17:00:05 2019
GPGPU-Sim uArch: cycles simulated: 408743  inst.: 10737962 (ipc=19.3) sim_rate=21518 (inst/sec) elapsed = 0:0:08:19 / Tue Apr 16 17:00:06 2019
GPGPU-Sim uArch: cycles simulated: 409743  inst.: 10755556 (ipc=19.2) sim_rate=21511 (inst/sec) elapsed = 0:0:08:20 / Tue Apr 16 17:00:07 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (140402,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(140403,270243)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(120,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 410743  inst.: 10772318 (ipc=19.2) sim_rate=21501 (inst/sec) elapsed = 0:0:08:21 / Tue Apr 16 17:00:08 2019
GPGPU-Sim uArch: cycles simulated: 411243  inst.: 10781667 (ipc=19.2) sim_rate=21477 (inst/sec) elapsed = 0:0:08:22 / Tue Apr 16 17:00:09 2019
GPGPU-Sim uArch: cycles simulated: 412243  inst.: 10799400 (ipc=19.2) sim_rate=21469 (inst/sec) elapsed = 0:0:08:23 / Tue Apr 16 17:00:10 2019
GPGPU-Sim uArch: Shader 11 finished CTA #2 (142087,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(142088,270243)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (142929,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(142930,270243)
GPGPU-Sim uArch: cycles simulated: 413243  inst.: 10818889 (ipc=19.2) sim_rate=21466 (inst/sec) elapsed = 0:0:08:24 / Tue Apr 16 17:00:11 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (143261,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(143262,270243)
GPGPU-Sim uArch: cycles simulated: 414243  inst.: 10839633 (ipc=19.2) sim_rate=21464 (inst/sec) elapsed = 0:0:08:25 / Tue Apr 16 17:00:12 2019
GPGPU-Sim uArch: cycles simulated: 414743  inst.: 10847252 (ipc=19.2) sim_rate=21437 (inst/sec) elapsed = 0:0:08:26 / Tue Apr 16 17:00:13 2019
GPGPU-Sim uArch: cycles simulated: 415743  inst.: 10862978 (ipc=19.2) sim_rate=21425 (inst/sec) elapsed = 0:0:08:27 / Tue Apr 16 17:00:14 2019
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(118,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (145659,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(145660,270243)
GPGPU-Sim uArch: cycles simulated: 416243  inst.: 10873220 (ipc=19.2) sim_rate=21403 (inst/sec) elapsed = 0:0:08:28 / Tue Apr 16 17:00:15 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (146325,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(146326,270243)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (146510,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(146511,270243)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (146966,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(146967,270243)
GPGPU-Sim uArch: cycles simulated: 417243  inst.: 10895538 (ipc=19.2) sim_rate=21405 (inst/sec) elapsed = 0:0:08:29 / Tue Apr 16 17:00:16 2019
GPGPU-Sim uArch: cycles simulated: 417743  inst.: 10903254 (ipc=19.2) sim_rate=21378 (inst/sec) elapsed = 0:0:08:30 / Tue Apr 16 17:00:17 2019
GPGPU-Sim uArch: Shader 8 finished CTA #2 (147544,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(147545,270243)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (147949,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(147950,270243)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (148291,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(148292,270243)
GPGPU-Sim uArch: cycles simulated: 418743  inst.: 10925512 (ipc=19.2) sim_rate=21380 (inst/sec) elapsed = 0:0:08:31 / Tue Apr 16 17:00:18 2019
GPGPU-Sim uArch: cycles simulated: 419243  inst.: 10934475 (ipc=19.2) sim_rate=21356 (inst/sec) elapsed = 0:0:08:32 / Tue Apr 16 17:00:19 2019
GPGPU-Sim uArch: cycles simulated: 420243  inst.: 10954299 (ipc=19.2) sim_rate=21353 (inst/sec) elapsed = 0:0:08:33 / Tue Apr 16 17:00:20 2019
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(102,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 420743  inst.: 10964063 (ipc=19.2) sim_rate=21330 (inst/sec) elapsed = 0:0:08:34 / Tue Apr 16 17:00:21 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (151338,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(151339,270243)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (151424,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(151425,270243)
GPGPU-Sim uArch: cycles simulated: 421743  inst.: 10983513 (ipc=19.2) sim_rate=21327 (inst/sec) elapsed = 0:0:08:35 / Tue Apr 16 17:00:22 2019
GPGPU-Sim uArch: cycles simulated: 422243  inst.: 10992386 (ipc=19.2) sim_rate=21303 (inst/sec) elapsed = 0:0:08:36 / Tue Apr 16 17:00:23 2019
GPGPU-Sim uArch: cycles simulated: 423243  inst.: 11010559 (ipc=19.2) sim_rate=21297 (inst/sec) elapsed = 0:0:08:37 / Tue Apr 16 17:00:24 2019
GPGPU-Sim uArch: cycles simulated: 424243  inst.: 11029789 (ipc=19.2) sim_rate=21293 (inst/sec) elapsed = 0:0:08:38 / Tue Apr 16 17:00:25 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (154518,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(154519,270243)
GPGPU-Sim uArch: cycles simulated: 425243  inst.: 11044338 (ipc=19.2) sim_rate=21280 (inst/sec) elapsed = 0:0:08:39 / Tue Apr 16 17:00:26 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (155095,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(155096,270243)
GPGPU-Sim uArch: cycles simulated: 425743  inst.: 11054129 (ipc=19.2) sim_rate=21257 (inst/sec) elapsed = 0:0:08:40 / Tue Apr 16 17:00:27 2019
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(133,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (156054,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(156055,270243)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (156228,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(156229,270243)
GPGPU-Sim uArch: cycles simulated: 426743  inst.: 11078241 (ipc=19.2) sim_rate=21263 (inst/sec) elapsed = 0:0:08:41 / Tue Apr 16 17:00:28 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (156675,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(156676,270243)
GPGPU-Sim uArch: cycles simulated: 427243  inst.: 11090933 (ipc=19.2) sim_rate=21246 (inst/sec) elapsed = 0:0:08:42 / Tue Apr 16 17:00:29 2019
GPGPU-Sim uArch: cycles simulated: 428243  inst.: 11109159 (ipc=19.2) sim_rate=21241 (inst/sec) elapsed = 0:0:08:43 / Tue Apr 16 17:00:30 2019
GPGPU-Sim uArch: cycles simulated: 428743  inst.: 11117438 (ipc=19.2) sim_rate=21216 (inst/sec) elapsed = 0:0:08:44 / Tue Apr 16 17:00:31 2019
GPGPU-Sim uArch: cycles simulated: 429743  inst.: 11133395 (ipc=19.2) sim_rate=21206 (inst/sec) elapsed = 0:0:08:45 / Tue Apr 16 17:00:32 2019
GPGPU-Sim uArch: cycles simulated: 430743  inst.: 11150342 (ipc=19.2) sim_rate=21198 (inst/sec) elapsed = 0:0:08:46 / Tue Apr 16 17:00:33 2019
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(136,0,0) tid=(43,0,0)
GPGPU-Sim uArch: cycles simulated: 431743  inst.: 11167912 (ipc=19.2) sim_rate=21191 (inst/sec) elapsed = 0:0:08:47 / Tue Apr 16 17:00:34 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (161749,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(161750,270243)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (162154,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(162155,270243)
GPGPU-Sim uArch: cycles simulated: 432743  inst.: 11189480 (ipc=19.2) sim_rate=21192 (inst/sec) elapsed = 0:0:08:48 / Tue Apr 16 17:00:35 2019
GPGPU-Sim uArch: cycles simulated: 433243  inst.: 11197757 (ipc=19.2) sim_rate=21167 (inst/sec) elapsed = 0:0:08:49 / Tue Apr 16 17:00:36 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (163052,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(163053,270243)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (163190,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(163191,270243)
GPGPU-Sim uArch: cycles simulated: 434243  inst.: 11220408 (ipc=19.2) sim_rate=21170 (inst/sec) elapsed = 0:0:08:50 / Tue Apr 16 17:00:37 2019
GPGPU-Sim uArch: Shader 14 finished CTA #3 (164264,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(164265,270243)
GPGPU-Sim uArch: cycles simulated: 434743  inst.: 11231655 (ipc=19.2) sim_rate=21151 (inst/sec) elapsed = 0:0:08:51 / Tue Apr 16 17:00:38 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (164822,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(164823,270243)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (164873,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(164874,270243)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(75,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 435743  inst.: 11253111 (ipc=19.2) sim_rate=21152 (inst/sec) elapsed = 0:0:08:52 / Tue Apr 16 17:00:39 2019
GPGPU-Sim uArch: cycles simulated: 436243  inst.: 11263455 (ipc=19.2) sim_rate=21132 (inst/sec) elapsed = 0:0:08:53 / Tue Apr 16 17:00:40 2019
GPGPU-Sim uArch: Shader 2 finished CTA #3 (166673,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(166674,270243)
GPGPU-Sim uArch: cycles simulated: 437243  inst.: 11281729 (ipc=19.2) sim_rate=21126 (inst/sec) elapsed = 0:0:08:54 / Tue Apr 16 17:00:41 2019
GPGPU-Sim uArch: cycles simulated: 437743  inst.: 11290837 (ipc=19.2) sim_rate=21104 (inst/sec) elapsed = 0:0:08:55 / Tue Apr 16 17:00:42 2019
GPGPU-Sim uArch: Shader 8 finished CTA #3 (168373,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(168374,270243)
GPGPU-Sim uArch: cycles simulated: 438743  inst.: 11308241 (ipc=19.2) sim_rate=21097 (inst/sec) elapsed = 0:0:08:56 / Tue Apr 16 17:00:43 2019
GPGPU-Sim uArch: cycles simulated: 439243  inst.: 11315992 (ipc=19.2) sim_rate=21072 (inst/sec) elapsed = 0:0:08:57 / Tue Apr 16 17:00:44 2019
GPGPU-Sim uArch: cycles simulated: 440243  inst.: 11332217 (ipc=19.2) sim_rate=21063 (inst/sec) elapsed = 0:0:08:58 / Tue Apr 16 17:00:45 2019
GPGPU-Sim uArch: cycles simulated: 440743  inst.: 11339601 (ipc=19.2) sim_rate=21038 (inst/sec) elapsed = 0:0:08:59 / Tue Apr 16 17:00:46 2019
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(88,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 441743  inst.: 11356537 (ipc=19.2) sim_rate=21030 (inst/sec) elapsed = 0:0:09:00 / Tue Apr 16 17:00:47 2019
GPGPU-Sim uArch: cycles simulated: 442743  inst.: 11372090 (ipc=19.1) sim_rate=21020 (inst/sec) elapsed = 0:0:09:01 / Tue Apr 16 17:00:48 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (172520,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(172521,270243)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (172849,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(172850,270243)
GPGPU-Sim uArch: cycles simulated: 443243  inst.: 11382632 (ipc=19.1) sim_rate=21001 (inst/sec) elapsed = 0:0:09:02 / Tue Apr 16 17:00:49 2019
GPGPU-Sim uArch: cycles simulated: 444243  inst.: 11399824 (ipc=19.1) sim_rate=20994 (inst/sec) elapsed = 0:0:09:03 / Tue Apr 16 17:00:50 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (174028,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(174029,270243)
GPGPU-Sim uArch: cycles simulated: 445243  inst.: 11419875 (ipc=19.1) sim_rate=20992 (inst/sec) elapsed = 0:0:09:04 / Tue Apr 16 17:00:51 2019
GPGPU-Sim uArch: cycles simulated: 445743  inst.: 11432633 (ipc=19.2) sim_rate=20977 (inst/sec) elapsed = 0:0:09:05 / Tue Apr 16 17:00:52 2019
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(86,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 446743  inst.: 11449601 (ipc=19.1) sim_rate=20969 (inst/sec) elapsed = 0:0:09:06 / Tue Apr 16 17:00:53 2019
GPGPU-Sim uArch: cycles simulated: 447743  inst.: 11466635 (ipc=19.1) sim_rate=20962 (inst/sec) elapsed = 0:0:09:07 / Tue Apr 16 17:00:54 2019
GPGPU-Sim uArch: cycles simulated: 448743  inst.: 11481831 (ipc=19.1) sim_rate=20952 (inst/sec) elapsed = 0:0:09:08 / Tue Apr 16 17:00:55 2019
GPGPU-Sim uArch: cycles simulated: 449743  inst.: 11497506 (ipc=19.1) sim_rate=20942 (inst/sec) elapsed = 0:0:09:09 / Tue Apr 16 17:00:56 2019
GPGPU-Sim uArch: cycles simulated: 450243  inst.: 11505529 (ipc=19.1) sim_rate=20919 (inst/sec) elapsed = 0:0:09:10 / Tue Apr 16 17:00:57 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (180156,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(180157,270243)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (180635,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(180636,270243)
GPGPU-Sim uArch: cycles simulated: 451243  inst.: 11526193 (ipc=19.1) sim_rate=20918 (inst/sec) elapsed = 0:0:09:11 / Tue Apr 16 17:00:58 2019
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(148,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 452243  inst.: 11545974 (ipc=19.1) sim_rate=20916 (inst/sec) elapsed = 0:0:09:12 / Tue Apr 16 17:00:59 2019
GPGPU-Sim uArch: cycles simulated: 452743  inst.: 11554484 (ipc=19.1) sim_rate=20894 (inst/sec) elapsed = 0:0:09:13 / Tue Apr 16 17:01:00 2019
GPGPU-Sim uArch: cycles simulated: 453743  inst.: 11574011 (ipc=19.1) sim_rate=20891 (inst/sec) elapsed = 0:0:09:14 / Tue Apr 16 17:01:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (184055,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(184056,270243)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (184072,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(184073,270243)
GPGPU-Sim uArch: cycles simulated: 454743  inst.: 11592836 (ipc=19.1) sim_rate=20887 (inst/sec) elapsed = 0:0:09:15 / Tue Apr 16 17:01:02 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (184697,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(184698,270243)
GPGPU-Sim uArch: cycles simulated: 455243  inst.: 11602803 (ipc=19.1) sim_rate=20868 (inst/sec) elapsed = 0:0:09:16 / Tue Apr 16 17:01:03 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (185389,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(185390,270243)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (185771,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(185772,270243)
GPGPU-Sim uArch: cycles simulated: 456243  inst.: 11625318 (ipc=19.1) sim_rate=20871 (inst/sec) elapsed = 0:0:09:17 / Tue Apr 16 17:01:04 2019
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(156,0,0) tid=(206,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (186384,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(186385,270243)
GPGPU-Sim uArch: cycles simulated: 456743  inst.: 11636070 (ipc=19.1) sim_rate=20853 (inst/sec) elapsed = 0:0:09:18 / Tue Apr 16 17:01:05 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (186821,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(186822,270243)
GPGPU-Sim uArch: cycles simulated: 457243  inst.: 11647651 (ipc=19.1) sim_rate=20836 (inst/sec) elapsed = 0:0:09:19 / Tue Apr 16 17:01:06 2019
GPGPU-Sim uArch: cycles simulated: 458243  inst.: 11667953 (ipc=19.1) sim_rate=20835 (inst/sec) elapsed = 0:0:09:20 / Tue Apr 16 17:01:07 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (188194,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(188195,270243)
GPGPU-Sim uArch: cycles simulated: 458743  inst.: 11678582 (ipc=19.1) sim_rate=20817 (inst/sec) elapsed = 0:0:09:21 / Tue Apr 16 17:01:08 2019
GPGPU-Sim uArch: cycles simulated: 459243  inst.: 11686857 (ipc=19.1) sim_rate=20795 (inst/sec) elapsed = 0:0:09:22 / Tue Apr 16 17:01:09 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (189938,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(189939,270243)
GPGPU-Sim uArch: cycles simulated: 460243  inst.: 11706877 (ipc=19.1) sim_rate=20793 (inst/sec) elapsed = 0:0:09:23 / Tue Apr 16 17:01:10 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (190396,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(190397,270243)
GPGPU-Sim uArch: cycles simulated: 460743  inst.: 11718119 (ipc=19.1) sim_rate=20776 (inst/sec) elapsed = 0:0:09:24 / Tue Apr 16 17:01:11 2019
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(114,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (191273,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(191274,270243)
GPGPU-Sim uArch: cycles simulated: 461743  inst.: 11739057 (ipc=19.2) sim_rate=20777 (inst/sec) elapsed = 0:0:09:25 / Tue Apr 16 17:01:12 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (191655,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(191656,270243)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (191946,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(191947,270243)
GPGPU-Sim uArch: cycles simulated: 462243  inst.: 11752652 (ipc=19.2) sim_rate=20764 (inst/sec) elapsed = 0:0:09:26 / Tue Apr 16 17:01:13 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (192991,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(192992,270243)
GPGPU-Sim uArch: cycles simulated: 463243  inst.: 11773250 (ipc=19.2) sim_rate=20764 (inst/sec) elapsed = 0:0:09:27 / Tue Apr 16 17:01:14 2019
GPGPU-Sim uArch: cycles simulated: 463743  inst.: 11783863 (ipc=19.2) sim_rate=20746 (inst/sec) elapsed = 0:0:09:28 / Tue Apr 16 17:01:15 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (193914,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(193915,270243)
GPGPU-Sim uArch: cycles simulated: 464243  inst.: 11793865 (ipc=19.2) sim_rate=20727 (inst/sec) elapsed = 0:0:09:29 / Tue Apr 16 17:01:16 2019
GPGPU-Sim uArch: cycles simulated: 465243  inst.: 11808234 (ipc=19.2) sim_rate=20716 (inst/sec) elapsed = 0:0:09:30 / Tue Apr 16 17:01:17 2019
GPGPU-Sim uArch: cycles simulated: 465743  inst.: 11817915 (ipc=19.2) sim_rate=20696 (inst/sec) elapsed = 0:0:09:31 / Tue Apr 16 17:01:18 2019
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(156,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 466743  inst.: 11834474 (ipc=19.2) sim_rate=20689 (inst/sec) elapsed = 0:0:09:32 / Tue Apr 16 17:01:19 2019
GPGPU-Sim uArch: cycles simulated: 467243  inst.: 11841495 (ipc=19.1) sim_rate=20665 (inst/sec) elapsed = 0:0:09:33 / Tue Apr 16 17:01:20 2019
GPGPU-Sim uArch: cycles simulated: 468243  inst.: 11858439 (ipc=19.1) sim_rate=20659 (inst/sec) elapsed = 0:0:09:34 / Tue Apr 16 17:01:21 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (198223,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(198224,270243)
GPGPU-Sim uArch: cycles simulated: 469243  inst.: 11875685 (ipc=19.1) sim_rate=20653 (inst/sec) elapsed = 0:0:09:35 / Tue Apr 16 17:01:22 2019
GPGPU-Sim uArch: Shader 14 finished CTA #5 (199330,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(199331,270243)
GPGPU-Sim uArch: cycles simulated: 469743  inst.: 11884730 (ipc=19.1) sim_rate=20633 (inst/sec) elapsed = 0:0:09:36 / Tue Apr 16 17:01:23 2019
GPGPU-Sim uArch: cycles simulated: 470243  inst.: 11892188 (ipc=19.1) sim_rate=20610 (inst/sec) elapsed = 0:0:09:37 / Tue Apr 16 17:01:24 2019
GPGPU-Sim uArch: cycles simulated: 470743  inst.: 11903165 (ipc=19.1) sim_rate=20593 (inst/sec) elapsed = 0:0:09:38 / Tue Apr 16 17:01:25 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (201139,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(201140,270243)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(169,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 471743  inst.: 11921070 (ipc=19.1) sim_rate=20589 (inst/sec) elapsed = 0:0:09:39 / Tue Apr 16 17:01:26 2019
GPGPU-Sim uArch: cycles simulated: 472243  inst.: 11928518 (ipc=19.1) sim_rate=20566 (inst/sec) elapsed = 0:0:09:40 / Tue Apr 16 17:01:27 2019
GPGPU-Sim uArch: Shader 2 finished CTA #5 (202647,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(202648,270243)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (202773,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(202774,270243)
GPGPU-Sim uArch: cycles simulated: 473243  inst.: 11949737 (ipc=19.1) sim_rate=20567 (inst/sec) elapsed = 0:0:09:41 / Tue Apr 16 17:01:28 2019
GPGPU-Sim uArch: Shader 7 finished CTA #5 (203286,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(203287,270243)
GPGPU-Sim uArch: cycles simulated: 473743  inst.: 11958908 (ipc=19.1) sim_rate=20547 (inst/sec) elapsed = 0:0:09:42 / Tue Apr 16 17:01:29 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (203559,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(203560,270243)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (204319,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(204320,270243)
GPGPU-Sim uArch: cycles simulated: 474743  inst.: 11982621 (ipc=19.1) sim_rate=20553 (inst/sec) elapsed = 0:0:09:43 / Tue Apr 16 17:01:30 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (204602,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(204603,270243)
GPGPU-Sim uArch: cycles simulated: 475243  inst.: 11993011 (ipc=19.1) sim_rate=20535 (inst/sec) elapsed = 0:0:09:44 / Tue Apr 16 17:01:31 2019
GPGPU-Sim uArch: cycles simulated: 475743  inst.: 12004478 (ipc=19.1) sim_rate=20520 (inst/sec) elapsed = 0:0:09:45 / Tue Apr 16 17:01:32 2019
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(175,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 476743  inst.: 12023504 (ipc=19.1) sim_rate=20517 (inst/sec) elapsed = 0:0:09:46 / Tue Apr 16 17:01:33 2019
GPGPU-Sim uArch: cycles simulated: 477243  inst.: 12031159 (ipc=19.1) sim_rate=20496 (inst/sec) elapsed = 0:0:09:47 / Tue Apr 16 17:01:34 2019
GPGPU-Sim uArch: Shader 10 finished CTA #5 (207093,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(207094,270243)
GPGPU-Sim uArch: cycles simulated: 477743  inst.: 12040000 (ipc=19.1) sim_rate=20476 (inst/sec) elapsed = 0:0:09:48 / Tue Apr 16 17:01:35 2019
GPGPU-Sim uArch: Shader 3 finished CTA #5 (207916,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(207917,270243)
GPGPU-Sim uArch: cycles simulated: 478743  inst.: 12055394 (ipc=19.1) sim_rate=20467 (inst/sec) elapsed = 0:0:09:49 / Tue Apr 16 17:01:36 2019
GPGPU-Sim uArch: cycles simulated: 479243  inst.: 12061508 (ipc=19.1) sim_rate=20443 (inst/sec) elapsed = 0:0:09:50 / Tue Apr 16 17:01:37 2019
GPGPU-Sim uArch: Shader 0 finished CTA #5 (209671,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(209672,270243)
GPGPU-Sim uArch: cycles simulated: 480243  inst.: 12077358 (ipc=19.1) sim_rate=20435 (inst/sec) elapsed = 0:0:09:51 / Tue Apr 16 17:01:38 2019
GPGPU-Sim uArch: cycles simulated: 480743  inst.: 12086977 (ipc=19.1) sim_rate=20417 (inst/sec) elapsed = 0:0:09:52 / Tue Apr 16 17:01:39 2019
GPGPU-Sim uArch: cycles simulated: 481743  inst.: 12101100 (ipc=19.1) sim_rate=20406 (inst/sec) elapsed = 0:0:09:53 / Tue Apr 16 17:01:40 2019
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(113,0,0) tid=(183,0,0)
GPGPU-Sim uArch: cycles simulated: 482743  inst.: 12115076 (ipc=19.0) sim_rate=20395 (inst/sec) elapsed = 0:0:09:54 / Tue Apr 16 17:01:41 2019
GPGPU-Sim uArch: cycles simulated: 483243  inst.: 12123410 (ipc=19.0) sim_rate=20375 (inst/sec) elapsed = 0:0:09:55 / Tue Apr 16 17:01:42 2019
GPGPU-Sim uArch: cycles simulated: 484243  inst.: 12137797 (ipc=19.0) sim_rate=20365 (inst/sec) elapsed = 0:0:09:56 / Tue Apr 16 17:01:43 2019
GPGPU-Sim uArch: Shader 4 finished CTA #5 (214183,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(214184,270243)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (214599,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(214600,270243)
GPGPU-Sim uArch: cycles simulated: 485243  inst.: 12156772 (ipc=19.0) sim_rate=20363 (inst/sec) elapsed = 0:0:09:57 / Tue Apr 16 17:01:44 2019
GPGPU-Sim uArch: cycles simulated: 485743  inst.: 12165585 (ipc=19.0) sim_rate=20343 (inst/sec) elapsed = 0:0:09:58 / Tue Apr 16 17:01:45 2019
GPGPU-Sim uArch: cycles simulated: 486743  inst.: 12181239 (ipc=19.0) sim_rate=20335 (inst/sec) elapsed = 0:0:09:59 / Tue Apr 16 17:01:46 2019
GPGPU-Sim uArch: cycles simulated: 487743  inst.: 12197616 (ipc=19.0) sim_rate=20329 (inst/sec) elapsed = 0:0:10:00 / Tue Apr 16 17:01:47 2019
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(146,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (217904,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(217905,270243)
GPGPU-Sim uArch: cycles simulated: 488243  inst.: 12206868 (ipc=19.0) sim_rate=20310 (inst/sec) elapsed = 0:0:10:01 / Tue Apr 16 17:01:48 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (218231,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(218232,270243)
GPGPU-Sim uArch: cycles simulated: 489243  inst.: 12226336 (ipc=19.0) sim_rate=20309 (inst/sec) elapsed = 0:0:10:02 / Tue Apr 16 17:01:49 2019
GPGPU-Sim uArch: cycles simulated: 489743  inst.: 12233270 (ipc=19.0) sim_rate=20287 (inst/sec) elapsed = 0:0:10:03 / Tue Apr 16 17:01:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #0 (219645,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(219646,270243)
GPGPU-Sim uArch: cycles simulated: 490743  inst.: 12251343 (ipc=19.0) sim_rate=20283 (inst/sec) elapsed = 0:0:10:04 / Tue Apr 16 17:01:51 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (220621,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(220622,270243)
GPGPU-Sim uArch: cycles simulated: 491743  inst.: 12273370 (ipc=19.0) sim_rate=20286 (inst/sec) elapsed = 0:0:10:05 / Tue Apr 16 17:01:52 2019
GPGPU-Sim uArch: cycles simulated: 492243  inst.: 12281359 (ipc=19.0) sim_rate=20266 (inst/sec) elapsed = 0:0:10:06 / Tue Apr 16 17:01:53 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (222892,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(222893,270243)
GPGPU-Sim uArch: cycles simulated: 493243  inst.: 12296850 (ipc=19.0) sim_rate=20258 (inst/sec) elapsed = 0:0:10:07 / Tue Apr 16 17:01:54 2019
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(106,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (223202,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(223203,270243)
GPGPU-Sim uArch: cycles simulated: 493743  inst.: 12305196 (ipc=18.9) sim_rate=20238 (inst/sec) elapsed = 0:0:10:08 / Tue Apr 16 17:01:55 2019
GPGPU-Sim uArch: Shader 1 finished CTA #0 (223794,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(223795,270243)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (224384,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(224385,270243)
GPGPU-Sim uArch: cycles simulated: 494743  inst.: 12323321 (ipc=18.9) sim_rate=20235 (inst/sec) elapsed = 0:0:10:09 / Tue Apr 16 17:01:56 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (225469,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(225470,270243)
GPGPU-Sim uArch: cycles simulated: 495743  inst.: 12341922 (ipc=18.9) sim_rate=20232 (inst/sec) elapsed = 0:0:10:10 / Tue Apr 16 17:01:57 2019
GPGPU-Sim uArch: Shader 10 finished CTA #0 (225503,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(225504,270243)
GPGPU-Sim uArch: cycles simulated: 496243  inst.: 12352765 (ipc=18.9) sim_rate=20217 (inst/sec) elapsed = 0:0:10:11 / Tue Apr 16 17:01:58 2019
GPGPU-Sim uArch: cycles simulated: 497243  inst.: 12370292 (ipc=18.9) sim_rate=20212 (inst/sec) elapsed = 0:0:10:12 / Tue Apr 16 17:01:59 2019
GPGPU-Sim uArch: cycles simulated: 497743  inst.: 12376379 (ipc=18.9) sim_rate=20189 (inst/sec) elapsed = 0:0:10:13 / Tue Apr 16 17:02:00 2019
GPGPU-Sim uArch: Shader 4 finished CTA #0 (227601,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(227602,270243)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (227676,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(227677,270243)
GPGPU-Sim uArch: cycles simulated: 498243  inst.: 12387154 (ipc=18.9) sim_rate=20174 (inst/sec) elapsed = 0:0:10:14 / Tue Apr 16 17:02:01 2019
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(179,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 499243  inst.: 12401559 (ipc=18.9) sim_rate=20165 (inst/sec) elapsed = 0:0:10:15 / Tue Apr 16 17:02:02 2019
GPGPU-Sim uArch: Shader 3 finished CTA #0 (229133,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(229134,270243)
GPGPU-Sim uArch: cycles simulated: 499743  inst.: 12411461 (ipc=18.9) sim_rate=20148 (inst/sec) elapsed = 0:0:10:16 / Tue Apr 16 17:02:03 2019
GPGPU-Sim uArch: cycles simulated: 500743  inst.: 12426458 (ipc=18.9) sim_rate=20140 (inst/sec) elapsed = 0:0:10:17 / Tue Apr 16 17:02:04 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (230805,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(230806,270243)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (230837,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(230838,270243)
GPGPU-Sim uArch: cycles simulated: 501243  inst.: 12436404 (ipc=18.9) sim_rate=20123 (inst/sec) elapsed = 0:0:10:18 / Tue Apr 16 17:02:05 2019
GPGPU-Sim uArch: Shader 14 finished CTA #1 (231544,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(231545,270243)
GPGPU-Sim uArch: cycles simulated: 502243  inst.: 12450799 (ipc=18.9) sim_rate=20114 (inst/sec) elapsed = 0:0:10:19 / Tue Apr 16 17:02:06 2019
GPGPU-Sim uArch: cycles simulated: 502743  inst.: 12459509 (ipc=18.9) sim_rate=20095 (inst/sec) elapsed = 0:0:10:20 / Tue Apr 16 17:02:07 2019
GPGPU-Sim uArch: cycles simulated: 503743  inst.: 12473512 (ipc=18.9) sim_rate=20086 (inst/sec) elapsed = 0:0:10:21 / Tue Apr 16 17:02:08 2019
GPGPU-Sim uArch: cycles simulated: 504243  inst.: 12481273 (ipc=18.9) sim_rate=20066 (inst/sec) elapsed = 0:0:10:22 / Tue Apr 16 17:02:09 2019
GPGPU-Sim uArch: Shader 13 finished CTA #1 (234138,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(234139,270243)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(197,0,0) tid=(205,0,0)
GPGPU-Sim uArch: cycles simulated: 504743  inst.: 12490138 (ipc=18.8) sim_rate=20048 (inst/sec) elapsed = 0:0:10:23 / Tue Apr 16 17:02:10 2019
GPGPU-Sim uArch: Shader 5 finished CTA #1 (234515,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(234516,270243)
GPGPU-Sim uArch: cycles simulated: 505743  inst.: 12505611 (ipc=18.8) sim_rate=20041 (inst/sec) elapsed = 0:0:10:24 / Tue Apr 16 17:02:11 2019
GPGPU-Sim uArch: Shader 8 finished CTA #1 (235838,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(235839,270243)
GPGPU-Sim uArch: cycles simulated: 506243  inst.: 12516084 (ipc=18.8) sim_rate=20025 (inst/sec) elapsed = 0:0:10:25 / Tue Apr 16 17:02:12 2019
GPGPU-Sim uArch: cycles simulated: 506743  inst.: 12525695 (ipc=18.8) sim_rate=20009 (inst/sec) elapsed = 0:0:10:26 / Tue Apr 16 17:02:13 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (236829,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(236830,270243)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (237299,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(237300,270243)
GPGPU-Sim uArch: cycles simulated: 507743  inst.: 12541234 (ipc=18.8) sim_rate=20001 (inst/sec) elapsed = 0:0:10:27 / Tue Apr 16 17:02:14 2019
GPGPU-Sim uArch: cycles simulated: 508243  inst.: 12549413 (ipc=18.8) sim_rate=19983 (inst/sec) elapsed = 0:0:10:28 / Tue Apr 16 17:02:15 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (238853,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(238854,270243)
GPGPU-Sim uArch: cycles simulated: 509243  inst.: 12566098 (ipc=18.8) sim_rate=19977 (inst/sec) elapsed = 0:0:10:29 / Tue Apr 16 17:02:16 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (239193,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(239194,270243)
GPGPU-Sim uArch: cycles simulated: 509743  inst.: 12572853 (ipc=18.8) sim_rate=19956 (inst/sec) elapsed = 0:0:10:30 / Tue Apr 16 17:02:17 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (240105,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(240106,270243)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(197,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 510743  inst.: 12590360 (ipc=18.8) sim_rate=19953 (inst/sec) elapsed = 0:0:10:31 / Tue Apr 16 17:02:18 2019
GPGPU-Sim uArch: Shader 9 finished CTA #1 (240780,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(240781,270243)
GPGPU-Sim uArch: cycles simulated: 511743  inst.: 12609026 (ipc=18.8) sim_rate=19950 (inst/sec) elapsed = 0:0:10:32 / Tue Apr 16 17:02:19 2019
GPGPU-Sim uArch: cycles simulated: 512243  inst.: 12616342 (ipc=18.8) sim_rate=19931 (inst/sec) elapsed = 0:0:10:33 / Tue Apr 16 17:02:20 2019
GPGPU-Sim uArch: cycles simulated: 513243  inst.: 12631224 (ipc=18.8) sim_rate=19923 (inst/sec) elapsed = 0:0:10:34 / Tue Apr 16 17:02:21 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (243322,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(243323,270243)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (243403,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(243404,270243)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (243708,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(243709,270243)
GPGPU-Sim uArch: cycles simulated: 514243  inst.: 12650230 (ipc=18.8) sim_rate=19921 (inst/sec) elapsed = 0:0:10:35 / Tue Apr 16 17:02:22 2019
GPGPU-Sim uArch: cycles simulated: 515243  inst.: 12662459 (ipc=18.7) sim_rate=19909 (inst/sec) elapsed = 0:0:10:36 / Tue Apr 16 17:02:23 2019
GPGPU-Sim uArch: cycles simulated: 516243  inst.: 12678401 (ipc=18.7) sim_rate=19903 (inst/sec) elapsed = 0:0:10:37 / Tue Apr 16 17:02:24 2019
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(199,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (246943,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(246944,270243)
GPGPU-Sim uArch: cycles simulated: 517243  inst.: 12690707 (ipc=18.7) sim_rate=19891 (inst/sec) elapsed = 0:0:10:38 / Tue Apr 16 17:02:25 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (247925,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(247926,270243)
GPGPU-Sim uArch: cycles simulated: 518243  inst.: 12703643 (ipc=18.7) sim_rate=19880 (inst/sec) elapsed = 0:0:10:39 / Tue Apr 16 17:02:26 2019
GPGPU-Sim uArch: cycles simulated: 518743  inst.: 12709821 (ipc=18.7) sim_rate=19859 (inst/sec) elapsed = 0:0:10:40 / Tue Apr 16 17:02:27 2019
GPGPU-Sim uArch: cycles simulated: 519743  inst.: 12723264 (ipc=18.6) sim_rate=19849 (inst/sec) elapsed = 0:0:10:41 / Tue Apr 16 17:02:28 2019
GPGPU-Sim uArch: cycles simulated: 520243  inst.: 12730636 (ipc=18.6) sim_rate=19829 (inst/sec) elapsed = 0:0:10:42 / Tue Apr 16 17:02:29 2019
GPGPU-Sim uArch: cycles simulated: 521243  inst.: 12742432 (ipc=18.6) sim_rate=19817 (inst/sec) elapsed = 0:0:10:43 / Tue Apr 16 17:02:30 2019
GPGPU-Sim uArch: cycles simulated: 521743  inst.: 12750254 (ipc=18.6) sim_rate=19798 (inst/sec) elapsed = 0:0:10:44 / Tue Apr 16 17:02:31 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (252122,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(252123,270243)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (252260,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(252261,270243)
GPGPU-Sim uArch: cycles simulated: 522743  inst.: 12768186 (ipc=18.6) sim_rate=19795 (inst/sec) elapsed = 0:0:10:45 / Tue Apr 16 17:02:32 2019
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(211,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (253357,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(253358,270243)
GPGPU-Sim uArch: cycles simulated: 523743  inst.: 12787371 (ipc=18.6) sim_rate=19794 (inst/sec) elapsed = 0:0:10:46 / Tue Apr 16 17:02:33 2019
GPGPU-Sim uArch: Shader 9 finished CTA #2 (253876,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(253877,270243)
GPGPU-Sim uArch: cycles simulated: 524243  inst.: 12797140 (ipc=18.6) sim_rate=19779 (inst/sec) elapsed = 0:0:10:47 / Tue Apr 16 17:02:34 2019
GPGPU-Sim uArch: Shader 7 finished CTA #2 (254054,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(254055,270243)
GPGPU-Sim uArch: cycles simulated: 524743  inst.: 12806172 (ipc=18.6) sim_rate=19762 (inst/sec) elapsed = 0:0:10:48 / Tue Apr 16 17:02:35 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (255216,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(255217,270243)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (255264,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(255265,270243)
GPGPU-Sim uArch: cycles simulated: 525743  inst.: 12825540 (ipc=18.6) sim_rate=19762 (inst/sec) elapsed = 0:0:10:49 / Tue Apr 16 17:02:36 2019
GPGPU-Sim uArch: cycles simulated: 526243  inst.: 12834175 (ipc=18.6) sim_rate=19744 (inst/sec) elapsed = 0:0:10:50 / Tue Apr 16 17:02:37 2019
GPGPU-Sim uArch: Shader 12 finished CTA #2 (256902,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(256903,270243)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (256931,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(256932,270243)
GPGPU-Sim uArch: cycles simulated: 527243  inst.: 12853224 (ipc=18.6) sim_rate=19743 (inst/sec) elapsed = 0:0:10:51 / Tue Apr 16 17:02:38 2019
GPGPU-Sim uArch: Shader 14 finished CTA #2 (257045,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(257046,270243)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (257494,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(257495,270243)
GPGPU-Sim uArch: cycles simulated: 527743  inst.: 12862911 (ipc=18.6) sim_rate=19728 (inst/sec) elapsed = 0:0:10:52 / Tue Apr 16 17:02:39 2019
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(218,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (257861,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(257862,270243)
GPGPU-Sim uArch: cycles simulated: 528243  inst.: 12876665 (ipc=18.6) sim_rate=19719 (inst/sec) elapsed = 0:0:10:53 / Tue Apr 16 17:02:40 2019
GPGPU-Sim uArch: cycles simulated: 529243  inst.: 12893930 (ipc=18.6) sim_rate=19715 (inst/sec) elapsed = 0:0:10:54 / Tue Apr 16 17:02:41 2019
GPGPU-Sim uArch: cycles simulated: 529743  inst.: 12904931 (ipc=18.6) sim_rate=19702 (inst/sec) elapsed = 0:0:10:55 / Tue Apr 16 17:02:42 2019
GPGPU-Sim uArch: Shader 1 finished CTA #3 (259568,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(259569,270243)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (259695,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(259696,270243)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (259770,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(259771,270243)
GPGPU-Sim uArch: cycles simulated: 530243  inst.: 12916304 (ipc=18.6) sim_rate=19689 (inst/sec) elapsed = 0:0:10:56 / Tue Apr 16 17:02:43 2019
GPGPU-Sim uArch: Shader 11 finished CTA #3 (260438,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(260439,270243)
GPGPU-Sim uArch: cycles simulated: 531243  inst.: 12934997 (ipc=18.6) sim_rate=19687 (inst/sec) elapsed = 0:0:10:57 / Tue Apr 16 17:02:44 2019
GPGPU-Sim uArch: cycles simulated: 531743  inst.: 12945411 (ipc=18.6) sim_rate=19673 (inst/sec) elapsed = 0:0:10:58 / Tue Apr 16 17:02:45 2019
GPGPU-Sim uArch: cycles simulated: 532243  inst.: 12953553 (ipc=18.6) sim_rate=19656 (inst/sec) elapsed = 0:0:10:59 / Tue Apr 16 17:02:46 2019
GPGPU-Sim uArch: cycles simulated: 532743  inst.: 12961087 (ipc=18.6) sim_rate=19638 (inst/sec) elapsed = 0:0:11:00 / Tue Apr 16 17:02:47 2019
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(190,0,0) tid=(57,0,0)
GPGPU-Sim uArch: cycles simulated: 533743  inst.: 12976921 (ipc=18.6) sim_rate=19632 (inst/sec) elapsed = 0:0:11:01 / Tue Apr 16 17:02:48 2019
GPGPU-Sim uArch: Shader 9 finished CTA #3 (263946,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(263947,270243)
GPGPU-Sim uArch: cycles simulated: 534243  inst.: 12984268 (ipc=18.6) sim_rate=19613 (inst/sec) elapsed = 0:0:11:02 / Tue Apr 16 17:02:49 2019
GPGPU-Sim uArch: Shader 7 finished CTA #3 (264214,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(264215,270243)
GPGPU-Sim uArch: cycles simulated: 534743  inst.: 12991431 (ipc=18.6) sim_rate=19594 (inst/sec) elapsed = 0:0:11:03 / Tue Apr 16 17:02:50 2019
GPGPU-Sim uArch: Shader 6 finished CTA #3 (264650,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(264651,270243)
GPGPU-Sim uArch: cycles simulated: 535743  inst.: 13009589 (ipc=18.6) sim_rate=19592 (inst/sec) elapsed = 0:0:11:04 / Tue Apr 16 17:02:51 2019
GPGPU-Sim uArch: cycles simulated: 536243  inst.: 13018492 (ipc=18.6) sim_rate=19576 (inst/sec) elapsed = 0:0:11:05 / Tue Apr 16 17:02:52 2019
GPGPU-Sim uArch: Shader 3 finished CTA #3 (266047,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(266048,270243)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (266117,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(266118,270243)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (266541,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(266542,270243)
GPGPU-Sim uArch: cycles simulated: 537243  inst.: 13041229 (ipc=18.6) sim_rate=19581 (inst/sec) elapsed = 0:0:11:06 / Tue Apr 16 17:02:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (267191,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(267192,270243)
GPGPU-Sim uArch: cycles simulated: 537743  inst.: 13050750 (ipc=18.6) sim_rate=19566 (inst/sec) elapsed = 0:0:11:07 / Tue Apr 16 17:02:54 2019
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(224,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (268461,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(268462,270243)
GPGPU-Sim uArch: cycles simulated: 538743  inst.: 13068053 (ipc=18.6) sim_rate=19562 (inst/sec) elapsed = 0:0:11:08 / Tue Apr 16 17:02:55 2019
GPGPU-Sim uArch: cycles simulated: 539243  inst.: 13076932 (ipc=18.6) sim_rate=19546 (inst/sec) elapsed = 0:0:11:09 / Tue Apr 16 17:02:56 2019
GPGPU-Sim uArch: cycles simulated: 539743  inst.: 13085695 (ipc=18.6) sim_rate=19530 (inst/sec) elapsed = 0:0:11:10 / Tue Apr 16 17:02:57 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (269745,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(269746,270243)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (270155,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(270156,270243)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (270418,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(270419,270243)
GPGPU-Sim uArch: cycles simulated: 540743  inst.: 13104672 (ipc=18.6) sim_rate=19530 (inst/sec) elapsed = 0:0:11:11 / Tue Apr 16 17:02:58 2019
GPGPU-Sim uArch: cycles simulated: 541243  inst.: 13114466 (ipc=18.6) sim_rate=19515 (inst/sec) elapsed = 0:0:11:12 / Tue Apr 16 17:02:59 2019
GPGPU-Sim uArch: Shader 8 finished CTA #4 (271105,270243), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(271106,270243)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (271631,270243), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(271632,270243)
GPGPU-Sim uArch: cycles simulated: 542243  inst.: 13136738 (ipc=18.6) sim_rate=19519 (inst/sec) elapsed = 0:0:11:13 / Tue Apr 16 17:03:00 2019
GPGPU-Sim uArch: Shader 6 finished CTA #4 (272039,270243), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(272040,270243)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (272393,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(272394,270243)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (272507,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(272508,270243)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(224,0,0) tid=(61,0,0)
GPGPU-Sim uArch: cycles simulated: 543243  inst.: 13160747 (ipc=18.6) sim_rate=19526 (inst/sec) elapsed = 0:0:11:14 / Tue Apr 16 17:03:01 2019
GPGPU-Sim uArch: Shader 11 finished CTA #4 (273130,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(273131,270243)
GPGPU-Sim uArch: cycles simulated: 543743  inst.: 13171084 (ipc=18.7) sim_rate=19512 (inst/sec) elapsed = 0:0:11:15 / Tue Apr 16 17:03:02 2019
GPGPU-Sim uArch: cycles simulated: 544743  inst.: 13189710 (ipc=18.7) sim_rate=19511 (inst/sec) elapsed = 0:0:11:16 / Tue Apr 16 17:03:03 2019
GPGPU-Sim uArch: cycles simulated: 545243  inst.: 13197283 (ipc=18.6) sim_rate=19493 (inst/sec) elapsed = 0:0:11:17 / Tue Apr 16 17:03:04 2019
GPGPU-Sim uArch: Shader 13 finished CTA #4 (275239,270243), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(275240,270243)
GPGPU-Sim uArch: cycles simulated: 545743  inst.: 13205917 (ipc=18.6) sim_rate=19477 (inst/sec) elapsed = 0:0:11:18 / Tue Apr 16 17:03:05 2019
GPGPU-Sim uArch: cycles simulated: 546743  inst.: 13222698 (ipc=18.6) sim_rate=19473 (inst/sec) elapsed = 0:0:11:19 / Tue Apr 16 17:03:06 2019
GPGPU-Sim uArch: cycles simulated: 547243  inst.: 13230956 (ipc=18.6) sim_rate=19457 (inst/sec) elapsed = 0:0:11:20 / Tue Apr 16 17:03:07 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (277359,270243), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(277360,270243)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (277561,270243), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(277562,270243)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(230,0,0) tid=(91,0,0)
GPGPU-Sim uArch: cycles simulated: 548243  inst.: 13256083 (ipc=18.7) sim_rate=19465 (inst/sec) elapsed = 0:0:11:21 / Tue Apr 16 17:03:08 2019
GPGPU-Sim uArch: Shader 12 finished CTA #4 (278189,270243), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(278190,270243)
GPGPU-Sim uArch: cycles simulated: 548743  inst.: 13266178 (ipc=18.7) sim_rate=19451 (inst/sec) elapsed = 0:0:11:22 / Tue Apr 16 17:03:09 2019
GPGPU-Sim uArch: Shader 9 finished CTA #4 (278503,270243), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(278504,270243)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (278522,270243), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(278523,270243)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (278957,270243), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(278958,270243)
GPGPU-Sim uArch: cycles simulated: 549743  inst.: 13286179 (ipc=18.7) sim_rate=19452 (inst/sec) elapsed = 0:0:11:23 / Tue Apr 16 17:03:10 2019
GPGPU-Sim uArch: cycles simulated: 550243  inst.: 13296731 (ipc=18.7) sim_rate=19439 (inst/sec) elapsed = 0:0:11:24 / Tue Apr 16 17:03:11 2019
GPGPU-Sim uArch: cycles simulated: 551243  inst.: 13318734 (ipc=18.7) sim_rate=19443 (inst/sec) elapsed = 0:0:11:25 / Tue Apr 16 17:03:12 2019
GPGPU-Sim uArch: Shader 10 finished CTA #4 (281058,270243), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(281059,270243)
GPGPU-Sim uArch: cycles simulated: 551743  inst.: 13328474 (ipc=18.7) sim_rate=19429 (inst/sec) elapsed = 0:0:11:26 / Tue Apr 16 17:03:13 2019
GPGPU-Sim uArch: Shader 1 finished CTA #4 (281738,270243), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(281739,270243)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (281776,270243), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(281777,270243)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (282056,270243), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(282057,270243)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (282184,270243), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(282185,270243)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(210,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 552743  inst.: 13350725 (ipc=18.7) sim_rate=19433 (inst/sec) elapsed = 0:0:11:27 / Tue Apr 16 17:03:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (282853,270243), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 553243  inst.: 13361889 (ipc=18.7) sim_rate=19421 (inst/sec) elapsed = 0:0:11:28 / Tue Apr 16 17:03:15 2019
GPGPU-Sim uArch: Shader 8 finished CTA #5 (283337,270243), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (283546,270243), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (283739,270243), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (283823,270243), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 554243  inst.: 13384104 (ipc=18.7) sim_rate=19425 (inst/sec) elapsed = 0:0:11:29 / Tue Apr 16 17:03:16 2019
GPGPU-Sim uArch: Shader 12 finished CTA #5 (284302,270243), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 554743  inst.: 13391263 (ipc=18.7) sim_rate=19407 (inst/sec) elapsed = 0:0:11:30 / Tue Apr 16 17:03:17 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (284577,270243), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (285289,270243), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (285389,270243), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 555743  inst.: 13403915 (ipc=18.7) sim_rate=19397 (inst/sec) elapsed = 0:0:11:31 / Tue Apr 16 17:03:18 2019
GPGPU-Sim uArch: Shader 6 finished CTA #5 (286315,270243), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 556743  inst.: 13418346 (ipc=18.7) sim_rate=19390 (inst/sec) elapsed = 0:0:11:32 / Tue Apr 16 17:03:19 2019
GPGPU-Sim uArch: cycles simulated: 557743  inst.: 13435223 (ipc=18.7) sim_rate=19387 (inst/sec) elapsed = 0:0:11:33 / Tue Apr 16 17:03:20 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (287939,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (287953,270243), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 558243  inst.: 13440662 (ipc=18.6) sim_rate=19366 (inst/sec) elapsed = 0:0:11:34 / Tue Apr 16 17:03:21 2019
GPGPU-Sim uArch: Shader 9 finished CTA #5 (288073,270243), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(251,0,0) tid=(114,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (288832,270243), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 559243  inst.: 13454884 (ipc=18.6) sim_rate=19359 (inst/sec) elapsed = 0:0:11:35 / Tue Apr 16 17:03:22 2019
GPGPU-Sim uArch: cycles simulated: 560243  inst.: 13469894 (ipc=18.6) sim_rate=19353 (inst/sec) elapsed = 0:0:11:36 / Tue Apr 16 17:03:23 2019
GPGPU-Sim uArch: Shader 8 finished CTA #0 (290114,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (290276,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (290422,270243), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (290724,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (290922,270243), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 561243  inst.: 13484961 (ipc=18.6) sim_rate=19347 (inst/sec) elapsed = 0:0:11:37 / Tue Apr 16 17:03:24 2019
GPGPU-Sim uArch: Shader 12 finished CTA #0 (291557,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (291792,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (291842,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (291944,270243), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 562243  inst.: 13498908 (ipc=18.6) sim_rate=19339 (inst/sec) elapsed = 0:0:11:38 / Tue Apr 16 17:03:25 2019
GPGPU-Sim uArch: Shader 2 finished CTA #0 (292218,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (292269,270243), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 562743  inst.: 13506467 (ipc=18.6) sim_rate=19322 (inst/sec) elapsed = 0:0:11:39 / Tue Apr 16 17:03:26 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (292862,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (292984,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (293343,270243), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 563743  inst.: 13518133 (ipc=18.6) sim_rate=19311 (inst/sec) elapsed = 0:0:11:40 / Tue Apr 16 17:03:27 2019
GPGPU-Sim uArch: Shader 11 finished CTA #0 (293997,270243), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (294235,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (294338,270243), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 564743  inst.: 13531921 (ipc=18.5) sim_rate=19303 (inst/sec) elapsed = 0:0:11:41 / Tue Apr 16 17:03:28 2019
GPGPU-Sim uArch: Shader 6 finished CTA #1 (294729,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (294756,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (295004,270243), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(239,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (295203,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (295232,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (295365,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (295757,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (295763,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (295777,270243), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 566243  inst.: 13555187 (ipc=18.5) sim_rate=19309 (inst/sec) elapsed = 0:0:11:42 / Tue Apr 16 17:03:29 2019
GPGPU-Sim uArch: Shader 13 finished CTA #2 (296228,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (296304,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (296329,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (296353,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (296364,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (296390,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (296736,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (296808,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (296810,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (296918,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (296966,270243), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 567243  inst.: 13567827 (ipc=18.5) sim_rate=19299 (inst/sec) elapsed = 0:0:11:43 / Tue Apr 16 17:03:30 2019
GPGPU-Sim uArch: Shader 2 finished CTA #4 (297012,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (297074,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (297202,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (297242,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (297268,270243), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (297300,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (297399,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (297421,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (297537,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (297577,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (297670,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (297881,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (298033,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (298163,270243), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (298209,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (298221,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (298229,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (298253,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (298418,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (298426,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (298498,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (298532,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (298603,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (298712,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (298720,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (298814,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (298878,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (298892,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (298893,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (298959,270243), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 569243  inst.: 13586607 (ipc=18.4) sim_rate=19299 (inst/sec) elapsed = 0:0:11:44 / Tue Apr 16 17:03:31 2019
GPGPU-Sim uArch: Shader 10 finished CTA #3 (299061,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (299161,270243), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (299367,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (299543,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (299719,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (299909,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (299958,270243), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (300111,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #5 (300185,270243), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 300186
gpu_sim_insn = 5517949
gpu_ipc =      18.3818
gpu_tot_sim_cycle = 570429
gpu_tot_sim_insn = 13588231
gpu_tot_ipc =      23.8211
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1142799
gpu_stall_icnt2sh    = 3087429
gpu_total_sim_rate=19274

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 791774
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 76595, Miss = 52821, Miss_rate = 0.690, Pending_hits = 2705, Reservation_fails = 440376
	L1D_cache_core[1]: Access = 78211, Miss = 53742, Miss_rate = 0.687, Pending_hits = 2687, Reservation_fails = 442796
	L1D_cache_core[2]: Access = 76631, Miss = 52858, Miss_rate = 0.690, Pending_hits = 2598, Reservation_fails = 438616
	L1D_cache_core[3]: Access = 77127, Miss = 52941, Miss_rate = 0.686, Pending_hits = 2618, Reservation_fails = 434998
	L1D_cache_core[4]: Access = 76571, Miss = 53089, Miss_rate = 0.693, Pending_hits = 2595, Reservation_fails = 436313
	L1D_cache_core[5]: Access = 76721, Miss = 52795, Miss_rate = 0.688, Pending_hits = 2638, Reservation_fails = 437071
	L1D_cache_core[6]: Access = 77401, Miss = 53433, Miss_rate = 0.690, Pending_hits = 2669, Reservation_fails = 437321
	L1D_cache_core[7]: Access = 81144, Miss = 56249, Miss_rate = 0.693, Pending_hits = 2710, Reservation_fails = 445131
	L1D_cache_core[8]: Access = 76759, Miss = 53334, Miss_rate = 0.695, Pending_hits = 2622, Reservation_fails = 435856
	L1D_cache_core[9]: Access = 76633, Miss = 52780, Miss_rate = 0.689, Pending_hits = 2652, Reservation_fails = 439463
	L1D_cache_core[10]: Access = 78532, Miss = 54205, Miss_rate = 0.690, Pending_hits = 2705, Reservation_fails = 441353
	L1D_cache_core[11]: Access = 77874, Miss = 53679, Miss_rate = 0.689, Pending_hits = 2630, Reservation_fails = 441333
	L1D_cache_core[12]: Access = 78128, Miss = 54131, Miss_rate = 0.693, Pending_hits = 2735, Reservation_fails = 444294
	L1D_cache_core[13]: Access = 77558, Miss = 53892, Miss_rate = 0.695, Pending_hits = 2708, Reservation_fails = 439974
	L1D_cache_core[14]: Access = 77069, Miss = 53212, Miss_rate = 0.690, Pending_hits = 2571, Reservation_fails = 437665
	L1D_total_cache_accesses = 1162954
	L1D_total_cache_misses = 803161
	L1D_total_cache_miss_rate = 0.6906
	L1D_total_cache_pending_hits = 39843
	L1D_total_cache_reservation_fails = 6592560
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 117654
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 316478
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39678
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 398001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4022130
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 117174
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 165
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2570430
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 790782
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2575, 2487, 2355, 2094, 2190, 1924, 1947, 2279, 2197, 1828, 2054, 1999, 2230, 2196, 2219, 2232, 2085, 1995, 2153, 2046, 2015, 1630, 2202, 1836, 2161, 1884, 2313, 2103, 1828, 2159, 1835, 1917, 2388, 2056, 2215, 1753, 2041, 2215, 2203, 1725, 1647, 1168, 1613, 1696, 1691, 1781, 1433, 1550, 
gpgpu_n_tot_thrd_icount = 46885504
gpgpu_n_tot_w_icount = 1465172
gpgpu_n_stall_shd_mem = 7396253
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 398001
gpgpu_n_mem_write_global = 408797
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1822654
gpgpu_n_store_insn = 665524
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333933
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7392842
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12593412	W0_Idle:747518	W0_Scoreboard:1757924	W1:351018	W2:167955	W3:108664	W4:77183	W5:60387	W6:52383	W7:48205	W8:43918	W9:40763	W10:37976	W11:34303	W12:29605	W13:26752	W14:22845	W15:20717	W16:17670	W17:14373	W18:13371	W19:13144	W20:11939	W21:11999	W22:14492	W23:13165	W24:12750	W25:11496	W26:9222	W27:7513	W28:4673	W29:1846	W30:380	W31:145	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3184008 {8:398001,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16371304 {40:408542,72:79,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54128136 {136:398001,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3270376 {8:408797,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 853 
maxdqlatency = 0 
maxmflatency = 1501 
averagemflatency = 386 
max_icnt2mem_latency = 925 
max_icnt2sh_latency = 570051 
mrq_lat_table:34382 	3513 	1087 	2777 	4022 	691 	347 	127 	1 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	106759 	576335 	123665 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37536 	13582 	50849 	297929 	188601 	215783 	2593 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29854 	175447 	179164 	13474 	77 	0 	0 	2 	9 	35 	924 	10180 	23841 	61931 	131754 	167943 	12178 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	72 	1067 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        26        27        20        35        34        32        32        32        32        30        31        36        35        36        38 
dram[1]:        35        32        28        24        22        26        28        31        32        30        34        34        32        33        42        45 
dram[2]:        36        38        30        32        32        32        32        32        28        32        27        26        33        40        53        54 
dram[3]:        25        33        35        26        28        28        26        28        26        25        20        22        32        32        33        41 
dram[4]:        34        33        32        32        33        33        32        32        32        32        29        27        34        34        32        32 
dram[5]:        31        26        31        30        32        31        30        32        27        26        23        22        32        34        32        32 
maximum service time to same row:
dram[0]:     53446     35256     53000     53800     50181     45037     46028     33954     47619     48280     74459     47842     80194     53858     76756     68139 
dram[1]:     51874     54368     41025     47169     39006     92571     52614     32609     40226     66953     46147     51063     62185     68460     58764     69083 
dram[2]:     45604     51194     50613     39575     50272     35856     61315     50138     21684     40425     63021     63837     51403     72438     97844    117803 
dram[3]:     50504     32929     51528     46820     42446     34392     39602     33571     44189     48072     41226     43556     89394     70169     54843     90838 
dram[4]:     56212     42171     41572     52781     64737     83568     57178     60822     53607     46177     60843     60497     90959     67556     59314     76297 
dram[5]:     51597     38591     78653     80526     43412     51177     52079     41828     52526     38130     47854     72387     79923     70826     89426    100668 
average row accesses per activate:
dram[0]:  4.166667  3.641026  3.129944  3.351191  4.523365  4.815534  3.859060  3.701299  5.226415  4.408000  3.663866  3.699187  7.558139  6.452830  7.674418  7.333333 
dram[1]:  4.937500  5.136364  3.536144  3.546012  3.589041  3.878788  3.355556  3.642857  3.632911  3.709677  4.078125  3.414286  4.729730  5.298508  5.984127  6.614035 
dram[2]:  3.353658  3.785235  4.037594  3.571429  4.024390  4.062500  4.488550  4.758621  3.596385  3.530864  3.776923  3.533333  6.490909  5.933333  8.348837  8.139535 
dram[3]:  3.503106  3.685897  4.261194  4.204545  4.106557  3.730496  3.979452  3.496894  3.940789  4.095891  3.331034  3.220000  6.107143  6.240741  6.679245  6.692307 
dram[4]:  4.437500  4.868687  3.844594  3.643357  4.064000  4.099174  3.804348  3.509804  4.519685  4.939130  4.447619  4.346535  5.375000  5.044117  8.717949 10.466666 
dram[5]:  3.755245  3.935714  3.445161  3.397516  3.937008  3.647482  4.208955  4.807017  3.944444  3.722581  4.187500  3.685039  6.017241  5.363636  6.600000  6.660000 
average row locality = 46953/11228 = 4.181777
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       390       413       426       429       397       396       470       465       448       449       386       392       318       331       330       352 
dram[1]:       401       416       432       428       411       412       492       499       465       459       425       394       339       341       376       377 
dram[2]:       415       420       419       402       395       414       466       454       475       468       412       411       351       347       358       349 
dram[3]:       409       416       422       412       389       409       464       461       472       475       406       398       329       326       354       348 
dram[4]:       382       379       420       397       407       399       439       440       463       464       403       377       327       326       340       314 
dram[5]:       408       409       411       418       396       409       449       448       467       462       404       394       334       341       330       332 
total reads: 38794
bank skew: 499/314 = 1.59
chip skew: 6667/6277 = 1.06
number of total write accesses:
dram[0]:       135       155       128       134        87       100       105       105       106       102        50        63         7        11         0         0 
dram[1]:       152       149       155       150       113       100       112       113       109       116        97        84        11        14         1         0 
dram[2]:       135       144       118       123       100       106       122        98       122       104        79        66         6         9         1         1 
dram[3]:       155       159       149       143       112       117       117       102       127       123        77        85        13        11         0         0 
dram[4]:       115       103       149       124       101        97        86        97       111       104        64        62        17        17         0         0 
dram[5]:       129       142       123       129       104        98       115       100       101       115        65        74        15        13         0         1 
total reads: 8159
min_bank_accesses = 0!
chip skew: 1490/1247 = 1.19
average mf latency per bank:
dram[0]:       2669      2549      3033      2996      3527      3318      3045      3065      2765      2765      7675      7808     15719     15153     19452     18449
dram[1]:       2675      2690      2944      3055      3409      3415      3118      3089      2888      2816      6691      7799     15116     15467     17830     18032
dram[2]:       2697      2588      2952      3018      3362      3181      2882      3053      2749      2881      7131      7764     14757     15481     18291     19220
dram[3]:       2766      2553      2956      3137      3322      3140      3025      3102      2734      2651      7405      7534     15525     15959     18824     19348
dram[4]:       3734      3041      3790      3225      4300      3373      4377      3150      3682      2717     50771      8257     20632     15780     25885     21313
dram[5]:       2741      2857      3185      3308      3369      3583      3016      3301      2670      2745      7580      7887     14970     15593     19582     20209
maximum mf latency per bank:
dram[0]:        903       905       875       933       832       934      1162       843       797       931      1046       902       852       890       985       863
dram[1]:        901      1017       916      1052       848       989       912       904       895      1094       876      1066       894      1015       939       895
dram[2]:        878       884       829       833       836       889       946       884       895       921       939       941       943       877       927       913
dram[3]:       1105      1050       949       872       931       847       973      1113       952       877      1054       874       807      1010       874       909
dram[4]:       1173       888      1056       854      1206      1154      1057       856      1501       959      1126       916      1124       997      1177       926
dram[5]:        927       974       949       942       839       941       825      1081       993       909       983       905       861       893       951       901

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752962 n_nop=734788 n_act=1800 n_pre=1784 n_req=7680 n_rd=12784 n_write=1806 bw_util=0.03875
n_activity=120229 dram_eff=0.2427
bk0: 780a 746309i bk1: 826a 745123i bk2: 852a 744769i bk3: 858a 744662i bk4: 794a 746775i bk5: 792a 746720i bk6: 940a 745267i bk7: 930a 744629i bk8: 896a 746559i bk9: 898a 745609i bk10: 772a 747132i bk11: 784a 746522i bk12: 636a 749421i bk13: 662a 748902i bk14: 660a 749793i bk15: 704a 749273i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.070734
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752962 n_nop=733528 n_act=2019 n_pre=2003 n_req=8143 n_rd=13334 n_write=2078 bw_util=0.04094
n_activity=128672 dram_eff=0.2396
bk0: 802a 746406i bk1: 832a 746392i bk2: 864a 744688i bk3: 856a 744772i bk4: 822a 745721i bk5: 824a 746025i bk6: 984a 744452i bk7: 998a 744307i bk8: 930a 745193i bk9: 918a 744970i bk10: 850a 746173i bk11: 788a 746146i bk12: 678a 748744i bk13: 682a 748871i bk14: 752a 749156i bk15: 754a 749575i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0501181
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752962 n_nop=734244 n_act=1885 n_pre=1869 n_req=7890 n_rd=13112 n_write=1852 bw_util=0.03975
n_activity=123143 dram_eff=0.243
bk0: 830a 745616i bk1: 840a 745504i bk2: 838a 745894i bk3: 804a 745419i bk4: 790a 746496i bk5: 828a 746131i bk6: 932a 745234i bk7: 908a 745822i bk8: 950a 744793i bk9: 936a 744593i bk10: 824a 746178i bk11: 822a 746010i bk12: 702a 748758i bk13: 694a 748849i bk14: 716a 749896i bk15: 698a 749916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0736478
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752962 n_nop=733979 n_act=1961 n_pre=1945 n_req=7980 n_rd=12980 n_write=2097 bw_util=0.04005
n_activity=125403 dram_eff=0.2405
bk0: 818a 745174i bk1: 832a 745206i bk2: 844a 745657i bk3: 824a 745659i bk4: 778a 746431i bk5: 818a 745841i bk6: 928a 745364i bk7: 922a 744797i bk8: 944a 744800i bk9: 950a 744793i bk10: 812a 746039i bk11: 796a 745674i bk12: 658a 749221i bk13: 652a 749358i bk14: 708a 749544i bk15: 696a 749623i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0511022
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752962 n_nop=735302 n_act=1688 n_pre=1672 n_req=7524 n_rd=12554 n_write=1746 bw_util=0.03798
n_activity=120893 dram_eff=0.2366
bk0: 764a 747054i bk1: 758a 747342i bk2: 840a 745782i bk3: 794a 745631i bk4: 814a 746795i bk5: 798a 745845i bk6: 878a 745068i bk7: 880a 745222i bk8: 926a 744924i bk9: 928a 746262i bk10: 806a 747296i bk11: 754a 747048i bk12: 654a 748745i bk13: 652a 748557i bk14: 680a 749790i bk15: 628a 750068i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0723157
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=752962 n_nop=734543 n_act=1875 n_pre=1859 n_req=7736 n_rd=12824 n_write=1861 bw_util=0.03901
n_activity=122866 dram_eff=0.239
bk0: 816a 746009i bk1: 818a 745746i bk2: 822a 745285i bk3: 836a 745140i bk4: 792a 746388i bk5: 818a 745943i bk6: 898a 745273i bk7: 896a 745878i bk8: 934a 744949i bk9: 924a 744682i bk10: 808a 746955i bk11: 788a 746485i bk12: 668a 749111i bk13: 682a 748901i bk14: 660a 749294i bk15: 664a 749729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0544609

========= L2 cache stats =========
L2_cache_bank[0]: Access = 62959, Miss = 3165, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 227
L2_cache_bank[1]: Access = 63767, Miss = 3227, Miss_rate = 0.051, Pending_hits = 6, Reservation_fails = 235
L2_cache_bank[2]: Access = 63738, Miss = 3341, Miss_rate = 0.052, Pending_hits = 17, Reservation_fails = 117
L2_cache_bank[3]: Access = 65061, Miss = 3326, Miss_rate = 0.051, Pending_hits = 5, Reservation_fails = 1
L2_cache_bank[4]: Access = 63023, Miss = 3291, Miss_rate = 0.052, Pending_hits = 5, Reservation_fails = 22
L2_cache_bank[5]: Access = 63773, Miss = 3265, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 499
L2_cache_bank[6]: Access = 64249, Miss = 3245, Miss_rate = 0.051, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[7]: Access = 64426, Miss = 3245, Miss_rate = 0.050, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 102829, Miss = 3181, Miss_rate = 0.031, Pending_hits = 7, Reservation_fails = 541
L2_cache_bank[9]: Access = 63944, Miss = 3096, Miss_rate = 0.048, Pending_hits = 11, Reservation_fails = 593
L2_cache_bank[10]: Access = 64172, Miss = 3199, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[11]: Access = 64932, Miss = 3213, Miss_rate = 0.049, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 806873
L2_total_cache_misses = 38794
L2_total_cache_miss_rate = 0.0481
L2_total_cache_pending_hits = 106
L2_total_cache_reservation_fails = 2237
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 363993
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33989
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1890
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 403919
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 78
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4800
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=2399147
icnt_total_pkts_simt_to_mem=1216277
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.5004
	minimum = 6
	maximum = 730
Network latency average = 40.4425
	minimum = 6
	maximum = 628
Slowest packet = 805886
Flit latency average = 28.877
	minimum = 6
	maximum = 627
Slowest flit = 3158717
Fragmentation average = 0.0975926
	minimum = 0
	maximum = 370
Injected packet rate average = 0.10703
	minimum = 0.0947246 (at node 4)
	maximum = 0.16671 (at node 23)
Accepted packet rate average = 0.10703
	minimum = 0.0947246 (at node 4)
	maximum = 0.16671 (at node 23)
Injected flit rate average = 0.255557
	minimum = 0.133734 (at node 4)
	maximum = 0.440487 (at node 23)
Accepted flit rate average= 0.255557
	minimum = 0.158445 (at node 15)
	maximum = 0.327923 (at node 7)
Injected packet length average = 2.3877
Accepted packet length average = 2.3877
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.1656 (6 samples)
	minimum = 6 (6 samples)
	maximum = 310.333 (6 samples)
Network latency average = 22.3427 (6 samples)
	minimum = 6 (6 samples)
	maximum = 242.833 (6 samples)
Flit latency average = 18.0322 (6 samples)
	minimum = 6 (6 samples)
	maximum = 240.5 (6 samples)
Fragmentation average = 0.0292673 (6 samples)
	minimum = 0 (6 samples)
	maximum = 143 (6 samples)
Injected packet rate average = 0.0547005 (6 samples)
	minimum = 0.0430835 (6 samples)
	maximum = 0.118095 (6 samples)
Accepted packet rate average = 0.0547005 (6 samples)
	minimum = 0.0430835 (6 samples)
	maximum = 0.118095 (6 samples)
Injected flit rate average = 0.120095 (6 samples)
	minimum = 0.0655642 (6 samples)
	maximum = 0.23282 (6 samples)
Accepted flit rate average = 0.120095 (6 samples)
	minimum = 0.0813441 (6 samples)
	maximum = 0.225735 (6 samples)
Injected packet size average = 2.19551 (6 samples)
Accepted packet size average = 2.19551 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 11 min, 45 sec (705 sec)
gpgpu_simulation_rate = 19274 (inst/sec)
gpgpu_simulation_rate = 809 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,570429)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,570429)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,570429)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,570429)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,570429)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,570429)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,570429)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(21,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(16,0,0) tid=(197,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(80,0,0) tid=(69,0,0)
GPGPU-Sim uArch: cycles simulated: 570929  inst.: 13893600 (ipc=610.7) sim_rate=19651 (inst/sec) elapsed = 0:0:11:47 / Tue Apr 16 17:03:34 2019
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(74,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 571929  inst.: 13920774 (ipc=221.7) sim_rate=19662 (inst/sec) elapsed = 0:0:11:48 / Tue Apr 16 17:03:35 2019
GPGPU-Sim uArch: cycles simulated: 572429  inst.: 13926950 (ipc=169.4) sim_rate=19643 (inst/sec) elapsed = 0:0:11:49 / Tue Apr 16 17:03:36 2019
GPGPU-Sim uArch: cycles simulated: 572929  inst.: 13932570 (ipc=137.7) sim_rate=19623 (inst/sec) elapsed = 0:0:11:50 / Tue Apr 16 17:03:37 2019
GPGPU-Sim uArch: cycles simulated: 573929  inst.: 13947174 (ipc=102.6) sim_rate=19616 (inst/sec) elapsed = 0:0:11:51 / Tue Apr 16 17:03:38 2019
GPGPU-Sim uArch: cycles simulated: 574429  inst.: 13955498 (ipc=91.8) sim_rate=19600 (inst/sec) elapsed = 0:0:11:52 / Tue Apr 16 17:03:39 2019
GPGPU-Sim uArch: cycles simulated: 574929  inst.: 13963992 (ipc=83.5) sim_rate=19584 (inst/sec) elapsed = 0:0:11:53 / Tue Apr 16 17:03:40 2019
GPGPU-Sim uArch: cycles simulated: 575929  inst.: 13979559 (ipc=71.2) sim_rate=19579 (inst/sec) elapsed = 0:0:11:54 / Tue Apr 16 17:03:41 2019
GPGPU-Sim uArch: cycles simulated: 576429  inst.: 13988241 (ipc=66.7) sim_rate=19563 (inst/sec) elapsed = 0:0:11:55 / Tue Apr 16 17:03:42 2019
GPGPU-Sim uArch: cycles simulated: 576929  inst.: 13996040 (ipc=62.7) sim_rate=19547 (inst/sec) elapsed = 0:0:11:56 / Tue Apr 16 17:03:43 2019
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(21,0,0) tid=(150,0,0)
GPGPU-Sim uArch: cycles simulated: 577929  inst.: 14010265 (ipc=56.3) sim_rate=19540 (inst/sec) elapsed = 0:0:11:57 / Tue Apr 16 17:03:44 2019
GPGPU-Sim uArch: cycles simulated: 578429  inst.: 14018426 (ipc=53.8) sim_rate=19524 (inst/sec) elapsed = 0:0:11:58 / Tue Apr 16 17:03:45 2019
GPGPU-Sim uArch: cycles simulated: 578929  inst.: 14025730 (ipc=51.5) sim_rate=19507 (inst/sec) elapsed = 0:0:11:59 / Tue Apr 16 17:03:46 2019
GPGPU-Sim uArch: cycles simulated: 579929  inst.: 14042050 (ipc=47.8) sim_rate=19502 (inst/sec) elapsed = 0:0:12:00 / Tue Apr 16 17:03:47 2019
GPGPU-Sim uArch: cycles simulated: 580429  inst.: 14050659 (ipc=46.2) sim_rate=19487 (inst/sec) elapsed = 0:0:12:01 / Tue Apr 16 17:03:48 2019
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10144,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(10145,570429)
GPGPU-Sim uArch: cycles simulated: 581429  inst.: 14070161 (ipc=43.8) sim_rate=19487 (inst/sec) elapsed = 0:0:12:02 / Tue Apr 16 17:03:49 2019
GPGPU-Sim uArch: Shader 1 finished CTA #1 (11029,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(11030,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11418,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11419,570429)
GPGPU-Sim uArch: cycles simulated: 581929  inst.: 14082959 (ipc=43.0) sim_rate=19478 (inst/sec) elapsed = 0:0:12:03 / Tue Apr 16 17:03:50 2019
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11727,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11728,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12085,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12086,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12166,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12167,570429)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(11,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (12322,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(12323,570429)
GPGPU-Sim uArch: cycles simulated: 582929  inst.: 14109813 (ipc=41.7) sim_rate=19488 (inst/sec) elapsed = 0:0:12:04 / Tue Apr 16 17:03:51 2019
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12518,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12519,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12571,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12572,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12606,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(12607,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12647,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(12648,570429)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12659,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12660,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12750,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12751,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12840,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12841,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13303,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13304,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (13376,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(13377,570429)
GPGPU-Sim uArch: cycles simulated: 583929  inst.: 14145914 (ipc=41.3) sim_rate=19511 (inst/sec) elapsed = 0:0:12:05 / Tue Apr 16 17:03:52 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13524,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13525,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13534,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13535,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13737,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13738,570429)
GPGPU-Sim uArch: cycles simulated: 584429  inst.: 14164199 (ipc=41.1) sim_rate=19509 (inst/sec) elapsed = 0:0:12:06 / Tue Apr 16 17:03:53 2019
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14015,570429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14016,570429)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14512,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(14513,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14564,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14565,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14768,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14769,570429)
GPGPU-Sim uArch: cycles simulated: 585429  inst.: 14193165 (ipc=40.3) sim_rate=19522 (inst/sec) elapsed = 0:0:12:07 / Tue Apr 16 17:03:54 2019
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15126,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15127,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15200,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15201,570429)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(112,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15838,570429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15839,570429)
GPGPU-Sim uArch: cycles simulated: 586429  inst.: 14218330 (ipc=39.4) sim_rate=19530 (inst/sec) elapsed = 0:0:12:08 / Tue Apr 16 17:03:55 2019
GPGPU-Sim uArch: Shader 10 finished CTA #1 (16096,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(16097,570429)
GPGPU-Sim uArch: cycles simulated: 586929  inst.: 14231731 (ipc=39.0) sim_rate=19522 (inst/sec) elapsed = 0:0:12:09 / Tue Apr 16 17:03:56 2019
GPGPU-Sim uArch: Shader 2 finished CTA #1 (16782,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(16783,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (16920,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(16921,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17444,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(17445,570429)
GPGPU-Sim uArch: cycles simulated: 587929  inst.: 14262846 (ipc=38.5) sim_rate=19538 (inst/sec) elapsed = 0:0:12:10 / Tue Apr 16 17:03:57 2019
GPGPU-Sim uArch: cycles simulated: 588929  inst.: 14289836 (ipc=37.9) sim_rate=19548 (inst/sec) elapsed = 0:0:12:11 / Tue Apr 16 17:03:58 2019
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(73,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19170,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19171,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (19462,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(19463,570429)
GPGPU-Sim uArch: cycles simulated: 589929  inst.: 14319518 (ipc=37.5) sim_rate=19562 (inst/sec) elapsed = 0:0:12:12 / Tue Apr 16 17:03:59 2019
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19684,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19685,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19710,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(19711,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (19826,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(19827,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20218,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20219,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20222,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(20223,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20296,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20297,570429)
GPGPU-Sim uArch: cycles simulated: 590929  inst.: 14368056 (ipc=38.0) sim_rate=19601 (inst/sec) elapsed = 0:0:12:13 / Tue Apr 16 17:04:00 2019
GPGPU-Sim uArch: Shader 4 finished CTA #3 (20574,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(20575,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20932,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20933,570429)
GPGPU-Sim uArch: cycles simulated: 591429  inst.: 14385834 (ipc=38.0) sim_rate=19599 (inst/sec) elapsed = 0:0:12:14 / Tue Apr 16 17:04:01 2019
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(128,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (21149,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(21150,570429)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (21242,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(21243,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (21397,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(21398,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21515,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(21516,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (21605,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(21606,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (21614,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(21615,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (21824,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(21825,570429)
GPGPU-Sim uArch: cycles simulated: 592429  inst.: 14431228 (ipc=38.3) sim_rate=19634 (inst/sec) elapsed = 0:0:12:15 / Tue Apr 16 17:04:02 2019
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22215,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22216,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (22226,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(22227,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22307,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(22308,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22447,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(22448,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22534,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(22535,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (22838,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(22839,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (22859,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(22860,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22924,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(22925,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22937,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22938,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (22942,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(22943,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22985,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22986,570429)
GPGPU-Sim uArch: cycles simulated: 593429  inst.: 14480576 (ipc=38.8) sim_rate=19674 (inst/sec) elapsed = 0:0:12:16 / Tue Apr 16 17:04:03 2019
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23014,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(23015,570429)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(78,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (23275,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(23276,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (23457,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(23458,570429)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (23505,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(23506,570429)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (23559,570429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(23560,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (23580,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(23581,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23601,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(23602,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (23644,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(23645,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (23647,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(23648,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23722,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(23723,570429)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (23730,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(23731,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23769,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23770,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (23786,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (23786,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(23787,570429)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(23787,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23848,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23849,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23862,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23863,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (23929,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(23930,570429)
GPGPU-Sim uArch: cycles simulated: 594429  inst.: 14560761 (ipc=40.5) sim_rate=19756 (inst/sec) elapsed = 0:0:12:17 / Tue Apr 16 17:04:04 2019
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24024,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24025,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (24108,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(24109,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24154,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (24154,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(24155,570429)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(24155,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (24171,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(24172,570429)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(166,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (24208,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(24209,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24231,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(24232,570429)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24263,570429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(24264,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24351,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24352,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24453,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24454,570429)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (24490,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(24491,570429)
GPGPU-Sim uArch: cycles simulated: 594929  inst.: 14606859 (ipc=41.6) sim_rate=19792 (inst/sec) elapsed = 0:0:12:18 / Tue Apr 16 17:04:05 2019
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24630,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(24631,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24647,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(24648,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24741,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24742,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24747,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(24748,570429)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (24974,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(24975,570429)
GPGPU-Sim uArch: cycles simulated: 595429  inst.: 14636980 (ipc=41.9) sim_rate=19806 (inst/sec) elapsed = 0:0:12:19 / Tue Apr 16 17:04:06 2019
GPGPU-Sim uArch: Shader 7 finished CTA #1 (25023,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(25024,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25044,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25045,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (25056,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(25057,570429)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25065,570429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25066,570429)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (25074,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(25075,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (25137,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(25138,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25216,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25217,570429)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25307,570429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25308,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (25338,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(25339,570429)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(189,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (25388,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(25389,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (25391,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(25392,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (25424,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(25425,570429)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (25483,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(25484,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25512,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25513,570429)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25522,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25523,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (25576,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(25577,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25621,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(25622,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (25626,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(25627,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (25633,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(25634,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (25671,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(25672,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (25738,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(25739,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (25759,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(25760,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (25760,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(25761,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (25786,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(25787,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (25808,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(25809,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (25840,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(25841,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25876,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25877,570429)
GPGPU-Sim uArch: cycles simulated: 596429  inst.: 14747851 (ipc=44.6) sim_rate=19929 (inst/sec) elapsed = 0:0:12:20 / Tue Apr 16 17:04:07 2019
GPGPU-Sim uArch: Shader 5 finished CTA #5 (26077,570429), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(26078,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26083,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26084,570429)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (26100,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(26101,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (26103,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(26104,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (26161,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(26162,570429)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(208,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (26191,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(26192,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26210,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26211,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (26219,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(26220,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (26327,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(26328,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26423,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26424,570429)
GPGPU-Sim uArch: cycles simulated: 596929  inst.: 14794527 (ipc=45.5) sim_rate=19965 (inst/sec) elapsed = 0:0:12:21 / Tue Apr 16 17:04:08 2019
GPGPU-Sim uArch: Shader 10 finished CTA #2 (26514,570429), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(26515,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (26515,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(26516,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (26590,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(26591,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26599,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26600,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (26611,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(26612,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (26619,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(26620,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (26681,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(26682,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (26784,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(26785,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26831,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26832,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26846,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26847,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (26860,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(26861,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26902,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26903,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26905,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(26906,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (26919,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(26920,570429)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (26937,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(26938,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (26938,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(26939,570429)
GPGPU-Sim uArch: cycles simulated: 597429  inst.: 14854291 (ipc=46.9) sim_rate=20019 (inst/sec) elapsed = 0:0:12:22 / Tue Apr 16 17:04:09 2019
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(233,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27064,570429), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27065,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (27094,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(27095,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27107,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27108,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (27144,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(27145,570429)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27186,570429), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27187,570429)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (27211,570429), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(27212,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27220,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27221,570429)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27223,570429), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(27224,570429)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (27244,570429), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(27245,570429)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (27251,570429), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(27252,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27301,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(27302,570429)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27320,570429), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(27321,570429)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (27321,570429), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(27322,570429)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27430,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(27431,570429)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27480,570429), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27481,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27576,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(27577,570429)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27649,570429), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27650,570429)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27685,570429), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27686,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (27703,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(27704,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (27713,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(27714,570429)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27728,570429), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27729,570429)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (27731,570429), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(27732,570429)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27744,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (27783,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (27801,570429), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(248,0,0) tid=(229,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (27874,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (27875,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27895,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (27914,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (27936,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (27943,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (27964,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (27971,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (27990,570429), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 598429  inst.: 14957178 (ipc=48.9) sim_rate=20130 (inst/sec) elapsed = 0:0:12:23 / Tue Apr 16 17:04:10 2019
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28021,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (28035,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28053,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (28078,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (28093,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (28113,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28154,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28155,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (28157,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28200,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (28218,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28297,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (28316,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (28338,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (28351,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28367,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (28426,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28427,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28474,570429), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (28493,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28500,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28502,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28526,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (28532,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (28539,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (28562,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (28580,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28581,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28646,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (28705,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28726,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28758,570429), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28761,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (28777,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28789,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (28823,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (28836,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28849,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28860,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (28864,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (28960,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28990,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (29015,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (29027,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (29039,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (29077,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (29079,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (29150,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29160,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (29175,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29234,570429), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29262,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (29305,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (29311,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (29328,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (29462,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29494,570429), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 599929  inst.: 14975510 (ipc=47.0) sim_rate=20128 (inst/sec) elapsed = 0:0:12:24 / Tue Apr 16 17:04:11 2019
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29531,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29531,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (29556,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29607,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29633,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (29683,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (29683,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29736,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29750,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (29778,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29802,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (29876,570429), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (29878,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29890,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29957,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29973,570429), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (30036,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (30133,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (30188,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (30244,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30681,570429), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 30682
gpu_sim_insn = 1388910
gpu_ipc =      45.2679
gpu_tot_sim_cycle = 601111
gpu_tot_sim_insn = 14977141
gpu_tot_ipc =      24.9158
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1230081
gpu_stall_icnt2sh    = 3311586
gpu_total_sim_rate=20130

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898958
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81661, Miss = 55384, Miss_rate = 0.678, Pending_hits = 2936, Reservation_fails = 457560
	L1D_cache_core[1]: Access = 82821, Miss = 56160, Miss_rate = 0.678, Pending_hits = 2914, Reservation_fails = 460919
	L1D_cache_core[2]: Access = 81321, Miss = 55331, Miss_rate = 0.680, Pending_hits = 2805, Reservation_fails = 456123
	L1D_cache_core[3]: Access = 81832, Miss = 55407, Miss_rate = 0.677, Pending_hits = 2807, Reservation_fails = 453696
	L1D_cache_core[4]: Access = 81212, Miss = 55524, Miss_rate = 0.684, Pending_hits = 2814, Reservation_fails = 454067
	L1D_cache_core[5]: Access = 81194, Miss = 55190, Miss_rate = 0.680, Pending_hits = 2838, Reservation_fails = 455467
	L1D_cache_core[6]: Access = 81827, Miss = 55684, Miss_rate = 0.681, Pending_hits = 2892, Reservation_fails = 453256
	L1D_cache_core[7]: Access = 85814, Miss = 58659, Miss_rate = 0.684, Pending_hits = 2932, Reservation_fails = 462347
	L1D_cache_core[8]: Access = 81386, Miss = 55784, Miss_rate = 0.685, Pending_hits = 2828, Reservation_fails = 453905
	L1D_cache_core[9]: Access = 81105, Miss = 55131, Miss_rate = 0.680, Pending_hits = 2859, Reservation_fails = 458484
	L1D_cache_core[10]: Access = 83168, Miss = 56619, Miss_rate = 0.681, Pending_hits = 2909, Reservation_fails = 460451
	L1D_cache_core[11]: Access = 82300, Miss = 55994, Miss_rate = 0.680, Pending_hits = 2843, Reservation_fails = 458772
	L1D_cache_core[12]: Access = 82860, Miss = 56573, Miss_rate = 0.683, Pending_hits = 2946, Reservation_fails = 461846
	L1D_cache_core[13]: Access = 82231, Miss = 56281, Miss_rate = 0.684, Pending_hits = 2918, Reservation_fails = 457077
	L1D_cache_core[14]: Access = 81811, Miss = 55707, Miss_rate = 0.681, Pending_hits = 2789, Reservation_fails = 456692
	L1D_total_cache_accesses = 1232543
	L1D_total_cache_misses = 839428
	L1D_total_cache_miss_rate = 0.6811
	L1D_total_cache_pending_hits = 43030
	L1D_total_cache_reservation_fails = 6860662
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 127177
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 345853
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42830
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 430630
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4288129
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126697
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408798
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2572533
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897966
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2744, 2798, 2668, 2394, 2523, 2324, 2126, 2560, 2494, 2127, 2369, 2318, 2545, 2583, 2444, 2586, 2507, 2273, 2363, 2402, 2387, 2035, 2508, 2164, 2515, 2283, 2534, 2285, 2076, 2380, 1987, 2154, 2625, 2378, 2524, 2053, 2254, 2551, 2457, 2072, 1864, 1489, 1940, 1995, 1784, 1885, 1633, 1761, 
gpgpu_n_tot_thrd_icount = 52711040
gpgpu_n_tot_w_icount = 1647220
gpgpu_n_stall_shd_mem = 7702242
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 430630
gpgpu_n_mem_write_global = 413230
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1968155
gpgpu_n_store_insn = 679709
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1485075
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7698831
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13081268	W0_Idle:759986	W0_Scoreboard:1970932	W1:413591	W2:194586	W3:125338	W4:88288	W5:69710	W6:58561	W7:53227	W8:47621	W9:42842	W10:39591	W11:35457	W12:30583	W13:27405	W14:23513	W15:21314	W16:17988	W17:14784	W18:13596	W19:13615	W20:12314	W21:12084	W22:14659	W23:13228	W24:12791	W25:11581	W26:9304	W27:7524	W28:4714	W29:1846	W30:380	W31:145	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3445040 {8:430630,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16548624 {40:412975,72:79,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58565680 {136:430630,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3305840 {8:413230,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 853 
maxdqlatency = 0 
maxmflatency = 1501 
averagemflatency = 385 
max_icnt2mem_latency = 925 
max_icnt2sh_latency = 598823 
mrq_lat_table:40435 	3933 	1350 	3208 	4917 	1086 	620 	298 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	115948 	598002 	129867 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	51530 	15699 	54063 	304975 	195700 	219271 	2697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31762 	193996 	191008 	13802 	77 	0 	0 	2 	9 	35 	924 	10180 	23841 	61931 	131754 	167943 	16611 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	83 	1117 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        26        27        20        35        34        32        32        32        32        30        31        36        35        36        38 
dram[1]:        35        32        28        25        22        26        28        31        32        30        34        34        32        33        42        45 
dram[2]:        36        38        30        32        32        32        32        32        28        32        27        26        33        40        53        54 
dram[3]:        25        33        35        26        28        28        26        28        26        25        20        22        32        32        33        41 
dram[4]:        34        33        32        32        33        33        32        32        32        32        29        27        34        34        32        32 
dram[5]:        31        26        31        30        32        31        30        32        27        26        23        22        32        34        32        32 
maximum service time to same row:
dram[0]:     53446     35256     53000     53800     50181     45037     46028     33954     47619     48280     74459     47842     80194     53858     76756     68139 
dram[1]:     51874     54368     41025     47169     39006     92571     52614     32609     40226     66953     46147     51063     62185     68460     58764     69083 
dram[2]:     45604     51194     50613     39575     50272     35856     61315     50138     21684     40425     63021     63837     51403     72438     97844    117803 
dram[3]:     50504     32929     51528     46820     42446     34392     39602     33571     44189     48072     41226     43556     89394     70169     54843     90838 
dram[4]:     56212     42171     41572     52781     64737     83568     57178     60822     53607     46177     60843     60497     90959     67556     59314     76297 
dram[5]:     51597     38591     78653     80526     43412     51177     52079     41828     52526     38130     47854     72387     79923     70826     89426    100668 
average row accesses per activate:
dram[0]:  3.901961  3.582417  2.972350  3.195122  4.377953  4.669422  4.121951  3.823864  4.918519  4.317881  3.291667  3.456790  5.045977  4.880435  7.629630  6.836066 
dram[1]:  4.563380  4.851852  3.357843  3.521505  3.558824  3.862745  3.497512  3.542289  3.403061  3.453608  3.729412  3.348837  3.905172  4.245454  5.650000  6.573529 
dram[2]:  3.262887  3.554945  3.686391  3.560694  3.992754  3.929487  4.243750  4.503448  3.645503  3.554974  3.308989  3.132275  5.075269  4.500000  7.032787  7.033333 
dram[3]:  3.422460  3.518717  4.035503  3.808383  3.918919  3.604790  3.951807  3.574586  3.640212  3.708995  2.984925  2.940887  4.650000  5.044944  5.861111  6.777778 
dram[4]:  4.161972  4.713115  3.553763  3.414365  3.925170  4.133803  3.862500  3.582857  4.121212  4.817518  3.846667  3.722973  4.311927  4.127273  9.111111 10.405405 
dram[5]:  3.740964  3.886905  3.356383  3.328125  3.937931  3.662500  4.333333  4.582734  3.675824  3.507772  3.577640  3.262570  4.670000  4.852632  7.200000  7.345455 
average row locality = 55860/14098 = 3.962264
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       452       479       497       495       460       461       558       554       532       525       476       477       415       421       412       417 
dram[1]:       480       490       503       482       478       485       578       587       538       533       516       473       428       437       451       447 
dram[2]:       483       482       486       466       447       491       538       534       543       547       496       504       450       447       428       421 
dram[3]:       470       481       505       476       456       476       528       535       541       554       493       485       435       427       422       427 
dram[4]:       458       453       488       471       471       476       517       519       543       532       492       465       437       421       410       385 
dram[5]:       473       489       484       491       463       477       537       520       547       539       488       488       440       433       396       403 
total reads: 46217
bank skew: 587/385 = 1.52
chip skew: 7906/7538 = 1.05
number of total write accesses:
dram[0]:       145       173       148       160        96       104       118       119       132       127        77        83        24        28         0         0 
dram[1]:       168       165       182       173       127       106       125       125       129       137       118       103        25        30         1         0 
dram[2]:       150       165       137       150       104       122       141       119       146       132        93        88        22        21         1         1 
dram[3]:       170       177       177       160       124       126       128       112       147       147       101       112        30        22         0         0 
dram[4]:       133       122       173       147       106       111       101       108       137       128        85        86        33        33         0         0 
dram[5]:       148       164       147       148       108       109       126       117       122       138        88        96        27        28         0         1 
total reads: 9643
min_bank_accesses = 0!
chip skew: 1733/1503 = 1.15
average mf latency per bank:
dram[0]:       2414      2287      2688      2641      3137      2978      2669      2668      2384      2402      6230      6512     12226     12033     16778     16666
dram[1]:       2366      2396      2597      2752      3007      3027      2750      2719      2542      2483      5658      6629     12178     12239     16035     16296
dram[2]:       2412      2325      2614      2643      3074      2782      2557      2657      2443      2499      6097      6426     11612     12409     16342     17187
dram[3]:       2499      2299      2556      2806      2944      2807      2739      2759      2439      2324      6186      6239     11948     12556     17012     16929
dram[4]:       3255      2653      3361      2808      3874      2928      3817      2771      3190      2410     41763      6775     15786     12565     22988     18858
dram[5]:       2434      2495      2772      2947      3011      3171      2636      2924      2337      2420      6325      6526     11649     12658     17490     18132
maximum mf latency per bank:
dram[0]:        912       905       875       933       832       934      1162       843       797       931      1046       902       900       890       985       863
dram[1]:        901      1017       916      1052       848       989       912       904       895      1094       876      1066       894      1015       939       895
dram[2]:        878       884       829       833       836       889       946       884       895       921       939       941       943       877       927       913
dram[3]:       1105      1050       949       872       931       847       973      1113       952       877      1054       874       807      1010       874       909
dram[4]:       1173       930      1056       854      1206      1154      1057       856      1501       959      1126       916      1124       997      1177       926
dram[5]:        927       993       949       974       839       941       825      1081       993       976       983       905       861       911       951       920

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793461 n_nop=771446 n_act=2255 n_pre=2239 n_req=9165 n_rd=15262 n_write=2259 bw_util=0.04416
n_activity=140044 dram_eff=0.2502
bk0: 904a 785197i bk1: 958a 783537i bk2: 994a 782786i bk3: 990a 782785i bk4: 920a 785854i bk5: 922a 786114i bk6: 1116a 783761i bk7: 1108a 783084i bk8: 1064a 785220i bk9: 1050a 783590i bk10: 952a 785317i bk11: 954a 784952i bk12: 830a 787261i bk13: 842a 786963i bk14: 824a 789061i bk15: 834a 788739i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104257
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793461 n_nop=770156 n_act=2498 n_pre=2482 n_req=9620 n_rd=15812 n_write=2513 bw_util=0.04619
n_activity=148623 dram_eff=0.2466
bk0: 960a 785341i bk1: 980a 785533i bk2: 1006a 782906i bk3: 964a 783692i bk4: 956a 784613i bk5: 970a 785135i bk6: 1156a 783583i bk7: 1174a 783077i bk8: 1076a 783775i bk9: 1066a 783456i bk10: 1032a 784665i bk11: 946a 784757i bk12: 856a 787081i bk13: 874a 787184i bk14: 902a 788683i bk15: 894a 789272i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0637876
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793461 n_nop=770855 n_act=2382 n_pre=2366 n_req=9355 n_rd=15526 n_write=2332 bw_util=0.04501
n_activity=143281 dram_eff=0.2493
bk0: 966a 784492i bk1: 964a 784181i bk2: 972a 784741i bk3: 932a 783909i bk4: 894a 786222i bk5: 982a 784739i bk6: 1076a 783684i bk7: 1068a 783908i bk8: 1086a 783208i bk9: 1094a 782985i bk10: 992a 784472i bk11: 1008a 783974i bk12: 900a 787119i bk13: 894a 786657i bk14: 856a 789124i bk15: 842a 789234i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100476
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793461 n_nop=770562 n_act=2476 n_pre=2460 n_req=9444 n_rd=15422 n_write=2541 bw_util=0.04528
n_activity=145889 dram_eff=0.2463
bk0: 940a 784319i bk1: 962a 783969i bk2: 1010a 784047i bk3: 952a 784516i bk4: 912a 785391i bk5: 952a 785149i bk6: 1056a 784672i bk7: 1070a 784013i bk8: 1082a 783058i bk9: 1108a 783207i bk10: 986a 784271i bk11: 970a 783683i bk12: 870a 787355i bk13: 854a 787843i bk14: 844a 788874i bk15: 854a 789036i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0647417
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793461 n_nop=771866 n_act=2156 n_pre=2140 n_req=9041 n_rd=15076 n_write=2223 bw_util=0.0436
n_activity=140858 dram_eff=0.2456
bk0: 916a 785555i bk1: 906a 785821i bk2: 976a 784098i bk3: 942a 783811i bk4: 942a 786209i bk5: 952a 784336i bk6: 1034a 783794i bk7: 1038a 783896i bk8: 1086a 783411i bk9: 1064a 784736i bk10: 984a 785369i bk11: 930a 785384i bk12: 874a 786552i bk13: 842a 786817i bk14: 820a 789328i bk15: 770a 789644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110105
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=793461 n_nop=771170 n_act=2331 n_pre=2315 n_req=9235 n_rd=15336 n_write=2309 bw_util=0.04448
n_activity=142897 dram_eff=0.247
bk0: 946a 784840i bk1: 978a 784414i bk2: 968a 783753i bk3: 982a 783728i bk4: 926a 785926i bk5: 954a 784802i bk6: 1074a 784140i bk7: 1040a 784653i bk8: 1094a 783192i bk9: 1078a 782671i bk10: 976a 785131i bk11: 976a 784471i bk12: 880a 787575i bk13: 866a 787494i bk14: 792a 788962i bk15: 806a 789316i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0724963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65992, Miss = 3802, Miss_rate = 0.058, Pending_hits = 15, Reservation_fails = 275
L2_cache_bank[1]: Access = 66802, Miss = 3829, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 438
L2_cache_bank[2]: Access = 66777, Miss = 3972, Miss_rate = 0.059, Pending_hits = 17, Reservation_fails = 117
L2_cache_bank[3]: Access = 68033, Miss = 3934, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[4]: Access = 65936, Miss = 3871, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 41
L2_cache_bank[5]: Access = 66874, Miss = 3892, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 509
L2_cache_bank[6]: Access = 67277, Miss = 3850, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[7]: Access = 67534, Miss = 3861, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 106344, Miss = 3816, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 911
L2_cache_bank[9]: Access = 67113, Miss = 3722, Miss_rate = 0.055, Pending_hits = 11, Reservation_fails = 1011
L2_cache_bank[10]: Access = 67192, Miss = 3828, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[11]: Access = 68061, Miss = 3840, Miss_rate = 0.056, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 843935
L2_total_cache_misses = 46217
L2_total_cache_miss_rate = 0.0548
L2_total_cache_pending_hits = 109
L2_total_cache_reservation_fails = 3305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 389427
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41183
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2958
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408121
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5029
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.275
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2566725
icnt_total_pkts_simt_to_mem=1257772
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 45.4911
	minimum = 6
	maximum = 528
Network latency average = 31.0336
	minimum = 6
	maximum = 482
Slowest packet = 1624662
Flit latency average = 20.411
	minimum = 6
	maximum = 482
Slowest flit = 3644099
Fragmentation average = 0.0490799
	minimum = 0
	maximum = 322
Injected packet rate average = 0.089477
	minimum = 0.0755492 (at node 6)
	maximum = 0.114562 (at node 23)
Accepted packet rate average = 0.089477
	minimum = 0.0755492 (at node 6)
	maximum = 0.114562 (at node 23)
Injected flit rate average = 0.252377
	minimum = 0.0861743 (at node 6)
	maximum = 0.472362 (at node 24)
Accepted flit rate average= 0.252377
	minimum = 0.10498 (at node 19)
	maximum = 0.383384 (at node 0)
Injected packet length average = 2.82058
Accepted packet length average = 2.82058
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.4978 (7 samples)
	minimum = 6 (7 samples)
	maximum = 341.429 (7 samples)
Network latency average = 23.5843 (7 samples)
	minimum = 6 (7 samples)
	maximum = 277 (7 samples)
Flit latency average = 18.372 (7 samples)
	minimum = 6 (7 samples)
	maximum = 275 (7 samples)
Fragmentation average = 0.0320976 (7 samples)
	minimum = 0 (7 samples)
	maximum = 168.571 (7 samples)
Injected packet rate average = 0.0596685 (7 samples)
	minimum = 0.0477215 (7 samples)
	maximum = 0.117591 (7 samples)
Accepted packet rate average = 0.0596685 (7 samples)
	minimum = 0.0477215 (7 samples)
	maximum = 0.117591 (7 samples)
Injected flit rate average = 0.138993 (7 samples)
	minimum = 0.0685085 (7 samples)
	maximum = 0.26704 (7 samples)
Accepted flit rate average = 0.138993 (7 samples)
	minimum = 0.0847207 (7 samples)
	maximum = 0.248256 (7 samples)
Injected packet size average = 2.32942 (7 samples)
Accepted packet size average = 2.32942 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 24 sec (744 sec)
gpgpu_simulation_rate = 20130 (inst/sec)
gpgpu_simulation_rate = 807 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,601111)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,601111)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,601111)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,601111)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,601111)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,601111)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,601111)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(9,0,0) tid=(148,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(29,0,0) tid=(52,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(11,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (402,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(403,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (421,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(422,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (488,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(489,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (492,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(493,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (495,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(496,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (498,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(499,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (499,601111), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(500,601111)
GPGPU-Sim uArch: cycles simulated: 601611  inst.: 15257232 (ipc=560.2) sim_rate=20479 (inst/sec) elapsed = 0:0:12:25 / Tue Apr 16 17:04:12 2019
GPGPU-Sim uArch: Shader 14 finished CTA #0 (504,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(505,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (506,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(507,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (512,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(513,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (515,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(516,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (521,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(522,601111)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (527,601111), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(528,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (528,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(529,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (530,601111), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(531,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (533,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(534,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (540,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (540,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(541,601111)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(541,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (544,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(545,601111)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (545,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (545,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (545,601111), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(546,601111)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(546,601111)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(547,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (553,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (553,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (553,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(554,601111)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(554,601111)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(554,601111)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (560,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(561,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (561,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(562,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (562,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (562,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(563,601111)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(563,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (571,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(572,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (573,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(574,601111)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (574,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (574,601111), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(575,601111)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(576,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (587,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(588,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (588,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(589,601111)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(96,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (594,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(595,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (596,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(597,601111)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (613,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(614,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (627,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(628,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (644,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(645,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (651,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(652,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (726,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(727,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (749,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(750,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (771,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(772,601111)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(133,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (797,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(798,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (806,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(807,601111)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (811,601111), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(812,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (817,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(818,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (820,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(821,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (828,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(829,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (841,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (841,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(842,601111)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(842,601111)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (850,601111), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(851,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (859,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (859,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(860,601111)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(860,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (863,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(864,601111)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (868,601111), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(869,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (875,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(876,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (877,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(878,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (884,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(885,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (890,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(891,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (907,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(908,601111)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (920,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(921,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (924,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(925,601111)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (927,601111), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(928,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (941,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (941,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(942,601111)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(942,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (943,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(944,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (946,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(947,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (967,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(968,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (983,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(984,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (985,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(986,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (987,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(988,601111)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(160,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (998,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(999,601111)
GPGPU-Sim uArch: cycles simulated: 602111  inst.: 15511922 (ipc=534.8) sim_rate=20765 (inst/sec) elapsed = 0:0:12:27 / Tue Apr 16 17:04:14 2019
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1004,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1005,601111)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1012,601111), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1013,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1021,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1022,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1031,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1032,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1046,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1047,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1056,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1057,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1070,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1071,601111)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1071,601111), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1072,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1075,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1076,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1081,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1082,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1100,601111), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1101,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1109,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1109,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1110,601111)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1110,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1115,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1116,601111)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1116,601111), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1117,601111)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1121,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1121,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1122,601111)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1122,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1122,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1122,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1123,601111)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1123,601111)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1131,601111), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1132,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1148,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1149,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1150,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1151,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1151,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1152,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1160,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1161,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1171,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1172,601111)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1174,601111), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1175,601111)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(158,0,0) tid=(44,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1184,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1185,601111)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1185,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1186,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1197,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1198,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1212,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1213,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1227,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1228,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1232,601111), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1233,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1234,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1235,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1246,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1247,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1253,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1254,601111)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1274,601111), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1275,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1275,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1276,601111)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1277,601111), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1278,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1278,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1279,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1282,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1283,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1307,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1308,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1317,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1318,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1325,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1326,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1331,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1332,601111)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1335,601111), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1336,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1336,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1337,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1356,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1357,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1363,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1364,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1371,601111), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1372,601111)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1372,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1373,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1375,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1376,601111)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(185,0,0) tid=(124,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1379,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1380,601111)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1398,601111), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1399,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1400,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1401,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1402,601111), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1403,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1410,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1411,601111)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1418,601111), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1419,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1419,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1419,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1420,601111)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1420,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1426,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1427,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1428,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1429,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1430,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1431,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1434,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1435,601111)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1440,601111), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1441,601111)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1451,601111), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1452,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1456,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1457,601111)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1460,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1461,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1479,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1480,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1485,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1486,601111)
GPGPU-Sim uArch: cycles simulated: 602611  inst.: 15762093 (ipc=523.3) sim_rate=21044 (inst/sec) elapsed = 0:0:12:29 / Tue Apr 16 17:04:16 2019
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1502,601111), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1503,601111)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1505,601111), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1506,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1511,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1512,601111)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1513,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1514,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1521,601111), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1522,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1524,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1525,601111)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1525,601111), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1526,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1530,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1531,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1541,601111), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1542,601111)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1544,601111), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1545,601111)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(207,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1549,601111), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1550,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1557,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1558,601111)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1567,601111), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1568,601111)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1570,601111), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1571,601111)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1593,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1593,601111), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1594,601111)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1594,601111)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1597,601111), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1598,601111)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1599,601111), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1600,601111)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1613,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1613,601111), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1614,601111)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1614,601111)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1616,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1617,601111)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1626,601111), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1627,601111)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1639,601111), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1640,601111)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1640,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1647,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1654,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1656,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1657,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1661,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1674,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1682,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1688,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1694,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1695,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1697,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1703,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1709,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1716,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1722,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1725,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1726,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1729,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1738,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1740,601111), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1752,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1757,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1757,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1762,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1763,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1766,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1771,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1774,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1785,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1788,601111), 2 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(60,0,0) tid=(165,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1805,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1806,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1808,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1810,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1818,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1818,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1835,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1837,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1839,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1841,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1861,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1862,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1870,601111), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1872,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1882,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1891,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1895,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1896,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1929,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1953,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1954,601111), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1963,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1991,601111), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 603111  inst.: 15900116 (ipc=461.5) sim_rate=21200 (inst/sec) elapsed = 0:0:12:30 / Tue Apr 16 17:04:17 2019
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2014,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2087,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2102,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2134,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2149,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2161,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2173,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2188,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2223,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2235,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2285,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2309,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2325,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2331,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2336,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2392,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2460,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2468,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2478,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2491,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2570,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2586,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2613,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2623,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2629,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2640,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2655,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2661,601111), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2705,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2777,601111), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2783,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2807,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2899,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2909,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2915,601111), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2916
gpu_sim_insn = 925821
gpu_ipc =     317.4969
gpu_tot_sim_cycle = 604027
gpu_tot_sim_insn = 15902962
gpu_tot_ipc =      26.3282
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1230081
gpu_stall_icnt2sh    = 3311958
gpu_total_sim_rate=21203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921665
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 81936, Miss = 55480, Miss_rate = 0.677, Pending_hits = 3058, Reservation_fails = 457560
	L1D_cache_core[1]: Access = 83081, Miss = 56260, Miss_rate = 0.677, Pending_hits = 3010, Reservation_fails = 460919
	L1D_cache_core[2]: Access = 81654, Miss = 55469, Miss_rate = 0.679, Pending_hits = 2889, Reservation_fails = 456123
	L1D_cache_core[3]: Access = 82061, Miss = 55489, Miss_rate = 0.676, Pending_hits = 2916, Reservation_fails = 453696
	L1D_cache_core[4]: Access = 81426, Miss = 55591, Miss_rate = 0.683, Pending_hits = 2928, Reservation_fails = 454067
	L1D_cache_core[5]: Access = 81431, Miss = 55263, Miss_rate = 0.679, Pending_hits = 2958, Reservation_fails = 455467
	L1D_cache_core[6]: Access = 82043, Miss = 55766, Miss_rate = 0.680, Pending_hits = 2988, Reservation_fails = 453256
	L1D_cache_core[7]: Access = 86020, Miss = 58728, Miss_rate = 0.683, Pending_hits = 3031, Reservation_fails = 462347
	L1D_cache_core[8]: Access = 81596, Miss = 55855, Miss_rate = 0.685, Pending_hits = 2924, Reservation_fails = 453905
	L1D_cache_core[9]: Access = 81357, Miss = 55220, Miss_rate = 0.679, Pending_hits = 2973, Reservation_fails = 458484
	L1D_cache_core[10]: Access = 83412, Miss = 56709, Miss_rate = 0.680, Pending_hits = 2999, Reservation_fails = 460451
	L1D_cache_core[11]: Access = 82530, Miss = 56067, Miss_rate = 0.679, Pending_hits = 2957, Reservation_fails = 458772
	L1D_cache_core[12]: Access = 83114, Miss = 56668, Miss_rate = 0.682, Pending_hits = 3030, Reservation_fails = 461846
	L1D_cache_core[13]: Access = 82455, Miss = 56360, Miss_rate = 0.684, Pending_hits = 3015, Reservation_fails = 457077
	L1D_cache_core[14]: Access = 82061, Miss = 55795, Miss_rate = 0.680, Pending_hits = 2891, Reservation_fails = 456692
	L1D_total_cache_accesses = 1236177
	L1D_total_cache_misses = 840720
	L1D_total_cache_miss_rate = 0.6801
	L1D_total_cache_pending_hits = 44567
	L1D_total_cache_reservation_fails = 6860662
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 131605
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0036
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 346556
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44367
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 431801
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4288129
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131125
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2572533
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920673
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2819, 2873, 2743, 2469, 2598, 2399, 2201, 2635, 2569, 2202, 2444, 2393, 2620, 2658, 2519, 2661, 2522, 2288, 2378, 2524, 2402, 2050, 2523, 2209, 2560, 2328, 2579, 2330, 2173, 2425, 2032, 2199, 2700, 2453, 2599, 2128, 2329, 2626, 2532, 2147, 1879, 1504, 2029, 2010, 1799, 1985, 1755, 1776, 
gpgpu_n_tot_thrd_icount = 53931872
gpgpu_n_tot_w_icount = 1685371
gpgpu_n_stall_shd_mem = 7702414
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 431801
gpgpu_n_mem_write_global = 413453
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035086
gpgpu_n_store_insn = 679970
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616536
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7699003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13082151	W0_Idle:767037	W0_Scoreboard:2003351	W1:419926	W2:195504	W3:125516	W4:88288	W5:69710	W6:58561	W7:53227	W8:47621	W9:42842	W10:39591	W11:35457	W12:30583	W13:27405	W14:23513	W15:21314	W16:17988	W17:14784	W18:13596	W19:13615	W20:12314	W21:12084	W22:14659	W23:13228	W24:12791	W25:11581	W26:9304	W27:7524	W28:4714	W29:1846	W30:380	W31:145	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3454408 {8:431801,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16557544 {40:413198,72:79,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58724936 {136:431801,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3307624 {8:413453,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 853 
maxdqlatency = 0 
maxmflatency = 1501 
averagemflatency = 385 
max_icnt2mem_latency = 925 
max_icnt2sh_latency = 603068 
mrq_lat_table:40550 	3942 	1360 	3213 	4944 	1112 	620 	298 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117167 	598177 	129867 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	52918 	15705 	54063 	304975 	195700 	219271 	2697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32531 	194388 	191018 	13802 	77 	0 	0 	2 	9 	35 	924 	10180 	23841 	61931 	131754 	167943 	16834 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	89 	1117 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        26        27        20        35        34        32        32        32        32        30        31        36        35        36        38 
dram[1]:        35        32        28        25        22        26        28        31        32        30        34        34        32        33        42        45 
dram[2]:        36        38        30        32        32        32        32        32        28        32        27        26        33        40        53        54 
dram[3]:        25        33        35        26        28        28        26        28        26        25        20        22        32        32        33        41 
dram[4]:        34        33        32        32        33        33        32        32        32        32        29        27        34        34        32        32 
dram[5]:        31        26        31        30        32        31        30        32        27        26        23        22        32        34        32        32 
maximum service time to same row:
dram[0]:     53446     35256     53000     53800     50181     45037     46028     33954     47619     48280     74459     47842     80194     53858     76756     68139 
dram[1]:     51874     54368     41025     47169     39006     92571     52614     32609     40226     66953     46147     51063     62185     68460     58764     69083 
dram[2]:     45604     51194     50613     39575     50272     35856     61315     50138     21684     40425     63021     63837     51403     72438     97844    117803 
dram[3]:     50504     32929     51528     46820     42446     34392     39602     33571     44189     48072     41226     43556     89394     70169     54843     90838 
dram[4]:     56212     42171     41572     52781     64737     83568     57178     60822     53607     46177     60843     60497     90959     67556     59314     76297 
dram[5]:     51597     38591     78653     80526     43412     51177     52079     41828     52526     38130     47854     72387     79923     70826     89426    100668 
average row accesses per activate:
dram[0]:  3.901961  3.582417  2.963303  3.189320  4.351562  4.609756  4.121951  3.829545  4.918519  4.302631  3.325444  3.490798  5.000000  4.880435  7.629630  6.836066 
dram[1]:  4.538462  4.851852  3.356097  3.513369  3.558824  3.862745  3.497512  3.542289  3.403061  3.451282  3.766082  3.387283  3.880342  4.187500  5.604939  6.573529 
dram[2]:  3.262887  3.540984  3.670588  3.560694  3.992754  3.910828  4.223602  4.503448  3.636842  3.528497  3.329609  3.163158  5.075269  4.466667  7.032787  6.934426 
dram[3]:  3.422460  3.505319  4.017647  3.814371  3.918919  3.604790  3.934132  3.565934  3.640212  3.694737  3.000000  2.975610  4.650000  5.044944  5.808219  6.777778 
dram[4]:  4.139860  4.713115  3.559140  3.414365  3.925170  4.111888  3.844721  3.582857  4.089820  4.817518  3.843137  3.771812  4.252252  4.127273  8.934783 10.405405 
dram[5]:  3.724551  3.886905  3.361702  3.326425  3.937931  3.662500  4.290323  4.557143  3.646739  3.507772  3.641975  3.292818  4.670000  4.852632  7.089286  7.232143 
average row locality = 56052/14163 = 3.957636
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       452       479       498       495       461       463       558       555       532       526       485       486       416       421       412       417 
dram[1]:       481       490       503       482       478       485       578       587       538       536       526       483       429       439       453       447 
dram[2]:       483       483       486       466       447       492       539       534       545       549       503       513       450       448       428       422 
dram[3]:       470       482       505       476       456       476       529       537       541       555       505       498       435       427       424       427 
dram[4]:       458       453       488       471       471       477       518       519       546       532       503       476       439       421       411       385 
dram[5]:       474       489       484       491       463       477       539       521       549       539       502       500       440       433       397       404 
total reads: 46392
bank skew: 587/385 = 1.52
chip skew: 7935/7568 = 1.05
number of total write accesses:
dram[0]:       145       173       148       162        96       104       118       119       132       128        77        83        24        28         0         0 
dram[1]:       168       165       185       175       127       106       125       125       129       137       118       103        25        30         1         0 
dram[2]:       150       165       138       150       104       122       141       119       146       132        93        88        22        21         1         1 
dram[3]:       170       177       178       161       124       126       128       112       147       147       101       112        30        22         0         0 
dram[4]:       134       122       174       147       106       111       101       108       137       128        85        86        33        33         0         0 
dram[5]:       148       164       148       151       108       109       126       117       122       138        88        96        27        28         0         1 
total reads: 9660
min_bank_accesses = 0!
chip skew: 1735/1505 = 1.15
average mf latency per bank:
dram[0]:       2415      2288      2684      2633      3132      2969      2669      2664      2385      2396      6140      6423     12212     12049     16792     16673
dram[1]:       2363      2396      2586      2743      3007      3028      2750      2720      2542      2475      5580      6528     12164     12201     15974     16302
dram[2]:       2412      2322      2610      2643      3074      2779      2554      2657      2437      2493      6034      6340     11626     12397     16352     17157
dram[3]:       2499      2296      2553      2802      2944      2807      2736      2752      2440      2322      6075      6117     11964     12570     16942     16937
dram[4]:       3250      2654      3355      2808      3874      2924      3812      2772      3177      2410     40994      6655     15735     12580     22943     18872
dram[5]:       2431      2496      2768      2933      3011      3171      2629      2921      2331      2420      6188      6406     11662     12670     17456     18097
maximum mf latency per bank:
dram[0]:        912       905       875       933       832       934      1162       843       797       931      1046       902       900       890       985       863
dram[1]:        901      1017       916      1052       848       989       912       904       895      1094       876      1066       894      1015       939       895
dram[2]:        878       884       829       833       836       889       946       884       895       921       939       941       943       877       927       913
dram[3]:       1105      1050       949       872       931       847       973      1113       952       877      1054       874       807      1010       874       909
dram[4]:       1173       930      1056       854      1206      1154      1057       856      1501       959      1126       916      1124       997      1177       926
dram[5]:        927       993       949       974       839       941       825      1081       993       976       983       905       861       911       951       920

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797309 n_nop=775221 n_act=2264 n_pre=2248 n_req=9193 n_rd=15312 n_write=2264 bw_util=0.04409
n_activity=140487 dram_eff=0.2502
bk0: 904a 789046i bk1: 958a 787387i bk2: 996a 786609i bk3: 990a 786544i bk4: 922a 789673i bk5: 926a 789902i bk6: 1116a 787607i bk7: 1110a 786928i bk8: 1064a 789069i bk9: 1052a 787405i bk10: 970a 789092i bk11: 972a 788682i bk12: 832a 791075i bk13: 842a 790807i bk14: 824a 792909i bk15: 834a 792588i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104248
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797309 n_nop=773916 n_act=2508 n_pre=2492 n_req=9654 n_rd=15870 n_write=2523 bw_util=0.04614
n_activity=149101 dram_eff=0.2467
bk0: 962a 789159i bk1: 980a 789379i bk2: 1006a 786662i bk3: 964a 787456i bk4: 956a 788459i bk5: 970a 788983i bk6: 1156a 787431i bk7: 1174a 786925i bk8: 1076a 787625i bk9: 1072a 787262i bk10: 1052a 788439i bk11: 966a 788491i bk12: 858a 790903i bk13: 878a 790975i bk14: 906a 792496i bk15: 894a 793117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0638974
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797309 n_nop=774629 n_act=2393 n_pre=2377 n_req=9381 n_rd=15576 n_write=2334 bw_util=0.04493
n_activity=143776 dram_eff=0.2491
bk0: 966a 788340i bk1: 966a 788000i bk2: 972a 788507i bk3: 932a 787754i bk4: 894a 790071i bk5: 984a 788559i bk6: 1078a 787502i bk7: 1068a 787755i bk8: 1090a 787024i bk9: 1098a 786779i bk10: 1006a 788256i bk11: 1026a 787744i bk12: 900a 790965i bk13: 896a 790476i bk14: 856a 792971i bk15: 844a 793053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.100257
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797309 n_nop=774320 n_act=2487 n_pre=2471 n_req=9478 n_rd=15486 n_write=2545 bw_util=0.04523
n_activity=146395 dram_eff=0.2463
bk0: 940a 788167i bk1: 964a 787788i bk2: 1010a 787851i bk3: 952a 788356i bk4: 912a 789237i bk5: 952a 788995i bk6: 1058a 788493i bk7: 1074a 787829i bk8: 1082a 786909i bk9: 1110a 787032i bk10: 1010a 787986i bk11: 996a 787367i bk12: 870a 791198i bk13: 854a 791689i bk14: 848a 792688i bk15: 854a 792883i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0648118
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797309 n_nop=775626 n_act=2168 n_pre=2152 n_req=9073 n_rd=15136 n_write=2227 bw_util=0.04355
n_activity=141468 dram_eff=0.2455
bk0: 916a 789352i bk1: 906a 789666i bk2: 976a 787941i bk3: 942a 787659i bk4: 942a 790058i bk5: 954a 788157i bk6: 1036a 787614i bk7: 1038a 787745i bk8: 1092a 787198i bk9: 1064a 788585i bk10: 1006a 789087i bk11: 952a 789091i bk12: 878a 790342i bk13: 842a 790663i bk14: 822a 793147i bk15: 770a 793490i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110262
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=797309 n_nop=774918 n_act=2343 n_pre=2327 n_req=9273 n_rd=15404 n_write=2317 bw_util=0.04445
n_activity=143568 dram_eff=0.2469
bk0: 948a 788660i bk1: 978a 788262i bk2: 968a 787572i bk3: 982a 787461i bk4: 926a 789773i bk5: 954a 788651i bk6: 1078a 787932i bk7: 1042a 788470i bk8: 1098a 786981i bk9: 1078a 786516i bk10: 1004a 788879i bk11: 1000a 788176i bk12: 880a 791419i bk13: 866a 791340i bk14: 794a 792784i bk15: 808a 793136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0727296

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66108, Miss = 3814, Miss_rate = 0.058, Pending_hits = 15, Reservation_fails = 275
L2_cache_bank[1]: Access = 66924, Miss = 3842, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 438
L2_cache_bank[2]: Access = 66883, Miss = 3986, Miss_rate = 0.060, Pending_hits = 17, Reservation_fails = 117
L2_cache_bank[3]: Access = 68148, Miss = 3949, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[4]: Access = 66043, Miss = 3881, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 41
L2_cache_bank[5]: Access = 66993, Miss = 3907, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 509
L2_cache_bank[6]: Access = 67403, Miss = 3865, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[7]: Access = 67645, Miss = 3878, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 106467, Miss = 3834, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 911
L2_cache_bank[9]: Access = 67240, Miss = 3734, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 1011
L2_cache_bank[10]: Access = 67308, Miss = 3848, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[11]: Access = 68167, Miss = 3854, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 845329
L2_total_cache_misses = 46392
L2_total_cache_miss_rate = 0.0549
L2_total_cache_pending_hits = 109
L2_total_cache_reservation_fails = 3305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 390424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2958
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2572803
icnt_total_pkts_simt_to_mem=1259389
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.5208
	minimum = 6
	maximum = 36
Network latency average = 9.09469
	minimum = 6
	maximum = 32
Slowest packet = 1688064
Flit latency average = 7.85705
	minimum = 6
	maximum = 28
Slowest flit = 3827677
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0354113
	minimum = 0.0246914 (at node 4)
	maximum = 0.0507545 (at node 2)
Accepted packet rate average = 0.0354113
	minimum = 0.0246914 (at node 4)
	maximum = 0.0507545 (at node 2)
Injected flit rate average = 0.0977366
	minimum = 0.0288066 (at node 4)
	maximum = 0.195473 (at node 21)
Accepted flit rate average= 0.0977366
	minimum = 0.0401235 (at node 17)
	maximum = 0.215364 (at node 2)
Injected packet length average = 2.76004
Accepted packet length average = 2.76004
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.0007 (8 samples)
	minimum = 6 (8 samples)
	maximum = 303.25 (8 samples)
Network latency average = 21.7731 (8 samples)
	minimum = 6 (8 samples)
	maximum = 246.375 (8 samples)
Flit latency average = 17.0577 (8 samples)
	minimum = 6 (8 samples)
	maximum = 244.125 (8 samples)
Fragmentation average = 0.0280854 (8 samples)
	minimum = 0 (8 samples)
	maximum = 147.5 (8 samples)
Injected packet rate average = 0.0566364 (8 samples)
	minimum = 0.0448427 (8 samples)
	maximum = 0.109236 (8 samples)
Accepted packet rate average = 0.0566364 (8 samples)
	minimum = 0.0448427 (8 samples)
	maximum = 0.109236 (8 samples)
Injected flit rate average = 0.133836 (8 samples)
	minimum = 0.0635458 (8 samples)
	maximum = 0.258094 (8 samples)
Accepted flit rate average = 0.133836 (8 samples)
	minimum = 0.079146 (8 samples)
	maximum = 0.244145 (8 samples)
Injected packet size average = 2.36307 (8 samples)
Accepted packet size average = 2.36307 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 30 sec (750 sec)
gpgpu_simulation_rate = 21203 (inst/sec)
gpgpu_simulation_rate = 805 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404fc4 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,604027)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,604027)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,604027)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,604027)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,604027)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,604027)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,604027)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(20,0,0) tid=(179,0,0)
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(38,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(22,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (371,604027), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(372,604027)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (374,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (374,604027), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(375,604027)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(375,604027)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (376,604027), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(377,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (377,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (377,604027), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(378,604027)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(378,604027)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (378,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (378,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (378,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (378,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(379,604027)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(379,604027)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(379,604027)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(379,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (379,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(380,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (385,604027), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(386,604027)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (388,604027), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(389,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (389,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(390,604027)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (390,604027), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(391,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (391,604027), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(392,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (397,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (397,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(398,604027)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(398,604027)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (400,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (400,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (400,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(401,604027)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(401,604027)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(401,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (409,604027), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(410,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (411,604027), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(412,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (417,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(418,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (422,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (422,604027), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(423,604027)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (423,604027), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(424,604027)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,604027)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (424,604027), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(425,604027)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (430,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (430,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(431,604027)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(431,604027)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (433,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (433,604027), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(434,604027)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(434,604027)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (434,604027), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(435,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (437,604027), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(438,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (440,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(441,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (442,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (442,604027), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(443,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (443,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,604027), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,604027)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(444,604027)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(444,604027)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (447,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (447,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (447,604027), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(448,604027)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(448,604027)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(449,604027)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (449,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(450,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (452,604027), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(453,604027)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (457,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(458,604027)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (461,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (461,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (461,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (461,604027), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(462,604027)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(462,604027)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (462,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(463,604027)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(463,604027)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(463,604027)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(463,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (464,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (464,604027), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(465,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (465,604027), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(466,604027)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(466,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (468,604027), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(469,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (471,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (471,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(472,604027)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(472,604027)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (474,604027), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(475,604027)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (481,604027), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(482,604027)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (482,604027), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(483,604027)
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(121,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 604527  inst.: 16265938 (ipc=726.0) sim_rate=21630 (inst/sec) elapsed = 0:0:12:32 / Tue Apr 16 17:04:19 2019
GPGPU-Sim uArch: Shader 7 finished CTA #4 (544,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (544,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(545,604027)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(545,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (555,604027), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(556,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (557,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(558,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (561,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(562,604027)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (573,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (573,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (573,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (573,604027), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(574,604027)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(574,604027)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(575,604027)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(575,604027)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (577,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (577,604027), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(578,604027)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(579,604027)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (579,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(580,604027)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (586,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (586,604027), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(587,604027)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(588,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (589,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (589,604027), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(590,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (590,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (590,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (590,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (590,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (590,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (590,604027), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(591,604027)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(591,604027)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(591,604027)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(591,604027)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(592,604027)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(592,604027)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(592,604027)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (592,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (592,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(593,604027)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(593,604027)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,604027), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,604027)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (598,604027), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(599,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (603,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(604,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (605,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(606,604027)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(148,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (612,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(613,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (725,604027), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(726,604027)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (727,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(728,604027)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(172,0,0) tid=(243,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (754,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(755,604027)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (764,604027), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(765,604027)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (766,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (766,604027), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(767,604027)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(767,604027)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (767,604027), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(768,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (770,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(771,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (771,604027), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(772,604027)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (784,604027), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(785,604027)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (785,604027), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(786,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (789,604027), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(790,604027)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (792,604027), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(793,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (806,604027), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(807,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (807,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(808,604027)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (812,604027), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(813,604027)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (816,604027), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(817,604027)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (819,604027), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(820,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (821,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (821,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(822,604027)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(822,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (825,604027), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(826,604027)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,604027), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (831,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(832,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (834,604027), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(835,604027)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (846,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(847,604027)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (855,604027), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(856,604027)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (856,604027), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(857,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (860,604027), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(861,604027)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(193,0,0) tid=(211,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (870,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(871,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (877,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (877,604027), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(878,604027)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(878,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (878,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(879,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (879,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(880,604027)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (882,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (882,604027), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(883,604027)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(884,604027)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (884,604027), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(885,604027)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (885,604027), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(886,604027)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (886,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(887,604027)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,604027), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,604027)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (894,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(895,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (899,604027), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(900,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (909,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (909,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (909,604027), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(910,604027)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(910,604027)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (910,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(911,604027)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(911,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (911,604027), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(912,604027)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (912,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (912,604027), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(913,604027)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(913,604027)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (915,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (915,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (915,604027), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(916,604027)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(916,604027)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(917,604027)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (920,604027), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(921,604027)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (926,604027), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(927,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (932,604027), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(933,604027)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (933,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(934,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (934,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (934,604027), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(935,604027)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(935,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (937,604027), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(938,604027)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (938,604027), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(939,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (940,604027), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(941,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (941,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(942,604027)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (950,604027), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(951,604027)
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(230,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (998,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (998,604027), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(999,604027)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(999,604027)
GPGPU-Sim uArch: cycles simulated: 605027  inst.: 16637938 (ipc=735.0) sim_rate=22066 (inst/sec) elapsed = 0:0:12:34 / Tue Apr 16 17:04:21 2019
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1016,604027), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1017,604027)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1019,604027), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1020,604027)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,604027), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,604027)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1021,604027), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1022,604027)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1023,604027), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1024,604027)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1025,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1025,604027), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1026,604027)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1026,604027)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1029,604027), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1030,604027)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1030,604027), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1031,604027)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1040,604027), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1041,604027)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1047,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1047,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1047,604027), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1048,604027)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1048,604027)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1048,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1048,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1053,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1055,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1056,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1059,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1060,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1061,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1061,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1061,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1063,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1068,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1071,604027), 5 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(194,0,0) tid=(51,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1125,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1139,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1144,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1144,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1145,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1151,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1153,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1153,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1154,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1158,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1158,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1160,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1164,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1170,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1173,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1173,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1177,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1183,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1184,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1189,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1192,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1192,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1197,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1198,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1200,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1200,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1206,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1208,604027), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1211,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1215,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1221,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1223,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1230,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1242,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1246,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1253,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1255,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1257,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1257,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1266,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1268,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1268,604027), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1275,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1276,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1284,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1285,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1290,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1292,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1295,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1297,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1297,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1298,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1299,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1301,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1303,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1305,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1309,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1315,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1331,604027), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1349,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1351,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1354,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1357,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1357,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1357,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1358,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1358,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1360,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1360,604027), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1364,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1367,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1379,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1380,604027), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1411,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1434,604027), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 1435
gpu_sim_insn = 917504
gpu_ipc =     639.3756
gpu_tot_sim_cycle = 605462
gpu_tot_sim_insn = 16820466
gpu_tot_ipc =      27.7812
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1230081
gpu_stall_icnt2sh    = 3312205
gpu_total_sim_rate=22278

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 940097
	L1I_total_cache_misses = 992
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6682
L1D_cache:
	L1D_cache_core[0]: Access = 82072, Miss = 55512, Miss_rate = 0.676, Pending_hits = 3154, Reservation_fails = 457560
	L1D_cache_core[1]: Access = 83217, Miss = 56292, Miss_rate = 0.676, Pending_hits = 3106, Reservation_fails = 460919
	L1D_cache_core[2]: Access = 81782, Miss = 55499, Miss_rate = 0.679, Pending_hits = 2979, Reservation_fails = 456123
	L1D_cache_core[3]: Access = 82197, Miss = 55521, Miss_rate = 0.675, Pending_hits = 3012, Reservation_fails = 453696
	L1D_cache_core[4]: Access = 81562, Miss = 55623, Miss_rate = 0.682, Pending_hits = 3024, Reservation_fails = 454067
	L1D_cache_core[5]: Access = 81567, Miss = 55297, Miss_rate = 0.678, Pending_hits = 3060, Reservation_fails = 455467
	L1D_cache_core[6]: Access = 82187, Miss = 55797, Miss_rate = 0.679, Pending_hits = 3081, Reservation_fails = 453256
	L1D_cache_core[7]: Access = 86156, Miss = 58760, Miss_rate = 0.682, Pending_hits = 3127, Reservation_fails = 462347
	L1D_cache_core[8]: Access = 81732, Miss = 55889, Miss_rate = 0.684, Pending_hits = 3026, Reservation_fails = 453905
	L1D_cache_core[9]: Access = 81501, Miss = 55252, Miss_rate = 0.678, Pending_hits = 3069, Reservation_fails = 458484
	L1D_cache_core[10]: Access = 83548, Miss = 56743, Miss_rate = 0.679, Pending_hits = 3101, Reservation_fails = 460451
	L1D_cache_core[11]: Access = 82666, Miss = 56101, Miss_rate = 0.679, Pending_hits = 3059, Reservation_fails = 458772
	L1D_cache_core[12]: Access = 83250, Miss = 56702, Miss_rate = 0.681, Pending_hits = 3132, Reservation_fails = 461846
	L1D_cache_core[13]: Access = 82591, Miss = 56394, Miss_rate = 0.683, Pending_hits = 3117, Reservation_fails = 457077
	L1D_cache_core[14]: Access = 82197, Miss = 55827, Miss_rate = 0.679, Pending_hits = 2987, Reservation_fails = 456692
	L1D_total_cache_accesses = 1238225
	L1D_total_cache_misses = 841209
	L1D_total_cache_miss_rate = 0.6794
	L1D_total_cache_pending_hits = 46034
	L1D_total_cache_reservation_fails = 6860662
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 135701
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0035
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3411
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 346648
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 45834
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 432290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4288129
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135221
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3411
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4334
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 200
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408919
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2572533
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 939105
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 992
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2864, 2918, 2788, 2514, 2643, 2444, 2246, 2680, 2614, 2247, 2489, 2438, 2665, 2703, 2564, 2706, 2567, 2333, 2423, 2569, 2447, 2095, 2568, 2254, 2605, 2373, 2624, 2375, 2218, 2470, 2077, 2244, 2745, 2498, 2644, 2173, 2374, 2671, 2577, 2192, 1909, 1534, 2059, 2040, 1829, 2015, 1785, 1806, 
gpgpu_n_tot_thrd_icount = 54914912
gpgpu_n_tot_w_icount = 1716091
gpgpu_n_stall_shd_mem = 7702414
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 432290
gpgpu_n_mem_write_global = 413453
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2100622
gpgpu_n_store_insn = 679970
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1747608
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3411
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3411
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7699003
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13083035	W0_Idle:767521	W0_Scoreboard:2011941	W1:419926	W2:195504	W3:125516	W4:88288	W5:69710	W6:58561	W7:53227	W8:47621	W9:42842	W10:39591	W11:35457	W12:30583	W13:27405	W14:23513	W15:21314	W16:17988	W17:14784	W18:13596	W19:13615	W20:12314	W21:12084	W22:14659	W23:13228	W24:12791	W25:11581	W26:9304	W27:7524	W28:4714	W29:1846	W30:380	W31:145	W32:276480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3458320 {8:432290,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16557544 {40:413198,72:79,136:176,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58791440 {136:432290,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3307624 {8:413453,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 853 
maxdqlatency = 0 
maxmflatency = 1501 
averagemflatency = 385 
max_icnt2mem_latency = 925 
max_icnt2sh_latency = 603068 
mrq_lat_table:40550 	3942 	1360 	3213 	4944 	1112 	620 	298 	7 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	117656 	598177 	129867 	58 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	53407 	15705 	54063 	304975 	195700 	219271 	2697 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32868 	194540 	191018 	13802 	77 	0 	0 	2 	9 	35 	924 	10180 	23841 	61931 	131754 	167943 	16834 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	92 	1117 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        23        26        27        20        35        34        32        32        32        32        30        31        36        35        36        38 
dram[1]:        35        32        28        25        22        26        28        31        32        30        34        34        32        33        42        45 
dram[2]:        36        38        30        32        32        32        32        32        28        32        27        26        33        40        53        54 
dram[3]:        25        33        35        26        28        28        26        28        26        25        20        22        32        32        33        41 
dram[4]:        34        33        32        32        33        33        32        32        32        32        29        27        34        34        32        32 
dram[5]:        31        26        31        30        32        31        30        32        27        26        23        22        32        34        32        32 
maximum service time to same row:
dram[0]:     53446     35256     53000     53800     50181     45037     46028     33954     47619     48280     74459     47842     80194     53858     76756     68139 
dram[1]:     51874     54368     41025     47169     39006     92571     52614     32609     40226     66953     46147     51063     62185     68460     58764     69083 
dram[2]:     45604     51194     50613     39575     50272     35856     61315     50138     21684     40425     63021     63837     51403     72438     97844    117803 
dram[3]:     50504     32929     51528     46820     42446     34392     39602     33571     44189     48072     41226     43556     89394     70169     54843     90838 
dram[4]:     56212     42171     41572     52781     64737     83568     57178     60822     53607     46177     60843     60497     90959     67556     59314     76297 
dram[5]:     51597     38591     78653     80526     43412     51177     52079     41828     52526     38130     47854     72387     79923     70826     89426    100668 
average row accesses per activate:
dram[0]:  3.901961  3.582417  2.963303  3.189320  4.351562  4.609756  4.121951  3.829545  4.918519  4.302631  3.325444  3.490798  5.000000  4.880435  7.629630  6.836066 
dram[1]:  4.538462  4.851852  3.356097  3.513369  3.558824  3.862745  3.497512  3.542289  3.403061  3.451282  3.766082  3.387283  3.880342  4.187500  5.604939  6.573529 
dram[2]:  3.262887  3.540984  3.670588  3.560694  3.992754  3.910828  4.223602  4.503448  3.636842  3.528497  3.329609  3.163158  5.075269  4.466667  7.032787  6.934426 
dram[3]:  3.422460  3.505319  4.017647  3.814371  3.918919  3.604790  3.934132  3.565934  3.640212  3.694737  3.000000  2.975610  4.650000  5.044944  5.808219  6.777778 
dram[4]:  4.139860  4.713115  3.559140  3.414365  3.925170  4.111888  3.844721  3.582857  4.089820  4.817518  3.843137  3.771812  4.252252  4.127273  8.934783 10.405405 
dram[5]:  3.724551  3.886905  3.361702  3.326425  3.937931  3.662500  4.290323  4.557143  3.646739  3.507772  3.641975  3.292818  4.670000  4.852632  7.089286  7.232143 
average row locality = 56052/14163 = 3.957636
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       452       479       498       495       461       463       558       555       532       526       485       486       416       421       412       417 
dram[1]:       481       490       503       482       478       485       578       587       538       536       526       483       429       439       453       447 
dram[2]:       483       483       486       466       447       492       539       534       545       549       503       513       450       448       428       422 
dram[3]:       470       482       505       476       456       476       529       537       541       555       505       498       435       427       424       427 
dram[4]:       458       453       488       471       471       477       518       519       546       532       503       476       439       421       411       385 
dram[5]:       474       489       484       491       463       477       539       521       549       539       502       500       440       433       397       404 
total reads: 46392
bank skew: 587/385 = 1.52
chip skew: 7935/7568 = 1.05
number of total write accesses:
dram[0]:       145       173       148       162        96       104       118       119       132       128        77        83        24        28         0         0 
dram[1]:       168       165       185       175       127       106       125       125       129       137       118       103        25        30         1         0 
dram[2]:       150       165       138       150       104       122       141       119       146       132        93        88        22        21         1         1 
dram[3]:       170       177       178       161       124       126       128       112       147       147       101       112        30        22         0         0 
dram[4]:       134       122       174       147       106       111       101       108       137       128        85        86        33        33         0         0 
dram[5]:       148       164       148       151       108       109       126       117       122       138        88        96        27        28         0         1 
total reads: 9660
min_bank_accesses = 0!
chip skew: 1735/1505 = 1.15
average mf latency per bank:
dram[0]:       2415      2288      2684      2633      3132      2969      2669      2664      2385      2396      6145      6429     12219     12056     16792     16673
dram[1]:       2363      2396      2586      2743      3007      3028      2750      2720      2542      2475      5585      6533     12170     12207     15974     16302
dram[2]:       2412      2322      2610      2643      3074      2779      2554      2657      2437      2493      6038      6346     11632     12402     16352     17157
dram[3]:       2499      2296      2553      2802      2944      2807      2736      2752      2440      2322      6080      6122     11971     12576     16942     16937
dram[4]:       3250      2654      3355      2808      3874      2924      3812      2772      3177      2410     40999      6661     15741     12585     22943     18872
dram[5]:       2431      2496      2768      2933      3011      3171      2629      2921      2331      2420      6193      6412     11668     12676     17456     18097
maximum mf latency per bank:
dram[0]:        912       905       875       933       832       934      1162       843       797       931      1046       902       900       890       985       863
dram[1]:        901      1017       916      1052       848       989       912       904       895      1094       876      1066       894      1015       939       895
dram[2]:        878       884       829       833       836       889       946       884       895       921       939       941       943       877       927       913
dram[3]:       1105      1050       949       872       931       847       973      1113       952       877      1054       874       807      1010       874       909
dram[4]:       1173       930      1056       854      1206      1154      1057       856      1501       959      1126       916      1124       997      1177       926
dram[5]:        927       993       949       974       839       941       825      1081       993       976       983       905       861       911       951       920

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799202 n_nop=777114 n_act=2264 n_pre=2248 n_req=9193 n_rd=15312 n_write=2264 bw_util=0.04398
n_activity=140487 dram_eff=0.2502
bk0: 904a 790939i bk1: 958a 789280i bk2: 996a 788502i bk3: 990a 788437i bk4: 922a 791566i bk5: 926a 791795i bk6: 1116a 789500i bk7: 1110a 788821i bk8: 1064a 790962i bk9: 1052a 789298i bk10: 970a 790985i bk11: 972a 790575i bk12: 832a 792968i bk13: 842a 792700i bk14: 824a 794802i bk15: 834a 794481i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.104001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799202 n_nop=775809 n_act=2508 n_pre=2492 n_req=9654 n_rd=15870 n_write=2523 bw_util=0.04603
n_activity=149101 dram_eff=0.2467
bk0: 962a 791052i bk1: 980a 791272i bk2: 1006a 788555i bk3: 964a 789349i bk4: 956a 790352i bk5: 970a 790876i bk6: 1156a 789324i bk7: 1174a 788818i bk8: 1076a 789518i bk9: 1072a 789155i bk10: 1052a 790332i bk11: 966a 790384i bk12: 858a 792796i bk13: 878a 792868i bk14: 906a 794389i bk15: 894a 795010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0637461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799202 n_nop=776522 n_act=2393 n_pre=2377 n_req=9381 n_rd=15576 n_write=2334 bw_util=0.04482
n_activity=143776 dram_eff=0.2491
bk0: 966a 790233i bk1: 966a 789893i bk2: 972a 790400i bk3: 932a 789647i bk4: 894a 791964i bk5: 984a 790452i bk6: 1078a 789395i bk7: 1068a 789648i bk8: 1090a 788917i bk9: 1098a 788672i bk10: 1006a 790149i bk11: 1026a 789637i bk12: 900a 792858i bk13: 896a 792369i bk14: 856a 794864i bk15: 844a 794946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10002
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799202 n_nop=776213 n_act=2487 n_pre=2471 n_req=9478 n_rd=15486 n_write=2545 bw_util=0.04512
n_activity=146395 dram_eff=0.2463
bk0: 940a 790060i bk1: 964a 789681i bk2: 1010a 789744i bk3: 952a 790249i bk4: 912a 791130i bk5: 952a 790888i bk6: 1058a 790386i bk7: 1074a 789722i bk8: 1082a 788802i bk9: 1110a 788925i bk10: 1010a 789879i bk11: 996a 789260i bk12: 870a 793091i bk13: 854a 793582i bk14: 848a 794581i bk15: 854a 794776i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0646582
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799202 n_nop=777519 n_act=2168 n_pre=2152 n_req=9073 n_rd=15136 n_write=2227 bw_util=0.04345
n_activity=141468 dram_eff=0.2455
bk0: 916a 791245i bk1: 906a 791559i bk2: 976a 789834i bk3: 942a 789552i bk4: 942a 791951i bk5: 954a 790050i bk6: 1036a 789507i bk7: 1038a 789638i bk8: 1092a 789091i bk9: 1064a 790478i bk10: 1006a 790980i bk11: 952a 790984i bk12: 878a 792235i bk13: 842a 792556i bk14: 822a 795040i bk15: 770a 795383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.110001
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799202 n_nop=776811 n_act=2343 n_pre=2327 n_req=9273 n_rd=15404 n_write=2317 bw_util=0.04435
n_activity=143568 dram_eff=0.2469
bk0: 948a 790553i bk1: 978a 790155i bk2: 968a 789465i bk3: 982a 789354i bk4: 926a 791666i bk5: 954a 790544i bk6: 1078a 789825i bk7: 1042a 790363i bk8: 1098a 788874i bk9: 1078a 788409i bk10: 1004a 790772i bk11: 1000a 790069i bk12: 880a 793312i bk13: 866a 793233i bk14: 794a 794677i bk15: 808a 795029i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0725574

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66150, Miss = 3814, Miss_rate = 0.058, Pending_hits = 15, Reservation_fails = 275
L2_cache_bank[1]: Access = 66966, Miss = 3842, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 438
L2_cache_bank[2]: Access = 66923, Miss = 3986, Miss_rate = 0.060, Pending_hits = 17, Reservation_fails = 117
L2_cache_bank[3]: Access = 68192, Miss = 3949, Miss_rate = 0.058, Pending_hits = 6, Reservation_fails = 1
L2_cache_bank[4]: Access = 66081, Miss = 3881, Miss_rate = 0.059, Pending_hits = 5, Reservation_fails = 41
L2_cache_bank[5]: Access = 67032, Miss = 3907, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 509
L2_cache_bank[6]: Access = 67445, Miss = 3865, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 1
L2_cache_bank[7]: Access = 67685, Miss = 3878, Miss_rate = 0.057, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[8]: Access = 106509, Miss = 3834, Miss_rate = 0.036, Pending_hits = 7, Reservation_fails = 911
L2_cache_bank[9]: Access = 67278, Miss = 3734, Miss_rate = 0.056, Pending_hits = 11, Reservation_fails = 1011
L2_cache_bank[10]: Access = 67350, Miss = 3848, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 1
L2_cache_bank[11]: Access = 68207, Miss = 3854, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 0
L2_total_cache_accesses = 845818
L2_total_cache_misses = 46392
L2_total_cache_miss_rate = 0.0548
L2_total_cache_pending_hits = 109
L2_total_cache_reservation_fails = 3305
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 390913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41357
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2958
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 111
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408343
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 5030
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 5
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 231
L2_cache_data_port_util = 0.274
L2_cache_fill_port_util = 0.026

icnt_total_pkts_mem_to_simt=2575248
icnt_total_pkts_simt_to_mem=1259878
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.63804
	minimum = 6
	maximum = 27
Network latency average = 8.99693
	minimum = 6
	maximum = 23
Slowest packet = 1690870
Flit latency average = 7.48228
	minimum = 6
	maximum = 19
Slowest flit = 3834231
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.025242
	minimum = 0.0209059 (at node 2)
	maximum = 0.030662 (at node 18)
Accepted packet rate average = 0.025242
	minimum = 0.0209059 (at node 2)
	maximum = 0.030662 (at node 18)
Injected flit rate average = 0.0757259
	minimum = 0.0209059 (at node 2)
	maximum = 0.15331 (at node 18)
Accepted flit rate average= 0.0757259
	minimum = 0.0264808 (at node 19)
	maximum = 0.118467 (at node 5)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 31.2937 (9 samples)
	minimum = 6 (9 samples)
	maximum = 272.556 (9 samples)
Network latency average = 20.3535 (9 samples)
	minimum = 6 (9 samples)
	maximum = 221.556 (9 samples)
Flit latency average = 15.9937 (9 samples)
	minimum = 6 (9 samples)
	maximum = 219.111 (9 samples)
Fragmentation average = 0.0249648 (9 samples)
	minimum = 0 (9 samples)
	maximum = 131.111 (9 samples)
Injected packet rate average = 0.0531481 (9 samples)
	minimum = 0.0421831 (9 samples)
	maximum = 0.100506 (9 samples)
Accepted packet rate average = 0.0531481 (9 samples)
	minimum = 0.0421831 (9 samples)
	maximum = 0.100506 (9 samples)
Injected flit rate average = 0.127379 (9 samples)
	minimum = 0.058808 (9 samples)
	maximum = 0.246452 (9 samples)
Accepted flit rate average = 0.127379 (9 samples)
	minimum = 0.0732943 (9 samples)
	maximum = 0.23018 (9 samples)
Injected packet size average = 2.39668 (9 samples)
Accepted packet size average = 2.39668 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 12 min, 35 sec (755 sec)
gpgpu_simulation_rate = 22278 (inst/sec)
gpgpu_simulation_rate = 801 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 9 times
Processing time: 754027.375000 (ms)
Result stored in result.txt
