# vsim -c -voptargs="+acc" tb -do "../testpy/modelsim_framework.do" 
# Start time: 17:47:21 on Dec 08,2021
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# //  Questa Sim-64
# //  Version 2021.2 linux_x86_64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.tb(mixed)#1
# Loading work.mips_processor(structure)#1
# Loading ieee.numeric_std(body)
# Loading work.mem(rtl)#1
# Loading work.mux2t1_n(structural)#1
# Loading work.mux2t1_structural(structure)#1
# Loading work.invg(dataflow)#1
# Loading work.andg2(dataflow)#1
# Loading work.org2(dataflow)#1
# Loading work.pc32bit(structure)#1
# Loading work.full_adder_n_ripple_carry(structural)#1
# Loading work.full_adder(structure)#1
# Loading work.xorg2(dataflow)#1
# Loading work.if_id_register(structural)#1
# Loading work.n_bit_register(mixed)#1
# Loading work.dffg(mixed)#1
# Loading work.control_unit(mixed)#1
# Loading work.mips_register_file(mixed)#1
# Loading work.five_bit_decoder(dataflow)#1
# Loading work.mux_32_bit(dataflow)#1
# Loading work.hazard_unit(structure)#1
# Loading work.extender_16bit(mixed)#1
# Loading work.id_ex_register(structural)#1
# Loading work.n_bit_register(mixed)#2
# Loading work.n_bit_register(mixed)#3
# Loading work.n_bit_register(mixed)#4
# Loading work.n_bit_register(mixed)#5
# Loading work.forwarding_unit(structure)#1
# Loading work.alu(mixed)#1
# Loading work.add_sub_n(structural)#1
# Loading work.onescomplement_n(structural)#1
# Loading work.andg_32(mixed)#1
# Loading work.org_32(mixed)#1
# Loading work.xorg_32(mixed)#1
# Loading work.nbit_barrelshifter(mixed)#1
# Loading work.reverse(mixed)#1
# Loading work.ex_mem_register(structural)#1
# Loading work.mem_wb_register(structural)#1
# Loading work.mux2t1_n(structural)#2
# do ../testpy/modelsim_framework.do
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/DMem
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ns  Iteration: 0  Instance: /tb/MyMips/IMem
# ** Note: Data structure takes 58303504 bytes of memory
#          Process time 0.27 seconds
#          stop
#    Time: 560 ns  Iteration: 1  Instance: /tb
# Break in Process P_DUMP_STATE at /home/twmiller/CPRE381/Project2/term-project-2/HardwarePipeline/src/tb.vhd line 146
# Stopped at /home/twmiller/CPRE381/Project2/term-project-2/HardwarePipeline/src/tb.vhd line 146
# End time: 17:47:22 on Dec 08,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
