#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_0000014a34d59270 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014a34c4c280 .scope module, "tb" "tb" 3 68;
 .timescale -12 -12;
L_0000014a34d7fe30 .functor NOT 1, L_0000014a34ded490, C4<0>, C4<0>, C4<0>;
L_0000014a34df0100 .functor XOR 2, L_0000014a34dee070, L_0000014a34ded350, C4<00>, C4<00>;
L_0000014a34df0640 .functor XOR 2, L_0000014a34df0100, L_0000014a34dec8b0, C4<00>, C4<00>;
v0000014a34decbd0_0 .net *"_ivl_10", 1 0, L_0000014a34dec8b0;  1 drivers
v0000014a34decb30_0 .net *"_ivl_12", 1 0, L_0000014a34df0640;  1 drivers
v0000014a34dee570_0 .net *"_ivl_2", 1 0, L_0000014a34dedad0;  1 drivers
v0000014a34dedfd0_0 .net *"_ivl_4", 1 0, L_0000014a34dee070;  1 drivers
v0000014a34dedcb0_0 .net *"_ivl_6", 1 0, L_0000014a34ded350;  1 drivers
v0000014a34deddf0_0 .net *"_ivl_8", 1 0, L_0000014a34df0100;  1 drivers
v0000014a34deda30_0 .net "a", 0 0, v0000014a34deafb0_0;  1 drivers
v0000014a34ded3f0_0 .net "b", 0 0, v0000014a34de9bb0_0;  1 drivers
v0000014a34dedf30_0 .net "c", 0 0, v0000014a34deb0f0_0;  1 drivers
v0000014a34ded030_0 .var "clk", 0 0;
v0000014a34decc70_0 .net "d", 0 0, v0000014a34deb050_0;  1 drivers
v0000014a34ded170_0 .net "out_pos_dut", 0 0, L_0000014a34df0a30;  1 drivers
v0000014a34ded8f0_0 .net "out_pos_ref", 0 0, L_0000014a34dee110;  1 drivers
v0000014a34ded210_0 .net "out_sop_dut", 0 0, L_0000014a34def1b0;  1 drivers
v0000014a34deca90_0 .net "out_sop_ref", 0 0, L_0000014a34d7efc0;  1 drivers
v0000014a34ded2b0_0 .var/2u "stats1", 223 0;
v0000014a34dee430_0 .var/2u "strobe", 0 0;
v0000014a34dee390_0 .net "tb_match", 0 0, L_0000014a34ded490;  1 drivers
v0000014a34dedc10_0 .net "tb_mismatch", 0 0, L_0000014a34d7fe30;  1 drivers
v0000014a34dece50_0 .net "wavedrom_enable", 0 0, v0000014a34dea290_0;  1 drivers
v0000014a34ded990_0 .net "wavedrom_title", 511 0, v0000014a34de9f70_0;  1 drivers
L_0000014a34dedad0 .concat [ 1 1 0 0], L_0000014a34dee110, L_0000014a34d7efc0;
L_0000014a34dee070 .concat [ 1 1 0 0], L_0000014a34dee110, L_0000014a34d7efc0;
L_0000014a34ded350 .concat [ 1 1 0 0], L_0000014a34df0a30, L_0000014a34def1b0;
L_0000014a34dec8b0 .concat [ 1 1 0 0], L_0000014a34dee110, L_0000014a34d7efc0;
L_0000014a34ded490 .cmp/eeq 2, L_0000014a34dedad0, L_0000014a34df0640;
S_0000014a34d90db0 .scope module, "good1" "RefModule" 3 117, 4 2 0, S_0000014a34c4c280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0000014a34d7f180 .functor AND 1, v0000014a34deb0f0_0, v0000014a34deb050_0, C4<1>, C4<1>;
L_0000014a34d7fce0 .functor NOT 1, v0000014a34deafb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34d7f340 .functor NOT 1, v0000014a34de9bb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34d7fb20 .functor AND 1, L_0000014a34d7fce0, L_0000014a34d7f340, C4<1>, C4<1>;
L_0000014a34d7f3b0 .functor AND 1, L_0000014a34d7fb20, v0000014a34deb0f0_0, C4<1>, C4<1>;
L_0000014a34d7efc0 .functor OR 1, L_0000014a34d7f180, L_0000014a34d7f3b0, C4<0>, C4<0>;
L_0000014a34d7ef50 .functor NOT 1, v0000014a34de9bb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34d7f420 .functor OR 1, L_0000014a34d7ef50, v0000014a34deb050_0, C4<0>, C4<0>;
L_0000014a34d7f880 .functor AND 1, v0000014a34deb0f0_0, L_0000014a34d7f420, C4<1>, C4<1>;
L_0000014a34d7fc70 .functor NOT 1, v0000014a34deafb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34d7f490 .functor OR 1, L_0000014a34d7fc70, v0000014a34de9bb0_0, C4<0>, C4<0>;
L_0000014a34d7f7a0 .functor AND 1, L_0000014a34d7f880, L_0000014a34d7f490, C4<1>, C4<1>;
L_0000014a34deec00 .functor NOT 1, v0000014a34de9bb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34def990 .functor OR 1, L_0000014a34deec00, v0000014a34deb050_0, C4<0>, C4<0>;
L_0000014a34deeff0 .functor AND 1, v0000014a34deb0f0_0, L_0000014a34def990, C4<1>, C4<1>;
L_0000014a34def6f0 .functor NOT 1, v0000014a34deafb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34def7d0 .functor OR 1, L_0000014a34def6f0, v0000014a34deb050_0, C4<0>, C4<0>;
L_0000014a34def370 .functor AND 1, L_0000014a34deeff0, L_0000014a34def7d0, C4<1>, C4<1>;
L_0000014a34def8b0 .functor XNOR 1, L_0000014a34d7f7a0, L_0000014a34def370, C4<0>, C4<0>;
v0000014a34d62300_0 .net *"_ivl_0", 0 0, L_0000014a34d7f180;  1 drivers
v0000014a34d624e0_0 .net *"_ivl_12", 0 0, L_0000014a34d7ef50;  1 drivers
v0000014a34d63200_0 .net *"_ivl_14", 0 0, L_0000014a34d7f420;  1 drivers
v0000014a34d62580_0 .net *"_ivl_16", 0 0, L_0000014a34d7f880;  1 drivers
v0000014a34d62c60_0 .net *"_ivl_18", 0 0, L_0000014a34d7fc70;  1 drivers
v0000014a34d62ee0_0 .net *"_ivl_2", 0 0, L_0000014a34d7fce0;  1 drivers
v0000014a34d62620_0 .net *"_ivl_20", 0 0, L_0000014a34d7f490;  1 drivers
v0000014a34d62e40_0 .net *"_ivl_24", 0 0, L_0000014a34deec00;  1 drivers
v0000014a34d63020_0 .net *"_ivl_26", 0 0, L_0000014a34def990;  1 drivers
v0000014a34d632a0_0 .net *"_ivl_28", 0 0, L_0000014a34deeff0;  1 drivers
v0000014a34d59900_0 .net *"_ivl_30", 0 0, L_0000014a34def6f0;  1 drivers
v0000014a34d594a0_0 .net *"_ivl_32", 0 0, L_0000014a34def7d0;  1 drivers
v0000014a34d599a0_0 .net *"_ivl_36", 0 0, L_0000014a34def8b0;  1 drivers
L_0000014a35160088 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0000014a34d59b80_0 .net *"_ivl_38", 0 0, L_0000014a35160088;  1 drivers
v0000014a34d59540_0 .net *"_ivl_4", 0 0, L_0000014a34d7f340;  1 drivers
v0000014a34d59fe0_0 .net *"_ivl_6", 0 0, L_0000014a34d7fb20;  1 drivers
v0000014a34d597c0_0 .net *"_ivl_8", 0 0, L_0000014a34d7f3b0;  1 drivers
v0000014a34d59860_0 .net "a", 0 0, v0000014a34deafb0_0;  alias, 1 drivers
v0000014a34d595e0_0 .net "b", 0 0, v0000014a34de9bb0_0;  alias, 1 drivers
v0000014a34dea330_0 .net "c", 0 0, v0000014a34deb0f0_0;  alias, 1 drivers
v0000014a34dea3d0_0 .net "d", 0 0, v0000014a34deb050_0;  alias, 1 drivers
v0000014a34de9b10_0 .net "out_pos", 0 0, L_0000014a34dee110;  alias, 1 drivers
v0000014a34dea6f0_0 .net "out_sop", 0 0, L_0000014a34d7efc0;  alias, 1 drivers
v0000014a34dea5b0_0 .net "pos0", 0 0, L_0000014a34d7f7a0;  1 drivers
v0000014a34dea790_0 .net "pos1", 0 0, L_0000014a34def370;  1 drivers
L_0000014a34dee110 .functor MUXZ 1, L_0000014a35160088, L_0000014a34d7f7a0, L_0000014a34def8b0, C4<>;
S_0000014a34d90f40 .scope module, "stim1" "stimulus_gen" 3 110, 3 6 0, S_0000014a34c4c280;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0000014a34deafb0_0 .var "a", 0 0;
v0000014a34de9bb0_0 .var "b", 0 0;
v0000014a34deb0f0_0 .var "c", 0 0;
v0000014a34de9890_0 .net "clk", 0 0, v0000014a34ded030_0;  1 drivers
v0000014a34deb050_0 .var "d", 0 0;
v0000014a34deaf10_0 .var/2u "fail", 0 0;
v0000014a34dea510_0 .var/2u "fail1", 0 0;
v0000014a34de9cf0_0 .net "tb_match", 0 0, L_0000014a34ded490;  alias, 1 drivers
v0000014a34dea290_0 .var "wavedrom_enable", 0 0;
v0000014a34de9f70_0 .var "wavedrom_title", 511 0;
E_0000014a34d96320/0 .event negedge, v0000014a34de9890_0;
E_0000014a34d96320/1 .event posedge, v0000014a34de9890_0;
E_0000014a34d96320 .event/or E_0000014a34d96320/0, E_0000014a34d96320/1;
S_0000014a34c4c660 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 52, 3 52 0, S_0000014a34d90f40;
 .timescale -12 -12;
v0000014a34dea470_0 .var/2s "i", 31 0;
E_0000014a34d964e0 .event posedge, v0000014a34de9890_0;
S_0000014a34c4c7f0 .scope task, "wavedrom_start" "wavedrom_start" 3 18, 3 18 0, S_0000014a34d90f40;
 .timescale -12 -12;
v0000014a34de9c50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0000014a34c4c980 .scope task, "wavedrom_stop" "wavedrom_stop" 3 21, 3 21 0, S_0000014a34d90f40;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0000014a34d80530 .scope module, "top_module1" "TopModule" 3 125, 5 3 0, S_0000014a34c4c280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0000014a34deedc0 .functor NOT 1, v0000014a34deafb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34def3e0 .functor AND 1, L_0000014a34deedc0, v0000014a34de9bb0_0, C4<1>, C4<1>;
L_0000014a34def0d0 .functor AND 1, L_0000014a34def3e0, v0000014a34deb0f0_0, C4<1>, C4<1>;
L_0000014a34defa70 .functor AND 1, L_0000014a34def0d0, v0000014a34deb050_0, C4<1>, C4<1>;
L_0000014a34def5a0 .functor NOT 1, v0000014a34de9bb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34def450 .functor AND 1, v0000014a34deafb0_0, L_0000014a34def5a0, C4<1>, C4<1>;
L_0000014a34def760 .functor NOT 1, v0000014a34deb0f0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34deec70 .functor AND 1, L_0000014a34def450, L_0000014a34def760, C4<1>, C4<1>;
L_0000014a34def4c0 .functor AND 1, L_0000014a34deec70, v0000014a34deb050_0, C4<1>, C4<1>;
L_0000014a34def060 .functor OR 1, L_0000014a34defa70, L_0000014a34def4c0, C4<0>, C4<0>;
L_0000014a34def530 .functor AND 1, v0000014a34deafb0_0, v0000014a34de9bb0_0, C4<1>, C4<1>;
L_0000014a34def140 .functor AND 1, L_0000014a34def530, v0000014a34deb0f0_0, C4<1>, C4<1>;
L_0000014a34def610 .functor AND 1, L_0000014a34def140, v0000014a34deb050_0, C4<1>, C4<1>;
L_0000014a34def1b0 .functor OR 1, L_0000014a34def060, L_0000014a34def610, C4<0>, C4<0>;
L_0000014a34def220 .functor OR 1, v0000014a34deafb0_0, v0000014a34de9bb0_0, C4<0>, C4<0>;
L_0000014a34deeb90 .functor NOT 1, v0000014a34deb0f0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34def840 .functor OR 1, L_0000014a34def220, L_0000014a34deeb90, C4<0>, C4<0>;
L_0000014a34def680 .functor NOT 1, v0000014a34deb050_0, C4<0>, C4<0>, C4<0>;
L_0000014a34def920 .functor OR 1, L_0000014a34def840, L_0000014a34def680, C4<0>, C4<0>;
L_0000014a34deece0 .functor NOT 1, v0000014a34deafb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34deee30 .functor NOT 1, v0000014a34de9bb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34def290 .functor OR 1, L_0000014a34deece0, L_0000014a34deee30, C4<0>, C4<0>;
L_0000014a34deeea0 .functor OR 1, L_0000014a34def290, v0000014a34deb0f0_0, C4<0>, C4<0>;
L_0000014a34defa00 .functor OR 1, L_0000014a34deeea0, v0000014a34deb050_0, C4<0>, C4<0>;
L_0000014a34deed50 .functor AND 1, L_0000014a34def920, L_0000014a34defa00, C4<1>, C4<1>;
L_0000014a34deef10 .functor NOT 1, v0000014a34de9bb0_0, C4<0>, C4<0>, C4<0>;
L_0000014a34deef80 .functor OR 1, v0000014a34deafb0_0, L_0000014a34deef10, C4<0>, C4<0>;
L_0000014a34def300 .functor OR 1, L_0000014a34deef80, v0000014a34deb0f0_0, C4<0>, C4<0>;
L_0000014a34d6cf10 .functor OR 1, L_0000014a34def300, v0000014a34deb050_0, C4<0>, C4<0>;
L_0000014a34df0a30 .functor AND 1, L_0000014a34deed50, L_0000014a34d6cf10, C4<1>, C4<1>;
v0000014a34de9d90_0 .net *"_ivl_0", 0 0, L_0000014a34deedc0;  1 drivers
v0000014a34dead30_0 .net *"_ivl_10", 0 0, L_0000014a34def450;  1 drivers
v0000014a34de9e30_0 .net *"_ivl_12", 0 0, L_0000014a34def760;  1 drivers
v0000014a34de97f0_0 .net *"_ivl_14", 0 0, L_0000014a34deec70;  1 drivers
v0000014a34de9ed0_0 .net *"_ivl_16", 0 0, L_0000014a34def4c0;  1 drivers
v0000014a34deb5f0_0 .net *"_ivl_18", 0 0, L_0000014a34def060;  1 drivers
v0000014a34deb190_0 .net *"_ivl_2", 0 0, L_0000014a34def3e0;  1 drivers
v0000014a34dea650_0 .net *"_ivl_20", 0 0, L_0000014a34def530;  1 drivers
v0000014a34deb230_0 .net *"_ivl_22", 0 0, L_0000014a34def140;  1 drivers
v0000014a34deb2d0_0 .net *"_ivl_24", 0 0, L_0000014a34def610;  1 drivers
v0000014a34dea1f0_0 .net *"_ivl_28", 0 0, L_0000014a34def220;  1 drivers
v0000014a34dea010_0 .net *"_ivl_30", 0 0, L_0000014a34deeb90;  1 drivers
v0000014a34dea0b0_0 .net *"_ivl_32", 0 0, L_0000014a34def840;  1 drivers
v0000014a34deb370_0 .net *"_ivl_34", 0 0, L_0000014a34def680;  1 drivers
v0000014a34dea150_0 .net *"_ivl_36", 0 0, L_0000014a34def920;  1 drivers
v0000014a34de9750_0 .net *"_ivl_38", 0 0, L_0000014a34deece0;  1 drivers
v0000014a34dea830_0 .net *"_ivl_4", 0 0, L_0000014a34def0d0;  1 drivers
v0000014a34dea8d0_0 .net *"_ivl_40", 0 0, L_0000014a34deee30;  1 drivers
v0000014a34deaab0_0 .net *"_ivl_42", 0 0, L_0000014a34def290;  1 drivers
v0000014a34deb410_0 .net *"_ivl_44", 0 0, L_0000014a34deeea0;  1 drivers
v0000014a34deb4b0_0 .net *"_ivl_46", 0 0, L_0000014a34defa00;  1 drivers
v0000014a34dea970_0 .net *"_ivl_48", 0 0, L_0000014a34deed50;  1 drivers
v0000014a34de99d0_0 .net *"_ivl_50", 0 0, L_0000014a34deef10;  1 drivers
v0000014a34deaa10_0 .net *"_ivl_52", 0 0, L_0000014a34deef80;  1 drivers
v0000014a34deab50_0 .net *"_ivl_54", 0 0, L_0000014a34def300;  1 drivers
v0000014a34deabf0_0 .net *"_ivl_56", 0 0, L_0000014a34d6cf10;  1 drivers
v0000014a34de9a70_0 .net *"_ivl_6", 0 0, L_0000014a34defa70;  1 drivers
v0000014a34de9930_0 .net *"_ivl_8", 0 0, L_0000014a34def5a0;  1 drivers
v0000014a34deadd0_0 .net "a", 0 0, v0000014a34deafb0_0;  alias, 1 drivers
v0000014a34deb550_0 .net "b", 0 0, v0000014a34de9bb0_0;  alias, 1 drivers
v0000014a34deac90_0 .net "c", 0 0, v0000014a34deb0f0_0;  alias, 1 drivers
v0000014a34deae70_0 .net "d", 0 0, v0000014a34deb050_0;  alias, 1 drivers
v0000014a34dedd50_0 .net "out_pos", 0 0, L_0000014a34df0a30;  alias, 1 drivers
v0000014a34dee610_0 .net "out_sop", 0 0, L_0000014a34def1b0;  alias, 1 drivers
S_0000014a34d32f30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 135, 3 135 0, S_0000014a34c4c280;
 .timescale -12 -12;
E_0000014a34d96ca0 .event edge, v0000014a34dee430_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000014a34dee430_0;
    %nor/r;
    %assign/vec4 v0000014a34dee430_0, 0;
    %wait E_0000014a34d96ca0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0000014a34d90f40;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a34deaf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a34dea510_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0000014a34d90f40;
T_4 ;
    %wait E_0000014a34d96320;
    %load/vec4 v0000014a34de9cf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a34deaf10_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000014a34d90f40;
T_5 ;
    %wait E_0000014a34d964e0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %wait E_0000014a34d964e0;
    %load/vec4 v0000014a34deaf10_0;
    %store/vec4 v0000014a34dea510_0, 0, 1;
    %fork t_1, S_0000014a34c4c660;
    %jmp t_0;
    .scope S_0000014a34c4c660;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a34dea470_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000014a34dea470_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0000014a34d964e0;
    %load/vec4 v0000014a34dea470_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000014a34dea470_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000014a34dea470_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0000014a34d90f40;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.3, 5;
    %jmp/1 T_5.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0000014a34d96320;
    %vpi_func 3 58 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb050_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34deb0f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000014a34de9bb0_0, 0;
    %assign/vec4 v0000014a34deafb0_0, 0;
    %jmp T_5.2;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0000014a34deaf10_0;
    %load/vec4 v0000014a34dea510_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call/w 3 61 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.4 ;
    %vpi_call/w 3 63 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000014a34c4c280;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a34ded030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a34dee430_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0000014a34c4c280;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0000014a34ded030_0;
    %inv;
    %store/vec4 v0000014a34ded030_0, 0, 1;
    %jmp T_7.0;
    %end;
    .thread T_7;
    .scope S_0000014a34c4c280;
T_8 ;
    %vpi_call/w 3 102 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 103 "$dumpvars", 32'sb00000000000000000000000000000001, v0000014a34de9890_0, v0000014a34dedc10_0, v0000014a34deda30_0, v0000014a34ded3f0_0, v0000014a34dedf30_0, v0000014a34decc70_0, v0000014a34deca90_0, v0000014a34ded210_0, v0000014a34ded8f0_0, v0000014a34ded170_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000014a34c4c280;
T_9 ;
    %load/vec4 v0000014a34ded2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %vpi_call/w 3 144 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", &PV<v0000014a34ded2b0_0, 128, 32>, &PV<v0000014a34ded2b0_0, 96, 32> {0 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 145 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0000014a34ded2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_call/w 3 146 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", &PV<v0000014a34ded2b0_0, 64, 32>, &PV<v0000014a34ded2b0_0, 32, 32> {0 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 147 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %vpi_call/w 3 149 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v0000014a34ded2b0_0, 192, 32>, &PV<v0000014a34ded2b0_0, 0, 32> {0 0 0};
    %vpi_call/w 3 150 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 151 "$display", "Mismatches: %1d in %1d samples", &PV<v0000014a34ded2b0_0, 192, 32>, &PV<v0000014a34ded2b0_0, 0, 32> {0 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0000014a34c4c280;
T_10 ;
    %wait E_0000014a34d96320;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000014a34ded2b0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a34ded2b0_0, 4, 32;
    %load/vec4 v0000014a34dee390_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000014a34ded2b0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 162 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a34ded2b0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000014a34ded2b0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a34ded2b0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0000014a34deca90_0;
    %load/vec4 v0000014a34deca90_0;
    %load/vec4 v0000014a34ded210_0;
    %xor;
    %load/vec4 v0000014a34deca90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0000014a34ded2b0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 166 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a34ded2b0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0000014a34ded2b0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a34ded2b0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0000014a34ded8f0_0;
    %load/vec4 v0000014a34ded8f0_0;
    %load/vec4 v0000014a34ded170_0;
    %xor;
    %load/vec4 v0000014a34ded8f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0000014a34ded2b0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 169 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a34ded2b0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0000014a34ded2b0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a34ded2b0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000014a34c4c280;
T_11 ;
    %delay 1000000, 0;
    %vpi_call/w 3 177 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 178 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob070_ece241_2013_q2_test.sv";
    "dataset_code-complete-iccad2023/Prob070_ece241_2013_q2_ref.sv";
    "results\phi4_14b_0shot_temp0.0\Prob070_ece241_2013_q2/Prob070_ece241_2013_q2_sample01.sv";
