// Seed: 3832378359
module module_0 (
    input wor id_0,
    input wor id_1,
    output supply0 id_2,
    output supply1 id_3,
    output tri1 id_4,
    output uwire id_5,
    input wor id_6
);
  assign id_3 = id_0;
endmodule
module module_1 (
    input supply1 id_0
    , id_4,
    output tri id_1,
    input tri0 id_2
);
  integer id_5;
  ;
  always @(posedge id_0) id_5 = id_0;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
  assign modCall_1.id_2 = 0;
  if (1) begin : LABEL_0
    assign id_4 = id_5;
  end
  wire id_6;
endmodule
