Info: constrained 'led[7]' to bel 'X9/Y0/io1'
Info: constrained 'led[6]' to bel 'X6/Y0/io0'
Info: constrained 'led[5]' to bel 'X5/Y0/io0'
Info: constrained 'led[4]' to bel 'X6/Y31/io0'
Info: constrained 'led[3]' to bel 'X5/Y31/io0'
Info: constrained 'led[2]' to bel 'X19/Y0/io1'
Info: constrained 'led[1]' to bel 'X4/Y31/io0'
Info: constrained 'led[0]' to bel 'X13/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: Packing LUT-FFs..
Info:     1483 LCs used as LUT4 only
Info:      153 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      527 LCs used as DFF only
Info: Packing carries..
Info:        1 LCs used as CARRY only
Info: Packing RAMs..
Info: Placing PLLs..
Info: Packing special functions..
Info:   constrained ICESTORM_HFOSC 'OSCInst0_OSC' to X0/Y31/hfosc_1
Info:     Derived frequency constraint of 6.0 MHz for net clk
Info: Promoting globals..
Info: promoting clk_proc (fanout 584)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O [reset] (fanout 42)
Info: promoting processor.id_ex_reg.data_out_SB_DFFSR_Q_9_R [reset] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_1_O [cen] (fanout 47)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O [cen] (fanout 32)
Info: promoting data_mem_inst.clk_stall_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_2_O [cen] (fanout 32)
Info: promoting processor.PC.outAddr_SB_DFFE_Q_21_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_1_O [cen] (fanout 32)
Info: Constraining chains...
Info:        1 LCs used to legalise carry chains.
Info: Checksum: 0xa1cb225a

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xace1a2fb

Info: Device utilisation:
Info: 	         ICESTORM_LC:  2167/ 5280    41%
Info: 	        ICESTORM_RAM:    30/   30   100%
Info: 	               SB_IO:     8/   96     8%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     0/    1     0%
Info: 	         SB_WARMBOOT:     0/    1     0%
Info: 	        ICESTORM_DSP:     2/    8    25%
Info: 	      ICESTORM_HFOSC:     1/    1   100%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     0/    4     0%

Info: Placed 10 cells based on constraints.
Info: Creating initial placement for remaining 2206 cells.
Info:   initial placement placed 500/2206 cells
Info:   initial placement placed 1000/2206 cells
Info:   initial placement placed 1500/2206 cells
Info:   initial placement placed 2000/2206 cells
Info:   initial placement placed 2206/2206 cells
Info: Initial placement time 1.13s
Info: Running simulated annealing placer.
Info:   at iteration #1: temp = 1.000000, timing cost = 3129, wirelen = 59256
Info:   at iteration #5: temp = 0.062500, timing cost = 3151, wirelen = 60029
Info:   at iteration #10: temp = 0.011391, timing cost = 3015, wirelen = 59425
Info:   at iteration #15: temp = 0.006726, timing cost = 3071, wirelen = 58606
Info:   at iteration #20: temp = 0.003972, timing cost = 3028, wirelen = 58665
Info:   at iteration #25: temp = 0.002345, timing cost = 3058, wirelen = 57286
Info:   at iteration #30: temp = 0.001385, timing cost = 3323, wirelen = 56826
Info:   at iteration #35: temp = 0.001010, timing cost = 3594, wirelen = 54968
