#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Jun 18 12:30:24 2021
# Process ID: 9736
# Current directory: G:/ZLab2021/pingpongtest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19384 G:\ZLab2021\pingpongtest\pingpongtest.xpr
# Log file: G:/ZLab2021/pingpongtest/vivado.log
# Journal file: G:/ZLab2021/pingpongtest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project G:/ZLab2021/pingpongtest/pingpongtest.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 815.707 ; gain = 139.457
update_compile_order -fileset sources_1
open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:user:myip_v1_0:1.0 - myip_v1_0_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 924.547 ; gain = 43.109
startgroup
make_bd_pins_external  [get_bd_pins myip_v1_0_0/R_side_s]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins myip_v1_0_0/L_side_s]
endgroup
set_property name R_side_s [get_bd_ports R_side_s_0]
set_property name L_side_s [get_bd_ports L_side_s_0]
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /myip_v1_0_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=system_processing_system7_0_0_FCLK_CLK0 
save_bd_design
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 6f641014c2c8fb6c; cache size = 8.165 MB.
[Fri Jun 18 13:24:42 2021] Launched synth_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 13:24:42 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1103.246 ; gain = 106.070
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:42:52
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248783271
set_property PROGRAM.FILE {G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_sdk -workspace G:/ZLab2021/pingpongtest/pingpongtest.sdk -hwspec G:/ZLab2021/pingpongtest/pingpongtest.sdk/system_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace G:/ZLab2021/pingpongtest/pingpongtest.sdk -hwspec G:/ZLab2021/pingpongtest/pingpongtest.sdk/system_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip_v1_0:1.0 [get_ips  system_myip_v1_0_0_0] -log ip_upgrade.log
Upgrading 'G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_myip_v1_0_0_0 from myip_v1_0_v1_0 1.0 to myip_v1_0_v1_0 1.0
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZLab2021/pingpongtest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip_v1_0:1.0 [get_ips  system_myip_v1_0_0_0] -log ip_upgrade.log
Upgrading 'G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_myip_v1_0_0_0 from myip_v1_0_v1_0 1.0 to myip_v1_0_v1_0 1.0
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZLab2021/pingpongtest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {108.000000}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

reset_run system_processing_system7_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/system_processing_system7_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.hwdef
[Fri Jun 18 13:55:10 2021] Launched system_processing_system7_0_0_synth_1, system_proc_sys_reset_0_0_synth_1, system_axi_timer_0_0_synth_1, system_xbar_0_synth_1, system_myip_v1_0_0_0_synth_1, system_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_processing_system7_0_0_synth_1/runme.log
system_proc_sys_reset_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_proc_sys_reset_0_0_synth_1/runme.log
system_axi_timer_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_axi_timer_0_0_synth_1/runme.log
system_xbar_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_xbar_0_synth_1/runme.log
system_myip_v1_0_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1/runme.log
system_auto_pc_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_auto_pc_0_synth_1/runme.log
synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 13:55:10 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2012.637 ; gain = 63.445
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248783271
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248783271
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip_v1_0:1.0 [get_ips  system_myip_v1_0_0_0] -log ip_upgrade.log
Upgrading 'G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_myip_v1_0_0_0 from myip_v1_0_v1_0 1.0 to myip_v1_0_v1_0 1.0
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZLab2021/pingpongtest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_v1_0_0_0] -no_script -sync -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_myip_v1_0_0_0, cache-ID = 9923f71efec2ea88; cache size = 11.885 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4c0b99520a1ee467; cache size = 11.885 MB.
[Fri Jun 18 14:16:43 2021] Launched synth_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 14:16:43 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2155.762 ; gain = 34.805
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248783271
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248783271
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip_v1_0:1.0 [get_ips  system_myip_v1_0_0_0] -log ip_upgrade.log
Upgrading 'G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_myip_v1_0_0_0 from myip_v1_0_v1_0 1.0 to myip_v1_0_v1_0 1.0
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZLab2021/pingpongtest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4c0b99520a1ee467; cache size = 10.918 MB.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'launch_runs' was cancelled
report_ip_status -name ip_status 
launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun 18 14:22:16 2021] Launched system_myip_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_v1_0_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1/runme.log
synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 14:22:16 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip_v1_0:1.0 [get_ips  system_myip_v1_0_0_0] -log ip_upgrade.log
Upgrading 'G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_myip_v1_0_0_0 from myip_v1_0_v1_0 1.0 to myip_v1_0_v1_0 1.0
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZLab2021/pingpongtest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_myip_v1_0_0_0, cache-ID = 9923f71efec2ea88; cache size = 11.885 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4c0b99520a1ee467; cache size = 11.885 MB.
[Fri Jun 18 14:27:35 2021] Launched synth_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 14:27:35 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2284.500 ; gain = 37.844
report_ip_status -name ip_status 
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip_v1_0:1.0 [get_ips  system_myip_v1_0_0_0] -log ip_upgrade.log
Upgrading 'G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd'
INFO: [IP_Flow 19-1972] Upgraded system_myip_v1_0_0_0 from myip_v1_0_v1_0 1.0 to myip_v1_0_v1_0 1.0
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZLab2021/pingpongtest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {108.000000}] [get_bd_cells processing_system7_0]
endgroup
save_bd_design
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4c0b99520a1ee467; cache size = 10.918 MB.
[Fri Jun 18 15:31:58 2021] Launched system_myip_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_v1_0_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1/runme.log
synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 15:31:58 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2325.047 ; gain = 36.898
report_ip_status -name ip_status 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

reset_run system_myip_v1_0_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun 18 15:34:03 2021] Launched system_myip_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_v1_0_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1/runme.log
synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 15:34:03 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

reset_run system_myip_v1_0_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
[Fri Jun 18 15:34:42 2021] Launched system_myip_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_v1_0_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1/runme.log
synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 15:34:42 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:myip_v1_0:1.0 [get_ips  system_myip_v1_0_0_0] -log ip_upgrade.log
Upgrading 'G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1

INFO: [IP_Flow 19-1972] Upgraded system_myip_v1_0_0_0 from myip_v1_0_v1_0 1.0 to myip_v1_0_v1_0 1.0
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'G:/ZLab2021/pingpongtest/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips system_myip_v1_0_0_0] -no_script -sync -force -quiet
report_ip_status -name ip_status 
validate_bd_design
report_ip_status -name ip_status 
save_bd_design
Wrote  : <G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_v1_0_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
Exporting to file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 4c0b99520a1ee467; cache size = 10.918 MB.
[Fri Jun 18 15:36:08 2021] Launched system_myip_v1_0_0_0_synth_1, synth_1...
Run output will be captured here:
system_myip_v1_0_0_0_synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/system_myip_v1_0_0_0_synth_1/runme.log
synth_1: G:/ZLab2021/pingpongtest/pingpongtest.runs/synth_1/runme.log
[Fri Jun 18 15:36:08 2021] Launched impl_1...
Run output will be captured here: G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2410.816 ; gain = 33.938
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {G:/ZLab2021/pingpongtest/pingpongtest.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {G:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/bd/system/system.bd}
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248783271
set_property  ip_repo_paths  {g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes G:/ZLab2021/pingpongtest/ProjectFiles/myip g:/ZLab2021/pingpongtest/ProjectFiles/MyVip g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0 g:/ZLab2021/pingpongtest/ProjectFiles/My_IP} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/pingpongtest.srcs/sources_1/imports/vhdl_codes'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/MyVip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/myip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'g:/ZLab2021/pingpongtest/ProjectFiles/My_IP'.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 18 15:50:09 2021...
