Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-2-csg225

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\division.v" into library work
Parsing module <division>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\LEDS.v" into library work
Parsing module <LEDS>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\CONVERSION.v" into library work
Parsing module <CONVERSION>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\BINaBCD.v" into library work
Parsing module <BINaBCD>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\ADS1115.v" into library work
Parsing module <ADS1115>.
Analyzing Verilog file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\TOP.v" into library work
Parsing module <TOP>.
Parsing VHDL file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\INTESC_LCD_8BITS_RevD\PROCESADOR_LCD_REVD.vhd" into library work
Parsing entity <PROCESADOR_LCD_REVD>.
Parsing architecture <Behavioral> of entity <procesador_lcd_revd>.
Parsing VHDL file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\INTESC_LCD_8BITS_RevD\COMANDOS_LCD_REVD.vhd" into library work
Parsing package <COMANDOS_LCD_REVD>.
Parsing package body <COMANDOS_LCD_REVD>.
Parsing VHDL file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\INTESC_LCD_8BITS_RevD\CARACTERES_ESPECIALES_REVD.vhd" into library work
Parsing entity <CARACTERES_ESPECIALES_REVD>.
Parsing architecture <Behavioral> of entity <caracteres_especiales_revd>.
Parsing VHDL file "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\INTESC_LCD_8BITS_RevD\LIB_LCD_INTESC_REVD.vhd" into library work
Parsing entity <LIB_LCD_INTESC_REVD>.
Parsing architecture <Behavioral> of entity <lib_lcd_intesc_revd>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <TOP>.

Elaborating module <ADS1115>.

Elaborating module <CONVERSION>.

Elaborating module <division>.

Elaborating module <BINaBCD>.
WARNING:HDLCompiler:413 - "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\BINaBCD.v" Line 54: Result of 13-bit expression is truncated to fit in 9-bit target.
Going to vhdl side to elaborate module LIB_LCD_INTESC_REVD

Elaborating entity <LIB_LCD_INTESC_REVD> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <PROCESADOR_LCD_REVD> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <CARACTERES_ESPECIALES_REVD> (architecture <Behavioral>) from library <work>.
Back to verilog to continue elaboration

Elaborating module <LEDS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\TOP.v".
    Summary:
	no macro.
Unit <TOP> synthesized.

Synthesizing Unit <ADS1115>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\ADS1115.v".
        CONFIG_LSB = 8'b10000011
        ADDR = 7'b1001000
        ACK = 1'bz
        P1 = 1'b0
        P0 = 1'b0
        CONFIGURACION = 2'b00
        APUNTADOR = 2'b01
        LECTURA = 2'b10
    Found 1-bit register for signal <cambio>.
    Found 3-bit register for signal <cont_frec_100kHz>.
    Found 1-bit register for signal <frec_100kHz>.
    Found 2-bit register for signal <sampled_cambio>.
    Found 1-bit register for signal <out_EN>.
    Found 1-bit register for signal <SDA_out_clk_DFF_15_q>.
    Found 1-bit register for signal <sampled_cambio[1]_clk_DFF_16>.
    Found 1-bit register for signal <working>.
    Found 1-bit register for signal <STOP>.
    Found 2-bit register for signal <estado>.
    Found 6-bit register for signal <op_counter>.
    Found 16-bit register for signal <DATA>.
    Found 6-bit register for signal <cont_gen_frec>.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 23                                             |
    | Inputs             | 12                                             |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit adder for signal <cambio_PWR_2_o_add_5_OUT<0>> created at line 83.
    Found 3-bit adder for signal <cont_frec_100kHz[2]_GND_2_o_add_7_OUT> created at line 90.
    Found 6-bit adder for signal <cont_gen_frec[5]_GND_2_o_add_9_OUT> created at line 92.
    Found 6-bit adder for signal <op_counter[5]_GND_2_o_add_77_OUT> created at line 280.
    Found 64x3-bit Read Only RAM for signal <_n0432>
    Found 1-bit tristate buffer for signal <SDA> created at line 112
    Found 1-bit tristate buffer for signal <SDA_out> created at line 119
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  40 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
	inferred   2 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <ADS1115> synthesized.

Synthesizing Unit <CONVERSION>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\CONVERSION.v".
        divisor = 29'b00000000000001111111111111110
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x14-bit multiplier for signal <n0004> created at line 8.
    Summary:
	inferred   1 Multiplier(s).
Unit <CONVERSION> synthesized.

Synthesizing Unit <division>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\division.v".
        WIDTH = 29
    Found 30-bit subtractor for signal <n0348> created at line 23.
    Found 30-bit subtractor for signal <n0351> created at line 23.
    Found 30-bit subtractor for signal <n0354> created at line 23.
    Found 30-bit subtractor for signal <n0357> created at line 23.
    Found 30-bit subtractor for signal <n0360> created at line 23.
    Found 30-bit subtractor for signal <n0363> created at line 23.
    Found 30-bit subtractor for signal <n0366> created at line 23.
    Found 30-bit subtractor for signal <n0369> created at line 23.
    Found 30-bit subtractor for signal <n0372> created at line 23.
    Found 30-bit subtractor for signal <n0375> created at line 23.
    Found 30-bit subtractor for signal <n0378> created at line 23.
    Found 30-bit subtractor for signal <n0381> created at line 23.
    Found 30-bit subtractor for signal <n0384> created at line 23.
    Found 30-bit subtractor for signal <n0387> created at line 23.
    Found 30-bit subtractor for signal <n0390> created at line 23.
    Found 30-bit subtractor for signal <n0393> created at line 23.
    Found 30-bit subtractor for signal <n0396> created at line 23.
    Found 30-bit subtractor for signal <n0399> created at line 23.
    Found 30-bit subtractor for signal <n0402> created at line 23.
    Found 30-bit subtractor for signal <n0405> created at line 23.
    Found 30-bit subtractor for signal <n0408> created at line 23.
    Found 30-bit subtractor for signal <n0411> created at line 23.
    Found 30-bit subtractor for signal <n0414> created at line 23.
    Found 30-bit subtractor for signal <n0417> created at line 23.
    Found 30-bit subtractor for signal <n0420> created at line 23.
    Found 30-bit subtractor for signal <n0423> created at line 23.
    Found 30-bit subtractor for signal <n0426> created at line 23.
    Found 30-bit subtractor for signal <n0429> created at line 23.
    Found 30-bit subtractor for signal <n0231> created at line 23.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_2_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_6_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_10_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_14_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_18_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_22_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_26_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_30_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_34_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_38_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_42_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_46_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_50_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_54_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_58_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_62_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_66_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_70_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_74_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_78_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_82_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_86_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_90_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_94_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_98_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_102_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_106_OUT> created at line 26.
    Found 30-bit adder for signal <GND_8_o_GND_8_o_add_110_OUT> created at line 26.
    Summary:
	inferred  57 Adder/Subtractor(s).
	inferred  28 Multiplexer(s).
Unit <division> synthesized.

Synthesizing Unit <BINaBCD>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\BINaBCD.v".
    Found 8-bit register for signal <UNID>.
    Found 8-bit register for signal <DECE>.
    Found 8-bit register for signal <CENT>.
    Found 9-bit register for signal <numero2>.
    Found 24-bit register for signal <cont_actu>.
    Found 8-bit register for signal <DECI>.
    Found 4-bit adder for signal <n0178> created at line 32.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_4_OUT> created at line 32.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_7_OUT> created at line 32.
    Found 4-bit adder for signal <n0188> created at line 31.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_13_OUT> created at line 32.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_16_OUT> created at line 31.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_19_OUT> created at line 32.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_22_OUT> created at line 31.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_25_OUT> created at line 32.
    Found 4-bit adder for signal <n0207> created at line 30.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_31_OUT> created at line 31.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_34_OUT> created at line 32.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_37_OUT> created at line 30.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_40_OUT> created at line 31.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_43_OUT> created at line 32.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_46_OUT> created at line 30.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_49_OUT> created at line 31.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_52_OUT> created at line 32.
    Found 4-bit adder for signal <n0235> created at line 29.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_58_OUT> created at line 30.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_61_OUT> created at line 31.
    Found 4-bit adder for signal <GND_9_o_GND_9_o_add_64_OUT> created at line 32.
    Found 7-bit adder for signal <n0307[6:0]> created at line 50.
    Found 7-bit adder for signal <n0309[6:0]> created at line 51.
    Found 7-bit adder for signal <n0311[6:0]> created at line 52.
    Found 7-bit adder for signal <n0313[6:0]> created at line 53.
    Found 12-bit adder for signal <n0317> created at line 54.
    Found 12-bit adder for signal <n0169> created at line 54.
    Found 24-bit adder for signal <cont_actu[23]_GND_9_o_add_77_OUT> created at line 57.
    Found 4x7-bit multiplier for signal <uCENT[3]_PWR_13_o_MuLt_73_OUT> created at line 54.
    Found 4x4-bit multiplier for signal <uDECE[3]_PWR_13_o_MuLt_74_OUT> created at line 54.
    Found 3-bit comparator lessequal for signal <n0000> created at line 32
    Found 4-bit comparator lessequal for signal <n0004> created at line 32
    Found 4-bit comparator lessequal for signal <n0008> created at line 32
    Found 3-bit comparator lessequal for signal <n0012> created at line 31
    Found 4-bit comparator lessequal for signal <n0016> created at line 32
    Found 4-bit comparator lessequal for signal <n0020> created at line 31
    Found 4-bit comparator lessequal for signal <n0024> created at line 32
    Found 4-bit comparator lessequal for signal <n0028> created at line 31
    Found 4-bit comparator lessequal for signal <n0032> created at line 32
    Found 3-bit comparator lessequal for signal <n0036> created at line 30
    Found 4-bit comparator lessequal for signal <n0040> created at line 31
    Found 4-bit comparator lessequal for signal <n0044> created at line 32
    Found 4-bit comparator lessequal for signal <n0048> created at line 30
    Found 4-bit comparator lessequal for signal <n0052> created at line 31
    Found 4-bit comparator lessequal for signal <n0056> created at line 32
    Found 4-bit comparator lessequal for signal <n0060> created at line 30
    Found 4-bit comparator lessequal for signal <n0064> created at line 31
    Found 4-bit comparator lessequal for signal <n0068> created at line 32
    Found 3-bit comparator lessequal for signal <n0072> created at line 29
    Found 4-bit comparator lessequal for signal <n0076> created at line 30
    Found 4-bit comparator lessequal for signal <n0080> created at line 31
    Found 4-bit comparator lessequal for signal <n0084> created at line 32
    Summary:
	inferred   2 Multiplier(s).
	inferred  29 Adder/Subtractor(s).
	inferred  65 D-type flip-flop(s).
	inferred  22 Comparator(s).
	inferred  22 Multiplexer(s).
Unit <BINaBCD> synthesized.

Synthesizing Unit <LIB_LCD_INTESC_REVD>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\INTESC_LCD_8BITS_RevD\LIB_LCD_INTESC_REVD.vhd".
        FPGA_CLK = 50000000
INFO:Xst:3210 - "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\INTESC_LCD_8BITS_RevD\LIB_LCD_INTESC_REVD.vhd" line 280: Output port <BD_LCD> of the instance <u1> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <LIB_LCD_INTESC_REVD> synthesized.

Synthesizing Unit <PROCESADOR_LCD_REVD>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\INTESC_LCD_8BITS_RevD\PROCESADOR_LCD_REVD.vhd".
        FPGA_CLK = 50000000
        NUM_INST = 27
    Found 7-bit register for signal <edo>.
    Found 1-bit register for signal <RS>.
    Found 1-bit register for signal <RW>.
    Found 16-bit register for signal <ciclo_enable>.
    Found 8-bit register for signal <DATA>.
    Found 1-bit register for signal <ok_enable>.
    Found 8-bit register for signal <BD_LCD>.
    Found 1-bit register for signal <avanzar>.
    Found 9-bit register for signal <data_s>.
    Found 5-bit register for signal <dir_salto_mem>.
    Found 1-bit register for signal <salto>.
    Found 8-bit register for signal <vec_ram>.
    Found 40-bit register for signal <vec_c_char>.
    Found 8-bit register for signal <vec_l_ram>.
    Found 2-bit register for signal <edo_enable>.
    Found 16-bit register for signal <conta_enable>.
    Found 1-bit register for signal <enable_fin>.
    Found 5-bit register for signal <dir_mem_s>.
    Found 22-bit register for signal <conta_delay>.
    Found finite state machine <FSM_2> for signal <edo_enable>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <edo>.
    -----------------------------------------------------------------------
    | States             | 63                                             |
    | Transitions        | 236                                            |
    | Inputs             | 21                                             |
    | Outputs            | 15                                             |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | 0000000                                        |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 22-bit adder for signal <conta_delay[21]_GND_19_o_add_48_OUT> created at line 141.
    Found 16-bit adder for signal <conta_enable[15]_GND_19_o_add_652_OUT> created at line 652.
    Found 17-bit adder for signal <n1587> created at line 669.
    Found 17-bit adder for signal <n1590> created at line 669.
    Found 5-bit adder for signal <dir_mem_s[4]_GND_19_o_add_669_OUT> created at line 685.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_84_OUT<8:0>> created at line 273.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_87_OUT<8:0>> created at line 275.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_88_OUT<8:0>> created at line 277.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_98_OUT<8:0>> created at line 305.
    Found 9-bit subtractor for signal <GND_19_o_GND_19_o_sub_101_OUT<8:0>> created at line 307.
    Found 8-bit subtractor for signal <GND_19_o_GND_19_o_sub_200_OUT<7:0>> created at line 609.
    Found 8-bit comparator greater for signal <n0012> created at line 77
    Found 8-bit comparator greater for signal <n0014> created at line 77
    Found 8-bit comparator greater for signal <n0017> created at line 79
    Found 8-bit comparator greater for signal <n0019> created at line 79
    Found 8-bit comparator greater for signal <n0022> created at line 81
    Found 8-bit comparator greater for signal <n0024> created at line 81
    Found 8-bit comparator greater for signal <n0029> created at line 87
    Found 8-bit comparator greater for signal <n0031> created at line 87
    Found 8-bit comparator greater for signal <n0034> created at line 89
    Found 8-bit comparator greater for signal <n0036> created at line 89
    Found 8-bit comparator lessequal for signal <n0041> created at line 93
    Found 8-bit comparator lessequal for signal <n0043> created at line 93
    Found 9-bit comparator lessequal for signal <n0098> created at line 272
    Found 9-bit comparator lessequal for signal <n0100> created at line 272
    Found 9-bit comparator lessequal for signal <n0104> created at line 274
    Found 9-bit comparator lessequal for signal <n0106> created at line 274
    Found 9-bit comparator lessequal for signal <n0117> created at line 304
    Found 9-bit comparator lessequal for signal <n0119> created at line 304
    Found 9-bit comparator lessequal for signal <n0123> created at line 306
    Found 9-bit comparator lessequal for signal <n0125> created at line 306
    Found 16-bit comparator greater for signal <n0987> created at line 653
    Found 17-bit comparator greater for signal <BUS_0005_GND_19_o_LessThan_666_o> created at line 669
    Found 17-bit comparator greater for signal <GND_19_o_BUS_0006_LessThan_668_o> created at line 669
    Summary:
	inferred   7 Adder/Subtractor(s).
	inferred 150 D-type flip-flop(s).
	inferred  23 Comparator(s).
	inferred  70 Multiplexer(s).
	inferred   2 Finite State Machine(s).
Unit <PROCESADOR_LCD_REVD> synthesized.

Synthesizing Unit <CARACTERES_ESPECIALES_REVD>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\INTESC_LCD_8BITS_RevD\CARACTERES_ESPECIALES_REVD.vhd".
    Summary:
	no macro.
Unit <CARACTERES_ESPECIALES_REVD> synthesized.

Synthesizing Unit <LEDS>.
    Related source file is "C:\Users\saulc\Documents\DispLogicosISE\P5\LM35_a_LCD\LEDS.v".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit comparator greater for signal <numero2[8]_GND_21_o_LessThan_1_o> created at line 32
    Found 9-bit comparator greater for signal <numero2[8]_GND_21_o_LessThan_5_o> created at line 34
    Summary:
	inferred   2 Comparator(s).
	inferred   3 Multiplexer(s).
Unit <LEDS> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x3-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 3
 16x14-bit multiplier                                  : 1
 4x4-bit multiplier                                    : 1
 7x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 97
 1-bit adder                                           : 1
 12-bit adder                                          : 2
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 22-bit adder                                          : 1
 24-bit adder                                          : 1
 3-bit adder                                           : 1
 30-bit adder                                          : 28
 30-bit subtractor                                     : 29
 4-bit adder                                           : 22
 5-bit adder                                           : 1
 6-bit adder                                           : 2
 7-bit adder                                           : 4
 8-bit subtractor                                      : 1
 9-bit subtractor                                      : 1
# Registers                                            : 34
 1-bit register                                        : 12
 16-bit register                                       : 3
 2-bit register                                        : 1
 22-bit register                                       : 1
 24-bit register                                       : 1
 3-bit register                                        : 1
 40-bit register                                       : 1
 5-bit register                                        : 2
 6-bit register                                        : 2
 8-bit register                                        : 8
 9-bit register                                        : 2
# Comparators                                          : 47
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 2
 3-bit comparator lessequal                            : 4
 4-bit comparator lessequal                            : 18
 8-bit comparator greater                              : 10
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 135
 1-bit 2-to-1 multiplexer                              : 13
 22-bit 2-to-1 multiplexer                             : 5
 30-bit 2-to-1 multiplexer                             : 28
 4-bit 2-to-1 multiplexer                              : 22
 40-bit 2-to-1 multiplexer                             : 7
 5-bit 2-to-1 multiplexer                              : 1
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 50
 9-bit 2-to-1 multiplexer                              : 4
# Tristates                                            : 2
 1-bit tristate buffer                                 : 2
# FSMs                                                 : 3

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <DECE_7> in Unit <U3> is equivalent to the following 3 FFs/Latches, which will be removed : <UNID_7> <DECI_7> <CENT_7> 
INFO:Xst:2261 - The FF/Latch <ciclo_enable_3> in Unit <u1> is equivalent to the following 4 FFs/Latches, which will be removed : <ciclo_enable_7> <ciclo_enable_8> <ciclo_enable_9> <ciclo_enable_12> 
INFO:Xst:2261 - The FF/Latch <ciclo_enable_0> in Unit <u1> is equivalent to the following 10 FFs/Latches, which will be removed : <ciclo_enable_1> <ciclo_enable_2> <ciclo_enable_4> <ciclo_enable_5> <ciclo_enable_6> <ciclo_enable_10> <ciclo_enable_11> <ciclo_enable_13> <ciclo_enable_14> <ciclo_enable_15> 
WARNING:Xst:1426 - The value init of the FF/Latch ciclo_enable_3 hinder the constant cleaning in the block u1.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1710 - FF/Latch <DECE_7> (without init value) has a constant value of 0 in block <U3>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ciclo_enable_0> has a constant value of 0 in block <u1>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <data_s_8> of sequential type is unconnected in block <u1>.
WARNING:Xst:2404 -  FFs/Latches <UNID<7:7>> (without init value) have a constant value of 0 in block <BINaBCD>.
WARNING:Xst:2404 -  FFs/Latches <DECE<7:7>> (without init value) have a constant value of 0 in block <BINaBCD>.
WARNING:Xst:2404 -  FFs/Latches <CENT<7:7>> (without init value) have a constant value of 0 in block <BINaBCD>.
WARNING:Xst:2404 -  FFs/Latches <DECI<7:7>> (without init value) have a constant value of 0 in block <BINaBCD>.

Synthesizing (advanced) Unit <ADS1115>.
The following registers are absorbed into counter <cont_gen_frec>: 1 register on signal <cont_gen_frec>.
The following registers are absorbed into counter <cambio>: 1 register on signal <cambio>.
The following registers are absorbed into counter <cont_frec_100kHz>: 1 register on signal <cont_frec_100kHz>.
INFO:Xst:3231 - The small RAM <Mram__n0432> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 3-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <op_counter>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ADS1115> synthesized (advanced).

Synthesizing (advanced) Unit <BINaBCD>.
The following registers are absorbed into counter <cont_actu>: 1 register on signal <cont_actu>.
	Multiplier <Mmult_uCENT[3]_PWR_13_o_MuLt_73_OUT> in block <BINaBCD> and adder/subtractor <Madd_n0317_Madd> in block <BINaBCD> are combined into a MAC<Maddsub_uCENT[3]_PWR_13_o_MuLt_73_OUT>.
Unit <BINaBCD> synthesized (advanced).

Synthesizing (advanced) Unit <PROCESADOR_LCD_REVD>.
The following registers are absorbed into counter <dir_mem_s>: 1 register on signal <dir_mem_s>.
The following registers are absorbed into counter <conta_enable>: 1 register on signal <conta_enable>.
Unit <PROCESADOR_LCD_REVD> synthesized (advanced).
WARNING:Xst:2677 - Node <data_s_8> of sequential type is unconnected in block <PROCESADOR_LCD_REVD>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 64x3-bit single-port distributed Read Only RAM        : 1
# MACs                                                 : 1
 7x4-to-9-bit MAC                                      : 1
# Multipliers                                          : 2
 16x14-bit multiplier                                  : 1
 4x4-bit multiplier                                    : 1
# Adders/Subtractors                                   : 90
 17-bit adder                                          : 2
 22-bit adder                                          : 1
 29-bit subtractor                                     : 1
 30-bit adder                                          : 28
 30-bit subtractor                                     : 28
 4-bit adder                                           : 22
 6-bit adder                                           : 1
 7-bit adder                                           : 4
 8-bit subtractor                                      : 1
 9-bit adder                                           : 1
 9-bit subtractor                                      : 1
# Counters                                             : 6
 1-bit up counter                                      : 1
 16-bit up counter                                     : 1
 24-bit up counter                                     : 1
 3-bit up counter                                      : 1
 5-bit up counter                                      : 1
 6-bit up counter                                      : 1
# Registers                                            : 195
 Flip-Flops                                            : 195
# Comparators                                          : 47
 16-bit comparator greater                             : 1
 17-bit comparator greater                             : 2
 3-bit comparator lessequal                            : 4
 4-bit comparator lessequal                            : 18
 8-bit comparator greater                              : 10
 8-bit comparator lessequal                            : 2
 9-bit comparator greater                              : 2
 9-bit comparator lessequal                            : 8
# Multiplexers                                         : 144
 1-bit 2-to-1 multiplexer                              : 25
 22-bit 2-to-1 multiplexer                             : 5
 30-bit 2-to-1 multiplexer                             : 28
 4-bit 2-to-1 multiplexer                              : 22
 40-bit 2-to-1 multiplexer                             : 7
 6-bit 2-to-1 multiplexer                              : 5
 8-bit 2-to-1 multiplexer                              : 48
 9-bit 2-to-1 multiplexer                              : 4
# FSMs                                                 : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1426 - The value init of the FF/Latch ciclo_enable_3 hinder the constant cleaning in the block PROCESADOR_LCD_REVD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch ciclo_enable_7 hinder the constant cleaning in the block PROCESADOR_LCD_REVD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch ciclo_enable_8 hinder the constant cleaning in the block PROCESADOR_LCD_REVD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch ciclo_enable_9 hinder the constant cleaning in the block PROCESADOR_LCD_REVD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1426 - The value init of the FF/Latch ciclo_enable_12 hinder the constant cleaning in the block PROCESADOR_LCD_REVD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <ciclo_enable_0> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_1> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_2> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_4> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_5> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_6> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_10> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_11> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_13> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_14> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <ciclo_enable_15> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <ciclo_enable_3> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following 4 FFs/Latches, which will be removed : <ciclo_enable_7> <ciclo_enable_8> <ciclo_enable_9> <ciclo_enable_12> 
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U1/FSM_0> on signal <estado[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/u1/FSM_1> on signal <edo[1:63]> with one-hot encoding.
----------------------------------------------------------------------------
 State   | Encoding
----------------------------------------------------------------------------
 0000000 | 000000000000000000000000000000000000000000000000000000000000001
 0000001 | 000000000000000000000000000000000000000000000000000000000000010
 0000010 | 000000000000000000000000000000000000000000000000000000000000100
 0011110 | 000000000000000000000000000000000000000000000000000000000001000
 1100100 | 000000000000000000000000000000000000000000000000000000000010000
 0111100 | 000000000000000000000000000000000000000000000000000000000100000
 0111010 | 000000000000000000000000000000000000000000000000000000001000000
 0110111 | 000000000000000000000000000000000000000000000000000000010000000
 0100010 | 000000000000000000000000000000000000000000000000000000100000000
 0100001 | 000000000000000000000000000000000000000000000000000001000000000
 0100000 | 000000000000000000000000000000000000000000000000000010000000000
 0011011 | 000000000000000000000000000000000000000000000000000100000000000
 0010111 | 000000000000000000000000000000000000000000000000001000000000000
 0000011 | 000000000000000000000000000000000000000000000000010000000000000
 0000100 | 000000000000000000000000000000000000000000000000100000000000000
 0000101 | 000000000000000000000000000000000000000000000001000000000000000
 0000110 | 000000000000000000000000000000000000000000000010000000000000000
 0000111 | 000000000000000000000000000000000000000000000100000000000000000
 0001000 | 000000000000000000000000000000000000000000001000000000000000000
 0001001 | 000000000000000000000000000000000000000000010000000000000000000
 0001010 | 000000000000000000000000000000000000000000100000000000000000000
 0001011 | 000000000000000000000000000000000000000001000000000000000000000
 0001100 | 000000000000000000000000000000000000000010000000000000000000000
 0001101 | 000000000000000000000000000000000000000100000000000000000000000
 0001110 | 000000000000000000000000000000000000001000000000000000000000000
 0001111 | 000000000000000000000000000000000000010000000000000000000000000
 0010000 | 000000000000000000000000000000000000100000000000000000000000000
 0010001 | 000000000000000000000000000000000001000000000000000000000000000
 0010010 | 000000000000000000000000000000000010000000000000000000000000000
 0010011 | 000000000000000000000000000000000100000000000000000000000000000
 0010100 | 000000000000000000000000000000001000000000000000000000000000000
 0010101 | 000000000000000000000000000000010000000000000000000000000000000
 0010110 | 000000000000000000000000000000100000000000000000000000000000000
 1100011 | 000000000000000000000000000001000000000000000000000000000000000
 0011001 | 000000000000000000000000000010000000000000000000000000000000000
 0011010 | 000000000000000000000000000100000000000000000000000000000000000
 0011100 | 000000000000000000000000001000000000000000000000000000000000000
 0011101 | 000000000000000000000000010000000000000000000000000000000000000
 0011111 | 000000000000000000000000100000000000000000000000000000000000000
 0100011 | 000000000000000000000001000000000000000000000000000000000000000
 0100100 | 000000000000000000000010000000000000000000000000000000000000000
 0100101 | 000000000000000000000100000000000000000000000000000000000000000
 0100110 | 000000000000000000001000000000000000000000000000000000000000000
 0100111 | 000000000000000000010000000000000000000000000000000000000000000
 0101000 | 000000000000000000100000000000000000000000000000000000000000000
 0101001 | 000000000000000001000000000000000000000000000000000000000000000
 0101010 | 000000000000000010000000000000000000000000000000000000000000000
 0101011 | 000000000000000100000000000000000000000000000000000000000000000
 0101100 | 000000000000001000000000000000000000000000000000000000000000000
 0101101 | 000000000000010000000000000000000000000000000000000000000000000
 0101110 | 000000000000100000000000000000000000000000000000000000000000000
 0101111 | 000000000001000000000000000000000000000000000000000000000000000
 0110000 | 000000000010000000000000000000000000000000000000000000000000000
 0110001 | 000000000100000000000000000000000000000000000000000000000000000
 0110010 | 000000001000000000000000000000000000000000000000000000000000000
 0110011 | 000000010000000000000000000000000000000000000000000000000000000
 0110100 | 000000100000000000000000000000000000000000000000000000000000000
 0110101 | 000001000000000000000000000000000000000000000000000000000000000
 0110110 | 000010000000000000000000000000000000000000000000000000000000000
 0111000 | 000100000000000000000000000000000000000000000000000000000000000
 0111001 | 001000000000000000000000000000000000000000000000000000000000000
 0111011 | 010000000000000000000000000000000000000000000000000000000000000
 0111101 | 100000000000000000000000000000000000000000000000000000000000000
----------------------------------------------------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <U4/u1/FSM_2> on signal <edo_enable[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
WARNING:Xst:1710 - FF/Latch <UNID_4> (without init value) has a constant value of 1 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UNID_5> (without init value) has a constant value of 1 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <UNID_6> (without init value) has a constant value of 0 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DECE_4> (without init value) has a constant value of 1 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DECE_5> (without init value) has a constant value of 1 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DECE_6> (without init value) has a constant value of 0 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CENT_4> (without init value) has a constant value of 1 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CENT_5> (without init value) has a constant value of 1 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <CENT_6> (without init value) has a constant value of 0 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DECI_4> (without init value) has a constant value of 1 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DECI_5> (without init value) has a constant value of 1 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <DECI_6> (without init value) has a constant value of 0 in block <BINaBCD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1426 - The value init of the FF/Latch vec_ram_6 hinder the constant cleaning in the block PROCESADOR_LCD_REVD.
   You should achieve better results by setting this init to 1.
WARNING:Xst:1293 - FF/Latch <vec_ram_0> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vec_ram_1> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vec_ram_2> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vec_ram_7> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vec_l_ram_3> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vec_l_ram_4> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vec_l_ram_5> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vec_l_ram_6> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <vec_l_ram_7> has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <vec_c_char_7> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following 2 FFs/Latches, which will be removed : <vec_c_char_10> <vec_c_char_17> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_11> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following FF/Latch, which will be removed : <vec_c_char_36> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_0> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following FF/Latch, which will be removed : <vec_c_char_1> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_20> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following 6 FFs/Latches, which will be removed : <vec_c_char_21> <vec_c_char_22> <vec_c_char_25> <vec_c_char_26> <vec_c_char_27> <vec_c_char_30> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_34> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following 3 FFs/Latches, which will be removed : <vec_c_char_37> <vec_c_char_38> <vec_c_char_39> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_19> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following FF/Latch, which will be removed : <vec_c_char_23> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_24> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following FF/Latch, which will be removed : <vec_c_char_29> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_28> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following 2 FFs/Latches, which will be removed : <vec_c_char_31> <vec_c_char_33> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_9> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following FF/Latch, which will be removed : <vec_c_char_14> 
INFO:Xst:2261 - The FF/Latch <vec_c_char_15> in Unit <PROCESADOR_LCD_REVD> is equivalent to the following 2 FFs/Latches, which will be removed : <vec_c_char_16> <vec_c_char_35> 
WARNING:Xst:2041 - Unit TOP: 1 internal tristate is replaced by logic (pull-up yes): U1/SDA_out.

Optimizing unit <TOP> ...

Optimizing unit <division> ...

Optimizing unit <BINaBCD> ...

Optimizing unit <LIB_LCD_INTESC_REVD> ...

Optimizing unit <PROCESADOR_LCD_REVD> ...
WARNING:Xst:1710 - FF/Latch <BD_LCD_4> (without init value) has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BD_LCD_5> (without init value) has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BD_LCD_6> (without init value) has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BD_LCD_7> (without init value) has a constant value of 0 in block <PROCESADOR_LCD_REVD>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <U4/u1/BD_LCD_3> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <U4/u1/BD_LCD_2> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <U4/u1/BD_LCD_1> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <U4/u1/BD_LCD_0> of sequential type is unconnected in block <TOP>.
WARNING:Xst:1293 - FF/Latch <U4/u1/vec_c_char_34> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_32> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_28> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_19> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_15> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_13> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_11> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_c_char_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_l_ram_2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_l_ram_1> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_l_ram_0> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_ram_6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_ram_5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_ram_4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/vec_ram_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd2> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd5> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd7> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd9> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd10> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd11> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd13> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd14> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd15> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd16> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd17> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd19> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd21> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd23> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd55> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd56> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd57> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/dir_salto_mem_3> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd7 and U4/u1/edo_FSM_FFd9 U4/u1/edo_FSM_FFd9 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd7 and U4/u1/edo_FSM_FFd11 U4/u1/edo_FSM_FFd11 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd11 and U4/u1/edo_FSM_FFd13 U4/u1/edo_FSM_FFd13 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd11 and U4/u1/edo_FSM_FFd15 U4/u1/edo_FSM_FFd15 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd11 and U4/u1/edo_FSM_FFd17 U4/u1/edo_FSM_FFd17 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd11 and U4/u1/edo_FSM_FFd19 U4/u1/edo_FSM_FFd19 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd11 and U4/u1/edo_FSM_FFd21 U4/u1/edo_FSM_FFd21 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd11 and U4/u1/edo_FSM_FFd23 U4/u1/edo_FSM_FFd23 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd11 and U4/u1/edo_FSM_FFd24-In U4/u1/edo_FSM_FFd24-In signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd11 and U4/u1/edo_FSM_FFd4-In U4/u1/edo_FSM_FFd4-In signal will be lost.
WARNING:Xst:1293 - FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd10> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd14> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd16> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd10> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd14> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd16> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd10> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd14> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd16> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd10> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd14> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd16> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd10> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd14> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd16> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd24> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd6> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd8> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd10> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd12> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd14> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd16> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd18> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd20> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <U4/u1/edo_FSM_FFd22> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <U1/cont_gen_frec_0> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U3/cont_actu_0> 
INFO:Xst:2261 - The FF/Latch <U4/u1/dir_salto_mem_1> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U4/u1/dir_salto_mem_0> 
INFO:Xst:2261 - The FF/Latch <U4/u1/edo_enable_FSM_FFd1> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <U4/u1/enable_fin> 
INFO:Xst:2261 - The FF/Latch <U4/u1/edo_FSM_FFd4> in Unit <TOP> is equivalent to the following 10 FFs/Latches, which will be removed : <U4/u1/edo_FSM_FFd24> <U4/u1/edo_FSM_FFd6> <U4/u1/edo_FSM_FFd8> <U4/u1/edo_FSM_FFd10> <U4/u1/edo_FSM_FFd12> <U4/u1/edo_FSM_FFd14> <U4/u1/edo_FSM_FFd16> <U4/u1/edo_FSM_FFd18> <U4/u1/edo_FSM_FFd20> <U4/u1/edo_FSM_FFd22> 
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd4 and U4/u1/edo_FSM_FFd24 U4/u1/edo_FSM_FFd24 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd24 and U4/u1/edo_FSM_FFd6 U4/u1/edo_FSM_FFd6 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd24 and U4/u1/edo_FSM_FFd8 U4/u1/edo_FSM_FFd8 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd24 and U4/u1/edo_FSM_FFd10 U4/u1/edo_FSM_FFd10 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd10 and U4/u1/edo_FSM_FFd12 U4/u1/edo_FSM_FFd12 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd10 and U4/u1/edo_FSM_FFd14 U4/u1/edo_FSM_FFd14 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd10 and U4/u1/edo_FSM_FFd16 U4/u1/edo_FSM_FFd16 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd10 and U4/u1/edo_FSM_FFd18 U4/u1/edo_FSM_FFd18 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd10 and U4/u1/edo_FSM_FFd20 U4/u1/edo_FSM_FFd20 signal will be lost.
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd10 and U4/u1/edo_FSM_FFd22 U4/u1/edo_FSM_FFd22 signal will be lost.

Mapping all equations...
WARNING:Xst:1293 - FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <U4/u1/edo_FSM_FFd4> has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
Building and optimizing final netlist ...
WARNING:Xst:638 - in unit TOP Conflict on KEEP property on signal U4/u1/edo_FSM_FFd10 and U4/u1/edo_FSM_FFd11 U4/u1/edo_FSM_FFd11 signal will be lost.
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 42.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 187
 Flip-Flops                                            : 187

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 4783
#      GND                         : 1
#      INV                         : 387
#      LUT1                        : 389
#      LUT2                        : 28
#      LUT3                        : 690
#      LUT4                        : 60
#      LUT5                        : 97
#      LUT6                        : 279
#      MUXCY                       : 1402
#      MUXF7                       : 28
#      VCC                         : 1
#      XORCY                       : 1421
# FlipFlops/Latches                : 187
#      FD                          : 46
#      FDE                         : 89
#      FDR                         : 31
#      FDRE                        : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 37
#      IOBUF                       : 1
#      OBUF                        : 36
# DSPs                             : 3
#      DSP48A1                     : 3

Device utilization summary:
---------------------------

Selected Device : 6slx9csg225-2 


Slice Logic Utilization: 
 Number of Slice Registers:             187  out of  11440     1%  
 Number of Slice LUTs:                 1930  out of   5720    33%  
    Number used as Logic:              1930  out of   5720    33%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1938
   Number with an unused Flip Flop:    1751  out of   1938    90%  
   Number with an unused LUT:             8  out of   1938     0%  
   Number of fully used LUT-FF pairs:   179  out of   1938     9%  
   Number of unique control sets:        21

IO Utilization: 
 Number of IOs:                          38
 Number of bonded IOBs:                  38  out of    160    23%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 189   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 80.145ns (Maximum Frequency: 12.477MHz)
   Minimum input arrival time before clock: 4.649ns
   Maximum output required time after clock: 9.828ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 80.145ns (frequency: 12.477MHz)
  Total number of paths / destination ports: 45383967931233952000000000000000000000000000000000 / 417
-------------------------------------------------------------------------
Delay:               80.145ns (Levels of Logic = 618)
  Source:            U2/Mmult_n0004 (DSP)
  Destination:       U3/Madd_n0169_Madd1 (DSP)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U2/Mmult_n0004 to U3/Madd_n0169_Madd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     DSP48A1:CLK->M26      1   4.371   0.682  U2/Mmult_n0004 (U2/n0004<26>)
     LUT1:I0->O            1   0.254   0.000  U2/DIV/Msub_n0357_cy<1>_rt (U2/DIV/Msub_n0357_cy<1>_rt)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0357_cy<1> (U2/DIV/Msub_n0357_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0357_cy<2> (U2/DIV/Msub_n0357_cy<2>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0357_cy<3> (U2/DIV/Msub_n0357_cy<3>)
     XORCY:CI->O           1   0.206   0.681  U2/DIV/Msub_n0357_xor<4> (U2/DIV/n0357<4>)
     INV:I->O              1   0.255   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_lut<4>_INV_0 (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_lut<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<4> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<5> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<6> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<7> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<8> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<9> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<10> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<11> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<12> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<13> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<14> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<15> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<16> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<17> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<18> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<19> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<20> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<21> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<22> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<23> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<24> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<25> (U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_cy<25>)
     XORCY:CI->O           1   0.206   0.681  U2/DIV/Madd_GND_8_o_GND_8_o_add_14_OUT_xor<26> (U2/DIV/GND_8_o_GND_8_o_add_14_OUT<26>)
     INV:I->O              1   0.255   0.000  U2/DIV/Msub_n0360_lut<27>_INV_0 (U2/DIV/Msub_n0360_lut<27>)
     MUXCY:S->O            0   0.215   0.000  U2/DIV/Msub_n0360_cy<27> (U2/DIV/Msub_n0360_cy<27>)
     XORCY:CI->O          27   0.206   1.664  U2/DIV/Msub_n0360_xor<28> (U2/DIV/n0360<28>)
     LUT3:I0->O            1   0.235   0.000  U2/DIV/Mmux_n016129 (U2/DIV/n0161<10>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0363_cy<11> (U2/DIV/Msub_n0363_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<12> (U2/DIV/Msub_n0363_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<13> (U2/DIV/Msub_n0363_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<14> (U2/DIV/Msub_n0363_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<15> (U2/DIV/Msub_n0363_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<16> (U2/DIV/Msub_n0363_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<17> (U2/DIV/Msub_n0363_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<18> (U2/DIV/Msub_n0363_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<19> (U2/DIV/Msub_n0363_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<20> (U2/DIV/Msub_n0363_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<21> (U2/DIV/Msub_n0363_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<22> (U2/DIV/Msub_n0363_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<23> (U2/DIV/Msub_n0363_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<24> (U2/DIV/Msub_n0363_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<25> (U2/DIV/Msub_n0363_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0363_cy<26> (U2/DIV/Msub_n0363_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0363_cy<27> (U2/DIV/Msub_n0363_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0363_xor<28> (U2/DIV/n0363<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0164231 (U2/DIV/n0164<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0366_cy<5> (U2/DIV/Msub_n0366_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<6> (U2/DIV/Msub_n0366_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<7> (U2/DIV/Msub_n0366_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<8> (U2/DIV/Msub_n0366_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<9> (U2/DIV/Msub_n0366_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<10> (U2/DIV/Msub_n0366_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<11> (U2/DIV/Msub_n0366_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<12> (U2/DIV/Msub_n0366_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<13> (U2/DIV/Msub_n0366_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<14> (U2/DIV/Msub_n0366_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<15> (U2/DIV/Msub_n0366_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<16> (U2/DIV/Msub_n0366_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<17> (U2/DIV/Msub_n0366_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<18> (U2/DIV/Msub_n0366_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<19> (U2/DIV/Msub_n0366_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<20> (U2/DIV/Msub_n0366_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<21> (U2/DIV/Msub_n0366_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<22> (U2/DIV/Msub_n0366_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<23> (U2/DIV/Msub_n0366_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<24> (U2/DIV/Msub_n0366_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<25> (U2/DIV/Msub_n0366_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0366_cy<26> (U2/DIV/Msub_n0366_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0366_cy<27> (U2/DIV/Msub_n0366_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0366_xor<28> (U2/DIV/n0366<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0167231 (U2/DIV/n0167<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0369_cy<5> (U2/DIV/Msub_n0369_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<6> (U2/DIV/Msub_n0369_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<7> (U2/DIV/Msub_n0369_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<8> (U2/DIV/Msub_n0369_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<9> (U2/DIV/Msub_n0369_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<10> (U2/DIV/Msub_n0369_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<11> (U2/DIV/Msub_n0369_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<12> (U2/DIV/Msub_n0369_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<13> (U2/DIV/Msub_n0369_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<14> (U2/DIV/Msub_n0369_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<15> (U2/DIV/Msub_n0369_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<16> (U2/DIV/Msub_n0369_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<17> (U2/DIV/Msub_n0369_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<18> (U2/DIV/Msub_n0369_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<19> (U2/DIV/Msub_n0369_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<20> (U2/DIV/Msub_n0369_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<21> (U2/DIV/Msub_n0369_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<22> (U2/DIV/Msub_n0369_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<23> (U2/DIV/Msub_n0369_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<24> (U2/DIV/Msub_n0369_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<25> (U2/DIV/Msub_n0369_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0369_cy<26> (U2/DIV/Msub_n0369_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0369_cy<27> (U2/DIV/Msub_n0369_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0369_xor<28> (U2/DIV/n0369<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0170231 (U2/DIV/n0170<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0372_cy<5> (U2/DIV/Msub_n0372_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<6> (U2/DIV/Msub_n0372_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<7> (U2/DIV/Msub_n0372_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<8> (U2/DIV/Msub_n0372_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<9> (U2/DIV/Msub_n0372_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<10> (U2/DIV/Msub_n0372_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<11> (U2/DIV/Msub_n0372_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<12> (U2/DIV/Msub_n0372_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<13> (U2/DIV/Msub_n0372_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<14> (U2/DIV/Msub_n0372_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<15> (U2/DIV/Msub_n0372_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<16> (U2/DIV/Msub_n0372_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<17> (U2/DIV/Msub_n0372_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<18> (U2/DIV/Msub_n0372_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<19> (U2/DIV/Msub_n0372_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<20> (U2/DIV/Msub_n0372_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<21> (U2/DIV/Msub_n0372_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<22> (U2/DIV/Msub_n0372_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<23> (U2/DIV/Msub_n0372_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<24> (U2/DIV/Msub_n0372_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<25> (U2/DIV/Msub_n0372_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0372_cy<26> (U2/DIV/Msub_n0372_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0372_cy<27> (U2/DIV/Msub_n0372_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0372_xor<28> (U2/DIV/n0372<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0173231 (U2/DIV/n0173<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0375_cy<5> (U2/DIV/Msub_n0375_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<6> (U2/DIV/Msub_n0375_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<7> (U2/DIV/Msub_n0375_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<8> (U2/DIV/Msub_n0375_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<9> (U2/DIV/Msub_n0375_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<10> (U2/DIV/Msub_n0375_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<11> (U2/DIV/Msub_n0375_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<12> (U2/DIV/Msub_n0375_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<13> (U2/DIV/Msub_n0375_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<14> (U2/DIV/Msub_n0375_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<15> (U2/DIV/Msub_n0375_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<16> (U2/DIV/Msub_n0375_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<17> (U2/DIV/Msub_n0375_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<18> (U2/DIV/Msub_n0375_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<19> (U2/DIV/Msub_n0375_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<20> (U2/DIV/Msub_n0375_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<21> (U2/DIV/Msub_n0375_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<22> (U2/DIV/Msub_n0375_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<23> (U2/DIV/Msub_n0375_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<24> (U2/DIV/Msub_n0375_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<25> (U2/DIV/Msub_n0375_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0375_cy<26> (U2/DIV/Msub_n0375_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0375_cy<27> (U2/DIV/Msub_n0375_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0375_xor<28> (U2/DIV/n0375<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0176231 (U2/DIV/n0176<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0378_cy<5> (U2/DIV/Msub_n0378_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<6> (U2/DIV/Msub_n0378_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<7> (U2/DIV/Msub_n0378_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<8> (U2/DIV/Msub_n0378_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<9> (U2/DIV/Msub_n0378_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<10> (U2/DIV/Msub_n0378_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<11> (U2/DIV/Msub_n0378_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<12> (U2/DIV/Msub_n0378_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<13> (U2/DIV/Msub_n0378_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<14> (U2/DIV/Msub_n0378_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<15> (U2/DIV/Msub_n0378_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<16> (U2/DIV/Msub_n0378_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<17> (U2/DIV/Msub_n0378_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<18> (U2/DIV/Msub_n0378_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<19> (U2/DIV/Msub_n0378_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<20> (U2/DIV/Msub_n0378_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<21> (U2/DIV/Msub_n0378_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<22> (U2/DIV/Msub_n0378_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<23> (U2/DIV/Msub_n0378_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<24> (U2/DIV/Msub_n0378_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<25> (U2/DIV/Msub_n0378_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0378_cy<26> (U2/DIV/Msub_n0378_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0378_cy<27> (U2/DIV/Msub_n0378_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0378_xor<28> (U2/DIV/n0378<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0179231 (U2/DIV/n0179<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0381_cy<5> (U2/DIV/Msub_n0381_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<6> (U2/DIV/Msub_n0381_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<7> (U2/DIV/Msub_n0381_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<8> (U2/DIV/Msub_n0381_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<9> (U2/DIV/Msub_n0381_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<10> (U2/DIV/Msub_n0381_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<11> (U2/DIV/Msub_n0381_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<12> (U2/DIV/Msub_n0381_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<13> (U2/DIV/Msub_n0381_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<14> (U2/DIV/Msub_n0381_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<15> (U2/DIV/Msub_n0381_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<16> (U2/DIV/Msub_n0381_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<17> (U2/DIV/Msub_n0381_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<18> (U2/DIV/Msub_n0381_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<19> (U2/DIV/Msub_n0381_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<20> (U2/DIV/Msub_n0381_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<21> (U2/DIV/Msub_n0381_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<22> (U2/DIV/Msub_n0381_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<23> (U2/DIV/Msub_n0381_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<24> (U2/DIV/Msub_n0381_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<25> (U2/DIV/Msub_n0381_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0381_cy<26> (U2/DIV/Msub_n0381_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0381_cy<27> (U2/DIV/Msub_n0381_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0381_xor<28> (U2/DIV/n0381<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0182231 (U2/DIV/n0182<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0384_cy<5> (U2/DIV/Msub_n0384_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<6> (U2/DIV/Msub_n0384_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<7> (U2/DIV/Msub_n0384_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<8> (U2/DIV/Msub_n0384_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<9> (U2/DIV/Msub_n0384_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<10> (U2/DIV/Msub_n0384_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<11> (U2/DIV/Msub_n0384_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<12> (U2/DIV/Msub_n0384_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<13> (U2/DIV/Msub_n0384_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<14> (U2/DIV/Msub_n0384_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<15> (U2/DIV/Msub_n0384_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<16> (U2/DIV/Msub_n0384_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<17> (U2/DIV/Msub_n0384_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<18> (U2/DIV/Msub_n0384_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<19> (U2/DIV/Msub_n0384_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<20> (U2/DIV/Msub_n0384_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<21> (U2/DIV/Msub_n0384_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<22> (U2/DIV/Msub_n0384_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<23> (U2/DIV/Msub_n0384_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<24> (U2/DIV/Msub_n0384_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<25> (U2/DIV/Msub_n0384_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0384_cy<26> (U2/DIV/Msub_n0384_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0384_cy<27> (U2/DIV/Msub_n0384_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0384_xor<28> (U2/DIV/n0384<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0185231 (U2/DIV/n0185<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0387_cy<5> (U2/DIV/Msub_n0387_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<6> (U2/DIV/Msub_n0387_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<7> (U2/DIV/Msub_n0387_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<8> (U2/DIV/Msub_n0387_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<9> (U2/DIV/Msub_n0387_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<10> (U2/DIV/Msub_n0387_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<11> (U2/DIV/Msub_n0387_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<12> (U2/DIV/Msub_n0387_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<13> (U2/DIV/Msub_n0387_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<14> (U2/DIV/Msub_n0387_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<15> (U2/DIV/Msub_n0387_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<16> (U2/DIV/Msub_n0387_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<17> (U2/DIV/Msub_n0387_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<18> (U2/DIV/Msub_n0387_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<19> (U2/DIV/Msub_n0387_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<20> (U2/DIV/Msub_n0387_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<21> (U2/DIV/Msub_n0387_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<22> (U2/DIV/Msub_n0387_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<23> (U2/DIV/Msub_n0387_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<24> (U2/DIV/Msub_n0387_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<25> (U2/DIV/Msub_n0387_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0387_cy<26> (U2/DIV/Msub_n0387_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0387_cy<27> (U2/DIV/Msub_n0387_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0387_xor<28> (U2/DIV/n0387<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0188231 (U2/DIV/n0188<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0390_cy<5> (U2/DIV/Msub_n0390_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<6> (U2/DIV/Msub_n0390_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<7> (U2/DIV/Msub_n0390_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<8> (U2/DIV/Msub_n0390_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<9> (U2/DIV/Msub_n0390_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<10> (U2/DIV/Msub_n0390_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<11> (U2/DIV/Msub_n0390_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<12> (U2/DIV/Msub_n0390_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<13> (U2/DIV/Msub_n0390_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<14> (U2/DIV/Msub_n0390_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<15> (U2/DIV/Msub_n0390_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<16> (U2/DIV/Msub_n0390_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<17> (U2/DIV/Msub_n0390_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<18> (U2/DIV/Msub_n0390_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<19> (U2/DIV/Msub_n0390_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<20> (U2/DIV/Msub_n0390_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<21> (U2/DIV/Msub_n0390_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<22> (U2/DIV/Msub_n0390_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<23> (U2/DIV/Msub_n0390_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<24> (U2/DIV/Msub_n0390_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<25> (U2/DIV/Msub_n0390_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0390_cy<26> (U2/DIV/Msub_n0390_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0390_cy<27> (U2/DIV/Msub_n0390_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0390_xor<28> (U2/DIV/n0390<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0191231 (U2/DIV/n0191<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0393_cy<5> (U2/DIV/Msub_n0393_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<6> (U2/DIV/Msub_n0393_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<7> (U2/DIV/Msub_n0393_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<8> (U2/DIV/Msub_n0393_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<9> (U2/DIV/Msub_n0393_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<10> (U2/DIV/Msub_n0393_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<11> (U2/DIV/Msub_n0393_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<12> (U2/DIV/Msub_n0393_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<13> (U2/DIV/Msub_n0393_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<14> (U2/DIV/Msub_n0393_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<15> (U2/DIV/Msub_n0393_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<16> (U2/DIV/Msub_n0393_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<17> (U2/DIV/Msub_n0393_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<18> (U2/DIV/Msub_n0393_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<19> (U2/DIV/Msub_n0393_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<20> (U2/DIV/Msub_n0393_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<21> (U2/DIV/Msub_n0393_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<22> (U2/DIV/Msub_n0393_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<23> (U2/DIV/Msub_n0393_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<24> (U2/DIV/Msub_n0393_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<25> (U2/DIV/Msub_n0393_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0393_cy<26> (U2/DIV/Msub_n0393_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0393_cy<27> (U2/DIV/Msub_n0393_cy<27>)
     XORCY:CI->O          27   0.206   1.544  U2/DIV/Msub_n0393_xor<28> (U2/DIV/n0393<28>)
     LUT3:I1->O            1   0.250   0.000  U2/DIV/Mmux_n0194231 (U2/DIV/n0194<4>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0396_cy<5> (U2/DIV/Msub_n0396_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<6> (U2/DIV/Msub_n0396_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<7> (U2/DIV/Msub_n0396_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<8> (U2/DIV/Msub_n0396_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<9> (U2/DIV/Msub_n0396_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<10> (U2/DIV/Msub_n0396_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<11> (U2/DIV/Msub_n0396_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<12> (U2/DIV/Msub_n0396_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<13> (U2/DIV/Msub_n0396_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<14> (U2/DIV/Msub_n0396_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<15> (U2/DIV/Msub_n0396_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<16> (U2/DIV/Msub_n0396_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<17> (U2/DIV/Msub_n0396_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<18> (U2/DIV/Msub_n0396_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<19> (U2/DIV/Msub_n0396_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<20> (U2/DIV/Msub_n0396_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<21> (U2/DIV/Msub_n0396_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<22> (U2/DIV/Msub_n0396_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<23> (U2/DIV/Msub_n0396_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<24> (U2/DIV/Msub_n0396_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<25> (U2/DIV/Msub_n0396_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0396_cy<26> (U2/DIV/Msub_n0396_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0396_cy<27> (U2/DIV/Msub_n0396_cy<27>)
     XORCY:CI->O          41   0.206   1.671  U2/DIV/Msub_n0396_xor<28> (U2/DIV/n0396<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0197121 (U2/DIV/n0197<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0399_cy<2> (U2/DIV/Msub_n0399_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<3> (U2/DIV/Msub_n0399_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<4> (U2/DIV/Msub_n0399_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<5> (U2/DIV/Msub_n0399_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<6> (U2/DIV/Msub_n0399_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<7> (U2/DIV/Msub_n0399_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<8> (U2/DIV/Msub_n0399_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<9> (U2/DIV/Msub_n0399_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<10> (U2/DIV/Msub_n0399_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<11> (U2/DIV/Msub_n0399_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<12> (U2/DIV/Msub_n0399_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<13> (U2/DIV/Msub_n0399_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<14> (U2/DIV/Msub_n0399_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<15> (U2/DIV/Msub_n0399_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<16> (U2/DIV/Msub_n0399_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<17> (U2/DIV/Msub_n0399_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<18> (U2/DIV/Msub_n0399_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<19> (U2/DIV/Msub_n0399_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<20> (U2/DIV/Msub_n0399_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<21> (U2/DIV/Msub_n0399_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<22> (U2/DIV/Msub_n0399_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<23> (U2/DIV/Msub_n0399_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<24> (U2/DIV/Msub_n0399_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<25> (U2/DIV/Msub_n0399_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0399_cy<26> (U2/DIV/Msub_n0399_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0399_cy<27> (U2/DIV/Msub_n0399_cy<27>)
     XORCY:CI->O          43   0.206   1.704  U2/DIV/Msub_n0399_xor<28> (U2/DIV/n0399<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0200121 (U2/DIV/n0200<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0402_cy<2> (U2/DIV/Msub_n0402_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<3> (U2/DIV/Msub_n0402_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<4> (U2/DIV/Msub_n0402_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<5> (U2/DIV/Msub_n0402_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<6> (U2/DIV/Msub_n0402_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<7> (U2/DIV/Msub_n0402_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<8> (U2/DIV/Msub_n0402_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<9> (U2/DIV/Msub_n0402_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<10> (U2/DIV/Msub_n0402_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<11> (U2/DIV/Msub_n0402_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<12> (U2/DIV/Msub_n0402_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<13> (U2/DIV/Msub_n0402_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<14> (U2/DIV/Msub_n0402_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<15> (U2/DIV/Msub_n0402_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<16> (U2/DIV/Msub_n0402_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<17> (U2/DIV/Msub_n0402_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<18> (U2/DIV/Msub_n0402_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<19> (U2/DIV/Msub_n0402_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<20> (U2/DIV/Msub_n0402_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<21> (U2/DIV/Msub_n0402_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<22> (U2/DIV/Msub_n0402_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<23> (U2/DIV/Msub_n0402_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<24> (U2/DIV/Msub_n0402_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<25> (U2/DIV/Msub_n0402_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0402_cy<26> (U2/DIV/Msub_n0402_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0402_cy<27> (U2/DIV/Msub_n0402_cy<27>)
     XORCY:CI->O          43   0.206   1.704  U2/DIV/Msub_n0402_xor<28> (U2/DIV/n0402<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0203121 (U2/DIV/n0203<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0405_cy<2> (U2/DIV/Msub_n0405_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<3> (U2/DIV/Msub_n0405_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<4> (U2/DIV/Msub_n0405_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<5> (U2/DIV/Msub_n0405_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<6> (U2/DIV/Msub_n0405_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<7> (U2/DIV/Msub_n0405_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<8> (U2/DIV/Msub_n0405_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<9> (U2/DIV/Msub_n0405_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<10> (U2/DIV/Msub_n0405_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<11> (U2/DIV/Msub_n0405_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<12> (U2/DIV/Msub_n0405_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<13> (U2/DIV/Msub_n0405_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<14> (U2/DIV/Msub_n0405_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<15> (U2/DIV/Msub_n0405_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<16> (U2/DIV/Msub_n0405_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<17> (U2/DIV/Msub_n0405_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<18> (U2/DIV/Msub_n0405_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<19> (U2/DIV/Msub_n0405_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<20> (U2/DIV/Msub_n0405_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<21> (U2/DIV/Msub_n0405_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<22> (U2/DIV/Msub_n0405_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<23> (U2/DIV/Msub_n0405_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<24> (U2/DIV/Msub_n0405_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<25> (U2/DIV/Msub_n0405_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0405_cy<26> (U2/DIV/Msub_n0405_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0405_cy<27> (U2/DIV/Msub_n0405_cy<27>)
     XORCY:CI->O          42   0.206   1.687  U2/DIV/Msub_n0405_xor<28> (U2/DIV/n0405<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0206121 (U2/DIV/n0206<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0408_cy<2> (U2/DIV/Msub_n0408_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<3> (U2/DIV/Msub_n0408_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<4> (U2/DIV/Msub_n0408_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<5> (U2/DIV/Msub_n0408_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<6> (U2/DIV/Msub_n0408_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<7> (U2/DIV/Msub_n0408_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<8> (U2/DIV/Msub_n0408_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<9> (U2/DIV/Msub_n0408_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<10> (U2/DIV/Msub_n0408_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<11> (U2/DIV/Msub_n0408_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<12> (U2/DIV/Msub_n0408_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<13> (U2/DIV/Msub_n0408_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<14> (U2/DIV/Msub_n0408_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<15> (U2/DIV/Msub_n0408_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<16> (U2/DIV/Msub_n0408_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<17> (U2/DIV/Msub_n0408_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<18> (U2/DIV/Msub_n0408_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<19> (U2/DIV/Msub_n0408_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<20> (U2/DIV/Msub_n0408_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<21> (U2/DIV/Msub_n0408_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<22> (U2/DIV/Msub_n0408_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<23> (U2/DIV/Msub_n0408_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<24> (U2/DIV/Msub_n0408_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<25> (U2/DIV/Msub_n0408_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0408_cy<26> (U2/DIV/Msub_n0408_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0408_cy<27> (U2/DIV/Msub_n0408_cy<27>)
     XORCY:CI->O          49   0.206   1.804  U2/DIV/Msub_n0408_xor<28> (U2/DIV/n0408<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0209121 (U2/DIV/n0209<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0411_cy<2> (U2/DIV/Msub_n0411_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<3> (U2/DIV/Msub_n0411_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<4> (U2/DIV/Msub_n0411_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<5> (U2/DIV/Msub_n0411_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<6> (U2/DIV/Msub_n0411_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<7> (U2/DIV/Msub_n0411_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<8> (U2/DIV/Msub_n0411_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<9> (U2/DIV/Msub_n0411_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<10> (U2/DIV/Msub_n0411_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<11> (U2/DIV/Msub_n0411_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<12> (U2/DIV/Msub_n0411_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<13> (U2/DIV/Msub_n0411_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<14> (U2/DIV/Msub_n0411_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<15> (U2/DIV/Msub_n0411_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<16> (U2/DIV/Msub_n0411_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<17> (U2/DIV/Msub_n0411_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<18> (U2/DIV/Msub_n0411_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<19> (U2/DIV/Msub_n0411_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<20> (U2/DIV/Msub_n0411_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<21> (U2/DIV/Msub_n0411_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<22> (U2/DIV/Msub_n0411_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<23> (U2/DIV/Msub_n0411_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<24> (U2/DIV/Msub_n0411_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<25> (U2/DIV/Msub_n0411_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0411_cy<26> (U2/DIV/Msub_n0411_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0411_cy<27> (U2/DIV/Msub_n0411_cy<27>)
     XORCY:CI->O          38   0.206   1.620  U2/DIV/Msub_n0411_xor<28> (U2/DIV/n0411<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0212121 (U2/DIV/n0212<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0414_cy<2> (U2/DIV/Msub_n0414_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<3> (U2/DIV/Msub_n0414_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<4> (U2/DIV/Msub_n0414_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<5> (U2/DIV/Msub_n0414_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<6> (U2/DIV/Msub_n0414_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<7> (U2/DIV/Msub_n0414_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<8> (U2/DIV/Msub_n0414_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<9> (U2/DIV/Msub_n0414_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<10> (U2/DIV/Msub_n0414_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<11> (U2/DIV/Msub_n0414_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<12> (U2/DIV/Msub_n0414_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<13> (U2/DIV/Msub_n0414_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<14> (U2/DIV/Msub_n0414_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<15> (U2/DIV/Msub_n0414_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<16> (U2/DIV/Msub_n0414_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<17> (U2/DIV/Msub_n0414_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<18> (U2/DIV/Msub_n0414_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<19> (U2/DIV/Msub_n0414_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<20> (U2/DIV/Msub_n0414_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<21> (U2/DIV/Msub_n0414_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<22> (U2/DIV/Msub_n0414_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<23> (U2/DIV/Msub_n0414_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<24> (U2/DIV/Msub_n0414_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<25> (U2/DIV/Msub_n0414_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0414_cy<26> (U2/DIV/Msub_n0414_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0414_cy<27> (U2/DIV/Msub_n0414_cy<27>)
     XORCY:CI->O          47   0.206   1.771  U2/DIV/Msub_n0414_xor<28> (U2/DIV/n0414<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0215121 (U2/DIV/n0215<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0417_cy<2> (U2/DIV/Msub_n0417_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<3> (U2/DIV/Msub_n0417_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<4> (U2/DIV/Msub_n0417_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<5> (U2/DIV/Msub_n0417_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<6> (U2/DIV/Msub_n0417_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<7> (U2/DIV/Msub_n0417_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<8> (U2/DIV/Msub_n0417_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<9> (U2/DIV/Msub_n0417_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<10> (U2/DIV/Msub_n0417_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<11> (U2/DIV/Msub_n0417_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<12> (U2/DIV/Msub_n0417_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<13> (U2/DIV/Msub_n0417_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<14> (U2/DIV/Msub_n0417_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<15> (U2/DIV/Msub_n0417_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<16> (U2/DIV/Msub_n0417_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<17> (U2/DIV/Msub_n0417_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<18> (U2/DIV/Msub_n0417_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<19> (U2/DIV/Msub_n0417_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<20> (U2/DIV/Msub_n0417_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<21> (U2/DIV/Msub_n0417_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<22> (U2/DIV/Msub_n0417_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<23> (U2/DIV/Msub_n0417_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<24> (U2/DIV/Msub_n0417_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<25> (U2/DIV/Msub_n0417_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0417_cy<26> (U2/DIV/Msub_n0417_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0417_cy<27> (U2/DIV/Msub_n0417_cy<27>)
     XORCY:CI->O          45   0.206   1.737  U2/DIV/Msub_n0417_xor<28> (U2/DIV/n0417<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0218121 (U2/DIV/n0218<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0420_cy<2> (U2/DIV/Msub_n0420_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<3> (U2/DIV/Msub_n0420_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<4> (U2/DIV/Msub_n0420_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<5> (U2/DIV/Msub_n0420_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<6> (U2/DIV/Msub_n0420_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<7> (U2/DIV/Msub_n0420_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<8> (U2/DIV/Msub_n0420_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<9> (U2/DIV/Msub_n0420_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<10> (U2/DIV/Msub_n0420_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<11> (U2/DIV/Msub_n0420_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<12> (U2/DIV/Msub_n0420_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<13> (U2/DIV/Msub_n0420_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<14> (U2/DIV/Msub_n0420_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<15> (U2/DIV/Msub_n0420_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<16> (U2/DIV/Msub_n0420_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<17> (U2/DIV/Msub_n0420_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<18> (U2/DIV/Msub_n0420_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<19> (U2/DIV/Msub_n0420_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<20> (U2/DIV/Msub_n0420_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<21> (U2/DIV/Msub_n0420_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<22> (U2/DIV/Msub_n0420_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<23> (U2/DIV/Msub_n0420_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<24> (U2/DIV/Msub_n0420_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<25> (U2/DIV/Msub_n0420_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0420_cy<26> (U2/DIV/Msub_n0420_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0420_cy<27> (U2/DIV/Msub_n0420_cy<27>)
     XORCY:CI->O          49   0.206   1.804  U2/DIV/Msub_n0420_xor<28> (U2/DIV/n0420<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0221121 (U2/DIV/n0221<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0423_cy<2> (U2/DIV/Msub_n0423_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<3> (U2/DIV/Msub_n0423_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<4> (U2/DIV/Msub_n0423_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<5> (U2/DIV/Msub_n0423_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<6> (U2/DIV/Msub_n0423_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<7> (U2/DIV/Msub_n0423_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<8> (U2/DIV/Msub_n0423_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<9> (U2/DIV/Msub_n0423_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<10> (U2/DIV/Msub_n0423_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<11> (U2/DIV/Msub_n0423_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<12> (U2/DIV/Msub_n0423_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<13> (U2/DIV/Msub_n0423_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<14> (U2/DIV/Msub_n0423_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<15> (U2/DIV/Msub_n0423_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<16> (U2/DIV/Msub_n0423_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<17> (U2/DIV/Msub_n0423_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<18> (U2/DIV/Msub_n0423_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<19> (U2/DIV/Msub_n0423_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<20> (U2/DIV/Msub_n0423_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<21> (U2/DIV/Msub_n0423_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<22> (U2/DIV/Msub_n0423_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<23> (U2/DIV/Msub_n0423_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<24> (U2/DIV/Msub_n0423_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<25> (U2/DIV/Msub_n0423_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0423_cy<26> (U2/DIV/Msub_n0423_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0423_cy<27> (U2/DIV/Msub_n0423_cy<27>)
     XORCY:CI->O          62   0.206   1.914  U2/DIV/Msub_n0423_xor<28> (U2/DIV/n0423<28>)
     LUT3:I2->O            1   0.254   0.000  U2/DIV/Mmux_n0224121 (U2/DIV/n0224<1>)
     MUXCY:S->O            1   0.215   0.000  U2/DIV/Msub_n0426_cy<2> (U2/DIV/Msub_n0426_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<3> (U2/DIV/Msub_n0426_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<4> (U2/DIV/Msub_n0426_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<5> (U2/DIV/Msub_n0426_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<6> (U2/DIV/Msub_n0426_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<7> (U2/DIV/Msub_n0426_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<8> (U2/DIV/Msub_n0426_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<9> (U2/DIV/Msub_n0426_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<10> (U2/DIV/Msub_n0426_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<11> (U2/DIV/Msub_n0426_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<12> (U2/DIV/Msub_n0426_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<13> (U2/DIV/Msub_n0426_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<14> (U2/DIV/Msub_n0426_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<15> (U2/DIV/Msub_n0426_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<16> (U2/DIV/Msub_n0426_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<17> (U2/DIV/Msub_n0426_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<18> (U2/DIV/Msub_n0426_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<19> (U2/DIV/Msub_n0426_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<20> (U2/DIV/Msub_n0426_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<21> (U2/DIV/Msub_n0426_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<22> (U2/DIV/Msub_n0426_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<23> (U2/DIV/Msub_n0426_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<24> (U2/DIV/Msub_n0426_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<25> (U2/DIV/Msub_n0426_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  U2/DIV/Msub_n0426_cy<26> (U2/DIV/Msub_n0426_cy<26>)
     MUXCY:CI->O           0   0.023   0.000  U2/DIV/Msub_n0426_cy<27> (U2/DIV/Msub_n0426_cy<27>)
     XORCY:CI->O          38   0.206   1.620  U2/DIV/Msub_n0426_xor<28> (U2/DIV/n0426<28>)
     LUT6:I5->O            4   0.254   0.804  U3/Mmux_GND_9_o_GND_9_o_mux_53_OUT4 (U3/Madd_GND_9_o_GND_9_o_add_61_OUT_cy<0>)
     LUT6:I5->O            2   0.254   0.725  U3/Mmux_uUNID41 (U3/uUNID<3>)
     DSP48A1:C1->PCOUT47    1   3.149   0.000  U3/Maddsub_uCENT[3]_PWR_13_o_MuLt_73_OUT (U3/Maddsub_uCENT[3]_PWR_13_o_MuLt_73_OUT_PCOUT_to_Madd_n0169_Madd1_PCIN_47)
     DSP48A1:PCIN47            1.693          U3/Madd_n0169_Madd1
    ----------------------------------------
    Total                     80.145ns (38.881ns logic, 41.264ns route)
                                       (48.5% logic, 51.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              4.649ns (Levels of Logic = 3)
  Source:            SDA (PAD)
  Destination:       U2/Mmult_n0004 (DSP)
  Destination Clock: clk rising

  Data Path: SDA to U2/Mmult_n0004
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O          10   1.328   1.008  SDA_IOBUF (N62)
     LUT4:I3->O            4   0.254   0.912  U1/op_counter[5]_SDA_select_105_OUT<1>21 (U1/op_counter[5]_SDA_select_105_OUT<1>2)
     LUT6:I4->O            2   0.250   0.725  U1/op_counter[5]_SDA_select_105_OUT<3>1 (U1/op_counter[5]_SDA_select_105_OUT<12>)
     DSP48A1:B12               0.172          U2/Mmult_n0004
    ----------------------------------------
    Total                      4.649ns (2.004ns logic, 2.645ns route)
                                       (43.1% logic, 56.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 205 / 29
-------------------------------------------------------------------------
Offset:              9.828ns (Levels of Logic = 6)
  Source:            U4/u1/ciclo_enable_3 (FF)
  Destination:       E (PAD)
  Source Clock:      clk rising

  Data Path: U4/u1/ciclo_enable_3 to E
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.525   1.068  U4/u1/ciclo_enable_3 (U4/u1/ciclo_enable_3)
     INV:I->O             10   0.255   1.438  U4/u1/n1587<3>1_INV_0 (U4/u1/n1587<3>)
     LUT5:I0->O            0   0.254   0.000  U4/u1/Mcompar_BUS_0005_GND_19_o_LessThan_666_o_lutdi3 (U4/u1/Mcompar_BUS_0005_GND_19_o_LessThan_666_o_lutdi3)
     MUXCY:DI->O           1   0.393   0.682  U4/u1/Mcompar_BUS_0005_GND_19_o_LessThan_666_o_cy<3> (U4/u1/Mcompar_BUS_0005_GND_19_o_LessThan_666_o_cy<3>)
     LUT5:I4->O            1   0.254   1.112  U4/u1/Mcompar_BUS_0005_GND_19_o_LessThan_666_o_cy<4> (U4/u1/Mcompar_BUS_0005_GND_19_o_LessThan_666_o_cy<4>)
     LUT5:I0->O            1   0.254   0.681  U4/u1/ENA1 (E_OBUF)
     OBUF:I->O                 2.912          E_OBUF (E)
    ----------------------------------------
    Total                      9.828ns (4.847ns logic, 4.981ns route)
                                       (49.3% logic, 50.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   80.145|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 22.18 secs
 
--> 

Total memory usage is 4544048 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  202 (   0 filtered)
Number of infos    :   21 (   0 filtered)

