Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/CE-7/Digital System Design - DSD/Lab/Xilinx Projects/Assign1/BbitComTest_isim_beh.exe -prj E:/CE-7/Digital System Design - DSD/Lab/Xilinx Projects/Assign1/BbitComTest_beh.prj work.BbitComTest work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "E:/CE-7/Digital System Design - DSD/Lab/Xilinx Projects/Assign1/Com2Bit.v" into library work
Analyzing Verilog file "E:/CE-7/Digital System Design - DSD/Lab/Xilinx Projects/Assign1/Com4BitUsing2BitCom.v" into library work
Analyzing Verilog file "E:/CE-7/Digital System Design - DSD/Lab/Xilinx Projects/Assign1/BbitComTest.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module Com2Bit
Compiling module Com4BitUsing2BitCom
Compiling module BbitComTest
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 4 Verilog Units
Built simulation executable E:/CE-7/Digital System Design - DSD/Lab/Xilinx Projects/Assign1/BbitComTest_isim_beh.exe
Fuse Memory Usage: 27944 KB
Fuse CPU Usage: 389 ms
