<?xml version="1.0" encoding="UTF-8"?>
<section name="Workbench">
	<item key="BuildUtil.is_empty_prof_en" value="false"/>
	<item key="CompilationUnitItemWizard.verilog_ext" value=".sv"/>
	<item key="BuildUtil.recent_cuds.RTL" value="/RTL/RTL.cud"/>
	<item key="CompilationUnitItemWizard.add_to_cud" value="true"/>
	<item key="SplitPage.ratio0" value="740"/>
	<item key="SplitPage.ratio1" value="740"/>
	<item key="SplitPage.orientation" value="0"/>
	<section name="completion_proposal_size">
	</section>
	<section name="quick_assist_proposal_size">
	</section>
</section>
