{"files":[{"patch":"@@ -206,3 +206,2 @@\n-    if (AvoidUnalignedAccesses)\n-    {\n-      assert(index != tmp, \"must use different register\");\n+    if (AvoidUnalignedAccesses) {\n+      assert_different_registers(index, tmp);\n@@ -210,1 +209,1 @@\n-      load_unsigned_byte(tmp, Address(xbcp, bcp_offset+1));\n+      load_unsigned_byte(tmp, Address(xbcp, bcp_offset + 1));\n@@ -217,3 +216,2 @@\n-    if (AvoidUnalignedAccesses)\n-    {\n-      assert(index != tmp, \"must use different register\");\n+    if (AvoidUnalignedAccesses) {\n+      assert_different_registers(index, tmp);\n@@ -221,1 +219,1 @@\n-      load_unsigned_byte(tmp, Address(xbcp, bcp_offset+1));\n+      load_unsigned_byte(tmp, Address(xbcp, bcp_offset + 1));\n@@ -224,1 +222,1 @@\n-      load_unsigned_byte(tmp, Address(xbcp, bcp_offset+2));\n+      load_unsigned_byte(tmp, Address(xbcp, bcp_offset + 2));\n@@ -227,1 +225,1 @@\n-      load_unsigned_byte(tmp, Address(xbcp, bcp_offset+3));\n+      load_unsigned_byte(tmp, Address(xbcp, bcp_offset + 3));\n","filename":"src\/hotspot\/cpu\/riscv\/interp_masm_riscv.cpp","additions":8,"deletions":10,"binary":false,"changes":18,"status":"modified"},{"patch":"@@ -1101,2 +1101,1 @@\n-    if (AvoidUnalignedAccesses)\n-    {\n+    if (AvoidUnalignedAccesses) {\n@@ -1115,1 +1114,1 @@\n-      __ ld(t1, Address(t1, 0)); \/\/2 bytes alligned, but not 4 or 8\n+      __ ld(t1, Address(t1, 0)); \/\/ 2 bytes aligned, but not 4 or 8\n","filename":"src\/hotspot\/cpu\/riscv\/templateInterpreterGenerator_riscv.cpp","additions":2,"deletions":3,"binary":false,"changes":5,"status":"modified"},{"patch":"@@ -1620,7 +1620,7 @@\n-        __ lbu(t1, at_bcp(1));\n-        __ lbu(x12, at_bcp(2));\n-        __ slli(x12, x12, 8);\n-        __ add(x12, t1, x12);\n-      } else {\n-        __ lhu(x12, at_bcp(1));\n-      }\n+      __ lbu(t1, at_bcp(1));\n+      __ lbu(x12, at_bcp(2));\n+      __ slli(x12, x12, 8);\n+      __ add(x12, t1, x12);\n+    } else {\n+      __ lhu(x12, at_bcp(1));\n+    }\n@@ -2026,3 +2026,2 @@\n-    if (AvoidUnalignedAccesses)\n-    {\n-      \/\/array is BytesPerInt (aka 4) alligned\n+    if (AvoidUnalignedAccesses) {\n+      \/\/ array is BytesPerInt (aka 4) aligned\n@@ -2033,2 +2032,1 @@\n-    } else\n-    {\n+    } else {\n@@ -2059,3 +2057,2 @@\n-  if (AvoidUnalignedAccesses)\n-  {\n-    \/\/array is BytesPerInt (aka 4) alligned\n+  if (AvoidUnalignedAccesses) {\n+    \/\/ array is BytesPerInt (aka 4) aligned\n","filename":"src\/hotspot\/cpu\/riscv\/templateTable_riscv.cpp","additions":12,"deletions":15,"binary":false,"changes":27,"status":"modified"}]}