--------------------------------------------------------------------------------
Release 13.4 Trace  (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

C:\Xilinx\13.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml Reg32Bit.twx Reg32Bit.ncd -o Reg32Bit.twr Reg32Bit.pcf

Design file:              Reg32Bit.ncd
Physical constraint file: Reg32Bit.pcf
Device,package,speed:     xc3s1600e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock Clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
Din<0>      |    3.205(R)|   -0.221(R)|Clk_BUFGP         |   0.000|
Din<1>      |    3.210(R)|   -0.227(R)|Clk_BUFGP         |   0.000|
Din<2>      |    3.210(R)|   -0.227(R)|Clk_BUFGP         |   0.000|
Din<3>      |    3.232(R)|   -0.253(R)|Clk_BUFGP         |   0.000|
Din<4>      |    0.613(R)|    0.814(R)|Clk_BUFGP         |   0.000|
Din<5>      |    0.866(R)|    0.609(R)|Clk_BUFGP         |   0.000|
Din<6>      |    1.100(R)|    0.422(R)|Clk_BUFGP         |   0.000|
Din<7>      |    0.938(R)|    0.542(R)|Clk_BUFGP         |   0.000|
Din<8>      |    1.129(R)|    0.389(R)|Clk_BUFGP         |   0.000|
Din<9>      |    3.214(R)|   -0.232(R)|Clk_BUFGP         |   0.000|
Din<10>     |    3.214(R)|   -0.232(R)|Clk_BUFGP         |   0.000|
Din<11>     |    3.290(R)|   -0.322(R)|Clk_BUFGP         |   0.000|
Din<12>     |    3.225(R)|   -0.245(R)|Clk_BUFGP         |   0.000|
Din<13>     |    3.207(R)|   -0.224(R)|Clk_BUFGP         |   0.000|
Din<14>     |    3.210(R)|   -0.227(R)|Clk_BUFGP         |   0.000|
Din<15>     |    3.205(R)|   -0.221(R)|Clk_BUFGP         |   0.000|
Din<16>     |    3.219(R)|   -0.238(R)|Clk_BUFGP         |   0.000|
Din<17>     |    3.268(R)|   -0.295(R)|Clk_BUFGP         |   0.000|
Din<18>     |    3.214(R)|   -0.232(R)|Clk_BUFGP         |   0.000|
Din<19>     |    3.219(R)|   -0.238(R)|Clk_BUFGP         |   0.000|
Din<20>     |    3.210(R)|   -0.227(R)|Clk_BUFGP         |   0.000|
Din<21>     |    3.225(R)|   -0.244(R)|Clk_BUFGP         |   0.000|
Din<22>     |    3.225(R)|   -0.244(R)|Clk_BUFGP         |   0.000|
Din<23>     |    3.249(R)|   -0.273(R)|Clk_BUFGP         |   0.000|
Din<24>     |    3.225(R)|   -0.245(R)|Clk_BUFGP         |   0.000|
Din<25>     |    3.232(R)|   -0.253(R)|Clk_BUFGP         |   0.000|
Din<26>     |    3.203(R)|   -0.219(R)|Clk_BUFGP         |   0.000|
Din<27>     |    3.217(R)|   -0.235(R)|Clk_BUFGP         |   0.000|
Din<28>     |    3.207(R)|   -0.224(R)|Clk_BUFGP         |   0.000|
Din<29>     |    3.283(R)|   -0.313(R)|Clk_BUFGP         |   0.000|
Din<30>     |    3.206(R)|   -0.222(R)|Clk_BUFGP         |   0.000|
Din<31>     |    3.268(R)|   -0.295(R)|Clk_BUFGP         |   0.000|
WrEn        |    3.750(R)|    1.478(R)|Clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock Clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
Dout<0>     |    6.851(R)|Clk_BUFGP         |   0.000|
Dout<1>     |    6.844(R)|Clk_BUFGP         |   0.000|
Dout<2>     |    6.845(R)|Clk_BUFGP         |   0.000|
Dout<3>     |    8.005(R)|Clk_BUFGP         |   0.000|
Dout<4>     |    5.906(R)|Clk_BUFGP         |   0.000|
Dout<5>     |    5.899(R)|Clk_BUFGP         |   0.000|
Dout<6>     |    5.899(R)|Clk_BUFGP         |   0.000|
Dout<7>     |    5.866(R)|Clk_BUFGP         |   0.000|
Dout<8>     |    5.866(R)|Clk_BUFGP         |   0.000|
Dout<9>     |    8.927(R)|Clk_BUFGP         |   0.000|
Dout<10>    |    8.670(R)|Clk_BUFGP         |   0.000|
Dout<11>    |    6.749(R)|Clk_BUFGP         |   0.000|
Dout<12>    |    7.640(R)|Clk_BUFGP         |   0.000|
Dout<13>    |    7.396(R)|Clk_BUFGP         |   0.000|
Dout<14>    |    8.165(R)|Clk_BUFGP         |   0.000|
Dout<15>    |    7.644(R)|Clk_BUFGP         |   0.000|
Dout<16>    |    7.653(R)|Clk_BUFGP         |   0.000|
Dout<17>    |    8.548(R)|Clk_BUFGP         |   0.000|
Dout<18>    |    7.586(R)|Clk_BUFGP         |   0.000|
Dout<19>    |    7.332(R)|Clk_BUFGP         |   0.000|
Dout<20>    |    7.344(R)|Clk_BUFGP         |   0.000|
Dout<21>    |    8.822(R)|Clk_BUFGP         |   0.000|
Dout<22>    |    7.326(R)|Clk_BUFGP         |   0.000|
Dout<23>    |    7.919(R)|Clk_BUFGP         |   0.000|
Dout<24>    |    8.326(R)|Clk_BUFGP         |   0.000|
Dout<25>    |    7.064(R)|Clk_BUFGP         |   0.000|
Dout<26>    |    6.853(R)|Clk_BUFGP         |   0.000|
Dout<27>    |    6.836(R)|Clk_BUFGP         |   0.000|
Dout<28>    |    6.848(R)|Clk_BUFGP         |   0.000|
Dout<29>    |    7.476(R)|Clk_BUFGP         |   0.000|
Dout<30>    |    7.098(R)|Clk_BUFGP         |   0.000|
Dout<31>    |    6.776(R)|Clk_BUFGP         |   0.000|
------------+------------+------------------+--------+


Analysis completed Sat Feb 11 18:41:39 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 157 MB



