<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file blink_impl1.ncd.
Design name: top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-12F
Package:     CABGA381
Performance: 6
Loading device for application trce from file 'sa5p25.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Tue Jul 16 18:46:46 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Blink_impl1.twr -gui -msgset C:/Users/Borna/Documents/Projects/FPGA/Blink/promote.xml Blink_impl1.ncd Blink_impl1.prf 
Design file:     blink_impl1.ncd
Preference file: blink_impl1.prf
Device,speed:    LFE5U-12F,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY NET "pllOutClock" 336.000000 MHz (0 errors)</A></LI>            22 items scored, 0 timing errors detected.
Report:  421.230MHz is the maximum frequency for this preference.

<LI><A href='#par_twr_pref_0_1' Target='right'>FREQUENCY NET "buf_CLKI" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "pllOutClock" 336.000000 MHz ;
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i2

   Delay:               1.953ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      1.953ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.602ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R2C13D.CLK to      R2C13D.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.827      R2C13D.Q1 to      R2C13C.A1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.234      R2C13C.A1 to      R2C13C.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R2C13C.F1 to     R2C13A.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.953   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.602ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i0

   Delay:               1.953ns  (38.6% logic, 61.4% route), 2 logic levels.

 Constraint Details:

      1.953ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.602ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R2C13D.CLK to      R2C13D.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.827      R2C13D.Q1 to      R2C13C.A1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.234      R2C13C.A1 to      R2C13C.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R2C13C.F1 to     R2C13D.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.953   (38.6% logic, 61.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.633ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i2

   Delay:               1.922ns  (39.3% logic, 60.7% route), 2 logic levels.

 Constraint Details:

      1.922ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.633ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R2C13A.CLK to      R2C13A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         9     0.793      R2C13A.Q0 to      R2C13C.B1 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.234      R2C13C.B1 to      R2C13C.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R2C13C.F1 to     R2C13A.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.922   (39.3% logic, 60.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.633ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i0

   Delay:               1.922ns  (39.3% logic, 60.7% route), 2 logic levels.

 Constraint Details:

      1.922ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.633ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R2C13A.CLK to      R2C13A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         9     0.793      R2C13A.Q0 to      R2C13C.B1 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.234      R2C13C.B1 to      R2C13C.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R2C13C.F1 to     R2C13D.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.922   (39.3% logic, 60.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i3  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i2

   Delay:               1.697ns  (44.4% logic, 55.6% route), 2 logic levels.

 Constraint Details:

      1.697ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.858ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R2C13A.CLK to      R2C13A.Q1 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         3     0.571      R2C13A.Q1 to      R2C13C.C1 myParallelToLvds/bitCounter_3
CTOF_DEL    ---     0.234      R2C13C.C1 to      R2C13C.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R2C13C.F1 to     R2C13A.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.697   (44.4% logic, 55.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.858ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i3  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i0

   Delay:               1.697ns  (44.4% logic, 55.6% route), 2 logic levels.

 Constraint Details:

      1.697ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.858ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.519     R2C13A.CLK to      R2C13A.Q1 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         3     0.571      R2C13A.Q1 to      R2C13C.C1 myParallelToLvds/bitCounter_3
CTOF_DEL    ---     0.234      R2C13C.C1 to      R2C13C.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R2C13C.F1 to     R2C13D.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.697   (44.4% logic, 55.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i2

   Delay:               1.587ns  (47.6% logic, 52.4% route), 2 logic levels.

 Constraint Details:

      1.587ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.968ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R2C13D.CLK to      R2C13D.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.458      R2C13D.Q0 to      R2C13C.D1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R2C13C.D1 to      R2C13C.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R2C13C.F1 to     R2C13A.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.587   (47.6% logic, 52.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.968ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)
                   FF                        myParallelToLvds/bitCounter_11__i0

   Delay:               1.587ns  (47.6% logic, 52.4% route), 2 logic levels.

 Constraint Details:

      1.587ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      2.976ns delay constraint less
      0.000ns skew and
      0.421ns LSR_SET requirement (totaling 2.555ns) by 0.968ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R2C13D.CLK to      R2C13D.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.458      R2C13D.Q0 to      R2C13C.D1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R2C13C.D1 to      R2C13C.F1 myParallelToLvds/SLICE_0
ROUTE         2     0.373      R2C13C.F1 to     R2C13D.LSR myParallelToLvds/bitCounter_3__N_12 (to pllOutClock)
                  --------
                    1.587   (47.6% logic, 52.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.646ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_0__41  (to pllOutClock +)

   Delay:               1.588ns  (47.6% logic, 52.4% route), 2 logic levels.

 Constraint Details:

      1.588ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 3.234ns) by 1.646ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R2C13D.CLK to      R2C13D.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.832      R2C13D.Q0 to      R2C13C.A0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R2C13C.A0 to      R2C13C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 myParallelToLvds/lvdsClock_N_14 (to pllOutClock)
                  --------
                    1.588   (47.6% logic, 52.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13C.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 1.654ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i2  (to pllOutClock +)

   Delay:               1.580ns  (47.8% logic, 52.2% route), 2 logic levels.

 Constraint Details:

      1.580ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      2.976ns delay constraint less
      0.000ns skew and
     -0.258ns DIN_SET requirement (totaling 3.234ns) by 1.654ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.522     R2C13D.CLK to      R2C13D.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.824      R2C13D.Q0 to      R2C13A.B0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.234      R2C13A.B0 to      R2C13A.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 myParallelToLvds/n23 (to pllOutClock)
                  --------
                    1.580   (47.8% logic, 52.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     2.141  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    2.141   (0.0% logic, 100.0% route), 0 logic levels.

Report:  421.230MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "buf_CLKI" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pllOutClock" 336.000000  |             |             |
MHz ;                                   |  336.000 MHz|  421.230 MHz|   2  
                                        |             |             |
FREQUENCY NET "buf_CLKI" 48.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: pllOutClock   Source: myLvdsPll/PLLInst_0.CLKOP   Loads: 10
   Covered under: FREQUENCY NET "pllOutClock" 336.000000 MHz ;

Clock Domain: buf_CLKI   Source: pllInClock.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22 paths, 2 nets, and 36 connections (45.00% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Tue Jul 16 18:46:46 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Blink_impl1.twr -gui -msgset C:/Users/Borna/Documents/Projects/FPGA/Blink/promote.xml Blink_impl1.ncd Blink_impl1.prf 
Design file:     blink_impl1.ncd
Preference file: blink_impl1.prf
Device,speed:    LFE5U-12F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "pllOutClock" 336.000000 MHz (0 errors)</A></LI>            22 items scored, 0 timing errors detected.

<LI><A href='#par_twr_pref_1_1' Target='right'>FREQUENCY NET "buf_CLKI" 48.000000 MHz (0 errors)</A></LI>            0 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "pllOutClock" 336.000000 MHz ;
            22 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.177ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i2  (to pllOutClock +)

   Delay:               0.295ns  (80.3% logic, 19.7% route), 2 logic levels.

 Constraint Details:

      0.295ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.177ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R2C13A.CLK to      R2C13A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         9     0.058      R2C13A.Q0 to      R2C13A.D0 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.075      R2C13A.D0 to      R2C13A.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 myParallelToLvds/n23 (to pllOutClock)
                  --------
                    0.295   (80.3% logic, 19.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.189ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i0  (to pllOutClock +)

   Delay:               0.307ns  (77.2% logic, 22.8% route), 2 logic levels.

 Constraint Details:

      0.307ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.189ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R2C13D.CLK to      R2C13D.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.070      R2C13D.Q0 to      R2C13D.C0 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R2C13D.C0 to      R2C13D.F0 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R2C13D.F0 to     R2C13D.DI0 myParallelToLvds/n25 (to pllOutClock)
                  --------
                    0.307   (77.2% logic, 22.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.242ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i3  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_0__41  (to pllOutClock +)

   Delay:               0.360ns  (65.6% logic, 34.4% route), 2 logic levels.

 Constraint Details:

      0.360ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.242ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R2C13A.CLK to      R2C13A.Q1 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         3     0.124      R2C13A.Q1 to      R2C13C.D0 myParallelToLvds/bitCounter_3
CTOF_DEL    ---     0.075      R2C13C.D0 to      R2C13C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 myParallelToLvds/lvdsClock_N_14 (to pllOutClock)
                  --------
                    0.360   (65.6% logic, 34.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.254ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)

   Delay:               0.372ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.372ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.254ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R2C13D.CLK to      R2C13D.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.136      R2C13D.Q1 to      R2C13A.D1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R2C13A.D1 to      R2C13A.F1 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R2C13A.F1 to     R2C13A.DI1 myParallelToLvds/n22 (to pllOutClock)
                  --------
                    0.372   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.256ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i0  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)

   Delay:               0.374ns  (63.4% logic, 36.6% route), 2 logic levels.

 Constraint Details:

      0.374ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.256ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R2C13D.CLK to      R2C13D.Q0 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE        12     0.137      R2C13D.Q0 to      R2C13D.D1 myParallelToLvds/bitCounter_0
CTOF_DEL    ---     0.075      R2C13D.D1 to      R2C13D.F1 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R2C13D.F1 to     R2C13D.DI1 myParallelToLvds/n24 (to pllOutClock)
                  --------
                    0.374   (63.4% logic, 36.6% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.259ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i2  (to pllOutClock +)

   Delay:               0.377ns  (62.6% logic, 37.4% route), 2 logic levels.

 Constraint Details:

      0.377ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.259ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R2C13D.CLK to      R2C13D.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.141      R2C13D.Q1 to      R2C13A.C0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R2C13A.C0 to      R2C13A.F0 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R2C13A.F0 to     R2C13A.DI0 myParallelToLvds/n23 (to pllOutClock)
                  --------
                    0.377   (62.6% logic, 37.4% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.261ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i2  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)

   Delay:               0.379ns  (62.5% logic, 37.5% route), 2 logic levels.

 Constraint Details:

      0.379ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.261ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.162     R2C13A.CLK to      R2C13A.Q0 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         9     0.142      R2C13A.Q0 to      R2C13A.C1 myParallelToLvds/bitCounter_2
CTOF_DEL    ---     0.075      R2C13A.C1 to      R2C13A.F1 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R2C13A.F1 to     R2C13A.DI1 myParallelToLvds/n22 (to pllOutClock)
                  --------
                    0.379   (62.5% logic, 37.5% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.267ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/lvdsClockReg_0__41  (to pllOutClock +)

   Delay:               0.385ns  (61.3% logic, 38.7% route), 2 logic levels.

 Constraint Details:

      0.385ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.267ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R2C13D.CLK to      R2C13D.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.149      R2C13D.Q1 to      R2C13C.C0 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R2C13C.C0 to      R2C13C.F0 myParallelToLvds/SLICE_0
ROUTE         1     0.000      R2C13C.F0 to     R2C13C.DI0 myParallelToLvds/lvdsClock_N_14 (to pllOutClock)
                  --------
                    0.385   (61.3% logic, 38.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13C.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.274ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i1  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i1  (to pllOutClock +)

   Delay:               0.392ns  (60.2% logic, 39.8% route), 2 logic levels.

 Constraint Details:

      0.392ns physical path delay myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.274ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_1 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R2C13D.CLK to      R2C13D.Q1 myParallelToLvds/SLICE_1 (from pllOutClock)
ROUTE         8     0.156      R2C13D.Q1 to      R2C13D.A1 myParallelToLvds/bitCounter_1
CTOF_DEL    ---     0.075      R2C13D.A1 to      R2C13D.F1 myParallelToLvds/SLICE_1
ROUTE         1     0.000      R2C13D.F1 to     R2C13D.DI1 myParallelToLvds/n24 (to pllOutClock)
                  --------
                    0.392   (60.2% logic, 39.8% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_1:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13D.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.338ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              myParallelToLvds/bitCounter_11__i3  (from pllOutClock +)
   Destination:    FF         Data in        myParallelToLvds/bitCounter_11__i3  (to pllOutClock +)

   Delay:               0.456ns  (51.8% logic, 48.2% route), 2 logic levels.

 Constraint Details:

      0.456ns physical path delay myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2 meets
      0.118ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.118ns) by 0.338ns

 Physical Path Details:

      Data path myParallelToLvds/SLICE_2 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.161     R2C13A.CLK to      R2C13A.Q1 myParallelToLvds/SLICE_2 (from pllOutClock)
ROUTE         3     0.220      R2C13A.Q1 to      R2C13A.A1 myParallelToLvds/bitCounter_3
CTOF_DEL    ---     0.075      R2C13A.A1 to      R2C13A.F1 myParallelToLvds/SLICE_2
ROUTE         1     0.000      R2C13A.F1 to     R2C13A.DI1 myParallelToLvds/n22 (to pllOutClock)
                  --------
                    0.456   (51.8% logic, 48.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path myLvdsPll/PLLInst_0 to myParallelToLvds/SLICE_2:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        10     0.633  PLL_BL0.CLKOP to     R2C13A.CLK pllOutClock
                  --------
                    0.633   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "buf_CLKI" 48.000000 MHz ;
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "pllOutClock" 336.000000  |             |             |
MHz ;                                   |     0.000 ns|     0.177 ns|   2  
                                        |             |             |
FREQUENCY NET "buf_CLKI" 48.000000 MHz  |             |             |
;                                       |            -|            -|   0  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: pllOutClock   Source: myLvdsPll/PLLInst_0.CLKOP   Loads: 10
   Covered under: FREQUENCY NET "pllOutClock" 336.000000 MHz ;

Clock Domain: buf_CLKI   Source: pllInClock.PAD   Loads: 1
   No transfer within this clock domain is found


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 22 paths, 2 nets, and 36 connections (45.00% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
