{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597548758391 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597548758425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 16 11:32:38 2020 " "Processing started: Sun Aug 16 11:32:38 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597548758425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597548758425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32 " "Command: quartus_map --read_settings_files=on --write_settings_files=off RV32 -c RV32" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597548758432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1597548759581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/non_pipeline.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/non_pipeline.v" { { "Info" "ISGN_ENTITY_NAME" "1 non_pipeline " "Found entity 1: non_pipeline" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/regnumdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/regnumdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 regnumDecoder " "Found entity 1: regnumDecoder" {  } { { "../src/regnumDecoder.v" "" { Text "F:/WorkFiles/verilog/RV32/src/regnumDecoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regFile " "Found entity 1: regFile" {  } { { "../src/regFile.v" "" { Text "F:/WorkFiles/verilog/RV32/src/regFile.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../src/PC.v" "" { Text "F:/WorkFiles/verilog/RV32/src/PC.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/paras.v 0 0 " "Found 0 design units, including 0 entities, in source file /workfiles/verilog/rv32/src/paras.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/mul3t1.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/mul3t1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul3t1 " "Found entity 1: mul3t1" {  } { { "../src/mul3t1.v" "" { Text "F:/WorkFiles/verilog/RV32/src/mul3t1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760302 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760302 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/mul2t1.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/mul2t1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul2t1 " "Found entity 1: mul2t1" {  } { { "../src/mul2t1.v" "" { Text "F:/WorkFiles/verilog/RV32/src/mul2t1.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../src/memory.v" "" { Text "F:/WorkFiles/verilog/RV32/src/memory.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/lsbextract.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/lsbextract.v" { { "Info" "ISGN_ENTITY_NAME" "1 LSBextract " "Found entity 1: LSBextract" {  } { { "../src/LSBextract.v" "" { Text "F:/WorkFiles/verilog/RV32/src/LSBextract.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/instmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/instmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instMem " "Found entity 1: instMem" {  } { { "../src/instMem.v" "" { Text "F:/WorkFiles/verilog/RV32/src/instMem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/immgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/immgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../src/immGen.v" "" { Text "F:/WorkFiles/verilog/RV32/src/immGen.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/datamodifier.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/datamodifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 dataModifier " "Found entity 1: dataModifier" {  } { { "../src/dataModifier.v" "" { Text "F:/WorkFiles/verilog/RV32/src/dataModifier.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "../src/control.v" "" { Text "F:/WorkFiles/verilog/RV32/src/control.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "../src/comparator.v" "" { Text "F:/WorkFiles/verilog/RV32/src/comparator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/alusagen.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/alusagen.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUSaGen " "Found entity 1: ALUSaGen" {  } { { "../src/ALUSaGen.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALUSaGen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/aluctl.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/aluctl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUctl " "Found entity 1: ALUctl" {  } { { "../src/ALUctl.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALUctl.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "F:/WorkFiles/verilog/RV32/src/ALU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workfiles/verilog/rv32/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /workfiles/verilog/rv32/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "F:/WorkFiles/verilog/RV32/src/adder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597548760349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597548760349 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "non_pipeline " "Elaborating entity \"non_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597548760641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:b2v_inst " "Elaborating entity \"PC\" for hierarchy \"PC:b2v_inst\"" {  } { { "../src/non_pipeline.v" "b2v_inst" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instMem instMem:b2v_inst1 " "Elaborating entity \"instMem\" for hierarchy \"instMem:b2v_inst1\"" {  } { { "../src/non_pipeline.v" "b2v_inst1" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761098 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "memory instMem.v(33) " "Verilog HDL warning at instMem.v(33): object memory used but never assigned" {  } { { "../src/instMem.v" "" { Text "F:/WorkFiles/verilog/RV32/src/instMem.v" 33 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1597548761157 "|non_pipeline|instMem:b2v_inst1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory 0 instMem.v(33) " "Net \"memory\" at instMem.v(33) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instMem.v" "" { Text "F:/WorkFiles/verilog/RV32/src/instMem.v" 33 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1597548761476 "|non_pipeline|instMem:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUctl ALUctl:b2v_inst10 " "Elaborating entity \"ALUctl\" for hierarchy \"ALUctl:b2v_inst10\"" {  } { { "../src/non_pipeline.v" "b2v_inst10" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUSaGen ALUSaGen:b2v_inst11 " "Elaborating entity \"ALUSaGen\" for hierarchy \"ALUSaGen:b2v_inst11\"" {  } { { "../src/non_pipeline.v" "b2v_inst11" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:b2v_inst12 " "Elaborating entity \"comparator\" for hierarchy \"comparator:b2v_inst12\"" {  } { { "../src/non_pipeline.v" "b2v_inst12" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:b2v_inst13 " "Elaborating entity \"adder\" for hierarchy \"adder:b2v_inst13\"" {  } { { "../src/non_pipeline.v" "b2v_inst13" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2t1 mul2t1:b2v_inst14 " "Elaborating entity \"mul2t1\" for hierarchy \"mul2t1:b2v_inst14\"" {  } { { "../src/non_pipeline.v" "b2v_inst14" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul3t1 mul3t1:b2v_inst16 " "Elaborating entity \"mul3t1\" for hierarchy \"mul3t1:b2v_inst16\"" {  } { { "../src/non_pipeline.v" "b2v_inst16" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LSBextract LSBextract:b2v_inst19 " "Elaborating entity \"LSBextract\" for hierarchy \"LSBextract:b2v_inst19\"" {  } { { "../src/non_pipeline.v" "b2v_inst19" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regnumDecoder regnumDecoder:b2v_inst2 " "Elaborating entity \"regnumDecoder\" for hierarchy \"regnumDecoder:b2v_inst2\"" {  } { { "../src/non_pipeline.v" "b2v_inst2" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:b2v_inst20 " "Elaborating entity \"memory\" for hierarchy \"memory:b2v_inst20\"" {  } { { "../src/non_pipeline.v" "b2v_inst20" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548761970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control control:b2v_inst21 " "Elaborating entity \"control\" for hierarchy \"control:b2v_inst21\"" {  } { { "../src/non_pipeline.v" "b2v_inst21" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548800608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regFile regFile:b2v_inst3 " "Elaborating entity \"regFile\" for hierarchy \"regFile:b2v_inst3\"" {  } { { "../src/non_pipeline.v" "b2v_inst3" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548800731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dataModifier dataModifier:b2v_inst4 " "Elaborating entity \"dataModifier\" for hierarchy \"dataModifier:b2v_inst4\"" {  } { { "../src/non_pipeline.v" "b2v_inst4" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548800993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul2t1 mul2t1:b2v_inst5 " "Elaborating entity \"mul2t1\" for hierarchy \"mul2t1:b2v_inst5\"" {  } { { "../src/non_pipeline.v" "b2v_inst5" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548801014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen immGen:b2v_inst7 " "Elaborating entity \"immGen\" for hierarchy \"immGen:b2v_inst7\"" {  } { { "../src/non_pipeline.v" "b2v_inst7" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548801093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_inst9 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_inst9\"" {  } { { "../src/non_pipeline.v" "b2v_inst9" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597548801144 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1597548805754 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597548808466 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548808466 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "39 " "Design contains 39 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst_n " "No output dependent on input pin \"rst_n\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|rst_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[0\] " "No output dependent on input pin \"constant_four\[0\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[1\] " "No output dependent on input pin \"constant_four\[1\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[2\] " "No output dependent on input pin \"constant_four\[2\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[3\] " "No output dependent on input pin \"constant_four\[3\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[4\] " "No output dependent on input pin \"constant_four\[4\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[5\] " "No output dependent on input pin \"constant_four\[5\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[6\] " "No output dependent on input pin \"constant_four\[6\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[7\] " "No output dependent on input pin \"constant_four\[7\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[8\] " "No output dependent on input pin \"constant_four\[8\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[9\] " "No output dependent on input pin \"constant_four\[9\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[10\] " "No output dependent on input pin \"constant_four\[10\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[11\] " "No output dependent on input pin \"constant_four\[11\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[12\] " "No output dependent on input pin \"constant_four\[12\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[13\] " "No output dependent on input pin \"constant_four\[13\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[14\] " "No output dependent on input pin \"constant_four\[14\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[15\] " "No output dependent on input pin \"constant_four\[15\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[16\] " "No output dependent on input pin \"constant_four\[16\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[17\] " "No output dependent on input pin \"constant_four\[17\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[18\] " "No output dependent on input pin \"constant_four\[18\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[19\] " "No output dependent on input pin \"constant_four\[19\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[20\] " "No output dependent on input pin \"constant_four\[20\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[21\] " "No output dependent on input pin \"constant_four\[21\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[22\] " "No output dependent on input pin \"constant_four\[22\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[23\] " "No output dependent on input pin \"constant_four\[23\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[24\] " "No output dependent on input pin \"constant_four\[24\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[25\] " "No output dependent on input pin \"constant_four\[25\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[26\] " "No output dependent on input pin \"constant_four\[26\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[27\] " "No output dependent on input pin \"constant_four\[27\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[28\] " "No output dependent on input pin \"constant_four\[28\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[29\] " "No output dependent on input pin \"constant_four\[29\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[30\] " "No output dependent on input pin \"constant_four\[30\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "constant_four\[31\] " "No output dependent on input pin \"constant_four\[31\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|constant_four[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero_5bits\[0\] " "No output dependent on input pin \"zero_5bits\[0\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|zero_5bits[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero_5bits\[1\] " "No output dependent on input pin \"zero_5bits\[1\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|zero_5bits[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero_5bits\[2\] " "No output dependent on input pin \"zero_5bits\[2\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|zero_5bits[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero_5bits\[3\] " "No output dependent on input pin \"zero_5bits\[3\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|zero_5bits[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "zero_5bits\[4\] " "No output dependent on input pin \"zero_5bits\[4\]\"" {  } { { "../src/non_pipeline.v" "" { Text "F:/WorkFiles/verilog/RV32/src/non_pipeline.v" 30 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597548809616 "|non_pipeline|zero_5bits[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1597548809616 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "39 " "Implemented 39 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597548809643 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597548809643 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597548809643 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "8056 " "Peak virtual memory: 8056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597548809701 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 16 11:33:29 2020 " "Processing ended: Sun Aug 16 11:33:29 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597548809701 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597548809701 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597548809701 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597548809701 ""}
