#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Thu Aug 31 16:39:49 2023
# Process ID: 6716
# Current directory: E:/Xlinx_project/lab3_RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5884 E:\Xlinx_project\lab3_RAM\lab3_RAM.xpr
# Log file: E:/Xlinx_project/lab3_RAM/vivado.log
# Journal file: E:/Xlinx_project/lab3_RAM\vivado.jou
#-----------------------------------------------------------
sstart_guioopen_project E:/Xlinx_project/lab3_RAM/lab3_RAM.xprScanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xlinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 1116.973 ; gain = 20.102
update_compile_order -fileset sources_1
close [ open E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/alu.v w ]
add_files E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/alu.v
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xlinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
"xelab -wto b362d7424020498a99882bab3e09624e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b362d7424020498a99882bab3e09624e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'zero' on this module [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:72]
ERROR: [VRFC 10-3180] cannot find port 'cout' on this module [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:71]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xlinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/ram_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_design
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:71]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:72]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
"xelab -wto b362d7424020498a99882bab3e09624e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b362d7424020498a99882bab3e09624e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'Card' [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:69]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_design_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_tb_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim/xsim.dir/regfile_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Aug 31 16:44:17 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1134.508 ; gain = 0.000
INFO: [USF-XSim-6launch_simulation
Command: launch_simulation 
boost::filesystem::remove: 另一个程序正在使用此文件，进程无法访问。: "E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim/simulate.log"
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 31 16:50:04 2023...
 -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v" Line 122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1149.215 ; gain = 14.707
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xlinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'regfile_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj regfile_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sources_1/new/ram_design.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_design
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile_tb
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:70]
INFO: [VRFC 10-2458] undeclared symbol zero, assumed default net type wire [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:71]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
"xelab -wto b362d7424020498a99882bab3e09624e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/Xlinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto b362d7424020498a99882bab3e09624e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot regfile_tb_behav xil_defaultlib.regfile_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 6 differs from formal bit length 5 for port 'Card' [E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v:68]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram_design_default
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.regfile_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot regfile_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xlinx_project/lab3_RAM/lab3_RAM.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "regfile_tb_behav -key {Behavioral:sim_1:Functional:regfile_tb} -tclbatch {regfile_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source regfile_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 80 ns : File "E:/Xlinx_project/lab3_RAM/lab3_RAM.srcs/sim_1/new/ram_design_db.v" Line 120
INFO: [USF-XSim-96] XSim completed. Design snapshot 'regfile_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1168.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Aug 31 16:50:06 2023...
