#@ # 
#@ # Running fm_shell Version L-2016.03-SP1 for linux64 -- Apr 13, 2016
#@ # Date:   Mon Sep 29 00:54:27 2025
#@ # Run by: IC@IC
#@ 

source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup
#@ # -- Starting source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup

#@ #
#@ # .synopsys_fm.setup: Initialization File for Formality
#@ #
#@ 
#@ 
#@ #
#@ # Enable stack trace output on fatal.  Not available for all architectures.
#@ #
#@ if { $sh_arch == "sparc" || $sh_arch == "sparcOS5" ||      $sh_arch == "hp700" || $sh_arch == "hpux10" } {
#@   set_unix_variable SYNOPSYS_TRACE ""
#@ }
#@ 
#@ #
#@ # Variable settings
#@ #
#@ set sh_new_variable_message true
#@ 
#@ #
#@ # Synopsys strongly recommends that you uncomment the following command
#@ # in order to set sh_command_abbrev_mode to the value "Command-Line-Only".
#@ # Command abbreviation is intended as an interactive convenience.  Using
#@ # abbreviations in scripts can cause commands to fail in subsequent releases.
#@ # 
#@ #set sh_command_abbrev_mode "Command-Line-Only"
#@ 
#@ #
#@ # Some useful aliases
#@ #
#@ alias list_commands		help
#@ 
#@ #
#@ # The alias of q to quit is commented out.  Remove the comment 
#@ # character if you want this alias.  Some users find that having 
#@ # this particular alias causes problems when mixed with page-mode
#@ # for reports - an accidental repeated 'q' not only cancels the
#@ # output but exits the tool.
#@ #
#@ #alias q quit
#@ # -- End source /opt/Synopsys/Formality2016/admin/setup/.synopsys_fm.setup

source -echo -verbose dft_fm_script.tcl
#@ # -- Starting source dft_fm_script.tcl

#@ 
#@ ###################################################################
#@ ########################### Variables #############################
#@ ###################################################################
#@ 
#@ set SSLIB "/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
#@ set TTLIB "/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
#@ set FFLIB "/home/IC/Final_Project/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
#@ 
#@ ########################## Search Path ############################
#@ lappend search_path /home/IC/Final_Project/rtl/ALU
#@ lappend search_path /home/IC/Final_Project/rtl/ASYNC_FIFO
#@ lappend search_path /home/IC/Final_Project/rtl/CLK_DIV
#@ lappend search_path /home/IC/Final_Project/rtl/CLK_GATE
#@ lappend search_path /home/IC/Final_Project/rtl/DATA_SYNC
#@ lappend search_path /home/IC/Final_Project/rtl/DELAY_PERIOD
#@ lappend search_path /home/IC/Final_Project/rtl/MUX_PRESCALE
#@ lappend search_path /home/IC/Final_Project/rtl/PULSE_GENERATOR
#@ lappend search_path /home/IC/Final_Project/rtl/REG_FILE
#@ lappend search_path /home/IC/Final_Project/rtl/RST_SYNC
#@ lappend search_path /home/IC/Final_Project/rtl/SYSTEM_CONTROLLER
#@ lappend search_path /home/IC/Final_Project/rtl/SYSTEM_TOP
#@ lappend search_path /home/IC/Final_Project/rtl/UART/UART_RX
#@ lappend search_path /home/IC/Final_Project/rtl/UART/UART_TOP
#@ lappend search_path /home/IC/Final_Project/rtl/UART/UART_TX
#@ 
#@ ###################################################################
#@ ############################ Guidance #############################
#@ ###################################################################
#@ 
#@ # Synopsys setup variable
#@ set synopsys_suto_setup true
#@ 
#@ # Formality Setup File
#@ set_svf "/home/IC/Final_Project/Backend/DFT/svf/SYS_TOP.svf"
#@ 
#@ ###################################################################
#@ ###################### Reference Container ########################
#@ ###################################################################
#@ 
#@ # Read Reference Design Verilog Files
#@ read_verilog -container r  {SYS_TOP_DFT.v SYN_CTRL.v UART_TOP.v mux2X1.v}
#@ read_verilog -container r  {UART_TX_TOP.v serializer.v Parity_calc.v mux.v FSM_TX.v}   
#@ read_verilog -container r  {data_sampling.v deserializer.v edge_bit_counter.v FSM_RX.v Parity_Check.v Stop_Check.v strt_Check.v UART_RX_TOP.v}
#@ read_sverilog -container r  {ASYNC_FIFO.sv DF_SYNC.sv FIFO_MEM_CNTRL.sv FIFO_RD.sv FIFO_WR.sv}
#@ read_verilog -container r  {ALU_16B.v Register_file_8_16.v}
#@ read_verilog -container r  {CLK_GATE_DFT.v ClkDiv.v delay_one_period.v Mux_Prescale.v PULSE_GEN.v}
#@ read_sverilog -container r  {RST_SYNC.sv DATA_SYNC.sv}
#@ 
#@ # Read Reference technology libraries
#@ read_db -container r $TTLIB
#@ 
#@ # set the top Reference Design 
#@ set_top SYS_TOP
#@ 
#@ 
#@ ###################################################################
#@ #################### Implementation Container #####################
#@ ###################################################################
#@ 
#@ # Read Implementation Design Files
#@ read_verilog -netlist -container i "/home/IC/Final_Project/Backend/DFT/netlists/SYS_TOP_DFT_netlist.v"
#@ 
#@ # Read Implementation technology libraries
#@ read_db -container i $TTLIB
#@ 
#@ # set the top Implementation Design
#@ set_top SYS_TOP
#@ 
#@ ########################## Don't verify ###########################
#@ 
#@ # do not verify scan in & scan out ports as a compare point as it is existed only after synthesis and not existed in the RTL
#@ 
#@ #scan in
#@ set_dont_verify_points -type port r:/WORK/*/SI*
#@ set_dont_verify_points -type port i:/WORK/*/SI*
#@ 
#@ #scan_out
#@ set_dont_verify_points -type port r:/WORK/*/SO*
#@ set_dont_verify_points -type port i:/WORK/*/SO*
#@ 
#@ 
#@ ############################### contants #####################################
#@ 
#@ # all atpg enable (test_mode, scan_enable) are zero during formal compare
#@ 
#@ #test_mode
#@ set_constant r:/WORK/*/test_mode 0
#@ set_constant i:/WORK/*/test_mode 0
#@ 
#@ #scan_enable
#@ set_constant r:/WORK/*/SE 0
#@ set_constant i:/WORK/*/SE 0
#@ 
#@ ###################### Matching Compare points ####################
#@ match
#@ 
#@ 
#@ ######################### Run Verification ########################
#@ 
#@ set successful [verify]
#@ if {!$successful} {
#@ diagnose
#@ analyze_points -failing
#@ }
#@ 
#@ ########################### Reporting ############################# 
#@ report_passing_points > "reports/passing_points.rpt"
#@ report_failing_points > "reports/failing_points.rpt"
#@ report_aborted_points > "reports/aborted_points.rpt"
#@ report_unverified_points > "reports/unverified_points.rpt"
#@ 
#@ 
#@ start_gui
#@ 
#@ # -- End source dft_fm_script.tcl

