# Version 2.36
# Generated 28/01/2022 GMT

# Copyright Â© 2022, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

# Syntax: config setting mapping
# <config macro>:<#pragma config setting>
# Syntax: null mapping
# <config macro>:
BOREN:
BORV20:
CCP2RC1:
DEBUGDIS:
EXTIO:
FCMDIS:
IESODIS:
LPT1DIS:
MCLRDIS:
PWRTDIS:
STVREN:
UNPROTECT:
WDTEN:
WDTPS32K:
XINSTDIS:
OSC_INTIO7:OSC=INTIO7
RCCLKO:OSC=INTIO7
OSC_INTIO67:OSC=INTIO67
RCIO:OSC=INTIO67
OSC_RCIO:OSC=RCIO
OSC_HSPLL:OSC=HSPLL
HSPLL:OSC=HSPLL
OSC_ECIO:OSC=ECIO
ECIO:OSC=ECIO
OSC_EC:OSC=EC
ECCLKO:OSC=EC
OSC_RC:OSC=RC
OSC_HS:OSC=HS
HS:OSC=HS
OSC_XT:OSC=XT
XT:OSC=XT
OSC_LP:OSC=LP
LP:OSC=LP
FCMEN_OFF:FCMEN=OFF
FCMEN_ON:FCMEN=ON
FCMEN:FCMEN=ON
IESO_OFF:IESO=OFF
IESO_ON:IESO=ON
IESOEN:IESO=ON
PWRT_OFF:PWRT=OFF
PWRT_ON:PWRT=ON
PWRTEN:PWRT=ON
BOREN_SBORDIS:BOREN=SBORDIS
BOREN_NOSLP:BOREN=NOSLP
BOREN_XSLP:BOREN=NOSLP
BOREN_ON:BOREN=ON
SWBOREN:BOREN=ON
BOREN_OFF:BOREN=OFF
BORDIS:BOREN=OFF
BORV_3:BORV=3
BORV_2:BORV=2
BORV27:BORV=2
BORV_1:BORV=1
BORV42:BORV=1
BORV_0:BORV=0
BORV45:BORV=0
WDT_ON:WDT=ON
WDT_OFF:WDT=OFF
WDTDIS:WDT=OFF
WDTPS_32768:WDTPS=32768
WDTPS_16384:WDTPS=16384
WDTPS16K:WDTPS=16384
WDTPS_8192:WDTPS=8192
WDTPS8K:WDTPS=8192
WDTPS_4096:WDTPS=4096
WDTPS4K:WDTPS=4096
WDTPS_2048:WDTPS=2048
WDTPS2K:WDTPS=2048
WDTPS_1024:WDTPS=1024
WDTPS1K:WDTPS=1024
WDTPS_512:WDTPS=512
WDTPS512:WDTPS=512
WDTPS_256:WDTPS=256
WDTPS256:WDTPS=256
WDTPS_128:WDTPS=128
WDTPS128:WDTPS=128
WDTPS_64:WDTPS=64
WDTPS64:WDTPS=64
WDTPS_32:WDTPS=32
WDTPS32:WDTPS=32
WDTPS_16:WDTPS=16
WDTPS16:WDTPS=16
WDTPS_8:WDTPS=8
WDTPS8:WDTPS=8
WDTPS_4:WDTPS=4
WDTPS4:WDTPS=4
WDTPS_2:WDTPS=2
WDTPS2:WDTPS=2
WDTPS_1:WDTPS=1
WDTPS1:WDTPS=1
CCP2MX_PORTC:CCP2MX=PORTC
CCP2MX_PORTBE:CCP2MX=PORTBE
CCP2RE7:CCP2MX=PORTBE
CCP2RB3:CCP2MX=PORTBE
LPT1OSC_ON:LPT1OSC=ON
LPT1EN:LPT1OSC=ON
LPT1OSC_OFF:LPT1OSC=OFF
MCLRE_ON:MCLRE=ON
MCLRE_OFF:MCLRE=OFF
MCLREN:MCLRE=OFF
STVREN_ON:STVREN=ON
STVREN_OFF:STVREN=OFF
STVRDIS:STVREN=OFF
XINST_ON:XINST=ON
XINSTEN:XINST=ON
XINST_OFF:XINST=OFF
DEBUG_OFF:DEBUG=OFF
DEBUG_ON:DEBUG=ON
DEBUGEN:DEBUG=ON
CP_OFF:CP=OFF
CP_ON:CP=ON
CP:CP=ON
