#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Wed Nov 10 16:41:08 2021
# Process ID: 9684
# Current directory: C:/lab4/A/vivado_pwm_axi_timer
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11596 C:\lab4\A\vivado_pwm_axi_timer\zynq_interrupts.xpr
# Log file: C:/lab4/A/vivado_pwm_axi_timer/vivado.log
# Journal file: C:/lab4/A/vivado_pwm_axi_timer\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.xpr
INFO: [Project 1-313] Project file moved from 'C:/College/2021 Fall/Embedded Systems 2/lab4/vivado_zynq_interrupts' since last save.
WARNING: [filemgmt 56-2] Board Part Repository Path: Could not find the directory 'C:/lab4/.Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store', nor could it be found using path 'C:/College/2021 Fall/Embedded Systems 2/.Xilinx/Vivado/2021.1/xhub/board_store/xilinx_board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 1248.836 ; gain = 0.000
update_compile_order -fileset sources_1
open_bd_design {C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd}
Reading block design file <C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Successfully read diagram <zynq_interrupt_system> from block design file <C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1248.836 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: zynq_interrupt_system_wrapper
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2072.691 ; gain = 259.387
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_wrapper' [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/hdl/zynq_interrupt_system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:728]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_axi_timer_0_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_axi_timer_0_0' (1#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'zynq_interrupt_system_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:857]
WARNING: [Synth 8-7071] port 'generateout1' of module 'zynq_interrupt_system_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:857]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'zynq_interrupt_system_axi_timer_0_0' has 26 connections declared, but only 24 given [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:857]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_processing_system7_0_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_processing_system7_0_0' (2#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'zynq_interrupt_system_processing_system7_0_0' has 74 connections declared, but only 66 given [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_ps7_0_axi_periph_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1040]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_XYJY8I' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_XYJY8I' (3#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_WBTD4Z' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_WBTD4Z' (4#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_SRIYSW' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_SRIYSW' (5#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:290]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_XOL8IB' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:422]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_auto_pc_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_auto_pc_0' (6#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_XOL8IB' (7#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:422]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_xbar_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_xbar_0' (8#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (9) of module 'zynq_interrupt_system_xbar_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1692]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (9) of module 'zynq_interrupt_system_xbar_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1696]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_ps7_0_axi_periph_0' (9#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1040]
WARNING: [Synth 8-7071] port 'M00_AXI_araddr' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_arvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_awaddr' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_awvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_bready' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_rready' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_wdata' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_wvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_arvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_rready' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7023] instance 'ps7_0_axi_periph' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' has 101 connections declared, but only 81 given [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_rst_ps7_0_100M_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_rst_ps7_0_100M_0' (10#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system' (11#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:728]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_wrapper' (12#1) [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/hdl/zynq_interrupt_system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2154.918 ; gain = 341.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.918 ; gain = 341.613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 2154.918 ; gain = 341.613
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.dcp' for cell 'zynq_interrupt_system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.dcp' for cell 'zynq_interrupt_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.dcp' for cell 'zynq_interrupt_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 2154.918 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_interrupt_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_interrupt_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0/U0'
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc]
Finished Parsing XDC File [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2247.359 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2369.559 ; gain = 556.254
36 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 2369.559 ; gain = 765.102
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_interrupt_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_interrupt_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0/U0'
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'vpush_buttons_tri_i[0]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'vpush_buttons_tri_i[1]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'vpush_buttons_tri_i[2]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'vpush_buttons_tri_i[3]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'vslide_switches_tri_i[0]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'vslide_switches_tri_i[1]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'vslide_switches_tri_i[2]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'vslide_switches_tri_i[3]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:12]
Finished Parsing XDC File [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zynq_interrupt_system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2374.172 ; gain = 4.613
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 10 16:45:14 2021] Launched synth_1...
Run output will be captured here: C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.runs/synth_1/runme.log
[Wed Nov 10 16:45:14 2021] Launched impl_1...
Run output will be captured here: C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.runs/impl_1/runme.log
close_design
open_run impl_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2374.926 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2761.562 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.267 . Memory (MB): peak = 2761.562 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2761.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2804.691 ; gain = 429.766
write_hw_platform -fixed -include_bit -force -file C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupt_system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupt_system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (F:/Xilinx/Vivado/2021.1/data/embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12464] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupt_system_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3081.824 ; gain = 212.176
close_design
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: zynq_interrupt_system_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3081.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_wrapper' [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/hdl/zynq_interrupt_system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:728]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_axi_timer_0_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_axi_timer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_axi_timer_0_0' (1#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_axi_timer_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'generateout0' of module 'zynq_interrupt_system_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:857]
WARNING: [Synth 8-7071] port 'generateout1' of module 'zynq_interrupt_system_axi_timer_0_0' is unconnected for instance 'axi_timer_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:857]
WARNING: [Synth 8-7023] instance 'axi_timer_0' of module 'zynq_interrupt_system_axi_timer_0_0' has 26 connections declared, but only 24 given [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:857]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_processing_system7_0_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_processing_system7_0_0' (2#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_MDC' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_O' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'ENET0_MDIO_T' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'TTC0_WAVE0_OUT' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'TTC0_WAVE1_OUT' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'TTC0_WAVE2_OUT' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'zynq_interrupt_system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'zynq_interrupt_system_processing_system7_0_0' has 74 connections declared, but only 66 given [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:882]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_ps7_0_axi_periph_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1040]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_XYJY8I' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_XYJY8I' (3#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_WBTD4Z' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_WBTD4Z' (4#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_SRIYSW' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:290]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_SRIYSW' (5#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:290]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_XOL8IB' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:422]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_auto_pc_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_auto_pc_0' (6#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_XOL8IB' (7#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:422]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_xbar_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_xbar_0' (8#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_arprot' does not match port width (9) of module 'zynq_interrupt_system_xbar_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1692]
WARNING: [Synth 8-689] width (6) of port connection 'm_axi_awprot' does not match port width (9) of module 'zynq_interrupt_system_xbar_0' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1696]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_ps7_0_axi_periph_0' (9#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1040]
WARNING: [Synth 8-7071] port 'M00_AXI_araddr' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_arvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_awaddr' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_awvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_bready' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_rready' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_wdata' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_wstrb' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M00_AXI_wvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_araddr' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_arprot' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_arvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_awaddr' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_awprot' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_awvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_bready' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_rready' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_wdata' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_wstrb' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7071] port 'M01_AXI_wvalid' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' is unconnected for instance 'ps7_0_axi_periph' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
WARNING: [Synth 8-7023] instance 'ps7_0_axi_periph' of module 'zynq_interrupt_system_ps7_0_axi_periph_0' has 101 connections declared, but only 81 given [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:949]
INFO: [Synth 8-6157] synthesizing module 'zynq_interrupt_system_rst_ps7_0_100M_0' [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_rst_ps7_0_100M_0' (10#1) [C:/lab4/A/vivado_pwm_axi_timer/.Xil/Vivado-9684-ALEC-PC/realtime/zynq_interrupt_system_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'zynq_interrupt_system_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:1031]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system' (11#1) [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/synth/zynq_interrupt_system.v:728]
INFO: [Synth 8-6155] done synthesizing module 'zynq_interrupt_system_wrapper' (12#1) [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/hdl/zynq_interrupt_system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3081.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3081.824 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3081.824 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.dcp' for cell 'zynq_interrupt_system_i/axi_timer_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.dcp' for cell 'zynq_interrupt_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.dcp' for cell 'zynq_interrupt_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_xbar_0/zynq_interrupt_system_xbar_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_auto_pc_0/zynq_interrupt_system_auto_pc_0.dcp' for cell 'zynq_interrupt_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 3081.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 66 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc] for cell 'zynq_interrupt_system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_processing_system7_0_0/zynq_interrupt_system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zynq_interrupt_system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zynq_interrupt_system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_timer_0_0/zynq_interrupt_system_axi_timer_0_0.xdc] for cell 'zynq_interrupt_system_i/axi_timer_0/U0'
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0_board.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.gen/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_ps7_0_100M_0/zynq_interrupt_system_rst_ps7_0_100M_0.xdc] for cell 'zynq_interrupt_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'vpush_buttons_tri_i[0]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:5]
WARNING: [Vivado 12-584] No ports matched 'vpush_buttons_tri_i[1]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:6]
WARNING: [Vivado 12-584] No ports matched 'vpush_buttons_tri_i[2]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:7]
WARNING: [Vivado 12-584] No ports matched 'vpush_buttons_tri_i[3]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:8]
WARNING: [Vivado 12-584] No ports matched 'vslide_switches_tri_i[0]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:9]
WARNING: [Vivado 12-584] No ports matched 'vslide_switches_tri_i[1]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:10]
WARNING: [Vivado 12-584] No ports matched 'vslide_switches_tri_i[2]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:11]
WARNING: [Vivado 12-584] No ports matched 'vslide_switches_tri_i[3]'. [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc:12]
Finished Parsing XDC File [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/constrs_1/new/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/zynq_interrupt_system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 3081.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3081.824 ; gain = 0.000
35 Infos, 49 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 3081.824 ; gain = 0.000
open_bd_design {C:/lab4/A/vivado_pwm_axi_timer/zynq_interrupts.srcs/sources_1/bd/zynq_interrupt_system/zynq_interrupt_system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 10 17:07:12 2021...
