INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/luisr/.Xilinx/VHDL_Projects/ECE_420/VHDL_Coding_Examples/VHDL Coding Examples.srcs/sim_1/new/tb_ALU.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_ALU'
