Info: Generated by version: 19.2 build 57
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/board/board_pipe_stage_host_ctrl.ip --synthesis=VERILOG --output-directory=/home/u192806/A10_OPENCL_AFU/v1.2.1/hello_world/bin/hello_world_fpga/build/ip/board/board_pipe_stage_host_ctrl --family="Arria 10" --part=10AX115N2F40E2LG
Info: board_pipe_stage_host_ctrl: "Transforming system: board_pipe_stage_host_ctrl"
Info: board_pipe_stage_host_ctrl: "Naming system components in system: board_pipe_stage_host_ctrl"
Info: board_pipe_stage_host_ctrl: "Processing generation queue"
Info: board_pipe_stage_host_ctrl: "Generating: board_pipe_stage_host_ctrl"
Info: board_pipe_stage_host_ctrl: "Generating: board_pipe_stage_host_ctrl_altera_avalon_mm_bridge_191_x6qdesi"
Info: board_pipe_stage_host_ctrl: Done "board_pipe_stage_host_ctrl" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
