#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:27 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Sun Aug 06 16:05:34 2017
# Process ID: 11300
# Current directory: F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3080 F:\1___study\FPGA\The edge of the recognition\zuiyong\zuiyong\program\ov7725\ov7725\ov7725.xpr
# Log file: F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/vivado.log
# Journal file: F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725'
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/Digital-Design-Lab-master/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/Digital-Design-Lab-master/Chapter_12/Digital_camera/files/HDL_source/IP_Catalog'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/HDL_source'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program' may become invalid. A better location for the repostory would be in a path adjacent to the project. (Current project location is 'f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2016.1/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'blk_mem_gen_0' is locked:
* IP definition 'Block Memory Generator (8.3)' for IP 'blk_mem_gen_0' has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
WARNING: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (5.2)' for IP 'clk_wiz_0' has a newer minor version in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:11 . Memory (MB): peak = 883.781 ; gain = 204.598
update_compile_order -fileset sources_1
create_ip -name cordic -vendor xilinx.com -library ip -version 6.0 -module_name wzj
set_property -dict [list CONFIG.Functional_Selection {Square_Root} CONFIG.Data_Format {UnsignedInteger} CONFIG.Output_Width {9} CONFIG.Coarse_Rotation {false}] [get_ips wzj]
generate_target {instantiation_template} [get_files {{f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/wzj/wzj.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'wzj'...
update_compile_order -fileset sources_1
generate_target all [get_files  {{f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/wzj/wzj.xci}}]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'wzj'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'wzj'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'wzj'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'wzj'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'wzj'...
export_ip_user_files -of_objects [get_files {{f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/wzj/wzj.xci}}] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/wzj/wzj.xci}}]
launch_run -jobs 2 wzj_synth_1
[Sun Aug 06 16:50:50 2017] Launched wzj_synth_1...
Run output will be captured here: F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.runs/wzj_synth_1/runme.log
export_simulation -of_objects [get_files {{f:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.srcs/sources_1/ip/wzj/wzj.xci}}] -directory {F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.ip_user_files/sim_scripts} -ip_user_files_dir {F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.ip_user_files} -ipstatic_source_dir {F:/1___study/FPGA/The edge of the recognition/zuiyong/zuiyong/program/ov7725/ov7725/ov7725.ip_user_files/ipstatic} -force -quiet
exit
INFO: [Common 17-206] Exiting Vivado at Sun Aug 06 16:56:26 2017...
