# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../customCPU.gen/sources_1/ip/register_array/register_array_sim_netlist.vhdl" \
"../../../../customCPU.gen/sources_1/ip/cache_memory_1/cache_memory_sim_netlist.vhdl" \
"../../../../customCPU.srcs/sources_1/new/ALU.vhd" \
"../../../../customCPU.srcs/sources_1/new/execute_stage.vhd" \
"../../../../customCPU.srcs/sources_1/new/decode.vhd" \
"../../../../customCPU.srcs/sources_1/new/decode_stage.vhd" \
"../../../../customCPU.srcs/sources_1/new/fetch_stage_controller.vhd" \
"../../../../customCPU.srcs/sources_1/new/memory_interface.vhd" \
"../../../../customCPU.srcs/sources_1/new/program_counter.vhd" \
"../../../../customCPU.srcs/sources_1/new/register_file.vhd" \
"../../../../customCPU.srcs/sources_1/new/CPU.vhd" \
"../../../../customCPU.srcs/sources_1/new/cache_register.vhd" \
"../../../../customCPU.srcs/sim_1/new/ALU_testbench.vhd" \
"../../../../customCPU.srcs/sim_1/new/cpu_fetch_testbench.vhd" \
"../../../../customCPU.srcs/sim_1/new/fetch_stage_testbench.vhd" \
"../../../../customCPU.srcs/sim_1/new/decode_stage_testbench.vhd" \
"../../../../customCPU.srcs/sim_1/new/register_file_testbench.vhd" \
"../../../../customCPU.srcs/sim_1/new/program_counter_testbench.vhd" \
"../../../../customCPU.srcs/sim_1/new/memory_interface_testbench.vhd" \
"../../../../customCPU.srcs/sim_1/new/cache_register_testbench.vhd" \

# Do not sort compile order
nosort
