result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-1 cache size       26, 123449194 req, miss ratio 0.9866, byte miss ratio 0.9866
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-1 cache size       79, 123449194 req, miss ratio 0.8860, byte miss ratio 0.8860
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-1 cache size      265, 123449194 req, miss ratio 0.6735, byte miss ratio 0.6735
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-1 cache size      796, 123449194 req, miss ratio 0.4832, byte miss ratio 0.4832
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-1 cache size     2654, 123449194 req, miss ratio 0.3757, byte miss ratio 0.3757
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-1 cache size     5309, 123449194 req, miss ratio 0.2094, byte miss ratio 0.2094
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-1 cache size    10618, 123449194 req, miss ratio 0.0254, byte miss ratio 0.0254
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-1 cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Clock cache size       26, 123449194 req, miss ratio 0.8127, byte miss ratio 0.8127
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Clock cache size       79, 123449194 req, miss ratio 0.6163, byte miss ratio 0.6163
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Clock cache size      265, 123449194 req, miss ratio 0.4903, byte miss ratio 0.4903
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Clock cache size      796, 123449194 req, miss ratio 0.4776, byte miss ratio 0.4776
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Clock cache size     2654, 123449194 req, miss ratio 0.4131, byte miss ratio 0.4131
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Clock cache size     5309, 123449194 req, miss ratio 0.2584, byte miss ratio 0.2584
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Clock cache size    10618, 123449194 req, miss ratio 0.0280, byte miss ratio 0.0280
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Clock cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Cacheus cache size       26, 123449194 req, miss ratio 0.9000, byte miss ratio 0.9000
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Cacheus cache size       79, 123449194 req, miss ratio 0.7104, byte miss ratio 0.7104
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Cacheus cache size      265, 123449194 req, miss ratio 0.4926, byte miss ratio 0.4926
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Cacheus cache size      796, 123449194 req, miss ratio 0.4879, byte miss ratio 0.4879
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Cacheus cache size     2654, 123449194 req, miss ratio 0.4442, byte miss ratio 0.4442
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Cacheus cache size     5309, 123449194 req, miss ratio 0.2469, byte miss ratio 0.2469
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Cacheus cache size    10618, 123449194 req, miss ratio 0.0294, byte miss ratio 0.0294
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst Cacheus cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO cache size       26, 123449194 req, miss ratio 0.7742, byte miss ratio 0.7742
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO cache size       79, 123449194 req, miss ratio 0.5233, byte miss ratio 0.5233
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO cache size      265, 123449194 req, miss ratio 0.4911, byte miss ratio 0.4911
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO cache size      796, 123449194 req, miss ratio 0.4787, byte miss ratio 0.4787
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO cache size     2654, 123449194 req, miss ratio 0.4160, byte miss ratio 0.4160
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO cache size     5309, 123449194 req, miss ratio 0.2588, byte miss ratio 0.2588
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO cache size    10618, 123449194 req, miss ratio 0.0572, byte miss ratio 0.0572
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO cache size    21236, 123449194 req, miss ratio 0.0013, byte miss ratio 0.0013
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRU cache size       26, 123449194 req, miss ratio 0.7957, byte miss ratio 0.7957
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRU cache size       79, 123449194 req, miss ratio 0.5598, byte miss ratio 0.5598
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRU cache size      265, 123449194 req, miss ratio 0.4891, byte miss ratio 0.4891
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRU cache size      796, 123449194 req, miss ratio 0.4773, byte miss ratio 0.4773
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRU cache size     2654, 123449194 req, miss ratio 0.4097, byte miss ratio 0.4097
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRU cache size     5309, 123449194 req, miss ratio 0.2471, byte miss ratio 0.2471
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRU cache size    10618, 123449194 req, miss ratio 0.0261, byte miss ratio 0.0261
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRU cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LHD cache size       26, 123449194 req, miss ratio 0.7338, byte miss ratio 0.7338
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LHD cache size       79, 123449194 req, miss ratio 0.5033, byte miss ratio 0.5033
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LHD cache size      265, 123449194 req, miss ratio 0.4847, byte miss ratio 0.4847
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LHD cache size      796, 123449194 req, miss ratio 0.4372, byte miss ratio 0.4372
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LHD cache size     2654, 123449194 req, miss ratio 0.3108, byte miss ratio 0.3108
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LHD cache size     5309, 123449194 req, miss ratio 0.1735, byte miss ratio 0.1735
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LHD cache size    10618, 123449194 req, miss ratio 0.0279, byte miss ratio 0.0279
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LHD cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LeCaR cache size       26, 123449194 req, miss ratio 0.8055, byte miss ratio 0.8055
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LeCaR cache size       79, 123449194 req, miss ratio 0.5709, byte miss ratio 0.5709
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LeCaR cache size      265, 123449194 req, miss ratio 0.4902, byte miss ratio 0.4902
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LeCaR cache size      796, 123449194 req, miss ratio 0.4794, byte miss ratio 0.4794
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LeCaR cache size     2654, 123449194 req, miss ratio 0.4177, byte miss ratio 0.4177
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LeCaR cache size     5309, 123449194 req, miss ratio 0.2535, byte miss ratio 0.2535
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LeCaR cache size    10618, 123449194 req, miss ratio 0.0267, byte miss ratio 0.0267
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LeCaR cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst clock2 cache size       26, 123449194 req, miss ratio 0.8127, byte miss ratio 0.8127
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst clock2 cache size       79, 123449194 req, miss ratio 0.6163, byte miss ratio 0.6163
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst clock2 cache size      265, 123449194 req, miss ratio 0.4901, byte miss ratio 0.4901
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst clock2 cache size      796, 123449194 req, miss ratio 0.4759, byte miss ratio 0.4759
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst clock2 cache size     2654, 123449194 req, miss ratio 0.3984, byte miss ratio 0.3984
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst clock2 cache size     5309, 123449194 req, miss ratio 0.2272, byte miss ratio 0.2272
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst clock2 cache size    10618, 123449194 req, miss ratio 0.0254, byte miss ratio 0.0254
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst clock2 cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LIRS cache size       26, 123449194 req, miss ratio 0.9963, byte miss ratio 0.9963
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LIRS cache size       79, 123449194 req, miss ratio 0.9873, byte miss ratio 0.9873
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LIRS cache size      265, 123449194 req, miss ratio 0.9613, byte miss ratio 0.9613
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LIRS cache size      796, 123449194 req, miss ratio 0.8885, byte miss ratio 0.8885
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LIRS cache size     2654, 123449194 req, miss ratio 0.6064, byte miss ratio 0.6064
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LIRS cache size     5309, 123449194 req, miss ratio 0.2580, byte miss ratio 0.2580
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LIRS cache size    10618, 123449194 req, miss ratio 0.0262, byte miss ratio 0.0262
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LIRS cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst ARC cache size       26, 123449194 req, miss ratio 0.7123, byte miss ratio 0.7123
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst ARC cache size       79, 123449194 req, miss ratio 0.5056, byte miss ratio 0.5056
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst ARC cache size      265, 123449194 req, miss ratio 0.4932, byte miss ratio 0.4932
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst ARC cache size      796, 123449194 req, miss ratio 0.4875, byte miss ratio 0.4875
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst ARC cache size     2654, 123449194 req, miss ratio 0.4331, byte miss ratio 0.4331
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst ARC cache size     5309, 123449194 req, miss ratio 0.2598, byte miss ratio 0.2598
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst ARC cache size    10618, 123449194 req, miss ratio 0.0261, byte miss ratio 0.0261
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst ARC cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d-1 cache size       26, 123449194 req, miss ratio 0.7116, byte miss ratio 0.7116
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d-1 cache size       79, 123449194 req, miss ratio 0.5314, byte miss ratio 0.5314
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d-1 cache size      265, 123449194 req, miss ratio 0.4899, byte miss ratio 0.4899
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d-1 cache size      796, 123449194 req, miss ratio 0.4754, byte miss ratio 0.4754
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d-1 cache size     2654, 123449194 req, miss ratio 0.3752, byte miss ratio 0.3752
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d-1 cache size     5309, 123449194 req, miss ratio 0.2180, byte miss ratio 0.2180
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d-1 cache size    10618, 123449194 req, miss ratio 0.0336, byte miss ratio 0.0336
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d-1 cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRB cache size       26, 123449194 req, miss ratio 0.5957, byte miss ratio 0.5957
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRB cache size       79, 123449194 req, miss ratio 0.5219, byte miss ratio 0.5219
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRB cache size      265, 123449194 req, miss ratio 0.4877, byte miss ratio 0.4877
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRB cache size      796, 123449194 req, miss ratio 0.4146, byte miss ratio 0.4146
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRB cache size     2654, 123449194 req, miss ratio 0.2664, byte miss ratio 0.2664
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRB cache size     5309, 123449194 req, miss ratio 0.1421, byte miss ratio 0.1421
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRB cache size    10618, 123449194 req, miss ratio 0.0239, byte miss ratio 0.0239
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst LRB cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size       26, 123449194 req, miss ratio 0.9333, byte miss ratio 0.9333
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size       79, 123449194 req, miss ratio 0.8150, byte miss ratio 0.8150
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size      265, 123449194 req, miss ratio 0.5570, byte miss ratio 0.5570
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size      796, 123449194 req, miss ratio 0.4401, byte miss ratio 0.4401
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size     2654, 123449194 req, miss ratio 0.3395, byte miss ratio 0.3395
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size     5309, 123449194 req, miss ratio 0.2069, byte miss ratio 0.2069
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size    10618, 123449194 req, miss ratio 0.0256, byte miss ratio 0.0256
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S4LRU(25:25:25:25) cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size       26, 123449194 req, miss ratio 0.7742, byte miss ratio 0.7742
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size       79, 123449194 req, miss ratio 0.5233, byte miss ratio 0.5233
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size      265, 123449194 req, miss ratio 0.5176, byte miss ratio 0.5176
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size      796, 123449194 req, miss ratio 0.4716, byte miss ratio 0.4716
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size     2654, 123449194 req, miss ratio 0.3605, byte miss ratio 0.3605
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size     5309, 123449194 req, miss ratio 0.2127, byte miss ratio 0.2127
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size    10618, 123449194 req, miss ratio 0.0376, byte miss ratio 0.0376
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst FIFO_Merge_FREQUENCY cache size    21236, 123449194 req, miss ratio 0.0007, byte miss ratio 0.0007
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst B-LRU cache size       26, 123449194 req, miss ratio 0.7958, byte miss ratio 0.7958
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst B-LRU cache size       79, 123449194 req, miss ratio 0.5599, byte miss ratio 0.5599
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst B-LRU cache size      265, 123449194 req, miss ratio 0.4893, byte miss ratio 0.4893
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst B-LRU cache size      796, 123449194 req, miss ratio 0.4775, byte miss ratio 0.4775
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst B-LRU cache size     2654, 123449194 req, miss ratio 0.4099, byte miss ratio 0.4099
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst B-LRU cache size     5309, 123449194 req, miss ratio 0.2473, byte miss ratio 0.2473
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst B-LRU cache size    10618, 123449194 req, miss ratio 0.0263, byte miss ratio 0.0263
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst B-LRU cache size    21236, 123449194 req, miss ratio 0.0006, byte miss ratio 0.0006
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst TwoQ cache size       26, 123449194 req, miss ratio 0.9307, byte miss ratio 0.9307
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst TwoQ cache size       79, 123449194 req, miss ratio 0.7484, byte miss ratio 0.7484
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst TwoQ cache size      265, 123449194 req, miss ratio 0.5102, byte miss ratio 0.5102
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst TwoQ cache size      796, 123449194 req, miss ratio 0.4235, byte miss ratio 0.4235
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst TwoQ cache size     2654, 123449194 req, miss ratio 0.3154, byte miss ratio 0.3154
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst TwoQ cache size     5309, 123449194 req, miss ratio 0.2265, byte miss ratio 0.2265
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst TwoQ cache size    10618, 123449194 req, miss ratio 0.0316, byte miss ratio 0.0316
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst TwoQ cache size    21236, 123449194 req, miss ratio 0.0007, byte miss ratio 0.0007
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d cache size       26, 123449194 req, miss ratio 0.7226, byte miss ratio 0.7226
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d cache size       79, 123449194 req, miss ratio 0.5279, byte miss ratio 0.5279
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d cache size      265, 123449194 req, miss ratio 0.4819, byte miss ratio 0.4819
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d cache size      796, 123449194 req, miss ratio 0.4189, byte miss ratio 0.4189
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d cache size     2654, 123449194 req, miss ratio 0.3046, byte miss ratio 0.3046
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d cache size     5309, 123449194 req, miss ratio 0.2281, byte miss ratio 0.2281
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d cache size    10618, 123449194 req, miss ratio 0.0255, byte miss ratio 0.0255
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO-d cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO cache size       26, 123449194 req, miss ratio 0.9870, byte miss ratio 0.9870
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO cache size       79, 123449194 req, miss ratio 0.8822, byte miss ratio 0.8822
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO cache size      265, 123449194 req, miss ratio 0.6697, byte miss ratio 0.6697
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO cache size      796, 123449194 req, miss ratio 0.4204, byte miss ratio 0.4204
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO cache size     2654, 123449194 req, miss ratio 0.3066, byte miss ratio 0.3066
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO cache size     5309, 123449194 req, miss ratio 0.1978, byte miss ratio 0.1978
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO cache size    10618, 123449194 req, miss ratio 0.0255, byte miss ratio 0.0255
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst S3FIFO cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size       26, 123449194 req, miss ratio 1.0000, byte miss ratio 1.0000
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size       79, 123449194 req, miss ratio 1.0000, byte miss ratio 1.0000
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size      265, 123449194 req, miss ratio 0.7997, byte miss ratio 0.7997
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size      796, 123449194 req, miss ratio 0.7255, byte miss ratio 0.7255
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size     2654, 123449194 req, miss ratio 0.3733, byte miss ratio 0.3733
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size     5309, 123449194 req, miss ratio 0.1541, byte miss ratio 0.1541
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size    10618, 123449194 req, miss ratio 0.0278, byte miss ratio 0.0278
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.01-SLRU cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size       26, 123449194 req, miss ratio 0.9688, byte miss ratio 0.9688
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size       79, 123449194 req, miss ratio 0.8743, byte miss ratio 0.8743
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size      265, 123449194 req, miss ratio 0.7079, byte miss ratio 0.7079
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size      796, 123449194 req, miss ratio 0.4472, byte miss ratio 0.4472
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size     2654, 123449194 req, miss ratio 0.2931, byte miss ratio 0.2931
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size     5309, 123449194 req, miss ratio 0.1668, byte miss ratio 0.1668
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size    10618, 123449194 req, miss ratio 0.0272, byte miss ratio 0.0272
result/control_tower_probe_cache.0.oracleGeneral.sample10.zst              WTinyLFU-w0.10-SLRU cache size    21236, 123449194 req, miss ratio 0.0004, byte miss ratio 0.0004
