set a(0-4688) {NAME asn(acc#8(0))#1 TYPE ASSIGN PAR 0-4687 XREFS 71730 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4694 {}}} SUCCS {{258 0 0-4694 {}}} CYCLES {}}
set a(0-4689) {NAME asn(acc#8(1))#1 TYPE ASSIGN PAR 0-4687 XREFS 71731 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4694 {}}} SUCCS {{258 0 0-4694 {}}} CYCLES {}}
set a(0-4690) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-4687 XREFS 71732 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4694 {}}} SUCCS {{258 0 0-4694 {}}} CYCLES {}}
set a(0-4691) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-4687 XREFS 71733 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4694 {}}} SUCCS {{258 0 0-4694 {}}} CYCLES {}}
set a(0-4692) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-4687 XREFS 71734 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4694 {}}} SUCCS {{258 0 0-4694 {}}} CYCLES {}}
set a(0-4693) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-4687 XREFS 71735 LOC {0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037 0 0.9999999250000037} PREDS {{772 0 0-4694 {}}} SUCCS {{259 0 0-4694 {}}} CYCLES {}}
set a(0-4695) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-4694 XREFS 71736 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-5016 {}}} CYCLES {}}
set a(0-4696) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-4694 XREFS 71737 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {} SUCCS {{258 0 0-4997 {}}} CYCLES {}}
set a(0-4697) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-4694 XREFS 71738 LOC {0 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {} SUCCS {{258 0 0-5021 {}}} CYCLES {}}
set a(0-4698) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-4694 XREFS 71739 LOC {0 0.9999999250000037 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {} SUCCS {{258 0 0-4970 {}}} CYCLES {}}
set a(0-4699) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-4694 XREFS 71740 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {} SUCCS {{258 0 0-4945 {}}} CYCLES {}}
set a(0-4700) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-4694 XREFS 71741 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-4943 {}}} CYCLES {}}
set a(0-4701) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-4694 XREFS 71742 LOC {0 0.9999999250000037 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {} SUCCS {{258 0 0-4910 {}}} CYCLES {}}
set a(0-4702) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-4694 XREFS 71743 LOC {0 0.9999999250000037 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {} SUCCS {{258 0 0-4908 {}}} CYCLES {}}
set a(0-4703) {NAME acc:asn(acc#8(1).sva#2) TYPE ASSIGN PAR 0-4694 XREFS 71744 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-4875 {}}} CYCLES {}}
set a(0-4704) {NAME aif#17:aif#1:asn(land#4.sva#1) TYPE ASSIGN PAR 0-4694 XREFS 71745 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-4872 {}}} CYCLES {}}
set a(0-4705) {NAME aif#13:aif:aif:asn(aif#13:land.sva#1) TYPE ASSIGN PAR 0-4694 XREFS 71746 LOC {0 0.9999999250000037 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {} SUCCS {{258 0 0-4865 {}}} CYCLES {}}
set a(0-4706) {NAME acc:asn(acc#8(0).sva#2) TYPE ASSIGN PAR 0-4694 XREFS 71747 LOC {0 0.9999999250000037 2 0.18912839054358047 2 0.18912839054358047 2 0.4470618526469074} PREDS {} SUCCS {{258 0 0-4843 {}}} CYCLES {}}
set a(0-4707) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-4694 XREFS 71748 LOC {0 0.9999999250000037 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {} SUCCS {{258 0 0-4840 {}}} CYCLES {}}
set a(0-4708) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-4694 XREFS 71749 LOC {0 0.9999999250000037 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{258 0 0-4810 {}}} CYCLES {}}
set a(0-4709) {NAME asn#191 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71750 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {} SUCCS {{259 0 0-4710 {}}} CYCLES {}}
set a(0-4710) {NAME slc(vga_xy#1)#13 TYPE READSLICE PAR 0-4694 XREFS 71751 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-4709 {}}} SUCCS {{259 0 0-4711 {}}} CYCLES {}}
set a(0-4711) {NAME if:conc#3 TYPE CONCATENATE PAR 0-4694 XREFS 71752 LOC {1 0.0 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-4710 {}}} SUCCS {{258 0 0-4722 {}}} CYCLES {}}
set a(0-4712) {NAME asn#192 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71753 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-4713 {}}} CYCLES {}}
set a(0-4713) {NAME slc(vga_xy#1)#14 TYPE READSLICE PAR 0-4694 XREFS 71754 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-4712 {}}} SUCCS {{259 0 0-4714 {}}} CYCLES {}}
set a(0-4714) {NAME if:conc#4 TYPE CONCATENATE PAR 0-4694 XREFS 71755 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-4713 {}}} SUCCS {{258 0 0-4720 {}}} CYCLES {}}
set a(0-4715) {NAME asn#193 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71756 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-4716 {}}} CYCLES {}}
set a(0-4716) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4694 XREFS 71757 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-4715 {}}} SUCCS {{258 0 0-4719 {}}} CYCLES {}}
set a(0-4717) {NAME asn#194 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71758 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {} SUCCS {{259 0 0-4718 {}}} CYCLES {}}
set a(0-4718) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4694 XREFS 71759 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{259 0 0-4717 {}}} SUCCS {{259 0 0-4719 {}}} CYCLES {}}
set a(0-4719) {NAME if:conc#5 TYPE CONCATENATE PAR 0-4694 XREFS 71760 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.24391588780420562} PREDS {{258 0 0-4716 {}} {259 0 0-4718 {}}} SUCCS {{259 0 0-4720 {}}} CYCLES {}}
set a(0-4720) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4694 XREFS 71761 LOC {1 0.0 1 0.033465673326716336 1 0.033465673326716336 1 0.19350672586151518 1 0.4039569403390045} PREDS {{258 0 0-4714 {}} {259 0 0-4719 {}}} SUCCS {{259 0 0-4721 {}}} CYCLES {}}
set a(0-4721) {NAME if:slc TYPE READSLICE PAR 0-4694 XREFS 71762 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.40395710480214475} PREDS {{259 0 0-4720 {}}} SUCCS {{259 0 0-4722 {}}} CYCLES {}}
set a(0-4722) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4694 XREFS 71763 LOC {1 0.16004121699793916 1 0.19350689032465548 1 0.19350689032465548 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-4711 {}} {259 0 0-4721 {}}} SUCCS {{258 0 0-4737 {}}} CYCLES {}}
set a(0-4723) {NAME asn#195 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71764 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-4724 {}}} CYCLES {}}
set a(0-4724) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4694 XREFS 71765 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4723 {}}} SUCCS {{259 0 0-4725 {}}} CYCLES {}}
set a(0-4725) {NAME if:not#1 TYPE NOT PAR 0-4694 XREFS 71766 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4724 {}}} SUCCS {{259 0 0-4726 {}}} CYCLES {}}
set a(0-4726) {NAME if:conc#6 TYPE CONCATENATE PAR 0-4694 XREFS 71767 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4725 {}}} SUCCS {{259 0 0-4727 {}}} CYCLES {}}
set a(0-4727) {NAME if:conc TYPE CONCATENATE PAR 0-4694 XREFS 71768 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4726 {}}} SUCCS {{258 0 0-4735 {}}} CYCLES {}}
set a(0-4728) {NAME asn#196 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71769 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-4729 {}}} CYCLES {}}
set a(0-4729) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-4694 XREFS 71770 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4728 {}}} SUCCS {{259 0 0-4730 {}}} CYCLES {}}
set a(0-4730) {NAME if:not#2 TYPE NOT PAR 0-4694 XREFS 71771 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4729 {}}} SUCCS {{259 0 0-4731 {}}} CYCLES {}}
set a(0-4731) {NAME if:conc#1 TYPE CONCATENATE PAR 0-4694 XREFS 71772 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4730 {}}} SUCCS {{258 0 0-4734 {}}} CYCLES {}}
set a(0-4732) {NAME asn#197 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71773 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {} SUCCS {{259 0 0-4733 {}}} CYCLES {}}
set a(0-4733) {NAME slc(vga_xy#1)#12 TYPE READSLICE PAR 0-4694 XREFS 71774 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{259 0 0-4732 {}}} SUCCS {{259 0 0-4734 {}}} CYCLES {}}
set a(0-4734) {NAME if:conc#7 TYPE CONCATENATE PAR 0-4694 XREFS 71775 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3734917313254134} PREDS {{258 0 0-4731 {}} {259 0 0-4733 {}}} SUCCS {{259 0 0-4735 {}}} CYCLES {}}
set a(0-4735) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-4694 XREFS 71776 LOC {1 0.0 1 0.16304151684792417 1 0.16304151684792417 1 0.3388406365487764 1 0.5492908510262656} PREDS {{258 0 0-4727 {}} {259 0 0-4734 {}}} SUCCS {{259 0 0-4736 {}}} CYCLES {}}
set a(0-4736) {NAME if:slc#1 TYPE READSLICE PAR 0-4694 XREFS 71777 LOC {1 0.17579924121003795 1 0.3388407580579621 1 0.3388407580579621 1 0.5492909725354513} PREDS {{259 0 0-4735 {}}} SUCCS {{259 0 0-4737 {}}} CYCLES {}}
set a(0-4737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#9 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4694 XREFS 71778 LOC {1 0.3053750847312458 1 0.3388407580579621 1 0.3388407580579621 1 0.484174504282083 1 0.6946247187595722} PREDS {{258 0 0-4722 {}} {259 0 0-4736 {}}} SUCCS {{259 0 0-4738 {}} {258 0 0-4742 {}} {258 0 0-4743 {}} {258 0 0-4747 {}}} CYCLES {}}
set a(0-4738) {NAME if:slc(acc.imod)#3 TYPE READSLICE PAR 0-4694 XREFS 71779 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-4737 {}}} SUCCS {{259 0 0-4739 {}}} CYCLES {}}
set a(0-4739) {NAME if:not#3 TYPE NOT PAR 0-4694 XREFS 71780 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-4738 {}}} SUCCS {{259 0 0-4740 {}}} CYCLES {}}
set a(0-4740) {NAME if:conc#2 TYPE CONCATENATE PAR 0-4694 XREFS 71781 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-4739 {}}} SUCCS {{259 0 0-4741 {}}} CYCLES {}}
set a(0-4741) {NAME if:conc#9 TYPE CONCATENATE PAR 0-4694 XREFS 71782 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{259 0 0-4740 {}}} SUCCS {{258 0 0-4745 {}}} CYCLES {}}
set a(0-4742) {NAME if:slc(acc.imod)#1 TYPE READSLICE PAR 0-4694 XREFS 71783 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-4737 {}}} SUCCS {{258 0 0-4744 {}}} CYCLES {}}
set a(0-4743) {NAME if:slc(acc.imod) TYPE READSLICE PAR 0-4694 XREFS 71784 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-4737 {}}} SUCCS {{259 0 0-4744 {}}} CYCLES {}}
set a(0-4744) {NAME if:conc#10 TYPE CONCATENATE PAR 0-4694 XREFS 71785 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.694624840268758} PREDS {{258 0 0-4742 {}} {259 0 0-4743 {}}} SUCCS {{259 0 0-4745 {}}} CYCLES {}}
set a(0-4745) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME if:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4694 XREFS 71786 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.6295083720153896 1 0.8399585864928789} PREDS {{258 0 0-4741 {}} {259 0 0-4744 {}}} SUCCS {{259 0 0-4746 {}}} CYCLES {}}
set a(0-4746) {NAME if:slc#2 TYPE READSLICE PAR 0-4694 XREFS 71787 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-4745 {}}} SUCCS {{258 0 0-4749 {}}} CYCLES {}}
set a(0-4747) {NAME if:slc(acc.imod)#2 TYPE READSLICE PAR 0-4694 XREFS 71788 LOC {1 0.45070895246455245 1 0.48417462579126874 1 0.48417462579126874 1 0.8399587080020646} PREDS {{258 0 0-4737 {}}} SUCCS {{259 0 0-4748 {}}} CYCLES {}}
set a(0-4748) {NAME if:conc#8 TYPE CONCATENATE PAR 0-4694 XREFS 71789 LOC {1 0.45070895246455245 1 0.6295084935245754 1 0.6295084935245754 1 0.8399587080020646} PREDS {{259 0 0-4747 {}}} SUCCS {{259 0 0-4749 {}}} CYCLES {}}
set a(0-4749) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 2 NAME if:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4694 XREFS 71790 LOC {1 0.596042820197859 1 0.6295084935245754 1 0.6295084935245754 1 0.7895495460593742 1 0.9999997605368635} PREDS {{258 0 0-4746 {}} {259 0 0-4748 {}}} SUCCS {{259 0 0-4750 {}} {258 0 0-4753 {}}} CYCLES {}}
set a(0-4750) {NAME slc(exs.imod) TYPE READSLICE PAR 0-4694 XREFS 71791 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-4749 {}}} SUCCS {{259 0 0-4751 {}}} CYCLES {}}
set a(0-4751) {NAME if:not TYPE NOT PAR 0-4694 XREFS 71792 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-4750 {}}} SUCCS {{259 0 0-4752 {}}} CYCLES {}}
set a(0-4752) {NAME if:xor TYPE XOR PAR 0-4694 XREFS 71793 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 2 0.07538174623091269} PREDS {{259 0 0-4751 {}}} SUCCS {{259 0 0-4753 {}}} CYCLES {}}
set a(0-4753) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4694 XREFS 71794 LOC {1 0.7560840371957982 1 0.7895497105225144 1 0.7895497105225144 1 0.9507794220478505 2 0.2366114577562487} PREDS {{258 0 0-4749 {}} {259 0 0-4752 {}}} SUCCS {{259 0 0-4754 {}} {258 0 0-4755 {}} {258 0 0-4756 {}} {258 0 0-4757 {}}} CYCLES {}}
set a(0-4754) {NAME slc(if:acc.svs) TYPE READSLICE PAR 0-4694 XREFS 71795 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{259 0 0-4753 {}}} SUCCS {{258 0 0-4758 {}}} CYCLES {}}
set a(0-4755) {NAME slc(if:acc.svs)#1 TYPE READSLICE PAR 0-4694 XREFS 71796 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-4753 {}}} SUCCS {{258 0 0-4758 {}}} CYCLES {}}
set a(0-4756) {NAME slc(if:acc.svs)#2 TYPE READSLICE PAR 0-4694 XREFS 71797 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-4753 {}}} SUCCS {{258 0 0-4758 {}}} CYCLES {}}
set a(0-4757) {NAME slc(if:acc.svs)#3 TYPE READSLICE PAR 0-4694 XREFS 71798 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-4753 {}}} SUCCS {{259 0 0-4758 {}}} CYCLES {}}
set a(0-4758) {NAME or TYPE OR PAR 0-4694 XREFS 71799 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-4756 {}} {258 0 0-4755 {}} {258 0 0-4754 {}} {259 0 0-4757 {}}} SUCCS {{258 0 0-4760 {}} {258 0 0-4763 {}}} CYCLES {}}
set a(0-4759) {NAME asn#198 TYPE ASSIGN PAR 0-4694 XREFS 71800 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-5026 {}}} SUCCS {{258 0 0-4761 {}} {256 0 0-5026 {}}} CYCLES {}}
set a(0-4760) {NAME exs TYPE SIGNEXTEND PAR 0-4694 XREFS 71801 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-4758 {}}} SUCCS {{259 0 0-4761 {}}} CYCLES {}}
set a(0-4761) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4694 XREFS 71802 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-4759 {}} {259 0 0-4760 {}}} SUCCS {{258 0 0-4842 {}} {258 0 0-4843 {}}} CYCLES {}}
set a(0-4762) {NAME asn#199 TYPE ASSIGN PAR 0-4694 XREFS 71803 LOC {1 0.23041168847941557 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{262 0 0-5027 {}}} SUCCS {{258 0 0-4764 {}} {256 0 0-5027 {}}} CYCLES {}}
set a(0-4763) {NAME exs#6 TYPE SIGNEXTEND PAR 0-4694 XREFS 71804 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 2 0.2366116381694181} PREDS {{258 0 0-4758 {}}} SUCCS {{259 0 0-4764 {}}} CYCLES {}}
set a(0-4764) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#1 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4694 XREFS 71805 LOC {1 0.9173139291343035 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.28583182949997027} PREDS {{258 0 0-4762 {}} {259 0 0-4763 {}}} SUCCS {{258 0 0-4874 {}} {258 0 0-4875 {}}} CYCLES {}}
set a(0-4765) {NAME if#1:asn TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71806 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4766 {}}} CYCLES {}}
set a(0-4766) {NAME if#1:slc(vga_xy#1) TYPE READSLICE PAR 0-4694 XREFS 71807 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4765 {}}} SUCCS {{259 0 0-4767 {}}} CYCLES {}}
set a(0-4767) {NAME asel TYPE SELECT PAR 0-4694 XREFS 71808 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4766 {}}} SUCCS {{146 0 0-4768 {}} {146 0 0-4769 {}} {146 0 0-4770 {}} {146 0 0-4771 {}} {146 0 0-4772 {}} {146 0 0-4773 {}} {146 0 0-4774 {}} {146 0 0-4775 {}} {146 0 0-4776 {}} {146 0 0-4777 {}} {146 0 0-4778 {}} {146 0 0-4779 {}} {146 0 0-4780 {}} {146 0 0-4781 {}} {146 0 0-4782 {}} {146 0 0-4783 {}} {146 0 0-4784 {}} {146 0 0-4785 {}} {146 0 0-4786 {}} {146 0 0-4787 {}} {146 0 0-4788 {}}} CYCLES {}}
set a(0-4768) {NAME if#1:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71809 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4769 {}}} CYCLES {}}
set a(0-4769) {NAME if#1:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4694 XREFS 71810 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4768 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4770) {NAME if#1:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71811 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4771 {}}} CYCLES {}}
set a(0-4771) {NAME if#1:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-4694 XREFS 71812 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4770 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4772) {NAME if#1:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71813 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4773 {}}} CYCLES {}}
set a(0-4773) {NAME if#1:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-4694 XREFS 71814 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4772 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4774) {NAME if#1:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71815 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4775 {}}} CYCLES {}}
set a(0-4775) {NAME if#1:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-4694 XREFS 71816 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4774 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4776) {NAME if#1:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71817 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4777 {}}} CYCLES {}}
set a(0-4777) {NAME if#1:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-4694 XREFS 71818 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4776 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4778) {NAME if#1:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71819 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4779 {}}} CYCLES {}}
set a(0-4779) {NAME if#1:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-4694 XREFS 71820 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4778 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4780) {NAME if#1:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71821 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4781 {}}} CYCLES {}}
set a(0-4781) {NAME if#1:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-4694 XREFS 71822 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4780 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4782) {NAME if#1:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71823 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4783 {}}} CYCLES {}}
set a(0-4783) {NAME if#1:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-4694 XREFS 71824 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4782 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4784) {NAME if#1:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71825 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4785 {}}} CYCLES {}}
set a(0-4785) {NAME if#1:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-4694 XREFS 71826 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4784 {}}} SUCCS {{258 0 0-4788 {}}} CYCLES {}}
set a(0-4786) {NAME if#1:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71827 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}}} SUCCS {{259 0 0-4787 {}}} CYCLES {}}
set a(0-4787) {NAME if#1:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-4694 XREFS 71828 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {259 0 0-4786 {}}} SUCCS {{259 0 0-4788 {}}} CYCLES {}}
set a(0-4788) {NAME aif:nor TYPE NOR PAR 0-4694 XREFS 71829 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{146 0 0-4767 {}} {258 0 0-4785 {}} {258 0 0-4783 {}} {258 0 0-4781 {}} {258 0 0-4779 {}} {258 0 0-4777 {}} {258 0 0-4775 {}} {258 0 0-4773 {}} {258 0 0-4771 {}} {258 0 0-4769 {}} {259 0 0-4787 {}}} SUCCS {{258 0 0-4810 {}}} CYCLES {}}
set a(0-4789) {NAME if#1:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71830 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4790 {}}} CYCLES {}}
set a(0-4790) {NAME if#1:slc(vga_xy#1)#20 TYPE READSLICE PAR 0-4694 XREFS 71831 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4789 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4791) {NAME if#1:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71832 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4792 {}}} CYCLES {}}
set a(0-4792) {NAME if#1:slc(vga_xy#1)#21 TYPE READSLICE PAR 0-4694 XREFS 71833 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4791 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4793) {NAME if#1:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71834 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4794 {}}} CYCLES {}}
set a(0-4794) {NAME if#1:slc(vga_xy#1)#22 TYPE READSLICE PAR 0-4694 XREFS 71835 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4793 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4795) {NAME if#1:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71836 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4796 {}}} CYCLES {}}
set a(0-4796) {NAME if#1:slc(vga_xy#1)#23 TYPE READSLICE PAR 0-4694 XREFS 71837 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4795 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4797) {NAME if#1:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71838 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4798 {}}} CYCLES {}}
set a(0-4798) {NAME if#1:slc(vga_xy#1)#24 TYPE READSLICE PAR 0-4694 XREFS 71839 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4797 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4799) {NAME if#1:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71840 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4800 {}}} CYCLES {}}
set a(0-4800) {NAME if#1:slc(vga_xy#1)#25 TYPE READSLICE PAR 0-4694 XREFS 71841 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4799 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4801) {NAME if#1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71842 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4802 {}}} CYCLES {}}
set a(0-4802) {NAME if#1:slc(vga_xy#1)#26 TYPE READSLICE PAR 0-4694 XREFS 71843 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4801 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4803) {NAME if#1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71844 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4804 {}}} CYCLES {}}
set a(0-4804) {NAME if#1:slc(vga_xy#1)#27 TYPE READSLICE PAR 0-4694 XREFS 71845 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4803 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4805) {NAME if#1:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71846 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4806 {}}} CYCLES {}}
set a(0-4806) {NAME if#1:slc(vga_xy#1)#28 TYPE READSLICE PAR 0-4694 XREFS 71847 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4805 {}}} SUCCS {{258 0 0-4809 {}}} CYCLES {}}
set a(0-4807) {NAME if#1:asn#20 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71848 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {} SUCCS {{259 0 0-4808 {}}} CYCLES {}}
set a(0-4808) {NAME if#1:slc(vga_xy#1)#29 TYPE READSLICE PAR 0-4694 XREFS 71849 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4807 {}}} SUCCS {{259 0 0-4809 {}}} CYCLES {}}
set a(0-4809) {NAME if#1:nor TYPE NOR PAR 0-4694 XREFS 71850 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-4806 {}} {258 0 0-4804 {}} {258 0 0-4802 {}} {258 0 0-4800 {}} {258 0 0-4798 {}} {258 0 0-4796 {}} {258 0 0-4794 {}} {258 0 0-4792 {}} {258 0 0-4790 {}} {259 0 0-4808 {}}} SUCCS {{259 0 0-4810 {}}} CYCLES {}}
set a(0-4810) {NAME if#1:and TYPE AND PAR 0-4694 XREFS 71851 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-4788 {}} {258 0 0-4708 {}} {259 0 0-4809 {}}} SUCCS {{258 0 0-4812 {}} {258 0 0-4816 {}} {258 0 0-4820 {}} {258 0 0-4824 {}}} CYCLES {}}
set a(0-4811) {NAME asn#200 TYPE ASSIGN PAR 0-4694 XREFS 71852 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-5028 {}}} SUCCS {{258 0 0-4814 {}} {256 0 0-5028 {}}} CYCLES {}}
set a(0-4812) {NAME not#22 TYPE NOT PAR 0-4694 XREFS 71853 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-4810 {}}} SUCCS {{259 0 0-4813 {}}} CYCLES {}}
set a(0-4813) {NAME exs#7 TYPE SIGNEXTEND PAR 0-4694 XREFS 71854 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4812 {}}} SUCCS {{259 0 0-4814 {}}} CYCLES {}}
set a(0-4814) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4694 XREFS 71855 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-4811 {}} {259 0 0-4813 {}}} SUCCS {{258 0 0-4891 {}} {258 0 0-4892 {}} {258 0 0-4893 {}} {258 0 0-4894 {}} {258 0 0-4895 {}} {258 0 0-4896 {}} {258 0 0-4897 {}} {258 0 0-4898 {}} {258 0 0-4899 {}} {258 0 0-4900 {}} {258 0 0-4908 {}}} CYCLES {}}
set a(0-4815) {NAME asn#201 TYPE ASSIGN PAR 0-4694 XREFS 71856 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-5029 {}}} SUCCS {{258 0 0-4818 {}} {256 0 0-5029 {}}} CYCLES {}}
set a(0-4816) {NAME not#23 TYPE NOT PAR 0-4694 XREFS 71857 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-4810 {}}} SUCCS {{259 0 0-4817 {}}} CYCLES {}}
set a(0-4817) {NAME exs#8 TYPE SIGNEXTEND PAR 0-4694 XREFS 71858 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4816 {}}} SUCCS {{259 0 0-4818 {}}} CYCLES {}}
set a(0-4818) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4694 XREFS 71859 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-4815 {}} {259 0 0-4817 {}}} SUCCS {{258 0 0-4881 {}} {258 0 0-4882 {}} {258 0 0-4883 {}} {258 0 0-4884 {}} {258 0 0-4885 {}} {258 0 0-4886 {}} {258 0 0-4887 {}} {258 0 0-4888 {}} {258 0 0-4889 {}} {258 0 0-4890 {}} {258 0 0-4910 {}}} CYCLES {}}
set a(0-4819) {NAME asn#202 TYPE ASSIGN PAR 0-4694 XREFS 71860 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-5030 {}}} SUCCS {{258 0 0-4822 {}} {256 0 0-5030 {}}} CYCLES {}}
set a(0-4820) {NAME not#24 TYPE NOT PAR 0-4694 XREFS 71861 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-4810 {}}} SUCCS {{259 0 0-4821 {}}} CYCLES {}}
set a(0-4821) {NAME exs#9 TYPE SIGNEXTEND PAR 0-4694 XREFS 71862 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4820 {}}} SUCCS {{259 0 0-4822 {}}} CYCLES {}}
set a(0-4822) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4694 XREFS 71863 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-4819 {}} {259 0 0-4821 {}}} SUCCS {{258 0 0-4926 {}} {258 0 0-4927 {}} {258 0 0-4928 {}} {258 0 0-4929 {}} {258 0 0-4930 {}} {258 0 0-4931 {}} {258 0 0-4932 {}} {258 0 0-4933 {}} {258 0 0-4934 {}} {258 0 0-4935 {}} {258 0 0-4943 {}}} CYCLES {}}
set a(0-4823) {NAME asn#203 TYPE ASSIGN PAR 0-4694 XREFS 71864 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{262 0 0-5031 {}}} SUCCS {{258 0 0-4826 {}} {256 0 0-5031 {}}} CYCLES {}}
set a(0-4824) {NAME not TYPE NOT PAR 0-4694 XREFS 71865 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{258 0 0-4810 {}}} SUCCS {{259 0 0-4825 {}}} CYCLES {}}
set a(0-4825) {NAME exs#10 TYPE SIGNEXTEND PAR 0-4694 XREFS 71866 LOC {1 0.0 1 0.9507796024610199 1 0.9507796024610199 2 0.6123571943821403} PREDS {{259 0 0-4824 {}}} SUCCS {{259 0 0-4826 {}}} CYCLES {}}
set a(0-4826) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 4 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-4694 XREFS 71867 LOC {1 0.4449273527536324 1 0.9507796024610199 1 0.9507796024610199 1 0.9999997937915721 2 0.6615773857126925} PREDS {{258 0 0-4823 {}} {259 0 0-4825 {}}} SUCCS {{258 0 0-4916 {}} {258 0 0-4917 {}} {258 0 0-4918 {}} {258 0 0-4919 {}} {258 0 0-4920 {}} {258 0 0-4921 {}} {258 0 0-4922 {}} {258 0 0-4923 {}} {258 0 0-4924 {}} {258 0 0-4925 {}} {258 0 0-4945 {}}} CYCLES {}}
set a(0-4827) {NAME asn#204 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71868 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7950479602476019} PREDS {} SUCCS {{259 0 0-4828 {}}} CYCLES {}}
set a(0-4828) {NAME slc(vin)#3 TYPE READSLICE PAR 0-4694 XREFS 71869 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7950479602476019} PREDS {{259 0 0-4827 {}}} SUCCS {{259 0 0-4829 {}}} CYCLES {}}
set a(0-4829) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,0,7) AREA_SCORE 8.27 QUANTITY 1 NAME if#2:acc#2 TYPE ACCU DELAY {1.09 ns} LIBRARY_DELAY {1.09 ns} PAR 0-4694 XREFS 71870 LOC {1 0.0 1 0.5634973968251302 1 0.5634973968251302 1 0.7684492487470844 1 0.9999998121695561} PREDS {{259 0 0-4828 {}}} SUCCS {{259 0 0-4830 {}}} CYCLES {}}
set a(0-4830) {NAME slc TYPE READSLICE PAR 0-4694 XREFS 71871 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{259 0 0-4829 {}}} SUCCS {{259 0 0-4831 {}} {258 0 0-4839 {}}} CYCLES {}}
set a(0-4831) {NAME asel#3 TYPE SELECT PAR 0-4694 XREFS 71872 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{259 0 0-4830 {}}} SUCCS {{146 0 0-4832 {}} {146 0 0-4833 {}} {146 0 0-4834 {}} {146 0 0-4835 {}} {146 0 0-4836 {}} {146 0 0-4837 {}} {146 0 0-4838 {}}} CYCLES {}}
set a(0-4832) {NAME asn#205 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71873 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-4831 {}}} SUCCS {{259 0 0-4833 {}}} CYCLES {}}
set a(0-4833) {NAME slc(vin)#4 TYPE READSLICE PAR 0-4694 XREFS 71874 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-4831 {}} {259 0 0-4832 {}}} SUCCS {{259 0 0-4834 {}}} CYCLES {}}
set a(0-4834) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-4694 XREFS 71875 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-4831 {}} {259 0 0-4833 {}}} SUCCS {{259 0 0-4835 {}}} CYCLES {}}
set a(0-4835) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-4694 XREFS 71876 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 2 0.05428139728593014} PREDS {{146 0 0-4831 {}} {259 0 0-4834 {}}} SUCCS {{259 0 0-4836 {}}} CYCLES {}}
set a(0-4836) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME aif#3:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-4694 XREFS 71877 LOC {1 0.20495196475240177 1 0.768449361577532 1 0.768449361577532 1 0.9999997955950702 2 0.2858318313034684} PREDS {{146 0 0-4831 {}} {259 0 0-4835 {}}} SUCCS {{259 0 0-4837 {}}} CYCLES {}}
set a(0-4837) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-4694 XREFS 71878 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-4831 {}} {259 0 0-4836 {}}} SUCCS {{259 0 0-4838 {}}} CYCLES {}}
set a(0-4838) {NAME if#2:not#1 TYPE NOT PAR 0-4694 XREFS 71879 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-4831 {}} {259 0 0-4837 {}}} SUCCS {{258 0 0-4840 {}}} CYCLES {}}
set a(0-4839) {NAME if#2:not TYPE NOT PAR 0-4694 XREFS 71880 LOC {1 0.20495196475240177 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-4830 {}}} SUCCS {{259 0 0-4840 {}}} CYCLES {}}
set a(0-4840) {NAME if#2:and TYPE AND PAR 0-4694 XREFS 71881 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-4838 {}} {258 0 0-4707 {}} {259 0 0-4839 {}}} SUCCS {{259 0 0-4841 {}} {258 0 0-4843 {}}} CYCLES {}}
set a(0-4841) {NAME asel#7 TYPE SELECT PAR 0-4694 XREFS 71882 LOC {1 0.43650252817487356 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-4840 {}}} SUCCS {{146 0 0-4842 {}}} CYCLES {}}
set a(0-4842) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#2:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4694 XREFS 71883 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 2 0.44706167223373805} PREDS {{146 0 0-4841 {}} {258 0 0-4761 {}}} SUCCS {{259 0 0-4843 {}}} CYCLES {}}
set a(0-4843) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME if#2:mux#1 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4694 XREFS 71884 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 2 0.5162435366878232} PREDS {{258 0 0-4840 {}} {258 0 0-4761 {}} {258 0 0-4706 {}} {259 0 0-4842 {}}} SUCCS {{258 0 0-4876 {}} {258 0 0-5026 {}}} CYCLES {}}
set a(0-4844) {NAME asn#206 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71885 LOC {1 0.0 1 0.20268561486571926 1 0.20268561486571926 1 0.3627563068621847} PREDS {} SUCCS {{259 0 0-4845 {}}} CYCLES {}}
set a(0-4845) {NAME slc(vin) TYPE READSLICE PAR 0-4694 XREFS 71886 LOC {1 0.0 1 0.20268561486571926 1 0.20268561486571926 1 0.3627563068621847} PREDS {{259 0 0-4844 {}}} SUCCS {{259 0 0-4846 {}}} CYCLES {}}
set a(0-4846) {NAME aif#11:not#1 TYPE NOT PAR 0-4694 XREFS 71887 LOC {1 0.0 1 0.20268561486571926 1 0.20268561486571926 1 0.3627563068621847} PREDS {{259 0 0-4845 {}}} SUCCS {{259 0 0-4847 {}}} CYCLES {}}
set a(0-4847) {NAME aif#11:conc TYPE CONCATENATE PAR 0-4694 XREFS 71888 LOC {1 0.0 1 0.20268561486571926 1 0.20268561486571926 1 0.3627563068621847} PREDS {{259 0 0-4846 {}}} SUCCS {{259 0 0-4848 {}}} CYCLES {}}
set a(0-4848) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,8,1,9) AREA_SCORE 10.00 QUANTITY 2 NAME aif#11:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-4694 XREFS 71889 LOC {1 0.0 1 0.20268561486571926 1 0.20268561486571926 1 0.4342360488832575 1 0.5943067408797229} PREDS {{259 0 0-4847 {}}} SUCCS {{259 0 0-4849 {}}} CYCLES {}}
set a(0-4849) {NAME aif#11:slc TYPE READSLICE PAR 0-4694 XREFS 71890 LOC {1 0.23155056342247185 1 0.4342361782881911 1 0.4342361782881911 1 0.5943068702846565} PREDS {{259 0 0-4848 {}}} SUCCS {{259 0 0-4850 {}} {258 0 0-4864 {}}} CYCLES {}}
set a(0-4850) {NAME asel#13 TYPE SELECT PAR 0-4694 XREFS 71891 LOC {1 0.23155056342247185 1 0.4342361782881911 1 0.4342361782881911 1 0.5943068702846565} PREDS {{259 0 0-4849 {}}} SUCCS {{146 0 0-4851 {}} {146 0 0-4852 {}} {146 0 0-4853 {}} {130 0 0-4854 {}} {130 0 0-4855 {}}} CYCLES {}}
set a(0-4851) {NAME asn#207 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71892 LOC {1 0.23155056342247185 1 0.4342361782881911 1 0.4342361782881911 1 0.5943068702846565} PREDS {{146 0 0-4850 {}}} SUCCS {{259 0 0-4852 {}}} CYCLES {}}
set a(0-4852) {NAME slc(vin)#5 TYPE READSLICE PAR 0-4694 XREFS 71893 LOC {1 0.23155056342247185 1 0.4342361782881911 1 0.4342361782881911 1 0.5943068702846565} PREDS {{146 0 0-4850 {}} {259 0 0-4851 {}}} SUCCS {{259 0 0-4853 {}}} CYCLES {}}
set a(0-4853) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,6,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#3:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-4694 XREFS 71894 LOC {1 0.23155056342247185 1 0.4342361782881911 1 0.4342361782881911 1 0.608722656733414 1 0.7687933487298793} PREDS {{146 0 0-4850 {}} {259 0 0-4852 {}}} SUCCS {{259 0 0-4854 {}}} CYCLES {}}
set a(0-4854) {NAME aif#13:slc TYPE READSLICE PAR 0-4694 XREFS 71895 LOC {1 0.4060371546981423 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{130 0 0-4850 {}} {259 0 0-4853 {}}} SUCCS {{259 0 0-4855 {}} {258 0 0-4863 {}}} CYCLES {}}
set a(0-4855) {NAME aif#13:asel TYPE SELECT PAR 0-4694 XREFS 71896 LOC {1 0.4060371546981423 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{130 0 0-4850 {}} {259 0 0-4854 {}}} SUCCS {{146 0 0-4856 {}} {146 0 0-4857 {}} {146 0 0-4858 {}} {146 0 0-4859 {}} {146 0 0-4860 {}} {146 0 0-4861 {}} {146 0 0-4862 {}}} CYCLES {}}
set a(0-4856) {NAME asn#208 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71897 LOC {1 0.4060371546981423 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-4855 {}}} SUCCS {{259 0 0-4857 {}}} CYCLES {}}
set a(0-4857) {NAME slc(vin)#1 TYPE READSLICE PAR 0-4694 XREFS 71898 LOC {1 0.4060371546981423 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-4855 {}} {259 0 0-4856 {}}} SUCCS {{259 0 0-4858 {}}} CYCLES {}}
set a(0-4858) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-4694 XREFS 71899 LOC {1 0.4060371546981423 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-4855 {}} {259 0 0-4857 {}}} SUCCS {{259 0 0-4859 {}}} CYCLES {}}
set a(0-4859) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-4694 XREFS 71900 LOC {1 0.4060371546981423 1 0.6087227695638615 1 0.6087227695638615 1 0.768793461560327} PREDS {{146 0 0-4855 {}} {259 0 0-4858 {}}} SUCCS {{259 0 0-4860 {}}} CYCLES {}}
set a(0-4860) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,9,0,9) AREA_SCORE 10.25 QUANTITY 1 NAME aif#13:aif:acc TYPE ACCU DELAY {1.23 ns} LIBRARY_DELAY {1.23 ns} PAR 0-4694 XREFS 71901 LOC {1 0.4060371546981423 1 0.6087227695638615 1 0.6087227695638615 1 0.8399290466785108 1 0.9999997386749763} PREDS {{146 0 0-4855 {}} {259 0 0-4859 {}}} SUCCS {{259 0 0-4861 {}}} CYCLES {}}
set a(0-4861) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-4694 XREFS 71902 LOC {1 0.637243618137819 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {{146 0 0-4855 {}} {259 0 0-4860 {}}} SUCCS {{259 0 0-4862 {}}} CYCLES {}}
set a(0-4862) {NAME if#3:not#1 TYPE NOT PAR 0-4694 XREFS 71903 LOC {1 0.637243618137819 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {{146 0 0-4855 {}} {259 0 0-4861 {}}} SUCCS {{258 0 0-4865 {}}} CYCLES {}}
set a(0-4863) {NAME if#3:not TYPE NOT PAR 0-4694 XREFS 71904 LOC {1 0.4060371546981423 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {{258 0 0-4854 {}}} SUCCS {{258 0 0-4865 {}}} CYCLES {}}
set a(0-4864) {NAME if#3:not#4 TYPE NOT PAR 0-4694 XREFS 71905 LOC {1 0.23155056342247185 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {{258 0 0-4849 {}}} SUCCS {{259 0 0-4865 {}}} CYCLES {}}
set a(0-4865) {NAME if#3:and#1 TYPE AND PAR 0-4694 XREFS 71906 LOC {1 0.637243618137819 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {{258 0 0-4863 {}} {258 0 0-4862 {}} {258 0 0-4705 {}} {259 0 0-4864 {}}} SUCCS {{259 0 0-4866 {}} {258 0 0-4872 {}}} CYCLES {}}
set a(0-4866) {NAME asel#17 TYPE SELECT PAR 0-4694 XREFS 71907 LOC {1 0.637243618137819 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {{259 0 0-4865 {}}} SUCCS {{146 0 0-4867 {}} {146 0 0-4868 {}} {146 0 0-4869 {}} {146 0 0-4870 {}} {146 0 0-4871 {}}} CYCLES {}}
set a(0-4867) {NAME asn#209 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71908 LOC {1 0.637243618137819 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {{146 0 0-4866 {}}} SUCCS {{259 0 0-4868 {}}} CYCLES {}}
set a(0-4868) {NAME slc(vin)#2 TYPE READSLICE PAR 0-4694 XREFS 71909 LOC {1 0.637243618137819 1 0.8399292330035384 1 0.8399292330035384 2 0.12576126871193657} PREDS {{146 0 0-4866 {}} {259 0 0-4867 {}}} SUCCS {{259 0 0-4869 {}}} CYCLES {}}
set a(0-4869) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,6,1,7) AREA_SCORE 7.00 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-4694 XREFS 71910 LOC {1 0.637243618137819 1 0.8399292330035384 1 0.8399292330035384 1 0.9999997702309188 2 0.285831805939317} PREDS {{146 0 0-4866 {}} {259 0 0-4868 {}}} SUCCS {{259 0 0-4870 {}}} CYCLES {}}
set a(0-4870) {NAME aif#17:slc TYPE READSLICE PAR 0-4694 XREFS 71911 LOC {1 0.7973143101342844 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-4866 {}} {259 0 0-4869 {}}} SUCCS {{259 0 0-4871 {}}} CYCLES {}}
set a(0-4871) {NAME if#3:not#2 TYPE NOT PAR 0-4694 XREFS 71912 LOC {1 0.7973143101342844 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{146 0 0-4866 {}} {259 0 0-4870 {}}} SUCCS {{259 0 0-4872 {}}} CYCLES {}}
set a(0-4872) {NAME if#3:and#2 TYPE AND PAR 0-4694 XREFS 71913 LOC {1 0.7973143101342844 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{258 0 0-4865 {}} {258 0 0-4704 {}} {259 0 0-4871 {}}} SUCCS {{259 0 0-4873 {}} {258 0 0-4875 {}}} CYCLES {}}
set a(0-4873) {NAME sel#3 TYPE SELECT PAR 0-4694 XREFS 71914 LOC {1 0.7973143101342844 1 0.9999999250000037 1 0.9999999250000037 2 0.285831960708402} PREDS {{259 0 0-4872 {}}} SUCCS {{146 0 0-4874 {}}} CYCLES {}}
set a(0-4874) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,2,1,4) AREA_SCORE 5.00 QUANTITY 3 NAME if#3:acc TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-4694 XREFS 71915 LOC {2 0.0 2 0.027898498605075067 2 0.027898498605075067 2 0.1891282101304111 2 0.44706167223373805} PREDS {{146 0 0-4873 {}} {258 0 0-4764 {}}} SUCCS {{259 0 0-4875 {}}} CYCLES {}}
set a(0-4875) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 2 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4694 XREFS 71916 LOC {2 0.16122989193850543 2 0.18912839054358047 2 0.18912839054358047 2 0.2583100745844963 2 0.5162435366878232} PREDS {{258 0 0-4872 {}} {258 0 0-4764 {}} {258 0 0-4703 {}} {259 0 0-4874 {}}} SUCCS {{258 0 0-4911 {}} {258 0 0-5027 {}}} CYCLES {}}
set a(0-4876) {NAME not#2 TYPE NOT PAR 0-4694 XREFS 71917 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{258 0 0-4843 {}}} SUCCS {{259 0 0-4877 {}}} CYCLES {}}
set a(0-4877) {NAME conc TYPE CONCATENATE PAR 0-4694 XREFS 71918 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{259 0 0-4876 {}}} SUCCS {{259 0 0-4878 {}}} CYCLES {}}
set a(0-4878) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4694 XREFS 71919 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 2 0.6615773954119385} PREDS {{259 0 0-4877 {}}} SUCCS {{259 0 0-4879 {}}} CYCLES {}}
set a(0-4879) {NAME slc#2 TYPE READSLICE PAR 0-4694 XREFS 71920 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-4878 {}}} SUCCS {{259 0 0-4880 {}} {258 0 0-4907 {}} {258 0 0-4909 {}}} CYCLES {}}
set a(0-4880) {NAME sel#4 TYPE SELECT PAR 0-4694 XREFS 71921 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-4879 {}}} SUCCS {{146 0 0-4881 {}} {146 0 0-4882 {}} {146 0 0-4883 {}} {146 0 0-4884 {}} {146 0 0-4885 {}} {146 0 0-4886 {}} {146 0 0-4887 {}} {146 0 0-4888 {}} {146 0 0-4889 {}} {146 0 0-4890 {}} {146 0 0-4891 {}} {146 0 0-4892 {}} {146 0 0-4893 {}} {146 0 0-4894 {}} {146 0 0-4895 {}} {146 0 0-4896 {}} {146 0 0-4897 {}} {146 0 0-4898 {}} {146 0 0-4899 {}} {146 0 0-4900 {}} {130 0 0-4901 {}} {130 0 0-4902 {}}} CYCLES {}}
set a(0-4881) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-4694 XREFS 71922 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4882) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-4694 XREFS 71923 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4883) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-4694 XREFS 71924 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4884) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-4694 XREFS 71925 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4885) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-4694 XREFS 71926 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4886) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-4694 XREFS 71927 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4887) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-4694 XREFS 71928 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4888) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-4694 XREFS 71929 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4889) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-4694 XREFS 71930 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4890) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-4694 XREFS 71931 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4818 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4891) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4694 XREFS 71932 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4892) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4694 XREFS 71933 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4893) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4694 XREFS 71934 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4894) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4694 XREFS 71935 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4895) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4694 XREFS 71936 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4896) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4694 XREFS 71937 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4897) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4694 XREFS 71938 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4898) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4694 XREFS 71939 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4899) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4694 XREFS 71940 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{258 0 0-4901 {}}} CYCLES {}}
set a(0-4900) {NAME if#4:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4694 XREFS 71941 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4880 {}} {258 0 0-4814 {}}} SUCCS {{259 0 0-4901 {}}} CYCLES {}}
set a(0-4901) {NAME if#4:if:nor TYPE NOR PAR 0-4694 XREFS 71942 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-4880 {}} {258 0 0-4899 {}} {258 0 0-4898 {}} {258 0 0-4897 {}} {258 0 0-4896 {}} {258 0 0-4895 {}} {258 0 0-4894 {}} {258 0 0-4893 {}} {258 0 0-4892 {}} {258 0 0-4891 {}} {258 0 0-4890 {}} {258 0 0-4889 {}} {258 0 0-4888 {}} {258 0 0-4887 {}} {258 0 0-4886 {}} {258 0 0-4885 {}} {258 0 0-4884 {}} {258 0 0-4883 {}} {258 0 0-4882 {}} {258 0 0-4881 {}} {259 0 0-4900 {}}} SUCCS {{259 0 0-4902 {}} {258 0 0-4907 {}} {258 0 0-4909 {}}} CYCLES {}}
set a(0-4902) {NAME if#4:sel TYPE SELECT PAR 0-4694 XREFS 71943 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-4880 {}} {259 0 0-4901 {}}} SUCCS {{146 0 0-4903 {}} {146 0 0-4904 {}} {146 0 0-4905 {}} {146 0 0-4906 {}}} CYCLES {}}
set a(0-4903) {NAME asn#210 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71944 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4902 {}}} SUCCS {{259 0 0-4904 {}}} CYCLES {}}
set a(0-4904) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-4694 XREFS 71945 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4902 {}} {259 0 0-4903 {}}} SUCCS {{258 0 0-4908 {}}} CYCLES {}}
set a(0-4905) {NAME asn#211 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71946 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-4902 {}}} SUCCS {{259 0 0-4906 {}}} CYCLES {}}
set a(0-4906) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-4694 XREFS 71947 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-4902 {}} {259 0 0-4905 {}}} SUCCS {{258 0 0-4910 {}}} CYCLES {}}
set a(0-4907) {NAME and#6 TYPE AND PAR 0-4694 XREFS 71948 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{258 0 0-4879 {}} {258 0 0-4901 {}}} SUCCS {{259 0 0-4908 {}}} CYCLES {}}
set a(0-4908) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4694 XREFS 71949 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 2 0.7307592009620401} PREDS {{258 0 0-4814 {}} {258 0 0-4904 {}} {258 0 0-4702 {}} {259 0 0-4907 {}}} SUCCS {{258 0 0-4949 {}} {258 0 0-5028 {}}} CYCLES {}}
set a(0-4909) {NAME and#7 TYPE AND PAR 0-4694 XREFS 71950 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.40364405481779725} PREDS {{258 0 0-4879 {}} {258 0 0-4901 {}}} SUCCS {{259 0 0-4910 {}}} CYCLES {}}
set a(0-4910) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4694 XREFS 71951 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.47282573885871304} PREDS {{258 0 0-4818 {}} {258 0 0-4906 {}} {258 0 0-4701 {}} {259 0 0-4909 {}}} SUCCS {{258 0 0-4975 {}} {258 0 0-5029 {}}} CYCLES {}}
set a(0-4911) {NAME not#3 TYPE NOT PAR 0-4694 XREFS 71952 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{258 0 0-4875 {}}} SUCCS {{259 0 0-4912 {}}} CYCLES {}}
set a(0-4912) {NAME conc#1 TYPE CONCATENATE PAR 0-4694 XREFS 71953 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.5162436491878176} PREDS {{259 0 0-4911 {}}} SUCCS {{259 0 0-4913 {}}} CYCLES {}}
set a(0-4913) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 5 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-4694 XREFS 71954 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 2 0.40364393330861154 2 0.6615773954119385} PREDS {{259 0 0-4912 {}}} SUCCS {{259 0 0-4914 {}}} CYCLES {}}
set a(0-4914) {NAME slc#3 TYPE READSLICE PAR 0-4694 XREFS 71955 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-4913 {}}} SUCCS {{259 0 0-4915 {}} {258 0 0-4942 {}} {258 0 0-4944 {}}} CYCLES {}}
set a(0-4915) {NAME sel#6 TYPE SELECT PAR 0-4694 XREFS 71956 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{259 0 0-4914 {}}} SUCCS {{146 0 0-4916 {}} {146 0 0-4917 {}} {146 0 0-4918 {}} {146 0 0-4919 {}} {146 0 0-4920 {}} {146 0 0-4921 {}} {146 0 0-4922 {}} {146 0 0-4923 {}} {146 0 0-4924 {}} {146 0 0-4925 {}} {146 0 0-4926 {}} {146 0 0-4927 {}} {146 0 0-4928 {}} {146 0 0-4929 {}} {146 0 0-4930 {}} {146 0 0-4931 {}} {146 0 0-4932 {}} {146 0 0-4933 {}} {146 0 0-4934 {}} {146 0 0-4935 {}} {130 0 0-4936 {}} {130 0 0-4937 {}}} CYCLES {}}
set a(0-4916) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-4694 XREFS 71957 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4917) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-4694 XREFS 71958 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4918) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-4694 XREFS 71959 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4919) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-4694 XREFS 71960 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4920) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-4694 XREFS 71961 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4921) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-4694 XREFS 71962 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4922) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-4694 XREFS 71963 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4923) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-4694 XREFS 71964 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4924) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-4694 XREFS 71965 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4925) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-4694 XREFS 71966 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4826 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4926) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-4694 XREFS 71967 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4927) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-4694 XREFS 71968 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4928) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-4694 XREFS 71969 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4929) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-4694 XREFS 71970 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4930) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-4694 XREFS 71971 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4931) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-4694 XREFS 71972 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4932) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-4694 XREFS 71973 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4933) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-4694 XREFS 71974 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4934) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-4694 XREFS 71975 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{258 0 0-4936 {}}} CYCLES {}}
set a(0-4935) {NAME if#6:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-4694 XREFS 71976 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4915 {}} {258 0 0-4822 {}}} SUCCS {{259 0 0-4936 {}}} CYCLES {}}
set a(0-4936) {NAME if#6:if:nor TYPE NOR PAR 0-4694 XREFS 71977 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-4915 {}} {258 0 0-4934 {}} {258 0 0-4933 {}} {258 0 0-4932 {}} {258 0 0-4931 {}} {258 0 0-4930 {}} {258 0 0-4929 {}} {258 0 0-4928 {}} {258 0 0-4927 {}} {258 0 0-4926 {}} {258 0 0-4925 {}} {258 0 0-4924 {}} {258 0 0-4923 {}} {258 0 0-4922 {}} {258 0 0-4921 {}} {258 0 0-4920 {}} {258 0 0-4919 {}} {258 0 0-4918 {}} {258 0 0-4917 {}} {258 0 0-4916 {}} {259 0 0-4935 {}}} SUCCS {{259 0 0-4937 {}} {258 0 0-4942 {}} {258 0 0-4944 {}}} CYCLES {}}
set a(0-4937) {NAME if#6:sel TYPE SELECT PAR 0-4694 XREFS 71978 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{130 0 0-4915 {}} {259 0 0-4936 {}}} SUCCS {{146 0 0-4938 {}} {146 0 0-4939 {}} {146 0 0-4940 {}} {146 0 0-4941 {}}} CYCLES {}}
set a(0-4938) {NAME asn#212 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71979 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4937 {}}} SUCCS {{259 0 0-4939 {}}} CYCLES {}}
set a(0-4939) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-4694 XREFS 71980 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{146 0 0-4937 {}} {259 0 0-4938 {}}} SUCCS {{258 0 0-4943 {}}} CYCLES {}}
set a(0-4940) {NAME asn#213 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71981 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-4937 {}}} SUCCS {{259 0 0-4941 {}}} CYCLES {}}
set a(0-4941) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-4694 XREFS 71982 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 3 0.40364405481779725} PREDS {{146 0 0-4937 {}} {259 0 0-4940 {}}} SUCCS {{258 0 0-4945 {}}} CYCLES {}}
set a(0-4942) {NAME and#8 TYPE AND PAR 0-4694 XREFS 71983 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.6615775169211242} PREDS {{258 0 0-4914 {}} {258 0 0-4936 {}}} SUCCS {{259 0 0-4943 {}}} CYCLES {}}
set a(0-4943) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4694 XREFS 71984 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 2 0.47282573885871304 2 0.7307592009620401} PREDS {{258 0 0-4822 {}} {258 0 0-4939 {}} {258 0 0-4700 {}} {259 0 0-4942 {}}} SUCCS {{258 0 0-4956 {}} {258 0 0-5030 {}}} CYCLES {}}
set a(0-4944) {NAME and#9 TYPE AND PAR 0-4694 XREFS 71985 LOC {2 0.3757455562127222 2 0.40364405481779725 2 0.40364405481779725 3 0.40364405481779725} PREDS {{258 0 0-4914 {}} {258 0 0-4936 {}}} SUCCS {{259 0 0-4945 {}}} CYCLES {}}
set a(0-4945) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-4694 XREFS 71986 LOC {2 0.3757455562127222 2 0.8815978059201097 2 0.8815978059201097 2 0.9507794899610256 3 0.47282573885871304} PREDS {{258 0 0-4826 {}} {258 0 0-4941 {}} {258 0 0-4699 {}} {259 0 0-4944 {}}} SUCCS {{258 0 0-5002 {}} {258 0 0-5031 {}}} CYCLES {}}
set a(0-4946) {NAME asn#214 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71987 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-4947 {}}} CYCLES {}}
set a(0-4947) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-4694 XREFS 71988 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-4946 {}}} SUCCS {{259 0 0-4948 {}}} CYCLES {}}
set a(0-4948) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-4694 XREFS 71989 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-4947 {}}} SUCCS {{258 0 0-4951 {}}} CYCLES {}}
set a(0-4949) {NAME deltax_square_red:not TYPE NOT PAR 0-4694 XREFS 71990 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{258 0 0-4908 {}}} SUCCS {{259 0 0-4950 {}}} CYCLES {}}
set a(0-4950) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-4694 XREFS 71991 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-4949 {}}} SUCCS {{259 0 0-4951 {}}} CYCLES {}}
set a(0-4951) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4694 XREFS 71992 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 2 0.999999794937716} PREDS {{258 0 0-4948 {}} {259 0 0-4950 {}}} SUCCS {{259 0 0-4952 {}}} CYCLES {}}
set a(0-4952) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-4694 XREFS 71993 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-4951 {}}} SUCCS {{258 0 0-4960 {}} {258 0 0-4962 {}} {258 0 0-4968 {}}} CYCLES {}}
set a(0-4953) {NAME asn#215 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 71994 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {} SUCCS {{259 0 0-4954 {}}} CYCLES {}}
set a(0-4954) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-4694 XREFS 71995 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-4953 {}}} SUCCS {{259 0 0-4955 {}}} CYCLES {}}
set a(0-4955) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-4694 XREFS 71996 LOC {1 0.0 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-4954 {}}} SUCCS {{258 0 0-4958 {}}} CYCLES {}}
set a(0-4956) {NAME deltax_square_blue:not TYPE NOT PAR 0-4694 XREFS 71997 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{258 0 0-4943 {}}} SUCCS {{259 0 0-4957 {}}} CYCLES {}}
set a(0-4957) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-4694 XREFS 71998 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.7307593134620344} PREDS {{259 0 0-4956 {}}} SUCCS {{259 0 0-4958 {}}} CYCLES {}}
set a(0-4958) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4694 XREFS 71999 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 2 0.742066332834389 2 0.999999794937716} PREDS {{258 0 0-4955 {}} {259 0 0-4957 {}}} SUCCS {{259 0 0-4959 {}}} CYCLES {}}
set a(0-4959) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-4694 XREFS 72000 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-4958 {}}} SUCCS {{258 0 0-4987 {}} {258 0 0-4989 {}} {258 0 0-4995 {}}} CYCLES {}}
set a(0-4960) {NAME slc#8 TYPE READSLICE PAR 0-4694 XREFS 72001 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{258 0 0-4952 {}}} SUCCS {{259 0 0-4961 {}}} CYCLES {}}
set a(0-4961) {NAME asel#39 TYPE SELECT PAR 0-4694 XREFS 72002 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-4960 {}}} SUCCS {{146 0 0-4962 {}} {146 0 0-4963 {}} {146 0 0-4964 {}} {146 0 0-4965 {}} {146 0 0-4966 {}} {146 0 0-4967 {}}} CYCLES {}}
set a(0-4962) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-4694 XREFS 72003 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-4961 {}} {258 0 0-4952 {}}} SUCCS {{259 0 0-4963 {}}} CYCLES {}}
set a(0-4963) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-4694 XREFS 72004 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-4961 {}} {259 0 0-4962 {}}} SUCCS {{259 0 0-4964 {}}} CYCLES {}}
set a(0-4964) {NAME if#12:conc TYPE CONCATENATE PAR 0-4694 XREFS 72005 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-4961 {}} {259 0 0-4963 {}}} SUCCS {{259 0 0-4965 {}}} CYCLES {}}
set a(0-4965) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#39:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-4694 XREFS 72006 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 3 0.47282571171995413} PREDS {{146 0 0-4961 {}} {259 0 0-4964 {}}} SUCCS {{259 0 0-4966 {}}} CYCLES {}}
set a(0-4966) {NAME aif#39:slc TYPE READSLICE PAR 0-4694 XREFS 72007 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-4961 {}} {259 0 0-4965 {}}} SUCCS {{259 0 0-4967 {}}} CYCLES {}}
set a(0-4967) {NAME if#12:not TYPE NOT PAR 0-4694 XREFS 72008 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-4961 {}} {259 0 0-4966 {}}} SUCCS {{258 0 0-4970 {}}} CYCLES {}}
set a(0-4968) {NAME slc#6 TYPE READSLICE PAR 0-4694 XREFS 72009 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.47282585135870747} PREDS {{258 0 0-4952 {}}} SUCCS {{259 0 0-4969 {}}} CYCLES {}}
set a(0-4969) {NAME if#12:not#2 TYPE NOT PAR 0-4694 XREFS 72010 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-4968 {}}} SUCCS {{259 0 0-4970 {}}} CYCLES {}}
set a(0-4970) {NAME if#12:and TYPE AND PAR 0-4694 XREFS 72011 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{258 0 0-4967 {}} {258 0 0-4698 {}} {259 0 0-4969 {}}} SUCCS {{259 0 0-4971 {}} {258 0 0-5021 {}}} CYCLES {}}
set a(0-4971) {NAME asel#41 TYPE SELECT PAR 0-4694 XREFS 72012 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-4970 {}}} SUCCS {{146 0 0-4972 {}} {146 0 0-4973 {}} {146 0 0-4974 {}} {146 0 0-4975 {}} {146 0 0-4976 {}} {146 0 0-4977 {}} {130 0 0-4978 {}} {146 0 0-4979 {}} {130 0 0-4980 {}}} CYCLES {}}
set a(0-4972) {NAME asn#216 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 72013 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4971 {}}} SUCCS {{259 0 0-4973 {}}} CYCLES {}}
set a(0-4973) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-4694 XREFS 72014 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4971 {}} {259 0 0-4972 {}}} SUCCS {{259 0 0-4974 {}}} CYCLES {}}
set a(0-4974) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-4694 XREFS 72015 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4971 {}} {259 0 0-4973 {}}} SUCCS {{258 0 0-4977 {}}} CYCLES {}}
set a(0-4975) {NAME deltay_square_red:not TYPE NOT PAR 0-4694 XREFS 72016 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4971 {}} {258 0 0-4910 {}}} SUCCS {{259 0 0-4976 {}}} CYCLES {}}
set a(0-4976) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-4694 XREFS 72017 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4971 {}} {259 0 0-4975 {}}} SUCCS {{259 0 0-4977 {}}} CYCLES {}}
set a(0-4977) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4694 XREFS 72018 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.742066332834389} PREDS {{146 0 0-4971 {}} {258 0 0-4974 {}} {259 0 0-4976 {}}} SUCCS {{259 0 0-4978 {}}} CYCLES {}}
set a(0-4978) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-4694 XREFS 72019 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-4971 {}} {259 0 0-4977 {}}} SUCCS {{259 0 0-4979 {}} {258 0 0-4981 {}} {258 0 0-5018 {}}} CYCLES {}}
set a(0-4979) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-4694 XREFS 72020 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-4971 {}} {259 0 0-4978 {}}} SUCCS {{259 0 0-4980 {}}} CYCLES {}}
set a(0-4980) {NAME aif#41:asel TYPE SELECT PAR 0-4694 XREFS 72021 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-4971 {}} {259 0 0-4979 {}}} SUCCS {{146 0 0-4981 {}} {146 0 0-4982 {}} {146 0 0-4983 {}} {146 0 0-4984 {}} {146 0 0-4985 {}} {146 0 0-4986 {}}} CYCLES {}}
set a(0-4981) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-4694 XREFS 72022 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-4980 {}} {258 0 0-4978 {}}} SUCCS {{259 0 0-4982 {}}} CYCLES {}}
set a(0-4982) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-4694 XREFS 72023 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-4980 {}} {259 0 0-4981 {}}} SUCCS {{259 0 0-4983 {}}} CYCLES {}}
set a(0-4983) {NAME if#12:conc#1 TYPE CONCATENATE PAR 0-4694 XREFS 72024 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-4980 {}} {259 0 0-4982 {}}} SUCCS {{259 0 0-4984 {}}} CYCLES {}}
set a(0-4984) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#41:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-4694 XREFS 72025 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 3 0.9999997853612504} PREDS {{146 0 0-4980 {}} {259 0 0-4983 {}}} SUCCS {{259 0 0-4985 {}}} CYCLES {}}
set a(0-4985) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-4694 XREFS 72026 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-4980 {}} {259 0 0-4984 {}}} SUCCS {{259 0 0-4986 {}}} CYCLES {}}
set a(0-4986) {NAME if#12:not#1 TYPE NOT PAR 0-4694 XREFS 72027 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-4980 {}} {259 0 0-4985 {}}} SUCCS {{258 0 0-5021 {}}} CYCLES {}}
set a(0-4987) {NAME slc#9 TYPE READSLICE PAR 0-4694 XREFS 72028 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{258 0 0-4959 {}}} SUCCS {{259 0 0-4988 {}}} CYCLES {}}
set a(0-4988) {NAME asel#45 TYPE SELECT PAR 0-4694 XREFS 72029 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{259 0 0-4987 {}}} SUCCS {{146 0 0-4989 {}} {146 0 0-4990 {}} {146 0 0-4991 {}} {146 0 0-4992 {}} {146 0 0-4993 {}} {146 0 0-4994 {}}} CYCLES {}}
set a(0-4989) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-4694 XREFS 72030 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-4988 {}} {258 0 0-4959 {}}} SUCCS {{259 0 0-4990 {}}} CYCLES {}}
set a(0-4990) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-4694 XREFS 72031 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-4988 {}} {259 0 0-4989 {}}} SUCCS {{259 0 0-4991 {}}} CYCLES {}}
set a(0-4991) {NAME if#13:conc TYPE CONCATENATE PAR 0-4694 XREFS 72032 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.21489238925538054} PREDS {{146 0 0-4988 {}} {259 0 0-4990 {}}} SUCCS {{259 0 0-4992 {}}} CYCLES {}}
set a(0-4992) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#45:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-4694 XREFS 72033 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 2 0.9999997853612504 3 0.47282571171995413} PREDS {{146 0 0-4988 {}} {259 0 0-4991 {}}} SUCCS {{259 0 0-4993 {}}} CYCLES {}}
set a(0-4993) {NAME aif#45:slc TYPE READSLICE PAR 0-4694 XREFS 72034 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-4988 {}} {259 0 0-4992 {}}} SUCCS {{259 0 0-4994 {}}} CYCLES {}}
set a(0-4994) {NAME if#13:not TYPE NOT PAR 0-4694 XREFS 72035 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{146 0 0-4988 {}} {259 0 0-4993 {}}} SUCCS {{258 0 0-4997 {}}} CYCLES {}}
set a(0-4995) {NAME slc#7 TYPE READSLICE PAR 0-4694 XREFS 72036 LOC {2 0.7141679642916018 2 0.7420664628966769 2 0.7420664628966769 3 0.47282585135870747} PREDS {{258 0 0-4959 {}}} SUCCS {{259 0 0-4996 {}}} CYCLES {}}
set a(0-4996) {NAME if#13:not#2 TYPE NOT PAR 0-4694 XREFS 72037 LOC {2 0.7141679642916018 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-4995 {}}} SUCCS {{259 0 0-4997 {}}} CYCLES {}}
set a(0-4997) {NAME if#13:and TYPE AND PAR 0-4694 XREFS 72038 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{258 0 0-4994 {}} {258 0 0-4696 {}} {259 0 0-4996 {}}} SUCCS {{259 0 0-4998 {}} {258 0 0-5016 {}}} CYCLES {}}
set a(0-4998) {NAME asel#47 TYPE SELECT PAR 0-4694 XREFS 72039 LOC {2 0.9721014263949288 2 0.9999999250000037 2 0.9999999250000037 3 0.47282585135870747} PREDS {{259 0 0-4997 {}}} SUCCS {{146 0 0-4999 {}} {146 0 0-5000 {}} {146 0 0-5001 {}} {146 0 0-5002 {}} {146 0 0-5003 {}} {146 0 0-5004 {}} {130 0 0-5005 {}} {146 0 0-5006 {}} {130 0 0-5007 {}}} CYCLES {}}
set a(0-4999) {NAME asn#217 TYPE {I/O_READ SIGNAL} PAR 0-4694 XREFS 72040 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4998 {}}} SUCCS {{259 0 0-5000 {}}} CYCLES {}}
set a(0-5000) {NAME slc(vga_xy#1)#1 TYPE READSLICE PAR 0-4694 XREFS 72041 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4998 {}} {259 0 0-4999 {}}} SUCCS {{259 0 0-5001 {}}} CYCLES {}}
set a(0-5001) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-4694 XREFS 72042 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4998 {}} {259 0 0-5000 {}}} SUCCS {{258 0 0-5004 {}}} CYCLES {}}
set a(0-5002) {NAME deltay_square_blue:not TYPE NOT PAR 0-4694 XREFS 72043 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4998 {}} {258 0 0-4945 {}}} SUCCS {{259 0 0-5003 {}}} CYCLES {}}
set a(0-5003) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-4694 XREFS 72044 LOC {2 0.9721014263949288 3 0.47282585135870747 3 0.47282585135870747 3 0.47282585135870747} PREDS {{146 0 0-4998 {}} {259 0 0-5002 {}}} SUCCS {{259 0 0-5004 {}}} CYCLES {}}
set a(0-5004) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,11,0,12) AREA_SCORE 13.23 QUANTITY 4 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.44 ns} LIBRARY_DELAY {1.44 ns} PAR 0-4694 XREFS 72045 LOC {3 0.0 3 0.47282585135870747 3 0.47282585135870747 3 0.742066332834389 3 0.742066332834389} PREDS {{146 0 0-4998 {}} {258 0 0-5001 {}} {259 0 0-5003 {}}} SUCCS {{259 0 0-5005 {}}} CYCLES {}}
set a(0-5005) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-4694 XREFS 72046 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-4998 {}} {259 0 0-5004 {}}} SUCCS {{259 0 0-5006 {}} {258 0 0-5008 {}} {258 0 0-5014 {}}} CYCLES {}}
set a(0-5006) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-4694 XREFS 72047 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-4998 {}} {259 0 0-5005 {}}} SUCCS {{259 0 0-5007 {}}} CYCLES {}}
set a(0-5007) {NAME aif#47:asel TYPE SELECT PAR 0-4694 XREFS 72048 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{130 0 0-4998 {}} {259 0 0-5006 {}}} SUCCS {{146 0 0-5008 {}} {146 0 0-5009 {}} {146 0 0-5010 {}} {146 0 0-5011 {}} {146 0 0-5012 {}} {146 0 0-5013 {}}} CYCLES {}}
set a(0-5008) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-4694 XREFS 72049 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-5007 {}} {258 0 0-5005 {}}} SUCCS {{259 0 0-5009 {}}} CYCLES {}}
set a(0-5009) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-4694 XREFS 72050 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-5007 {}} {259 0 0-5008 {}}} SUCCS {{259 0 0-5010 {}}} CYCLES {}}
set a(0-5010) {NAME if#13:conc#1 TYPE CONCATENATE PAR 0-4694 XREFS 72051 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.7420664628966769} PREDS {{146 0 0-5007 {}} {259 0 0-5009 {}}} SUCCS {{259 0 0-5011 {}}} CYCLES {}}
set a(0-5011) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,7,1,11) AREA_SCORE 12.00 QUANTITY 4 NAME aif#47:aif:acc TYPE ACCU DELAY {1.38 ns} LIBRARY_DELAY {1.38 ns} PAR 0-4694 XREFS 72052 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999997853612504 3 0.9999997853612504} PREDS {{146 0 0-5007 {}} {259 0 0-5010 {}}} SUCCS {{259 0 0-5012 {}}} CYCLES {}}
set a(0-5012) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-4694 XREFS 72053 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-5007 {}} {259 0 0-5011 {}}} SUCCS {{259 0 0-5013 {}}} CYCLES {}}
set a(0-5013) {NAME if#13:not#1 TYPE NOT PAR 0-4694 XREFS 72054 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{146 0 0-5007 {}} {259 0 0-5012 {}}} SUCCS {{258 0 0-5016 {}}} CYCLES {}}
set a(0-5014) {NAME aif#47:slc TYPE READSLICE PAR 0-4694 XREFS 72055 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999999250000037} PREDS {{258 0 0-5005 {}}} SUCCS {{259 0 0-5015 {}}} CYCLES {}}
set a(0-5015) {NAME if#13:not#3 TYPE NOT PAR 0-4694 XREFS 72056 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-5014 {}}} SUCCS {{259 0 0-5016 {}}} CYCLES {}}
set a(0-5016) {NAME if#13:and#2 TYPE AND PAR 0-4694 XREFS 72057 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-4997 {}} {258 0 0-5013 {}} {258 0 0-4695 {}} {259 0 0-5015 {}}} SUCCS {{258 0 0-5020 {}} {258 0 0-5023 {}}} CYCLES {}}
set a(0-5017) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,8) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4694 XREFS 72058 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-5017 {}} {80 0 0-5025 {}}} SUCCS {{260 0 0-5017 {}} {80 0 0-5025 {}}} CYCLES {}}
set a(0-5018) {NAME aif#41:slc TYPE READSLICE PAR 0-4694 XREFS 72059 LOC {3 0.2692406115379694 3 0.7420664628966769 3 0.7420664628966769 3 0.9999999250000037} PREDS {{258 0 0-4978 {}}} SUCCS {{259 0 0-5019 {}}} CYCLES {}}
set a(0-5019) {NAME if#12:not#3 TYPE NOT PAR 0-4694 XREFS 72060 LOC {3 0.2692406115379694 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-5018 {}}} SUCCS {{258 0 0-5021 {}}} CYCLES {}}
set a(0-5020) {NAME not#17 TYPE NOT PAR 0-4694 XREFS 72061 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-5016 {}}} SUCCS {{259 0 0-5021 {}}} CYCLES {}}
set a(0-5021) {NAME and#10 TYPE AND PAR 0-4694 XREFS 72062 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-4970 {}} {258 0 0-5019 {}} {258 0 0-4986 {}} {258 0 0-4697 {}} {259 0 0-5020 {}}} SUCCS {{259 0 0-5022 {}}} CYCLES {}}
set a(0-5022) {NAME exs#4 TYPE SIGNEXTEND PAR 0-4694 XREFS 72063 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{259 0 0-5021 {}}} SUCCS {{258 0 0-5024 {}}} CYCLES {}}
set a(0-5023) {NAME exs#2 TYPE SIGNEXTEND PAR 0-4694 XREFS 72064 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-5016 {}}} SUCCS {{259 0 0-5024 {}}} CYCLES {}}
set a(0-5024) {NAME conc#18 TYPE CONCATENATE PAR 0-4694 XREFS 72065 LOC {3 0.5271740736412963 3 0.9999999250000037 3 0.9999999250000037 3 0.9999999250000037} PREDS {{258 0 0-5022 {}} {259 0 0-5023 {}}} SUCCS {{259 0 0-5025 {}}} CYCLES {}}
set a(0-5025) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-4694 XREFS 72066 LOC {3 1.0 3 1.0 3 1.0 4 0.0 3 0.9999} PREDS {{260 0 0-5025 {}} {80 0 0-5017 {}} {259 0 0-5024 {}}} SUCCS {{80 0 0-5017 {}} {260 0 0-5025 {}}} CYCLES {}}
set a(0-5026) {NAME vin:asn(acc#8(0).sva) TYPE ASSIGN PAR 0-4694 XREFS 72067 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.2366116381694181} PREDS {{260 0 0-5026 {}} {256 0 0-4759 {}} {258 0 0-4843 {}}} SUCCS {{262 0 0-4759 {}} {260 0 0-5026 {}}} CYCLES {}}
set a(0-5027) {NAME vin:asn(acc#8(1).sva) TYPE ASSIGN PAR 0-4694 XREFS 72068 LOC {2 0.23041168847941557 2 0.25831018708449066 2 0.25831018708449066 3 0.2366116381694181} PREDS {{260 0 0-5027 {}} {256 0 0-4762 {}} {258 0 0-4875 {}}} SUCCS {{262 0 0-4762 {}} {260 0 0-5027 {}}} CYCLES {}}
set a(0-5028) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-4694 XREFS 72069 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.6123571943821403} PREDS {{260 0 0-5028 {}} {256 0 0-4811 {}} {258 0 0-4908 {}}} SUCCS {{262 0 0-4811 {}} {260 0 0-5028 {}}} CYCLES {}}
set a(0-5029) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-4694 XREFS 72070 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-5029 {}} {256 0 0-4815 {}} {258 0 0-4910 {}}} SUCCS {{262 0 0-4815 {}} {260 0 0-5029 {}}} CYCLES {}}
set a(0-5030) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-4694 XREFS 72071 LOC {2 0.4449273527536324 2 0.47282585135870747 2 0.47282585135870747 3 0.6123571943821403} PREDS {{260 0 0-5030 {}} {256 0 0-4819 {}} {258 0 0-4943 {}}} SUCCS {{262 0 0-4819 {}} {260 0 0-5030 {}}} CYCLES {}}
set a(0-5031) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-4694 XREFS 72072 LOC {2 0.4449273527536324 2 0.9507796024610199 2 0.9507796024610199 3 0.6123571943821403} PREDS {{260 0 0-5031 {}} {256 0 0-4823 {}} {258 0 0-4945 {}}} SUCCS {{262 0 0-4823 {}} {260 0 0-5031 {}}} CYCLES {}}
set a(0-4694) {CHI {0-4695 0-4696 0-4697 0-4698 0-4699 0-4700 0-4701 0-4702 0-4703 0-4704 0-4705 0-4706 0-4707 0-4708 0-4709 0-4710 0-4711 0-4712 0-4713 0-4714 0-4715 0-4716 0-4717 0-4718 0-4719 0-4720 0-4721 0-4722 0-4723 0-4724 0-4725 0-4726 0-4727 0-4728 0-4729 0-4730 0-4731 0-4732 0-4733 0-4734 0-4735 0-4736 0-4737 0-4738 0-4739 0-4740 0-4741 0-4742 0-4743 0-4744 0-4745 0-4746 0-4747 0-4748 0-4749 0-4750 0-4751 0-4752 0-4753 0-4754 0-4755 0-4756 0-4757 0-4758 0-4759 0-4760 0-4761 0-4762 0-4763 0-4764 0-4765 0-4766 0-4767 0-4768 0-4769 0-4770 0-4771 0-4772 0-4773 0-4774 0-4775 0-4776 0-4777 0-4778 0-4779 0-4780 0-4781 0-4782 0-4783 0-4784 0-4785 0-4786 0-4787 0-4788 0-4789 0-4790 0-4791 0-4792 0-4793 0-4794 0-4795 0-4796 0-4797 0-4798 0-4799 0-4800 0-4801 0-4802 0-4803 0-4804 0-4805 0-4806 0-4807 0-4808 0-4809 0-4810 0-4811 0-4812 0-4813 0-4814 0-4815 0-4816 0-4817 0-4818 0-4819 0-4820 0-4821 0-4822 0-4823 0-4824 0-4825 0-4826 0-4827 0-4828 0-4829 0-4830 0-4831 0-4832 0-4833 0-4834 0-4835 0-4836 0-4837 0-4838 0-4839 0-4840 0-4841 0-4842 0-4843 0-4844 0-4845 0-4846 0-4847 0-4848 0-4849 0-4850 0-4851 0-4852 0-4853 0-4854 0-4855 0-4856 0-4857 0-4858 0-4859 0-4860 0-4861 0-4862 0-4863 0-4864 0-4865 0-4866 0-4867 0-4868 0-4869 0-4870 0-4871 0-4872 0-4873 0-4874 0-4875 0-4876 0-4877 0-4878 0-4879 0-4880 0-4881 0-4882 0-4883 0-4884 0-4885 0-4886 0-4887 0-4888 0-4889 0-4890 0-4891 0-4892 0-4893 0-4894 0-4895 0-4896 0-4897 0-4898 0-4899 0-4900 0-4901 0-4902 0-4903 0-4904 0-4905 0-4906 0-4907 0-4908 0-4909 0-4910 0-4911 0-4912 0-4913 0-4914 0-4915 0-4916 0-4917 0-4918 0-4919 0-4920 0-4921 0-4922 0-4923 0-4924 0-4925 0-4926 0-4927 0-4928 0-4929 0-4930 0-4931 0-4932 0-4933 0-4934 0-4935 0-4936 0-4937 0-4938 0-4939 0-4940 0-4941 0-4942 0-4943 0-4944 0-4945 0-4946 0-4947 0-4948 0-4949 0-4950 0-4951 0-4952 0-4953 0-4954 0-4955 0-4956 0-4957 0-4958 0-4959 0-4960 0-4961 0-4962 0-4963 0-4964 0-4965 0-4966 0-4967 0-4968 0-4969 0-4970 0-4971 0-4972 0-4973 0-4974 0-4975 0-4976 0-4977 0-4978 0-4979 0-4980 0-4981 0-4982 0-4983 0-4984 0-4985 0-4986 0-4987 0-4988 0-4989 0-4990 0-4991 0-4992 0-4993 0-4994 0-4995 0-4996 0-4997 0-4998 0-4999 0-5000 0-5001 0-5002 0-5003 0-5004 0-5005 0-5006 0-5007 0-5008 0-5009 0-5010 0-5011 0-5012 0-5013 0-5014 0-5015 0-5016 0-5017 0-5018 0-5019 0-5020 0-5021 0-5022 0-5023 0-5024 0-5025 0-5026 0-5027 0-5028 0-5029 0-5030 0-5031} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 4 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED Yes INITIATION 1 STAGES 4.0 CYCLES_IN 4 TOTAL_CYCLES_IN 4 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 4 NAME main TYPE LOOP DELAY {33.33 ns} PAR 0-4687 XREFS 72073 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-4694 {}} {258 0 0-4692 {}} {258 0 0-4691 {}} {258 0 0-4690 {}} {258 0 0-4689 {}} {258 0 0-4688 {}} {259 0 0-4693 {}}} SUCCS {{772 0 0-4688 {}} {772 0 0-4689 {}} {772 0 0-4690 {}} {772 0 0-4691 {}} {772 0 0-4692 {}} {772 0 0-4693 {}} {774 0 0-4694 {}}} CYCLES {}}
set a(0-4687) {CHI {0-4688 0-4689 0-4690 0-4691 0-4692 0-4693 0-4694} ITERATIONS Infinite LATENCY 3 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {6.67 ns} FULL_PERIOD {6.67 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.00000000000001 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 4 TOTAL_CYCLES 4 NAME core:rlp TYPE LOOP DELAY {33.33 ns} PAR {} XREFS 72074 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-4687-TOTALCYCLES) {4}
set a(0-4687-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-4720 0-4749} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-4722 0-4737 0-4745 0-4878 0-4913} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-4735 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,2,1,4) {0-4753 0-4842 0-4874} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-4761 0-4764} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-4814 0-4818 0-4822 0-4826} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,0,7) 0-4829 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) {0-4836 0-4848} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-4843 0-4875} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,6,1,8) 0-4853 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,9,0,9) 0-4860 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,6,1,7) 0-4869 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-4908 0-4910 0-4943 0-4945} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,0,12) {0-4951 0-4958 0-4977 0-5004} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,7,1,11) {0-4965 0-4984 0-4992 0-5011} mgc_ioport.mgc_out_stdreg(4,8) 0-5017 mgc_ioport.mgc_out_stdreg(2,30) 0-5025}
set a(0-4687-PROC_NAME) {core}
set a(0-4687-HIER_NAME) {/markers/core}
set a(TOP) {0-4687}

