Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Feb 10 22:23:59 2025
| Host         : DESKTOP-S2GG9RF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tx_timing_summary_routed.rpt -pb tx_timing_summary_routed.pb -rpx tx_timing_summary_routed.rpx -warn_on_violation
| Design       : tx
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (15)
5. checking no_input_delay (3)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 7 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (15)
-------------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   17          inf        0.000                      0                   17           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx_data[0]
                            (input port)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.098ns  (logic 3.891ns (48.052%)  route 4.207ns (51.948%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W6                                                0.000     0.000 r  tx_data[0] (IN)
                         net (fo=0)                   0.000     0.000    tx_data[0]
    W6                   IBUF (Prop_ibuf_I_O)         0.956     0.956 r  tx_data_IBUF[0]_inst/O
                         net (fo=1, routed)           1.441     2.397    tx_data_IBUF[0]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.124     2.521 r  tx_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.903     3.424    tx_OBUF_inst_i_2_n_0
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     3.548 r  tx_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.863     5.411    tx_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.688     8.098 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.098    tx
    U9                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            tx_rdy
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 3.182ns (64.413%)  route 1.758ns (35.587%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           1.758     2.276    tx_rdy_OBUF
    W9                   OBUF (Prop_obuf_I_O)         2.664     4.940 r  tx_rdy_OBUF_inst/O
                         net (fo=0)                   0.000     4.940    tx_rdy
    W9                                                                r  tx_rdy (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.324ns  (logic 1.263ns (37.985%)  route 2.062ns (62.015%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 f  rst_IBUF_inst/O
                         net (fo=7, routed)           1.396     2.411    rst_IBUF
    SLICE_X1Y12          LUT4 (Prop_lut4_I3_O)        0.124     2.535 r  bit_cnt[2]_i_2/O
                         net (fo=1, routed)           0.665     3.200    bit_cnt[2]_i_2_n_0
    SLICE_X1Y12          LUT5 (Prop_lut5_I3_O)        0.124     3.324 r  bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.324    bit_cnt[2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_en
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.301ns  (logic 1.142ns (34.608%)  route 2.158ns (65.392%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  baud_en (IN)
                         net (fo=0)                   0.000     0.000    baud_en
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  baud_en_IBUF_inst/O
                         net (fo=4, routed)           1.384     2.402    baud_en_IBUF
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     2.526 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.775     3.301    FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y12          FDSE                                         r  FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_en
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.301ns  (logic 1.142ns (34.608%)  route 2.158ns (65.392%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  baud_en (IN)
                         net (fo=0)                   0.000     0.000    baud_en
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  baud_en_IBUF_inst/O
                         net (fo=4, routed)           1.384     2.402    baud_en_IBUF
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     2.526 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.775     3.301    FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_en
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.301ns  (logic 1.142ns (34.608%)  route 2.158ns (65.392%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  baud_en (IN)
                         net (fo=0)                   0.000     0.000    baud_en
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  baud_en_IBUF_inst/O
                         net (fo=4, routed)           1.384     2.402    baud_en_IBUF
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     2.526 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.775     3.301    FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 baud_en
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.301ns  (logic 1.142ns (34.608%)  route 2.158ns (65.392%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y11                                               0.000     0.000 r  baud_en (IN)
                         net (fo=0)                   0.000     0.000    baud_en
    Y11                  IBUF (Prop_ibuf_I_O)         1.018     1.018 r  baud_en_IBUF_inst/O
                         net (fo=4, routed)           1.384     2.402    baud_en_IBUF
    SLICE_X0Y12          LUT6 (Prop_lut6_I0_O)        0.124     2.526 r  FSM_onehot_state[3]_i_1/O
                         net (fo=4, routed)           0.775     3.301    FSM_onehot_state[3]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.563ns  (logic 1.167ns (45.522%)  route 1.396ns (54.478%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.396     2.411    rst_IBUF
    SLICE_X1Y12          LUT5 (Prop_lut5_I3_O)        0.152     2.563 r  bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.563    bit_cnt[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.537ns  (logic 1.139ns (44.885%)  route 1.398ns (55.115%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.398     2.413    rst_IBUF
    SLICE_X1Y12          LUT6 (Prop_lut6_I4_O)        0.124     2.537 r  bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     2.537    bit_cnt[1]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.134ns  (logic 1.015ns (47.564%)  route 1.119ns (52.436%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W11                  IBUF (Prop_ibuf_I_O)         1.015     1.015 r  rst_IBUF_inst/O
                         net (fo=7, routed)           1.119     2.134    rst_IBUF
    SLICE_X0Y12          FDSE                                         r  FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.144%)  route 0.127ns (37.856%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.127     0.291    FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y12          LUT6 (Prop_lut6_I2_O)        0.045     0.336 r  bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.336    bit_cnt[1]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.212ns (62.664%)  route 0.126ns (37.336%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[2]/Q
                         net (fo=8, routed)           0.126     0.290    FSM_onehot_state_reg_n_0_[2]
    SLICE_X1Y12          LUT5 (Prop_lut5_I1_O)        0.048     0.338 r  bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     0.338    bit_cnt[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.352ns  (logic 0.186ns (52.815%)  route 0.166ns (47.185%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  bit_cnt_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.166     0.307    bit_cnt__0[2]
    SLICE_X0Y12          LUT5 (Prop_lut5_I1_O)        0.045     0.352 r  FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.352    FSM_onehot_state[2]_i_1_n_0
    SLICE_X0Y12          FDRE                                         r  FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.189ns (53.213%)  route 0.166ns (46.787%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  bit_cnt_reg[2]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.166     0.307    bit_cnt__0[2]
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.048     0.355 r  FSM_onehot_state[3]_i_2/O
                         net (fo=1, routed)           0.000     0.355    FSM_onehot_state[3]_i_2_n_0
    SLICE_X0Y12          FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            bit_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.006%)  route 0.194ns (50.994%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE                         0.000     0.000 r  bit_cnt_reg[0]/C
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  bit_cnt_reg[0]/Q
                         net (fo=7, routed)           0.194     0.335    bit_cnt__0[0]
    SLICE_X1Y12          LUT5 (Prop_lut5_I2_O)        0.045     0.380 r  bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.380    bit_cnt[2]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.164ns (41.904%)  route 0.227ns (58.096%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDSE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X0Y12          FDSE (Prop_fdse_C_Q)         0.164     0.164 r  FSM_onehot_state_reg[0]/Q
                         net (fo=7, routed)           0.227     0.391    tx_rdy_OBUF
    SLICE_X0Y12          FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.507ns  (logic 0.148ns (29.194%)  route 0.359ns (70.806%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  FSM_onehot_state_reg[3]/Q
                         net (fo=3, routed)           0.359     0.507    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y12          FDSE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/S
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.243ns (36.569%)  route 0.422ns (63.431%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W11                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.422     0.665    rst_IBUF
    SLICE_X0Y12          FDSE                                         r  FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.243ns (36.569%)  route 0.422ns (63.431%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W11                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.422     0.665    rst_IBUF
    SLICE_X0Y12          FDRE                                         r  FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.665ns  (logic 0.243ns (36.569%)  route 0.422ns (63.431%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W11                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    W11                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  rst_IBUF_inst/O
                         net (fo=7, routed)           0.422     0.665    rst_IBUF
    SLICE_X0Y12          FDRE                                         r  FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------





