$date
	Thu Nov  8 15:38:00 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decoderaltb $end
$var wire 1 ! a1 $end
$var wire 1 " b1 $end
$var wire 1 # c1 $end
$var wire 1 $ d1 $end
$var reg 1 % en $end
$var reg 1 & sel1 $end
$var reg 1 ' sel2 $end
$scope module n $end
$var wire 1 ( en $end
$var wire 1 ) sel $end
$var wire 1 * sel2 $end
$var reg 1 + a $end
$var reg 1 , b $end
$var reg 1 - c $end
$var reg 1 . d $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
1+
0*
0)
1(
0'
0&
1%
0$
0#
0"
1!
$end
#20
1-
1#
0+
0!
1&
1)
#40
0-
0#
1,
1"
1'
1*
0&
0)
#60
1-
1#
0,
0"
0'
0*
1&
1)
#80
