verilog xil_defaultlib --include "../../../../ipcorelp.srcs/sources_1/bd/design_1/ipshared/c923" \
"../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" \
"../../../bd/design_1/ip/design_1_xadc_wiz_0_0/design_1_xadc_wiz_0_0.v" \
"../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_3_0_1/sim/design_1_xlconstant_3_0.v" \
"../../../bd/design_1/ip/design_1_adcfrom_0_0/sim/design_1_adcfrom_0_0.v" \
"../../../bd/design_1/ip/design_1_dacto_0_0/sim/design_1_dacto_0_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_3_1/sim/design_1_xlconstant_3_1.v" \
"../../../bd/design_1/ip/design_1_shift_reg_0_0/sim/design_1_shift_reg_0_0.v" \
"../../../bd/design_1/ip/design_1_shift_reg_0_1/sim/design_1_shift_reg_0_1.v" \
"../../../bd/design_1/ip/design_1_shift_reg_0_2/sim/design_1_shift_reg_0_2.v" \
"../../../bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.v" \
"../../../bd/design_1/ip/design_1_sum_0_0/sim/design_1_sum_0_0.v" \
"../../../bd/design_1/ip/design_1_shift_reg_4_0/sim/design_1_shift_reg_4_0.v" \
"../../../bd/design_1/ip/design_1_shift_reg_1_0/sim/design_1_shift_reg_1_0.v" \
"../../../bd/design_1/ip/design_1_shift_reg_2_1/sim/design_1_shift_reg_2_1.v" \
"../../../bd/design_1/ip/design_1_xlconstant_3_2/sim/design_1_xlconstant_3_2.v" \
"../../../bd/design_1/ip/design_1_xlconstant_9_0/sim/design_1_xlconstant_9_0.v" \
"../../../bd/design_1/ip/design_1_xlconstant_10_0/sim/design_1_xlconstant_10_0.v" \
"../../../bd/design_1/ip/design_1_zb_1_0/sim/design_1_zb_1_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
