
UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000081f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003cc  08008388  08008388  00009388  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008754  08008754  0000a1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008754  08008754  00009754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800875c  0800875c  0000a1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800875c  0800875c  0000975c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008760  08008760  00009760  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08008764  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000358  200001d4  08008938  0000a1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000052c  08008938  0000a52c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013dae  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002a9b  00000000  00000000  0001dfb2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000012d0  00000000  00000000  00020a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000e90  00000000  00000000  00021d20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00023d05  00000000  00000000  00022bb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015493  00000000  00000000  000468b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dc7b1  00000000  00000000  0005bd48  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001384f9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000060e8  00000000  00000000  0013853c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0013e624  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001d4 	.word	0x200001d4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800836c 	.word	0x0800836c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001d8 	.word	0x200001d8
 80001cc:	0800836c 	.word	0x0800836c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000eda:	463b      	mov	r3, r7
 8000edc:	2200      	movs	r2, #0
 8000ede:	601a      	str	r2, [r3, #0]
 8000ee0:	605a      	str	r2, [r3, #4]
 8000ee2:	609a      	str	r2, [r3, #8]
 8000ee4:	60da      	str	r2, [r3, #12]
 8000ee6:	611a      	str	r2, [r3, #16]
 8000ee8:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000eea:	4b29      	ldr	r3, [pc, #164]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000eec:	4a29      	ldr	r2, [pc, #164]	@ (8000f94 <MX_ADC1_Init+0xc0>)
 8000eee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ef0:	4b27      	ldr	r3, [pc, #156]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ef6:	4b26      	ldr	r3, [pc, #152]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000efc:	4b24      	ldr	r3, [pc, #144]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f02:	4b23      	ldr	r3, [pc, #140]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f08:	4b21      	ldr	r3, [pc, #132]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f0a:	2204      	movs	r2, #4
 8000f0c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000f0e:	4b20      	ldr	r3, [pc, #128]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f14:	4b1e      	ldr	r3, [pc, #120]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000f1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f20:	4b1b      	ldr	r3, [pc, #108]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f28:	4b19      	ldr	r3, [pc, #100]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f2e:	4b18      	ldr	r3, [pc, #96]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f34:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f3c:	4b14      	ldr	r3, [pc, #80]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f3e:	2200      	movs	r2, #0
 8000f40:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f42:	4b13      	ldr	r3, [pc, #76]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f44:	2200      	movs	r2, #0
 8000f46:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f4a:	4811      	ldr	r0, [pc, #68]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f4c:	f000 ff90 	bl	8001e70 <HAL_ADC_Init>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000f56:	f000 fa73 	bl	8001440 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f98 <MX_ADC1_Init+0xc4>)
 8000f5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f5e:	2306      	movs	r3, #6
 8000f60:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8000f62:	2306      	movs	r3, #6
 8000f64:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f66:	237f      	movs	r3, #127	@ 0x7f
 8000f68:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f72:	463b      	mov	r3, r7
 8000f74:	4619      	mov	r1, r3
 8000f76:	4806      	ldr	r0, [pc, #24]	@ (8000f90 <MX_ADC1_Init+0xbc>)
 8000f78:	f001 f9ee 	bl	8002358 <HAL_ADC_ConfigChannel>
 8000f7c:	4603      	mov	r3, r0
 8000f7e:	2b00      	cmp	r3, #0
 8000f80:	d001      	beq.n	8000f86 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f82:	f000 fa5d 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f86:	bf00      	nop
 8000f88:	3718      	adds	r7, #24
 8000f8a:	46bd      	mov	sp, r7
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	200001f0 	.word	0x200001f0
 8000f94:	50040000 	.word	0x50040000
 8000f98:	14f00020 	.word	0x14f00020

08000f9c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b09e      	sub	sp, #120	@ 0x78
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000fb4:	f107 0310 	add.w	r3, r7, #16
 8000fb8:	2254      	movs	r2, #84	@ 0x54
 8000fba:	2100      	movs	r1, #0
 8000fbc:	4618      	mov	r0, r3
 8000fbe:	f005 f8c3 	bl	8006148 <memset>
  if(adcHandle->Instance==ADC1)
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	4a25      	ldr	r2, [pc, #148]	@ (800105c <HAL_ADC_MspInit+0xc0>)
 8000fc8:	4293      	cmp	r3, r2
 8000fca:	d143      	bne.n	8001054 <HAL_ADC_MspInit+0xb8>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000fcc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000fd0:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000fd2:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000fd6:	65bb      	str	r3, [r7, #88]	@ 0x58
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8000fd8:	2301      	movs	r3, #1
 8000fda:	617b      	str	r3, [r7, #20]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8000fe0:	2308      	movs	r3, #8
 8000fe2:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000fe4:	2307      	movs	r3, #7
 8000fe6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8000fe8:	2302      	movs	r3, #2
 8000fea:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000fec:	2302      	movs	r3, #2
 8000fee:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000ff0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000ff4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000ff6:	f107 0310 	add.w	r3, r7, #16
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f003 f8c0 	bl	8004180 <HAL_RCCEx_PeriphCLKConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <HAL_ADC_MspInit+0x6e>
    {
      Error_Handler();
 8001006:	f000 fa1b 	bl	8001440 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800100a:	4b15      	ldr	r3, [pc, #84]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 800100c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800100e:	4a14      	ldr	r2, [pc, #80]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001010:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001014:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001016:	4b12      	ldr	r3, [pc, #72]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800101a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800101e:	60fb      	str	r3, [r7, #12]
 8001020:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001022:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001026:	4a0e      	ldr	r2, [pc, #56]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001028:	f043 0301 	orr.w	r3, r3, #1
 800102c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800102e:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <HAL_ADC_MspInit+0xc4>)
 8001030:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001032:	f003 0301 	and.w	r3, r3, #1
 8001036:	60bb      	str	r3, [r7, #8]
 8001038:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN5
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800103a:	2301      	movs	r3, #1
 800103c:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800103e:	2303      	movs	r3, #3
 8001040:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001042:	2300      	movs	r3, #0
 8001044:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001046:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800104a:	4619      	mov	r1, r3
 800104c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001050:	f002 f878 	bl	8003144 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001054:	bf00      	nop
 8001056:	3778      	adds	r7, #120	@ 0x78
 8001058:	46bd      	mov	sp, r7
 800105a:	bd80      	pop	{r7, pc}
 800105c:	50040000 	.word	0x50040000
 8001060:	40021000 	.word	0x40021000

08001064 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001064:	b580      	push	{r7, lr}
 8001066:	b088      	sub	sp, #32
 8001068:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106a:	f107 030c 	add.w	r3, r7, #12
 800106e:	2200      	movs	r2, #0
 8001070:	601a      	str	r2, [r3, #0]
 8001072:	605a      	str	r2, [r3, #4]
 8001074:	609a      	str	r2, [r3, #8]
 8001076:	60da      	str	r2, [r3, #12]
 8001078:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800107a:	4b1d      	ldr	r3, [pc, #116]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 800107c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800107e:	4a1c      	ldr	r2, [pc, #112]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 8001080:	f043 0304 	orr.w	r3, r3, #4
 8001084:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001086:	4b1a      	ldr	r3, [pc, #104]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800108a:	f003 0304 	and.w	r3, r3, #4
 800108e:	60bb      	str	r3, [r7, #8]
 8001090:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001092:	4b17      	ldr	r3, [pc, #92]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001096:	4a16      	ldr	r2, [pc, #88]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 8001098:	f043 0301 	orr.w	r3, r3, #1
 800109c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800109e:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010a2:	f003 0301 	and.w	r3, r3, #1
 80010a6:	607b      	str	r3, [r7, #4]
 80010a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80010aa:	4b11      	ldr	r3, [pc, #68]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ae:	4a10      	ldr	r2, [pc, #64]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 80010b0:	f043 0302 	orr.w	r3, r3, #2
 80010b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80010b6:	4b0e      	ldr	r3, [pc, #56]	@ (80010f0 <MX_GPIO_Init+0x8c>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80010ba:	f003 0302 	and.w	r3, r3, #2
 80010be:	603b      	str	r3, [r7, #0]
 80010c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80010c2:	2200      	movs	r2, #0
 80010c4:	2108      	movs	r1, #8
 80010c6:	480b      	ldr	r0, [pc, #44]	@ (80010f4 <MX_GPIO_Init+0x90>)
 80010c8:	f002 f9a6 	bl	8003418 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80010cc:	2308      	movs	r3, #8
 80010ce:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80010d0:	2301      	movs	r3, #1
 80010d2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d4:	2300      	movs	r3, #0
 80010d6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010d8:	2300      	movs	r3, #0
 80010da:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80010dc:	f107 030c 	add.w	r3, r7, #12
 80010e0:	4619      	mov	r1, r3
 80010e2:	4804      	ldr	r0, [pc, #16]	@ (80010f4 <MX_GPIO_Init+0x90>)
 80010e4:	f002 f82e 	bl	8003144 <HAL_GPIO_Init>

}
 80010e8:	bf00      	nop
 80010ea:	3720      	adds	r7, #32
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40021000 	.word	0x40021000
 80010f4:	48000400 	.word	0x48000400

080010f8 <adc_read_pa0>:
/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */


static uint16_t adc_read_pa0(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b088      	sub	sp, #32
 80010fc:	af00      	add	r7, sp, #0
    ADC_ChannelConfTypeDef s = {0};
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
 800110c:	615a      	str	r2, [r3, #20]
    s.Channel = ADC_CHANNEL_5;                       // PA0 = IN5
 800110e:	4b0f      	ldr	r3, [pc, #60]	@ (800114c <adc_read_pa0+0x54>)
 8001110:	607b      	str	r3, [r7, #4]
    s.Rank = ADC_REGULAR_RANK_1;
 8001112:	2306      	movs	r3, #6
 8001114:	60bb      	str	r3, [r7, #8]
    s.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;      // Change to 247.5
 8001116:	2306      	movs	r3, #6
 8001118:	60fb      	str	r3, [r7, #12]
    HAL_ADC_ConfigChannel(&hadc1, &s);
 800111a:	1d3b      	adds	r3, r7, #4
 800111c:	4619      	mov	r1, r3
 800111e:	480c      	ldr	r0, [pc, #48]	@ (8001150 <adc_read_pa0+0x58>)
 8001120:	f001 f91a 	bl	8002358 <HAL_ADC_ConfigChannel>

    HAL_ADC_Start(&hadc1);
 8001124:	480a      	ldr	r0, [pc, #40]	@ (8001150 <adc_read_pa0+0x58>)
 8001126:	f000 ffe5 	bl	80020f4 <HAL_ADC_Start>
    HAL_ADC_PollForConversion(&hadc1, 10);    // wait for 10ms
 800112a:	210a      	movs	r1, #10
 800112c:	4808      	ldr	r0, [pc, #32]	@ (8001150 <adc_read_pa0+0x58>)
 800112e:	f001 f877 	bl	8002220 <HAL_ADC_PollForConversion>
    uint16_t raw = (uint16_t)HAL_ADC_GetValue(&hadc1);  // change 32 bits to 16 bits. Only use 12-bit：0 ~ 4095.
 8001132:	4807      	ldr	r0, [pc, #28]	@ (8001150 <adc_read_pa0+0x58>)
 8001134:	f001 f903 	bl	800233e <HAL_ADC_GetValue>
 8001138:	4603      	mov	r3, r0
 800113a:	83fb      	strh	r3, [r7, #30]
    //uint32_t raw = (uint32_t)HAL_ADC_GetValue(&hadc1);

    HAL_ADC_Stop(&hadc1);
 800113c:	4804      	ldr	r0, [pc, #16]	@ (8001150 <adc_read_pa0+0x58>)
 800113e:	f001 f83c 	bl	80021ba <HAL_ADC_Stop>
    return raw;                               // raw ∈ [0,4095]
 8001142:	8bfb      	ldrh	r3, [r7, #30]
}
 8001144:	4618      	mov	r0, r3
 8001146:	3720      	adds	r7, #32
 8001148:	46bd      	mov	sp, r7
 800114a:	bd80      	pop	{r7, pc}
 800114c:	14f00020 	.word	0x14f00020
 8001150:	200001f0 	.word	0x200001f0

08001154 <raw_to_volt>:



// Set the Vref = VDDA = 3.3V
static float raw_to_volt(uint16_t raw)
{
 8001154:	b480      	push	{r7}
 8001156:	b083      	sub	sp, #12
 8001158:	af00      	add	r7, sp, #0
 800115a:	4603      	mov	r3, r0
 800115c:	80fb      	strh	r3, [r7, #6]
    return 3.3f * ((float)raw / 4095.0f);
 800115e:	88fb      	ldrh	r3, [r7, #6]
 8001160:	ee07 3a90 	vmov	s15, r3
 8001164:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001168:	eddf 6a07 	vldr	s13, [pc, #28]	@ 8001188 <raw_to_volt+0x34>
 800116c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001170:	ed9f 7a06 	vldr	s14, [pc, #24]	@ 800118c <raw_to_volt+0x38>
 8001174:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001178:	eeb0 0a67 	vmov.f32	s0, s15
 800117c:	370c      	adds	r7, #12
 800117e:	46bd      	mov	sp, r7
 8001180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001184:	4770      	bx	lr
 8001186:	bf00      	nop
 8001188:	457ff000 	.word	0x457ff000
 800118c:	40533333 	.word	0x40533333

08001190 <avg10>:



// 移動平均（10筆抗抖）
static float avg10(float x)
{
 8001190:	b480      	push	{r7}
 8001192:	b085      	sub	sp, #20
 8001194:	af00      	add	r7, sp, #0
 8001196:	ed87 0a01 	vstr	s0, [r7, #4]
    static float buf[N];
    static uint8_t idx = 0;
    static uint8_t filled = 0;
    static float acc = 0.0f;

    if (filled < N) {
 800119a:	4b34      	ldr	r3, [pc, #208]	@ (800126c <avg10+0xdc>)
 800119c:	781b      	ldrb	r3, [r3, #0]
 800119e:	2b09      	cmp	r3, #9
 80011a0:	d82d      	bhi.n	80011fe <avg10+0x6e>
        buf[idx++] = x;
 80011a2:	4b33      	ldr	r3, [pc, #204]	@ (8001270 <avg10+0xe0>)
 80011a4:	781b      	ldrb	r3, [r3, #0]
 80011a6:	1c5a      	adds	r2, r3, #1
 80011a8:	b2d1      	uxtb	r1, r2
 80011aa:	4a31      	ldr	r2, [pc, #196]	@ (8001270 <avg10+0xe0>)
 80011ac:	7011      	strb	r1, [r2, #0]
 80011ae:	4a31      	ldr	r2, [pc, #196]	@ (8001274 <avg10+0xe4>)
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	4413      	add	r3, r2
 80011b4:	687a      	ldr	r2, [r7, #4]
 80011b6:	601a      	str	r2, [r3, #0]
        acc += x;
 80011b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001278 <avg10+0xe8>)
 80011ba:	ed93 7a00 	vldr	s14, [r3]
 80011be:	edd7 7a01 	vldr	s15, [r7, #4]
 80011c2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001278 <avg10+0xe8>)
 80011c8:	edc3 7a00 	vstr	s15, [r3]
        filled++;
 80011cc:	4b27      	ldr	r3, [pc, #156]	@ (800126c <avg10+0xdc>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	3301      	adds	r3, #1
 80011d2:	b2da      	uxtb	r2, r3
 80011d4:	4b25      	ldr	r3, [pc, #148]	@ (800126c <avg10+0xdc>)
 80011d6:	701a      	strb	r2, [r3, #0]
        if (idx >= N) idx = 0;
 80011d8:	4b25      	ldr	r3, [pc, #148]	@ (8001270 <avg10+0xe0>)
 80011da:	781b      	ldrb	r3, [r3, #0]
 80011dc:	2b09      	cmp	r3, #9
 80011de:	d902      	bls.n	80011e6 <avg10+0x56>
 80011e0:	4b23      	ldr	r3, [pc, #140]	@ (8001270 <avg10+0xe0>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	701a      	strb	r2, [r3, #0]
        return acc / (float)filled;
 80011e6:	4b24      	ldr	r3, [pc, #144]	@ (8001278 <avg10+0xe8>)
 80011e8:	edd3 6a00 	vldr	s13, [r3]
 80011ec:	4b1f      	ldr	r3, [pc, #124]	@ (800126c <avg10+0xdc>)
 80011ee:	781b      	ldrb	r3, [r3, #0]
 80011f0:	ee07 3a90 	vmov	s15, r3
 80011f4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011f8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011fc:	e02f      	b.n	800125e <avg10+0xce>
    } else {    // after input first 10 data
        float old = buf[idx];
 80011fe:	4b1c      	ldr	r3, [pc, #112]	@ (8001270 <avg10+0xe0>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	4a1c      	ldr	r2, [pc, #112]	@ (8001274 <avg10+0xe4>)
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	4413      	add	r3, r2
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	60fb      	str	r3, [r7, #12]
        buf[idx] = x;
 800120c:	4b18      	ldr	r3, [pc, #96]	@ (8001270 <avg10+0xe0>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	4a18      	ldr	r2, [pc, #96]	@ (8001274 <avg10+0xe4>)
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	4413      	add	r3, r2
 8001216:	687a      	ldr	r2, [r7, #4]
 8001218:	601a      	str	r2, [r3, #0]
        acc += x - old;
 800121a:	ed97 7a01 	vldr	s14, [r7, #4]
 800121e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001222:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001226:	4b14      	ldr	r3, [pc, #80]	@ (8001278 <avg10+0xe8>)
 8001228:	edd3 7a00 	vldr	s15, [r3]
 800122c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001230:	4b11      	ldr	r3, [pc, #68]	@ (8001278 <avg10+0xe8>)
 8001232:	edc3 7a00 	vstr	s15, [r3]
        idx++;
 8001236:	4b0e      	ldr	r3, [pc, #56]	@ (8001270 <avg10+0xe0>)
 8001238:	781b      	ldrb	r3, [r3, #0]
 800123a:	3301      	adds	r3, #1
 800123c:	b2da      	uxtb	r2, r3
 800123e:	4b0c      	ldr	r3, [pc, #48]	@ (8001270 <avg10+0xe0>)
 8001240:	701a      	strb	r2, [r3, #0]
        if (idx >= N) idx = 0;
 8001242:	4b0b      	ldr	r3, [pc, #44]	@ (8001270 <avg10+0xe0>)
 8001244:	781b      	ldrb	r3, [r3, #0]
 8001246:	2b09      	cmp	r3, #9
 8001248:	d902      	bls.n	8001250 <avg10+0xc0>
 800124a:	4b09      	ldr	r3, [pc, #36]	@ (8001270 <avg10+0xe0>)
 800124c:	2200      	movs	r2, #0
 800124e:	701a      	strb	r2, [r3, #0]
        return acc / (float)N;
 8001250:	4b09      	ldr	r3, [pc, #36]	@ (8001278 <avg10+0xe8>)
 8001252:	ed93 7a00 	vldr	s14, [r3]
 8001256:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800125a:	eec7 7a26 	vdiv.f32	s15, s14, s13
    }
}
 800125e:	eeb0 0a67 	vmov.f32	s0, s15
 8001262:	3714      	adds	r7, #20
 8001264:	46bd      	mov	sp, r7
 8001266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126a:	4770      	bx	lr
 800126c:	200002d4 	.word	0x200002d4
 8001270:	200002d5 	.word	0x200002d5
 8001274:	200002d8 	.word	0x200002d8
 8001278:	20000300 	.word	0x20000300

0800127c <send_line_sensor>:
#define NTU_OFFSET  (-NTU_SLOPE * V_MIN)         // When NTU=0, V=V_MIN



static void send_line_sensor(void)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b088      	sub	sp, #32
 8001280:	af02      	add	r7, sp, #8
    // Read PA0 (ADC1_IN5)
	uint16_t raw = adc_read_pa0();
 8001282:	f7ff ff39 	bl	80010f8 <adc_read_pa0>
 8001286:	4603      	mov	r3, r0
 8001288:	827b      	strh	r3, [r7, #18]

    float v = raw_to_volt(raw);
 800128a:	8a7b      	ldrh	r3, [r7, #18]
 800128c:	4618      	mov	r0, r3
 800128e:	f7ff ff61 	bl	8001154 <raw_to_volt>
 8001292:	ed87 0a03 	vstr	s0, [r7, #12]
    float v_avg = avg10(v);  // smooth
 8001296:	ed97 0a03 	vldr	s0, [r7, #12]
 800129a:	f7ff ff79 	bl	8001190 <avg10>
 800129e:	ed87 0a02 	vstr	s0, [r7, #8]
    //v = avg50(v);  // smooth

    // Linearity for 2.38V~3.3V → 0~100 NTU by using v_avg
    float ntu = NTU_SLOPE * v_avg + NTU_OFFSET;
 80012a2:	edd7 7a02 	vldr	s15, [r7, #8]
 80012a6:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 8001324 <send_line_sensor+0xa8>
 80012aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80012ae:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8001328 <send_line_sensor+0xac>
 80012b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012b6:	edc7 7a05 	vstr	s15, [r7, #20]
    if (ntu < 0.0f)   ntu = 0.0f;
 80012ba:	edd7 7a05 	vldr	s15, [r7, #20]
 80012be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c6:	d502      	bpl.n	80012ce <send_line_sensor+0x52>
 80012c8:	f04f 0300 	mov.w	r3, #0
 80012cc:	617b      	str	r3, [r7, #20]
    if (ntu > 100.0f) ntu = 100.0f;
 80012ce:	edd7 7a05 	vldr	s15, [r7, #20]
 80012d2:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800132c <send_line_sensor+0xb0>
 80012d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012de:	dd01      	ble.n	80012e4 <send_line_sensor+0x68>
 80012e0:	4b13      	ldr	r3, [pc, #76]	@ (8001330 <send_line_sensor+0xb4>)
 80012e2:	617b      	str	r3, [r7, #20]



    uint32_t ts = HAL_GetTick();
 80012e4:	f000 fb7e 	bl	80019e4 <HAL_GetTick>
 80012e8:	6078      	str	r0, [r7, #4]

//    int n = snprintf(linebuf, sizeof(linebuf),
//                     "%lu,%.2f,%.3f\r\n",
//                     (unsigned long)ts,ntu,v_avg);

    int n = snprintf(linebuf, sizeof(linebuf),
 80012ea:	6978      	ldr	r0, [r7, #20]
 80012ec:	f7ff f92c 	bl	8000548 <__aeabi_f2d>
 80012f0:	4602      	mov	r2, r0
 80012f2:	460b      	mov	r3, r1
 80012f4:	e9cd 2300 	strd	r2, r3, [sp]
 80012f8:	4a0e      	ldr	r2, [pc, #56]	@ (8001334 <send_line_sensor+0xb8>)
 80012fa:	2180      	movs	r1, #128	@ 0x80
 80012fc:	480e      	ldr	r0, [pc, #56]	@ (8001338 <send_line_sensor+0xbc>)
 80012fe:	f004 fe2b 	bl	8005f58 <sniprintf>
 8001302:	6038      	str	r0, [r7, #0]
                        "%.2f\r\n",
                        ntu);

    // Send the data by UART
    if (n > 0)
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	dd07      	ble.n	800131a <send_line_sensor+0x9e>
        HAL_UART_Transmit(&huart2, (uint8_t*)linebuf, (uint16_t)n, HAL_MAX_DELAY);
 800130a:	683b      	ldr	r3, [r7, #0]
 800130c:	b29a      	uxth	r2, r3
 800130e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001312:	4909      	ldr	r1, [pc, #36]	@ (8001338 <send_line_sensor+0xbc>)
 8001314:	4809      	ldr	r0, [pc, #36]	@ (800133c <send_line_sensor+0xc0>)
 8001316:	f003 fcf9 	bl	8004d0c <HAL_UART_Transmit>
}
 800131a:	bf00      	nop
 800131c:	3718      	adds	r7, #24
 800131e:	46bd      	mov	sp, r7
 8001320:	bd80      	pop	{r7, pc}
 8001322:	bf00      	nop
 8001324:	42d9642f 	.word	0x42d9642f
 8001328:	4381590d 	.word	0x4381590d
 800132c:	42c80000 	.word	0x42c80000
 8001330:	42c80000 	.word	0x42c80000
 8001334:	08008388 	.word	0x08008388
 8001338:	20000254 	.word	0x20000254
 800133c:	20000354 	.word	0x20000354

08001340 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	b082      	sub	sp, #8
 8001344:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001346:	f000 fae4 	bl	8001912 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800134a:	f000 f827 	bl	800139c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800134e:	f7ff fe89 	bl	8001064 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001352:	f000 fa1b 	bl	800178c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001356:	f000 f9a5 	bl	80016a4 <MX_TIM1_Init>
  MX_ADC1_Init();
 800135a:	f7ff fdbb 	bl	8000ed4 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);  // calibration once
 800135e:	217f      	movs	r1, #127	@ 0x7f
 8001360:	480b      	ldr	r0, [pc, #44]	@ (8001390 <main+0x50>)
 8001362:	f001 fda9 	bl	8002eb8 <HAL_ADCEx_Calibration_Start>

  const char *header = "ntu\r\n";
 8001366:	4b0b      	ldr	r3, [pc, #44]	@ (8001394 <main+0x54>)
 8001368:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)header, strlen(header), HAL_MAX_DELAY);
 800136a:	6878      	ldr	r0, [r7, #4]
 800136c:	f7fe ff80 	bl	8000270 <strlen>
 8001370:	4603      	mov	r3, r0
 8001372:	b29a      	uxth	r2, r3
 8001374:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001378:	6879      	ldr	r1, [r7, #4]
 800137a:	4807      	ldr	r0, [pc, #28]	@ (8001398 <main+0x58>)
 800137c:	f003 fcc6 	bl	8004d0c <HAL_UART_Transmit>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
  {
	  send_line_sensor();      // 每次送一行
 8001380:	f7ff ff7c 	bl	800127c <send_line_sensor>
	  HAL_Delay(500);          // 500 ms 一筆
 8001384:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8001388:	f000 fb38 	bl	80019fc <HAL_Delay>
	  send_line_sensor();      // 每次送一行
 800138c:	bf00      	nop
 800138e:	e7f7      	b.n	8001380 <main+0x40>
 8001390:	200001f0 	.word	0x200001f0
 8001394:	08008390 	.word	0x08008390
 8001398:	20000354 	.word	0x20000354

0800139c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b096      	sub	sp, #88	@ 0x58
 80013a0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a2:	f107 0314 	add.w	r3, r7, #20
 80013a6:	2244      	movs	r2, #68	@ 0x44
 80013a8:	2100      	movs	r1, #0
 80013aa:	4618      	mov	r0, r3
 80013ac:	f004 fecc 	bl	8006148 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b0:	463b      	mov	r3, r7
 80013b2:	2200      	movs	r2, #0
 80013b4:	601a      	str	r2, [r3, #0]
 80013b6:	605a      	str	r2, [r3, #4]
 80013b8:	609a      	str	r2, [r3, #8]
 80013ba:	60da      	str	r2, [r3, #12]
 80013bc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013be:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013c2:	f002 f84f 	bl	8003464 <HAL_PWREx_ControlVoltageScaling>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013cc:	f000 f838 	bl	8001440 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80013d0:	2310      	movs	r3, #16
 80013d2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80013d4:	2301      	movs	r3, #1
 80013d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80013dc:	2360      	movs	r3, #96	@ 0x60
 80013de:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80013e0:	2302      	movs	r3, #2
 80013e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80013e4:	2301      	movs	r3, #1
 80013e6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80013e8:	2301      	movs	r3, #1
 80013ea:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 16;
 80013ec:	2310      	movs	r3, #16
 80013ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 80013f0:	2307      	movs	r3, #7
 80013f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80013f4:	2302      	movs	r3, #2
 80013f6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013f8:	2302      	movs	r3, #2
 80013fa:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013fc:	f107 0314 	add.w	r3, r7, #20
 8001400:	4618      	mov	r0, r3
 8001402:	f002 f885 	bl	8003510 <HAL_RCC_OscConfig>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <SystemClock_Config+0x74>
  {
    Error_Handler();
 800140c:	f000 f818 	bl	8001440 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001410:	230f      	movs	r3, #15
 8001412:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001414:	2303      	movs	r3, #3
 8001416:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001418:	2300      	movs	r3, #0
 800141a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800141c:	2300      	movs	r3, #0
 800141e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001420:	2300      	movs	r3, #0
 8001422:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001424:	463b      	mov	r3, r7
 8001426:	2101      	movs	r1, #1
 8001428:	4618      	mov	r0, r3
 800142a:	f002 fc85 	bl	8003d38 <HAL_RCC_ClockConfig>
 800142e:	4603      	mov	r3, r0
 8001430:	2b00      	cmp	r3, #0
 8001432:	d001      	beq.n	8001438 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001434:	f000 f804 	bl	8001440 <Error_Handler>
  }
}
 8001438:	bf00      	nop
 800143a:	3758      	adds	r7, #88	@ 0x58
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}

08001440 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001444:	b672      	cpsid	i
}
 8001446:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001448:	bf00      	nop
 800144a:	e7fd      	b.n	8001448 <Error_Handler+0x8>

0800144c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800144c:	b480      	push	{r7}
 800144e:	b083      	sub	sp, #12
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001452:	4b0f      	ldr	r3, [pc, #60]	@ (8001490 <HAL_MspInit+0x44>)
 8001454:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001456:	4a0e      	ldr	r2, [pc, #56]	@ (8001490 <HAL_MspInit+0x44>)
 8001458:	f043 0301 	orr.w	r3, r3, #1
 800145c:	6613      	str	r3, [r2, #96]	@ 0x60
 800145e:	4b0c      	ldr	r3, [pc, #48]	@ (8001490 <HAL_MspInit+0x44>)
 8001460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001462:	f003 0301 	and.w	r3, r3, #1
 8001466:	607b      	str	r3, [r7, #4]
 8001468:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800146a:	4b09      	ldr	r3, [pc, #36]	@ (8001490 <HAL_MspInit+0x44>)
 800146c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146e:	4a08      	ldr	r2, [pc, #32]	@ (8001490 <HAL_MspInit+0x44>)
 8001470:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001474:	6593      	str	r3, [r2, #88]	@ 0x58
 8001476:	4b06      	ldr	r3, [pc, #24]	@ (8001490 <HAL_MspInit+0x44>)
 8001478:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800147a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800147e:	603b      	str	r3, [r7, #0]
 8001480:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001482:	bf00      	nop
 8001484:	370c      	adds	r7, #12
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	40021000 	.word	0x40021000

08001494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001498:	bf00      	nop
 800149a:	e7fd      	b.n	8001498 <NMI_Handler+0x4>

0800149c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149c:	b480      	push	{r7}
 800149e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014a0:	bf00      	nop
 80014a2:	e7fd      	b.n	80014a0 <HardFault_Handler+0x4>

080014a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a4:	b480      	push	{r7}
 80014a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a8:	bf00      	nop
 80014aa:	e7fd      	b.n	80014a8 <MemManage_Handler+0x4>

080014ac <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014b0:	bf00      	nop
 80014b2:	e7fd      	b.n	80014b0 <BusFault_Handler+0x4>

080014b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b8:	bf00      	nop
 80014ba:	e7fd      	b.n	80014b8 <UsageFault_Handler+0x4>

080014bc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014c0:	bf00      	nop
 80014c2:	46bd      	mov	sp, r7
 80014c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c8:	4770      	bx	lr

080014ca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr

080014d8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014d8:	b480      	push	{r7}
 80014da:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr

080014e6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014e6:	b580      	push	{r7, lr}
 80014e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014ea:	f000 fa67 	bl	80019bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	bd80      	pop	{r7, pc}

080014f2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80014f2:	b480      	push	{r7}
 80014f4:	af00      	add	r7, sp, #0
  return 1;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	46bd      	mov	sp, r7
 80014fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001500:	4770      	bx	lr

08001502 <_kill>:

int _kill(int pid, int sig)
{
 8001502:	b580      	push	{r7, lr}
 8001504:	b082      	sub	sp, #8
 8001506:	af00      	add	r7, sp, #0
 8001508:	6078      	str	r0, [r7, #4]
 800150a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800150c:	f004 fe24 	bl	8006158 <__errno>
 8001510:	4603      	mov	r3, r0
 8001512:	2216      	movs	r2, #22
 8001514:	601a      	str	r2, [r3, #0]
  return -1;
 8001516:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 800151a:	4618      	mov	r0, r3
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}

08001522 <_exit>:

void _exit (int status)
{
 8001522:	b580      	push	{r7, lr}
 8001524:	b082      	sub	sp, #8
 8001526:	af00      	add	r7, sp, #0
 8001528:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800152a:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800152e:	6878      	ldr	r0, [r7, #4]
 8001530:	f7ff ffe7 	bl	8001502 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001534:	bf00      	nop
 8001536:	e7fd      	b.n	8001534 <_exit+0x12>

08001538 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b086      	sub	sp, #24
 800153c:	af00      	add	r7, sp, #0
 800153e:	60f8      	str	r0, [r7, #12]
 8001540:	60b9      	str	r1, [r7, #8]
 8001542:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001544:	2300      	movs	r3, #0
 8001546:	617b      	str	r3, [r7, #20]
 8001548:	e00a      	b.n	8001560 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800154a:	f3af 8000 	nop.w
 800154e:	4601      	mov	r1, r0
 8001550:	68bb      	ldr	r3, [r7, #8]
 8001552:	1c5a      	adds	r2, r3, #1
 8001554:	60ba      	str	r2, [r7, #8]
 8001556:	b2ca      	uxtb	r2, r1
 8001558:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	3301      	adds	r3, #1
 800155e:	617b      	str	r3, [r7, #20]
 8001560:	697a      	ldr	r2, [r7, #20]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	429a      	cmp	r2, r3
 8001566:	dbf0      	blt.n	800154a <_read+0x12>
  }

  return len;
 8001568:	687b      	ldr	r3, [r7, #4]
}
 800156a:	4618      	mov	r0, r3
 800156c:	3718      	adds	r7, #24
 800156e:	46bd      	mov	sp, r7
 8001570:	bd80      	pop	{r7, pc}

08001572 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b086      	sub	sp, #24
 8001576:	af00      	add	r7, sp, #0
 8001578:	60f8      	str	r0, [r7, #12]
 800157a:	60b9      	str	r1, [r7, #8]
 800157c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800157e:	2300      	movs	r3, #0
 8001580:	617b      	str	r3, [r7, #20]
 8001582:	e009      	b.n	8001598 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001584:	68bb      	ldr	r3, [r7, #8]
 8001586:	1c5a      	adds	r2, r3, #1
 8001588:	60ba      	str	r2, [r7, #8]
 800158a:	781b      	ldrb	r3, [r3, #0]
 800158c:	4618      	mov	r0, r3
 800158e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	3301      	adds	r3, #1
 8001596:	617b      	str	r3, [r7, #20]
 8001598:	697a      	ldr	r2, [r7, #20]
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	429a      	cmp	r2, r3
 800159e:	dbf1      	blt.n	8001584 <_write+0x12>
  }
  return len;
 80015a0:	687b      	ldr	r3, [r7, #4]
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	3718      	adds	r7, #24
 80015a6:	46bd      	mov	sp, r7
 80015a8:	bd80      	pop	{r7, pc}

080015aa <_close>:

int _close(int file)
{
 80015aa:	b480      	push	{r7}
 80015ac:	b083      	sub	sp, #12
 80015ae:	af00      	add	r7, sp, #0
 80015b0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80015b2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80015b6:	4618      	mov	r0, r3
 80015b8:	370c      	adds	r7, #12
 80015ba:	46bd      	mov	sp, r7
 80015bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015c0:	4770      	bx	lr

080015c2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80015c2:	b480      	push	{r7}
 80015c4:	b083      	sub	sp, #12
 80015c6:	af00      	add	r7, sp, #0
 80015c8:	6078      	str	r0, [r7, #4]
 80015ca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80015d2:	605a      	str	r2, [r3, #4]
  return 0;
 80015d4:	2300      	movs	r3, #0
}
 80015d6:	4618      	mov	r0, r3
 80015d8:	370c      	adds	r7, #12
 80015da:	46bd      	mov	sp, r7
 80015dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e0:	4770      	bx	lr

080015e2 <_isatty>:

int _isatty(int file)
{
 80015e2:	b480      	push	{r7}
 80015e4:	b083      	sub	sp, #12
 80015e6:	af00      	add	r7, sp, #0
 80015e8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80015ea:	2301      	movs	r3, #1
}
 80015ec:	4618      	mov	r0, r3
 80015ee:	370c      	adds	r7, #12
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr

080015f8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80015f8:	b480      	push	{r7}
 80015fa:	b085      	sub	sp, #20
 80015fc:	af00      	add	r7, sp, #0
 80015fe:	60f8      	str	r0, [r7, #12]
 8001600:	60b9      	str	r1, [r7, #8]
 8001602:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001604:	2300      	movs	r3, #0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
	...

08001614 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800161c:	4a14      	ldr	r2, [pc, #80]	@ (8001670 <_sbrk+0x5c>)
 800161e:	4b15      	ldr	r3, [pc, #84]	@ (8001674 <_sbrk+0x60>)
 8001620:	1ad3      	subs	r3, r2, r3
 8001622:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001624:	697b      	ldr	r3, [r7, #20]
 8001626:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001628:	4b13      	ldr	r3, [pc, #76]	@ (8001678 <_sbrk+0x64>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d102      	bne.n	8001636 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001630:	4b11      	ldr	r3, [pc, #68]	@ (8001678 <_sbrk+0x64>)
 8001632:	4a12      	ldr	r2, [pc, #72]	@ (800167c <_sbrk+0x68>)
 8001634:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001636:	4b10      	ldr	r3, [pc, #64]	@ (8001678 <_sbrk+0x64>)
 8001638:	681a      	ldr	r2, [r3, #0]
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	4413      	add	r3, r2
 800163e:	693a      	ldr	r2, [r7, #16]
 8001640:	429a      	cmp	r2, r3
 8001642:	d207      	bcs.n	8001654 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001644:	f004 fd88 	bl	8006158 <__errno>
 8001648:	4603      	mov	r3, r0
 800164a:	220c      	movs	r2, #12
 800164c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800164e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001652:	e009      	b.n	8001668 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001654:	4b08      	ldr	r3, [pc, #32]	@ (8001678 <_sbrk+0x64>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800165a:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <_sbrk+0x64>)
 800165c:	681a      	ldr	r2, [r3, #0]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	4413      	add	r3, r2
 8001662:	4a05      	ldr	r2, [pc, #20]	@ (8001678 <_sbrk+0x64>)
 8001664:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001666:	68fb      	ldr	r3, [r7, #12]
}
 8001668:	4618      	mov	r0, r3
 800166a:	3718      	adds	r7, #24
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}
 8001670:	2000c000 	.word	0x2000c000
 8001674:	00000400 	.word	0x00000400
 8001678:	20000304 	.word	0x20000304
 800167c:	20000530 	.word	0x20000530

08001680 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001684:	4b06      	ldr	r3, [pc, #24]	@ (80016a0 <SystemInit+0x20>)
 8001686:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800168a:	4a05      	ldr	r2, [pc, #20]	@ (80016a0 <SystemInit+0x20>)
 800168c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001690:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr
 800169e:	bf00      	nop
 80016a0:	e000ed00 	.word	0xe000ed00

080016a4 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b088      	sub	sp, #32
 80016a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016aa:	f107 0310 	add.w	r3, r7, #16
 80016ae:	2200      	movs	r2, #0
 80016b0:	601a      	str	r2, [r3, #0]
 80016b2:	605a      	str	r2, [r3, #4]
 80016b4:	609a      	str	r2, [r3, #8]
 80016b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016b8:	1d3b      	adds	r3, r7, #4
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80016c2:	4b20      	ldr	r3, [pc, #128]	@ (8001744 <MX_TIM1_Init+0xa0>)
 80016c4:	4a20      	ldr	r2, [pc, #128]	@ (8001748 <MX_TIM1_Init+0xa4>)
 80016c6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 63;
 80016c8:	4b1e      	ldr	r3, [pc, #120]	@ (8001744 <MX_TIM1_Init+0xa0>)
 80016ca:	223f      	movs	r2, #63	@ 0x3f
 80016cc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016ce:	4b1d      	ldr	r3, [pc, #116]	@ (8001744 <MX_TIM1_Init+0xa0>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 19999;
 80016d4:	4b1b      	ldr	r3, [pc, #108]	@ (8001744 <MX_TIM1_Init+0xa0>)
 80016d6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80016da:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016dc:	4b19      	ldr	r3, [pc, #100]	@ (8001744 <MX_TIM1_Init+0xa0>)
 80016de:	2200      	movs	r2, #0
 80016e0:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80016e2:	4b18      	ldr	r3, [pc, #96]	@ (8001744 <MX_TIM1_Init+0xa0>)
 80016e4:	2200      	movs	r2, #0
 80016e6:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016e8:	4b16      	ldr	r3, [pc, #88]	@ (8001744 <MX_TIM1_Init+0xa0>)
 80016ea:	2200      	movs	r2, #0
 80016ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80016ee:	4815      	ldr	r0, [pc, #84]	@ (8001744 <MX_TIM1_Init+0xa0>)
 80016f0:	f003 f82e 	bl	8004750 <HAL_TIM_Base_Init>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80016fa:	f7ff fea1 	bl	8001440 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80016fe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001702:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001704:	f107 0310 	add.w	r3, r7, #16
 8001708:	4619      	mov	r1, r3
 800170a:	480e      	ldr	r0, [pc, #56]	@ (8001744 <MX_TIM1_Init+0xa0>)
 800170c:	f003 f877 	bl	80047fe <HAL_TIM_ConfigClockSource>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d001      	beq.n	800171a <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001716:	f7ff fe93 	bl	8001440 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171a:	2300      	movs	r3, #0
 800171c:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001722:	2300      	movs	r3, #0
 8001724:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001726:	1d3b      	adds	r3, r7, #4
 8001728:	4619      	mov	r1, r3
 800172a:	4806      	ldr	r0, [pc, #24]	@ (8001744 <MX_TIM1_Init+0xa0>)
 800172c:	f003 fa3a 	bl	8004ba4 <HAL_TIMEx_MasterConfigSynchronization>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001736:	f7ff fe83 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800173a:	bf00      	nop
 800173c:	3720      	adds	r7, #32
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	20000308 	.word	0x20000308
 8001748:	40012c00 	.word	0x40012c00

0800174c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800174c:	b480      	push	{r7}
 800174e:	b085      	sub	sp, #20
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a0a      	ldr	r2, [pc, #40]	@ (8001784 <HAL_TIM_Base_MspInit+0x38>)
 800175a:	4293      	cmp	r3, r2
 800175c:	d10b      	bne.n	8001776 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800175e:	4b0a      	ldr	r3, [pc, #40]	@ (8001788 <HAL_TIM_Base_MspInit+0x3c>)
 8001760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001762:	4a09      	ldr	r2, [pc, #36]	@ (8001788 <HAL_TIM_Base_MspInit+0x3c>)
 8001764:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001768:	6613      	str	r3, [r2, #96]	@ 0x60
 800176a:	4b07      	ldr	r3, [pc, #28]	@ (8001788 <HAL_TIM_Base_MspInit+0x3c>)
 800176c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800176e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001772:	60fb      	str	r3, [r7, #12]
 8001774:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8001776:	bf00      	nop
 8001778:	3714      	adds	r7, #20
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	40012c00 	.word	0x40012c00
 8001788:	40021000 	.word	0x40021000

0800178c <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001790:	4b14      	ldr	r3, [pc, #80]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 8001792:	4a15      	ldr	r2, [pc, #84]	@ (80017e8 <MX_USART2_UART_Init+0x5c>)
 8001794:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001796:	4b13      	ldr	r3, [pc, #76]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 8001798:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800179c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800179e:	4b11      	ldr	r3, [pc, #68]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80017a4:	4b0f      	ldr	r3, [pc, #60]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80017aa:	4b0e      	ldr	r3, [pc, #56]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80017b0:	4b0c      	ldr	r3, [pc, #48]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017b2:	220c      	movs	r2, #12
 80017b4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017b6:	4b0b      	ldr	r3, [pc, #44]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80017bc:	4b09      	ldr	r3, [pc, #36]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017be:	2200      	movs	r2, #0
 80017c0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80017c2:	4b08      	ldr	r3, [pc, #32]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80017ce:	4805      	ldr	r0, [pc, #20]	@ (80017e4 <MX_USART2_UART_Init+0x58>)
 80017d0:	f003 fa4e 	bl	8004c70 <HAL_UART_Init>
 80017d4:	4603      	mov	r3, r0
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d001      	beq.n	80017de <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80017da:	f7ff fe31 	bl	8001440 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	20000354 	.word	0x20000354
 80017e8:	40004400 	.word	0x40004400

080017ec <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80017ec:	b580      	push	{r7, lr}
 80017ee:	b09e      	sub	sp, #120	@ 0x78
 80017f0:	af00      	add	r7, sp, #0
 80017f2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80017f8:	2200      	movs	r2, #0
 80017fa:	601a      	str	r2, [r3, #0]
 80017fc:	605a      	str	r2, [r3, #4]
 80017fe:	609a      	str	r2, [r3, #8]
 8001800:	60da      	str	r2, [r3, #12]
 8001802:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001804:	f107 0310 	add.w	r3, r7, #16
 8001808:	2254      	movs	r2, #84	@ 0x54
 800180a:	2100      	movs	r1, #0
 800180c:	4618      	mov	r0, r3
 800180e:	f004 fc9b 	bl	8006148 <memset>
  if(uartHandle->Instance==USART2)
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	4a28      	ldr	r2, [pc, #160]	@ (80018b8 <HAL_UART_MspInit+0xcc>)
 8001818:	4293      	cmp	r3, r2
 800181a:	d148      	bne.n	80018ae <HAL_UART_MspInit+0xc2>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800181c:	2302      	movs	r3, #2
 800181e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001820:	2300      	movs	r3, #0
 8001822:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001824:	f107 0310 	add.w	r3, r7, #16
 8001828:	4618      	mov	r0, r3
 800182a:	f002 fca9 	bl	8004180 <HAL_RCCEx_PeriphCLKConfig>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001834:	f7ff fe04 	bl	8001440 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001838:	4b20      	ldr	r3, [pc, #128]	@ (80018bc <HAL_UART_MspInit+0xd0>)
 800183a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800183c:	4a1f      	ldr	r2, [pc, #124]	@ (80018bc <HAL_UART_MspInit+0xd0>)
 800183e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001842:	6593      	str	r3, [r2, #88]	@ 0x58
 8001844:	4b1d      	ldr	r3, [pc, #116]	@ (80018bc <HAL_UART_MspInit+0xd0>)
 8001846:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001848:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800184c:	60fb      	str	r3, [r7, #12]
 800184e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001850:	4b1a      	ldr	r3, [pc, #104]	@ (80018bc <HAL_UART_MspInit+0xd0>)
 8001852:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001854:	4a19      	ldr	r2, [pc, #100]	@ (80018bc <HAL_UART_MspInit+0xd0>)
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800185c:	4b17      	ldr	r3, [pc, #92]	@ (80018bc <HAL_UART_MspInit+0xd0>)
 800185e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	60bb      	str	r3, [r7, #8]
 8001866:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 8001868:	2304      	movs	r3, #4
 800186a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800186c:	2302      	movs	r3, #2
 800186e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001870:	2300      	movs	r3, #0
 8001872:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001874:	2303      	movs	r3, #3
 8001876:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001878:	2307      	movs	r3, #7
 800187a:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 800187c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001880:	4619      	mov	r1, r3
 8001882:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001886:	f001 fc5d 	bl	8003144 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = VCP_RX_Pin;
 800188a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800188e:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001890:	2302      	movs	r3, #2
 8001892:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001898:	2303      	movs	r3, #3
 800189a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 800189c:	2303      	movs	r3, #3
 800189e:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 80018a0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80018a4:	4619      	mov	r1, r3
 80018a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018aa:	f001 fc4b 	bl	8003144 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80018ae:	bf00      	nop
 80018b0:	3778      	adds	r7, #120	@ 0x78
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
 80018b6:	bf00      	nop
 80018b8:	40004400 	.word	0x40004400
 80018bc:	40021000 	.word	0x40021000

080018c0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80018c0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80018f8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80018c4:	f7ff fedc 	bl	8001680 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80018c8:	480c      	ldr	r0, [pc, #48]	@ (80018fc <LoopForever+0x6>)
  ldr r1, =_edata
 80018ca:	490d      	ldr	r1, [pc, #52]	@ (8001900 <LoopForever+0xa>)
  ldr r2, =_sidata
 80018cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001904 <LoopForever+0xe>)
  movs r3, #0
 80018ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80018d0:	e002      	b.n	80018d8 <LoopCopyDataInit>

080018d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80018d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80018d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80018d6:	3304      	adds	r3, #4

080018d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80018d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80018da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80018dc:	d3f9      	bcc.n	80018d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80018de:	4a0a      	ldr	r2, [pc, #40]	@ (8001908 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018e0:	4c0a      	ldr	r4, [pc, #40]	@ (800190c <LoopForever+0x16>)
  movs r3, #0
 80018e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018e4:	e001      	b.n	80018ea <LoopFillZerobss>

080018e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018e8:	3204      	adds	r2, #4

080018ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018ec:	d3fb      	bcc.n	80018e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ee:	f004 fc39 	bl	8006164 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018f2:	f7ff fd25 	bl	8001340 <main>

080018f6 <LoopForever>:

LoopForever:
    b LoopForever
 80018f6:	e7fe      	b.n	80018f6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80018f8:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 80018fc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001900:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 8001904:	08008764 	.word	0x08008764
  ldr r2, =_sbss
 8001908:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 800190c:	2000052c 	.word	0x2000052c

08001910 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001910:	e7fe      	b.n	8001910 <ADC1_IRQHandler>

08001912 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001912:	b580      	push	{r7, lr}
 8001914:	b082      	sub	sp, #8
 8001916:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001918:	2300      	movs	r3, #0
 800191a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800191c:	2003      	movs	r0, #3
 800191e:	f001 fbdd 	bl	80030dc <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001922:	2000      	movs	r0, #0
 8001924:	f000 f80e 	bl	8001944 <HAL_InitTick>
 8001928:	4603      	mov	r3, r0
 800192a:	2b00      	cmp	r3, #0
 800192c:	d002      	beq.n	8001934 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800192e:	2301      	movs	r3, #1
 8001930:	71fb      	strb	r3, [r7, #7]
 8001932:	e001      	b.n	8001938 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001934:	f7ff fd8a 	bl	800144c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001938:	79fb      	ldrb	r3, [r7, #7]
}
 800193a:	4618      	mov	r0, r3
 800193c:	3708      	adds	r7, #8
 800193e:	46bd      	mov	sp, r7
 8001940:	bd80      	pop	{r7, pc}
	...

08001944 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b084      	sub	sp, #16
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800194c:	2300      	movs	r3, #0
 800194e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001950:	4b17      	ldr	r3, [pc, #92]	@ (80019b0 <HAL_InitTick+0x6c>)
 8001952:	781b      	ldrb	r3, [r3, #0]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d023      	beq.n	80019a0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001958:	4b16      	ldr	r3, [pc, #88]	@ (80019b4 <HAL_InitTick+0x70>)
 800195a:	681a      	ldr	r2, [r3, #0]
 800195c:	4b14      	ldr	r3, [pc, #80]	@ (80019b0 <HAL_InitTick+0x6c>)
 800195e:	781b      	ldrb	r3, [r3, #0]
 8001960:	4619      	mov	r1, r3
 8001962:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001966:	fbb3 f3f1 	udiv	r3, r3, r1
 800196a:	fbb2 f3f3 	udiv	r3, r2, r3
 800196e:	4618      	mov	r0, r3
 8001970:	f001 fbdb 	bl	800312a <HAL_SYSTICK_Config>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d10f      	bne.n	800199a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2b0f      	cmp	r3, #15
 800197e:	d809      	bhi.n	8001994 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001980:	2200      	movs	r2, #0
 8001982:	6879      	ldr	r1, [r7, #4]
 8001984:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001988:	f001 fbb3 	bl	80030f2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800198c:	4a0a      	ldr	r2, [pc, #40]	@ (80019b8 <HAL_InitTick+0x74>)
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	6013      	str	r3, [r2, #0]
 8001992:	e007      	b.n	80019a4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001994:	2301      	movs	r3, #1
 8001996:	73fb      	strb	r3, [r7, #15]
 8001998:	e004      	b.n	80019a4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	73fb      	strb	r3, [r7, #15]
 800199e:	e001      	b.n	80019a4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80019a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}
 80019ae:	bf00      	nop
 80019b0:	20000008 	.word	0x20000008
 80019b4:	20000000 	.word	0x20000000
 80019b8:	20000004 	.word	0x20000004

080019bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80019c0:	4b06      	ldr	r3, [pc, #24]	@ (80019dc <HAL_IncTick+0x20>)
 80019c2:	781b      	ldrb	r3, [r3, #0]
 80019c4:	461a      	mov	r2, r3
 80019c6:	4b06      	ldr	r3, [pc, #24]	@ (80019e0 <HAL_IncTick+0x24>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4413      	add	r3, r2
 80019cc:	4a04      	ldr	r2, [pc, #16]	@ (80019e0 <HAL_IncTick+0x24>)
 80019ce:	6013      	str	r3, [r2, #0]
}
 80019d0:	bf00      	nop
 80019d2:	46bd      	mov	sp, r7
 80019d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d8:	4770      	bx	lr
 80019da:	bf00      	nop
 80019dc:	20000008 	.word	0x20000008
 80019e0:	200003dc 	.word	0x200003dc

080019e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0
  return uwTick;
 80019e8:	4b03      	ldr	r3, [pc, #12]	@ (80019f8 <HAL_GetTick+0x14>)
 80019ea:	681b      	ldr	r3, [r3, #0]
}
 80019ec:	4618      	mov	r0, r3
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	200003dc 	.word	0x200003dc

080019fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019fc:	b580      	push	{r7, lr}
 80019fe:	b084      	sub	sp, #16
 8001a00:	af00      	add	r7, sp, #0
 8001a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001a04:	f7ff ffee 	bl	80019e4 <HAL_GetTick>
 8001a08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001a0e:	68fb      	ldr	r3, [r7, #12]
 8001a10:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001a14:	d005      	beq.n	8001a22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001a16:	4b0a      	ldr	r3, [pc, #40]	@ (8001a40 <HAL_Delay+0x44>)
 8001a18:	781b      	ldrb	r3, [r3, #0]
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	68fb      	ldr	r3, [r7, #12]
 8001a1e:	4413      	add	r3, r2
 8001a20:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001a22:	bf00      	nop
 8001a24:	f7ff ffde 	bl	80019e4 <HAL_GetTick>
 8001a28:	4602      	mov	r2, r0
 8001a2a:	68bb      	ldr	r3, [r7, #8]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	68fa      	ldr	r2, [r7, #12]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	d8f7      	bhi.n	8001a24 <HAL_Delay+0x28>
  {
  }
}
 8001a34:	bf00      	nop
 8001a36:	bf00      	nop
 8001a38:	3710      	adds	r7, #16
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	20000008 	.word	0x20000008

08001a44 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001a44:	b480      	push	{r7}
 8001a46:	b083      	sub	sp, #12
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	6078      	str	r0, [r7, #4]
 8001a4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	431a      	orrs	r2, r3
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	609a      	str	r2, [r3, #8]
}
 8001a5e:	bf00      	nop
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	689b      	ldr	r3, [r3, #8]
 8001a78:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	431a      	orrs	r2, r3
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	609a      	str	r2, [r3, #8]
}
 8001a84:	bf00      	nop
 8001a86:	370c      	adds	r7, #12
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a8e:	4770      	bx	lr

08001a90 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001a90:	b480      	push	{r7}
 8001a92:	b083      	sub	sp, #12
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	689b      	ldr	r3, [r3, #8]
 8001a9c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr

08001aac <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001aac:	b480      	push	{r7}
 8001aae:	b087      	sub	sp, #28
 8001ab0:	af00      	add	r7, sp, #0
 8001ab2:	60f8      	str	r0, [r7, #12]
 8001ab4:	60b9      	str	r1, [r7, #8]
 8001ab6:	607a      	str	r2, [r7, #4]
 8001ab8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	3360      	adds	r3, #96	@ 0x60
 8001abe:	461a      	mov	r2, r3
 8001ac0:	68bb      	ldr	r3, [r7, #8]
 8001ac2:	009b      	lsls	r3, r3, #2
 8001ac4:	4413      	add	r3, r2
 8001ac6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001ac8:	697b      	ldr	r3, [r7, #20]
 8001aca:	681a      	ldr	r2, [r3, #0]
 8001acc:	4b08      	ldr	r3, [pc, #32]	@ (8001af0 <LL_ADC_SetOffset+0x44>)
 8001ace:	4013      	ands	r3, r2
 8001ad0:	687a      	ldr	r2, [r7, #4]
 8001ad2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001ad6:	683a      	ldr	r2, [r7, #0]
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	4313      	orrs	r3, r2
 8001adc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001ae0:	697b      	ldr	r3, [r7, #20]
 8001ae2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001ae4:	bf00      	nop
 8001ae6:	371c      	adds	r7, #28
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aee:	4770      	bx	lr
 8001af0:	03fff000 	.word	0x03fff000

08001af4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001af4:	b480      	push	{r7}
 8001af6:	b085      	sub	sp, #20
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
 8001afc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	3360      	adds	r3, #96	@ 0x60
 8001b02:	461a      	mov	r2, r3
 8001b04:	683b      	ldr	r3, [r7, #0]
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	681b      	ldr	r3, [r3, #0]
 8001b10:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	3714      	adds	r7, #20
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b087      	sub	sp, #28
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	3360      	adds	r3, #96	@ 0x60
 8001b30:	461a      	mov	r2, r3
 8001b32:	68bb      	ldr	r3, [r7, #8]
 8001b34:	009b      	lsls	r3, r3, #2
 8001b36:	4413      	add	r3, r2
 8001b38:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001b3a:	697b      	ldr	r3, [r7, #20]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	431a      	orrs	r2, r3
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001b4a:	bf00      	nop
 8001b4c:	371c      	adds	r7, #28
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b54:	4770      	bx	lr

08001b56 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001b56:	b480      	push	{r7}
 8001b58:	b083      	sub	sp, #12
 8001b5a:	af00      	add	r7, sp, #0
 8001b5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	68db      	ldr	r3, [r3, #12]
 8001b62:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d101      	bne.n	8001b6e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001b6a:	2301      	movs	r3, #1
 8001b6c:	e000      	b.n	8001b70 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001b6e:	2300      	movs	r3, #0
}
 8001b70:	4618      	mov	r0, r3
 8001b72:	370c      	adds	r7, #12
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr

08001b7c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	b087      	sub	sp, #28
 8001b80:	af00      	add	r7, sp, #0
 8001b82:	60f8      	str	r0, [r7, #12]
 8001b84:	60b9      	str	r1, [r7, #8]
 8001b86:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	3330      	adds	r3, #48	@ 0x30
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	0a1b      	lsrs	r3, r3, #8
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	f003 030c 	and.w	r3, r3, #12
 8001b98:	4413      	add	r3, r2
 8001b9a:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001b9c:	697b      	ldr	r3, [r7, #20]
 8001b9e:	681a      	ldr	r2, [r3, #0]
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	f003 031f 	and.w	r3, r3, #31
 8001ba6:	211f      	movs	r1, #31
 8001ba8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bac:	43db      	mvns	r3, r3
 8001bae:	401a      	ands	r2, r3
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	0e9b      	lsrs	r3, r3, #26
 8001bb4:	f003 011f 	and.w	r1, r3, #31
 8001bb8:	68bb      	ldr	r3, [r7, #8]
 8001bba:	f003 031f 	and.w	r3, r3, #31
 8001bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8001bc2:	431a      	orrs	r2, r3
 8001bc4:	697b      	ldr	r3, [r7, #20]
 8001bc6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001bc8:	bf00      	nop
 8001bca:	371c      	adds	r7, #28
 8001bcc:	46bd      	mov	sp, r7
 8001bce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd2:	4770      	bx	lr

08001bd4 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001bd4:	b480      	push	{r7}
 8001bd6:	b087      	sub	sp, #28
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	3314      	adds	r3, #20
 8001be4:	461a      	mov	r2, r3
 8001be6:	68bb      	ldr	r3, [r7, #8]
 8001be8:	0e5b      	lsrs	r3, r3, #25
 8001bea:	009b      	lsls	r3, r3, #2
 8001bec:	f003 0304 	and.w	r3, r3, #4
 8001bf0:	4413      	add	r3, r2
 8001bf2:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	0d1b      	lsrs	r3, r3, #20
 8001bfc:	f003 031f 	and.w	r3, r3, #31
 8001c00:	2107      	movs	r1, #7
 8001c02:	fa01 f303 	lsl.w	r3, r1, r3
 8001c06:	43db      	mvns	r3, r3
 8001c08:	401a      	ands	r2, r3
 8001c0a:	68bb      	ldr	r3, [r7, #8]
 8001c0c:	0d1b      	lsrs	r3, r3, #20
 8001c0e:	f003 031f 	and.w	r3, r3, #31
 8001c12:	6879      	ldr	r1, [r7, #4]
 8001c14:	fa01 f303 	lsl.w	r3, r1, r3
 8001c18:	431a      	orrs	r2, r3
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001c1e:	bf00      	nop
 8001c20:	371c      	adds	r7, #28
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr
	...

08001c2c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	60f8      	str	r0, [r7, #12]
 8001c34:	60b9      	str	r1, [r7, #8]
 8001c36:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001c3e:	68bb      	ldr	r3, [r7, #8]
 8001c40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c44:	43db      	mvns	r3, r3
 8001c46:	401a      	ands	r2, r3
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	f003 0318 	and.w	r3, r3, #24
 8001c4e:	4908      	ldr	r1, [pc, #32]	@ (8001c70 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001c50:	40d9      	lsrs	r1, r3
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	400b      	ands	r3, r1
 8001c56:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001c5a:	431a      	orrs	r2, r3
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001c62:	bf00      	nop
 8001c64:	3714      	adds	r7, #20
 8001c66:	46bd      	mov	sp, r7
 8001c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6c:	4770      	bx	lr
 8001c6e:	bf00      	nop
 8001c70:	0007ffff 	.word	0x0007ffff

08001c74 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	689b      	ldr	r3, [r3, #8]
 8001c80:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8001c84:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	6093      	str	r3, [r2, #8]
}
 8001c8c:	bf00      	nop
 8001c8e:	370c      	adds	r7, #12
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b083      	sub	sp, #12
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	689b      	ldr	r3, [r3, #8]
 8001ca4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8001ca8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001cac:	d101      	bne.n	8001cb2 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e000      	b.n	8001cb4 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001cb2:	2300      	movs	r3, #0
}
 8001cb4:	4618      	mov	r0, r3
 8001cb6:	370c      	adds	r7, #12
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr

08001cc0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001cc0:	b480      	push	{r7}
 8001cc2:	b083      	sub	sp, #12
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	689b      	ldr	r3, [r3, #8]
 8001ccc:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8001cd0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001cd4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001cdc:	bf00      	nop
 8001cde:	370c      	adds	r7, #12
 8001ce0:	46bd      	mov	sp, r7
 8001ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce6:	4770      	bx	lr

08001ce8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b083      	sub	sp, #12
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	689b      	ldr	r3, [r3, #8]
 8001cf4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cf8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001cfc:	d101      	bne.n	8001d02 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001cfe:	2301      	movs	r3, #1
 8001d00:	e000      	b.n	8001d04 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689b      	ldr	r3, [r3, #8]
 8001d1c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d20:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d24:	f043 0201 	orr.w	r2, r3, #1
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr

08001d38 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	689b      	ldr	r3, [r3, #8]
 8001d44:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001d48:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001d4c:	f043 0202 	orr.w	r2, r3, #2
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001d54:	bf00      	nop
 8001d56:	370c      	adds	r7, #12
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr

08001d60 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001d60:	b480      	push	{r7}
 8001d62:	b083      	sub	sp, #12
 8001d64:	af00      	add	r7, sp, #0
 8001d66:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	689b      	ldr	r3, [r3, #8]
 8001d6c:	f003 0301 	and.w	r3, r3, #1
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d101      	bne.n	8001d78 <LL_ADC_IsEnabled+0x18>
 8001d74:	2301      	movs	r3, #1
 8001d76:	e000      	b.n	8001d7a <LL_ADC_IsEnabled+0x1a>
 8001d78:	2300      	movs	r3, #0
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	370c      	adds	r7, #12
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d84:	4770      	bx	lr

08001d86 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b083      	sub	sp, #12
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	689b      	ldr	r3, [r3, #8]
 8001d92:	f003 0302 	and.w	r3, r3, #2
 8001d96:	2b02      	cmp	r3, #2
 8001d98:	d101      	bne.n	8001d9e <LL_ADC_IsDisableOngoing+0x18>
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	e000      	b.n	8001da0 <LL_ADC_IsDisableOngoing+0x1a>
 8001d9e:	2300      	movs	r3, #0
}
 8001da0:	4618      	mov	r0, r3
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	689b      	ldr	r3, [r3, #8]
 8001db8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001dbc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001dc0:	f043 0204 	orr.w	r2, r3, #4
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001dc8:	bf00      	nop
 8001dca:	370c      	adds	r7, #12
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8001dd4:	b480      	push	{r7}
 8001dd6:	b083      	sub	sp, #12
 8001dd8:	af00      	add	r7, sp, #0
 8001dda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	689b      	ldr	r3, [r3, #8]
 8001de0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001de4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001de8:	f043 0210 	orr.w	r2, r3, #16
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8001df0:	bf00      	nop
 8001df2:	370c      	adds	r7, #12
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr

08001dfc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	b083      	sub	sp, #12
 8001e00:	af00      	add	r7, sp, #0
 8001e02:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	689b      	ldr	r3, [r3, #8]
 8001e08:	f003 0304 	and.w	r3, r3, #4
 8001e0c:	2b04      	cmp	r3, #4
 8001e0e:	d101      	bne.n	8001e14 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001e10:	2301      	movs	r3, #1
 8001e12:	e000      	b.n	8001e16 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	370c      	adds	r7, #12
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e20:	4770      	bx	lr

08001e22 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8001e22:	b480      	push	{r7}
 8001e24:	b083      	sub	sp, #12
 8001e26:	af00      	add	r7, sp, #0
 8001e28:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	689b      	ldr	r3, [r3, #8]
 8001e2e:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8001e32:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8001e36:	f043 0220 	orr.w	r2, r3, #32
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8001e3e:	bf00      	nop
 8001e40:	370c      	adds	r7, #12
 8001e42:	46bd      	mov	sp, r7
 8001e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e48:	4770      	bx	lr

08001e4a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	b083      	sub	sp, #12
 8001e4e:	af00      	add	r7, sp, #0
 8001e50:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	689b      	ldr	r3, [r3, #8]
 8001e56:	f003 0308 	and.w	r3, r3, #8
 8001e5a:	2b08      	cmp	r3, #8
 8001e5c:	d101      	bne.n	8001e62 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001e5e:	2301      	movs	r3, #1
 8001e60:	e000      	b.n	8001e64 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001e62:	2300      	movs	r3, #0
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	370c      	adds	r7, #12
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e6e:	4770      	bx	lr

08001e70 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b088      	sub	sp, #32
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e126      	b.n	80020d8 <HAL_ADC_Init+0x268>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	691b      	ldr	r3, [r3, #16]
 8001e8e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d109      	bne.n	8001eac <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001e98:	6878      	ldr	r0, [r7, #4]
 8001e9a:	f7ff f87f 	bl	8000f9c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7ff fef1 	bl	8001c98 <LL_ADC_IsDeepPowerDownEnabled>
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d004      	beq.n	8001ec6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f7ff fed7 	bl	8001c74 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	4618      	mov	r0, r3
 8001ecc:	f7ff ff0c 	bl	8001ce8 <LL_ADC_IsInternalRegulatorEnabled>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d115      	bne.n	8001f02 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	4618      	mov	r0, r3
 8001edc:	f7ff fef0 	bl	8001cc0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001ee0:	4b7f      	ldr	r3, [pc, #508]	@ (80020e0 <HAL_ADC_Init+0x270>)
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	099b      	lsrs	r3, r3, #6
 8001ee6:	4a7f      	ldr	r2, [pc, #508]	@ (80020e4 <HAL_ADC_Init+0x274>)
 8001ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8001eec:	099b      	lsrs	r3, r3, #6
 8001eee:	3301      	adds	r3, #1
 8001ef0:	005b      	lsls	r3, r3, #1
 8001ef2:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ef4:	e002      	b.n	8001efc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1f9      	bne.n	8001ef6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	681b      	ldr	r3, [r3, #0]
 8001f06:	4618      	mov	r0, r3
 8001f08:	f7ff feee 	bl	8001ce8 <LL_ADC_IsInternalRegulatorEnabled>
 8001f0c:	4603      	mov	r3, r0
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d10d      	bne.n	8001f2e <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f16:	f043 0210 	orr.w	r2, r3, #16
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f22:	f043 0201 	orr.w	r2, r3, #1
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001f2a:	2301      	movs	r3, #1
 8001f2c:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7ff ff62 	bl	8001dfc <LL_ADC_REG_IsConversionOngoing>
 8001f38:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f3e:	f003 0310 	and.w	r3, r3, #16
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	f040 80bf 	bne.w	80020c6 <HAL_ADC_Init+0x256>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001f48:	697b      	ldr	r3, [r7, #20]
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	f040 80bb 	bne.w	80020c6 <HAL_ADC_Init+0x256>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001f54:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001f58:	f043 0202 	orr.w	r2, r3, #2
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7ff fefb 	bl	8001d60 <LL_ADC_IsEnabled>
 8001f6a:	4603      	mov	r3, r0
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d10b      	bne.n	8001f88 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001f70:	485d      	ldr	r0, [pc, #372]	@ (80020e8 <HAL_ADC_Init+0x278>)
 8001f72:	f7ff fef5 	bl	8001d60 <LL_ADC_IsEnabled>
 8001f76:	4603      	mov	r3, r0
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d105      	bne.n	8001f88 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	685b      	ldr	r3, [r3, #4]
 8001f80:	4619      	mov	r1, r3
 8001f82:	485a      	ldr	r0, [pc, #360]	@ (80020ec <HAL_ADC_Init+0x27c>)
 8001f84:	f7ff fd5e 	bl	8001a44 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	7e5b      	ldrb	r3, [r3, #25]
 8001f8c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001f92:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001f98:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001f9e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fa6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001fa8:	4313      	orrs	r3, r2
 8001faa:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d106      	bne.n	8001fc4 <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001fba:	3b01      	subs	r3, #1
 8001fbc:	045b      	lsls	r3, r3, #17
 8001fbe:	69ba      	ldr	r2, [r7, #24]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d009      	beq.n	8001fe0 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001fd0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fd8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001fda:	69ba      	ldr	r2, [r7, #24]
 8001fdc:	4313      	orrs	r3, r2
 8001fde:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	68da      	ldr	r2, [r3, #12]
 8001fe6:	4b42      	ldr	r3, [pc, #264]	@ (80020f0 <HAL_ADC_Init+0x280>)
 8001fe8:	4013      	ands	r3, r2
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	6812      	ldr	r2, [r2, #0]
 8001fee:	69b9      	ldr	r1, [r7, #24]
 8001ff0:	430b      	orrs	r3, r1
 8001ff2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4618      	mov	r0, r3
 8001ffa:	f7ff ff26 	bl	8001e4a <LL_ADC_INJ_IsConversionOngoing>
 8001ffe:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002000:	697b      	ldr	r3, [r7, #20]
 8002002:	2b00      	cmp	r3, #0
 8002004:	d13d      	bne.n	8002082 <HAL_ADC_Init+0x212>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002006:	693b      	ldr	r3, [r7, #16]
 8002008:	2b00      	cmp	r3, #0
 800200a:	d13a      	bne.n	8002082 <HAL_ADC_Init+0x212>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002010:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002018:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800201a:	4313      	orrs	r3, r2
 800201c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	68db      	ldr	r3, [r3, #12]
 8002024:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002028:	f023 0302 	bic.w	r3, r3, #2
 800202c:	687a      	ldr	r2, [r7, #4]
 800202e:	6812      	ldr	r2, [r2, #0]
 8002030:	69b9      	ldr	r1, [r7, #24]
 8002032:	430b      	orrs	r3, r1
 8002034:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800203c:	2b01      	cmp	r3, #1
 800203e:	d118      	bne.n	8002072 <HAL_ADC_Init+0x202>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	691b      	ldr	r3, [r3, #16]
 8002046:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800204a:	f023 0304 	bic.w	r3, r3, #4
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002052:	687a      	ldr	r2, [r7, #4]
 8002054:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002056:	4311      	orrs	r1, r2
 8002058:	687a      	ldr	r2, [r7, #4]
 800205a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800205c:	4311      	orrs	r1, r2
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002062:	430a      	orrs	r2, r1
 8002064:	431a      	orrs	r2, r3
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f042 0201 	orr.w	r2, r2, #1
 800206e:	611a      	str	r2, [r3, #16]
 8002070:	e007      	b.n	8002082 <HAL_ADC_Init+0x212>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	691a      	ldr	r2, [r3, #16]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	f022 0201 	bic.w	r2, r2, #1
 8002080:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	691b      	ldr	r3, [r3, #16]
 8002086:	2b01      	cmp	r3, #1
 8002088:	d10c      	bne.n	80020a4 <HAL_ADC_Init+0x234>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002090:	f023 010f 	bic.w	r1, r3, #15
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	69db      	ldr	r3, [r3, #28]
 8002098:	1e5a      	subs	r2, r3, #1
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	430a      	orrs	r2, r1
 80020a0:	631a      	str	r2, [r3, #48]	@ 0x30
 80020a2:	e007      	b.n	80020b4 <HAL_ADC_Init+0x244>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	f022 020f 	bic.w	r2, r2, #15
 80020b2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020b8:	f023 0303 	bic.w	r3, r3, #3
 80020bc:	f043 0201 	orr.w	r2, r3, #1
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	655a      	str	r2, [r3, #84]	@ 0x54
 80020c4:	e007      	b.n	80020d6 <HAL_ADC_Init+0x266>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ca:	f043 0210 	orr.w	r2, r3, #16
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80020d2:	2301      	movs	r3, #1
 80020d4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80020d6:	7ffb      	ldrb	r3, [r7, #31]
}
 80020d8:	4618      	mov	r0, r3
 80020da:	3720      	adds	r7, #32
 80020dc:	46bd      	mov	sp, r7
 80020de:	bd80      	pop	{r7, pc}
 80020e0:	20000000 	.word	0x20000000
 80020e4:	053e2d63 	.word	0x053e2d63
 80020e8:	50040000 	.word	0x50040000
 80020ec:	50040300 	.word	0x50040300
 80020f0:	fff0c007 	.word	0xfff0c007

080020f4 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80020f4:	b580      	push	{r7, lr}
 80020f6:	b084      	sub	sp, #16
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	4618      	mov	r0, r3
 8002102:	f7ff fe7b 	bl	8001dfc <LL_ADC_REG_IsConversionOngoing>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d14f      	bne.n	80021ac <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002112:	2b01      	cmp	r3, #1
 8002114:	d101      	bne.n	800211a <HAL_ADC_Start+0x26>
 8002116:	2302      	movs	r3, #2
 8002118:	e04b      	b.n	80021b2 <HAL_ADC_Start+0xbe>
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	2201      	movs	r2, #1
 800211e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 fdb6 	bl	8002c94 <ADC_Enable>
 8002128:	4603      	mov	r3, r0
 800212a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800212c:	7bfb      	ldrb	r3, [r7, #15]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d137      	bne.n	80021a2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002136:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800213a:	f023 0301 	bic.w	r3, r3, #1
 800213e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800214a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800214e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002152:	d106      	bne.n	8002162 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002158:	f023 0206 	bic.w	r2, r3, #6
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002160:	e002      	b.n	8002168 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2200      	movs	r2, #0
 8002166:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	221c      	movs	r2, #28
 800216e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2200      	movs	r2, #0
 8002174:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	68db      	ldr	r3, [r3, #12]
 800217e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d007      	beq.n	8002196 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800218a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800218e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	655a      	str	r2, [r3, #84]	@ 0x54
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	4618      	mov	r0, r3
 800219c:	f7ff fe06 	bl	8001dac <LL_ADC_REG_StartConversion>
 80021a0:	e006      	b.n	80021b0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	2200      	movs	r2, #0
 80021a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 80021aa:	e001      	b.n	80021b0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80021ac:	2302      	movs	r3, #2
 80021ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 80021b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}

080021ba <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80021ba:	b580      	push	{r7, lr}
 80021bc:	b084      	sub	sp, #16
 80021be:	af00      	add	r7, sp, #0
 80021c0:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80021c8:	2b01      	cmp	r3, #1
 80021ca:	d101      	bne.n	80021d0 <HAL_ADC_Stop+0x16>
 80021cc:	2302      	movs	r3, #2
 80021ce:	e023      	b.n	8002218 <HAL_ADC_Stop+0x5e>
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	2201      	movs	r2, #1
 80021d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80021d8:	2103      	movs	r1, #3
 80021da:	6878      	ldr	r0, [r7, #4]
 80021dc:	f000 fc9e 	bl	8002b1c <ADC_ConversionStop>
 80021e0:	4603      	mov	r3, r0
 80021e2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80021e4:	7bfb      	ldrb	r3, [r7, #15]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d111      	bne.n	800220e <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f000 fdd8 	bl	8002da0 <ADC_Disable>
 80021f0:	4603      	mov	r3, r0
 80021f2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80021f4:	7bfb      	ldrb	r3, [r7, #15]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d109      	bne.n	800220e <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fe:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002202:	f023 0301 	bic.w	r3, r3, #1
 8002206:	f043 0201 	orr.w	r2, r3, #1
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	655a      	str	r2, [r3, #84]	@ 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002216:	7bfb      	ldrb	r3, [r7, #15]
}
 8002218:	4618      	mov	r0, r3
 800221a:	3710      	adds	r7, #16
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b086      	sub	sp, #24
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
 8002228:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	695b      	ldr	r3, [r3, #20]
 800222e:	2b08      	cmp	r3, #8
 8002230:	d102      	bne.n	8002238 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8002232:	2308      	movs	r3, #8
 8002234:	617b      	str	r3, [r7, #20]
 8002236:	e010      	b.n	800225a <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	68db      	ldr	r3, [r3, #12]
 800223e:	f003 0301 	and.w	r3, r3, #1
 8002242:	2b00      	cmp	r3, #0
 8002244:	d007      	beq.n	8002256 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800224a:	f043 0220 	orr.w	r2, r3, #32
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_ERROR;
 8002252:	2301      	movs	r3, #1
 8002254:	e06f      	b.n	8002336 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8002256:	2304      	movs	r3, #4
 8002258:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 800225a:	f7ff fbc3 	bl	80019e4 <HAL_GetTick>
 800225e:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002260:	e021      	b.n	80022a6 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002268:	d01d      	beq.n	80022a6 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 800226a:	f7ff fbbb 	bl	80019e4 <HAL_GetTick>
 800226e:	4602      	mov	r2, r0
 8002270:	693b      	ldr	r3, [r7, #16]
 8002272:	1ad3      	subs	r3, r2, r3
 8002274:	683a      	ldr	r2, [r7, #0]
 8002276:	429a      	cmp	r2, r3
 8002278:	d302      	bcc.n	8002280 <HAL_ADC_PollForConversion+0x60>
 800227a:	683b      	ldr	r3, [r7, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d112      	bne.n	80022a6 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	681a      	ldr	r2, [r3, #0]
 8002286:	697b      	ldr	r3, [r7, #20]
 8002288:	4013      	ands	r3, r2
 800228a:	2b00      	cmp	r3, #0
 800228c:	d10b      	bne.n	80022a6 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002292:	f043 0204 	orr.w	r2, r3, #4
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	2200      	movs	r2, #0
 800229e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 80022a2:	2303      	movs	r3, #3
 80022a4:	e047      	b.n	8002336 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	681a      	ldr	r2, [r3, #0]
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	4013      	ands	r3, r2
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d0d6      	beq.n	8002262 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022b8:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4618      	mov	r0, r3
 80022c6:	f7ff fc46 	bl	8001b56 <LL_ADC_REG_IsTriggerSourceSWStart>
 80022ca:	4603      	mov	r3, r0
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d01c      	beq.n	800230a <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	7e5b      	ldrb	r3, [r3, #25]
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d118      	bne.n	800230a <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f003 0308 	and.w	r3, r3, #8
 80022e2:	2b08      	cmp	r3, #8
 80022e4:	d111      	bne.n	800230a <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ea:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d105      	bne.n	800230a <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002302:	f043 0201 	orr.w	r2, r3, #1
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	655a      	str	r2, [r3, #84]	@ 0x54
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	68db      	ldr	r3, [r3, #12]
 8002310:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8002312:	697b      	ldr	r3, [r7, #20]
 8002314:	2b08      	cmp	r3, #8
 8002316:	d104      	bne.n	8002322 <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2208      	movs	r2, #8
 800231e:	601a      	str	r2, [r3, #0]
 8002320:	e008      	b.n	8002334 <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002328:	2b00      	cmp	r3, #0
 800232a:	d103      	bne.n	8002334 <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	220c      	movs	r2, #12
 8002332:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	3718      	adds	r7, #24
 800233a:	46bd      	mov	sp, r7
 800233c:	bd80      	pop	{r7, pc}

0800233e <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800233e:	b480      	push	{r7}
 8002340:	b083      	sub	sp, #12
 8002342:	af00      	add	r7, sp, #0
 8002344:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800234c:	4618      	mov	r0, r3
 800234e:	370c      	adds	r7, #12
 8002350:	46bd      	mov	sp, r7
 8002352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002356:	4770      	bx	lr

08002358 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b0b6      	sub	sp, #216	@ 0xd8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002362:	2300      	movs	r3, #0
 8002364:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002368:	2300      	movs	r3, #0
 800236a:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002372:	2b01      	cmp	r3, #1
 8002374:	d101      	bne.n	800237a <HAL_ADC_ConfigChannel+0x22>
 8002376:	2302      	movs	r3, #2
 8002378:	e3bb      	b.n	8002af2 <HAL_ADC_ConfigChannel+0x79a>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff fd38 	bl	8001dfc <LL_ADC_REG_IsConversionOngoing>
 800238c:	4603      	mov	r3, r0
 800238e:	2b00      	cmp	r3, #0
 8002390:	f040 83a0 	bne.w	8002ad4 <HAL_ADC_ConfigChannel+0x77c>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	685b      	ldr	r3, [r3, #4]
 8002398:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 800239c:	683b      	ldr	r3, [r7, #0]
 800239e:	685b      	ldr	r3, [r3, #4]
 80023a0:	2b05      	cmp	r3, #5
 80023a2:	d824      	bhi.n	80023ee <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	3b02      	subs	r3, #2
 80023aa:	2b03      	cmp	r3, #3
 80023ac:	d81b      	bhi.n	80023e6 <HAL_ADC_ConfigChannel+0x8e>
 80023ae:	a201      	add	r2, pc, #4	@ (adr r2, 80023b4 <HAL_ADC_ConfigChannel+0x5c>)
 80023b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023b4:	080023c5 	.word	0x080023c5
 80023b8:	080023cd 	.word	0x080023cd
 80023bc:	080023d5 	.word	0x080023d5
 80023c0:	080023dd 	.word	0x080023dd
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 80023c4:	230c      	movs	r3, #12
 80023c6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023ca:	e010      	b.n	80023ee <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80023cc:	2312      	movs	r3, #18
 80023ce:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023d2:	e00c      	b.n	80023ee <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80023d4:	2318      	movs	r3, #24
 80023d6:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023da:	e008      	b.n	80023ee <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80023dc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80023e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023e4:	e003      	b.n	80023ee <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80023e6:	2306      	movs	r3, #6
 80023e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80023ec:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6818      	ldr	r0, [r3, #0]
 80023f2:	683b      	ldr	r3, [r7, #0]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80023fc:	f7ff fbbe 	bl	8001b7c <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4618      	mov	r0, r3
 8002406:	f7ff fcf9 	bl	8001dfc <LL_ADC_REG_IsConversionOngoing>
 800240a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4618      	mov	r0, r3
 8002414:	f7ff fd19 	bl	8001e4a <LL_ADC_INJ_IsConversionOngoing>
 8002418:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800241c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8002420:	2b00      	cmp	r3, #0
 8002422:	f040 81a4 	bne.w	800276e <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002426:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800242a:	2b00      	cmp	r3, #0
 800242c:	f040 819f 	bne.w	800276e <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	6818      	ldr	r0, [r3, #0]
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	6819      	ldr	r1, [r3, #0]
 8002438:	683b      	ldr	r3, [r7, #0]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	461a      	mov	r2, r3
 800243e:	f7ff fbc9 	bl	8001bd4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002442:	683b      	ldr	r3, [r7, #0]
 8002444:	695a      	ldr	r2, [r3, #20]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	68db      	ldr	r3, [r3, #12]
 800244c:	08db      	lsrs	r3, r3, #3
 800244e:	f003 0303 	and.w	r3, r3, #3
 8002452:	005b      	lsls	r3, r3, #1
 8002454:	fa02 f303 	lsl.w	r3, r2, r3
 8002458:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	691b      	ldr	r3, [r3, #16]
 8002460:	2b04      	cmp	r3, #4
 8002462:	d00a      	beq.n	800247a <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6818      	ldr	r0, [r3, #0]
 8002468:	683b      	ldr	r3, [r7, #0]
 800246a:	6919      	ldr	r1, [r3, #16]
 800246c:	683b      	ldr	r3, [r7, #0]
 800246e:	681a      	ldr	r2, [r3, #0]
 8002470:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002474:	f7ff fb1a 	bl	8001aac <LL_ADC_SetOffset>
 8002478:	e179      	b.n	800276e <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	2100      	movs	r1, #0
 8002480:	4618      	mov	r0, r3
 8002482:	f7ff fb37 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 8002486:	4603      	mov	r3, r0
 8002488:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800248c:	2b00      	cmp	r3, #0
 800248e:	d10a      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x14e>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2100      	movs	r1, #0
 8002496:	4618      	mov	r0, r3
 8002498:	f7ff fb2c 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 800249c:	4603      	mov	r3, r0
 800249e:	0e9b      	lsrs	r3, r3, #26
 80024a0:	f003 021f 	and.w	r2, r3, #31
 80024a4:	e01e      	b.n	80024e4 <HAL_ADC_ConfigChannel+0x18c>
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	2100      	movs	r1, #0
 80024ac:	4618      	mov	r0, r3
 80024ae:	f7ff fb21 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 80024b2:	4603      	mov	r3, r0
 80024b4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024b8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80024bc:	fa93 f3a3 	rbit	r3, r3
 80024c0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80024c4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80024c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80024cc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024d0:	2b00      	cmp	r3, #0
 80024d2:	d101      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80024d4:	2320      	movs	r3, #32
 80024d6:	e004      	b.n	80024e2 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80024d8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80024dc:	fab3 f383 	clz	r3, r3
 80024e0:	b2db      	uxtb	r3, r3
 80024e2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80024e4:	683b      	ldr	r3, [r7, #0]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d105      	bne.n	80024fc <HAL_ADC_ConfigChannel+0x1a4>
 80024f0:	683b      	ldr	r3, [r7, #0]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	0e9b      	lsrs	r3, r3, #26
 80024f6:	f003 031f 	and.w	r3, r3, #31
 80024fa:	e018      	b.n	800252e <HAL_ADC_ConfigChannel+0x1d6>
 80024fc:	683b      	ldr	r3, [r7, #0]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002504:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002508:	fa93 f3a3 	rbit	r3, r3
 800250c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8002510:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002514:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 8002518:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d101      	bne.n	8002524 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 8002520:	2320      	movs	r3, #32
 8002522:	e004      	b.n	800252e <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 8002524:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800252e:	429a      	cmp	r2, r3
 8002530:	d106      	bne.n	8002540 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	2200      	movs	r2, #0
 8002538:	2100      	movs	r1, #0
 800253a:	4618      	mov	r0, r3
 800253c:	f7ff faf0 	bl	8001b20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	2101      	movs	r1, #1
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff fad4 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 800254c:	4603      	mov	r3, r0
 800254e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002552:	2b00      	cmp	r3, #0
 8002554:	d10a      	bne.n	800256c <HAL_ADC_ConfigChannel+0x214>
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	2101      	movs	r1, #1
 800255c:	4618      	mov	r0, r3
 800255e:	f7ff fac9 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 8002562:	4603      	mov	r3, r0
 8002564:	0e9b      	lsrs	r3, r3, #26
 8002566:	f003 021f 	and.w	r2, r3, #31
 800256a:	e01e      	b.n	80025aa <HAL_ADC_ConfigChannel+0x252>
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	2101      	movs	r1, #1
 8002572:	4618      	mov	r0, r3
 8002574:	f7ff fabe 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 8002578:	4603      	mov	r3, r0
 800257a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800257e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002582:	fa93 f3a3 	rbit	r3, r3
 8002586:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 800258a:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800258e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002592:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002596:	2b00      	cmp	r3, #0
 8002598:	d101      	bne.n	800259e <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 800259a:	2320      	movs	r3, #32
 800259c:	e004      	b.n	80025a8 <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 800259e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80025a2:	fab3 f383 	clz	r3, r3
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d105      	bne.n	80025c2 <HAL_ADC_ConfigChannel+0x26a>
 80025b6:	683b      	ldr	r3, [r7, #0]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	0e9b      	lsrs	r3, r3, #26
 80025bc:	f003 031f 	and.w	r3, r3, #31
 80025c0:	e018      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x29c>
 80025c2:	683b      	ldr	r3, [r7, #0]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025ca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80025ce:	fa93 f3a3 	rbit	r3, r3
 80025d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 80025d6:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80025da:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 80025de:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025e2:	2b00      	cmp	r3, #0
 80025e4:	d101      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 80025e6:	2320      	movs	r3, #32
 80025e8:	e004      	b.n	80025f4 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 80025ea:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80025ee:	fab3 f383 	clz	r3, r3
 80025f2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80025f4:	429a      	cmp	r2, r3
 80025f6:	d106      	bne.n	8002606 <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	2200      	movs	r2, #0
 80025fe:	2101      	movs	r1, #1
 8002600:	4618      	mov	r0, r3
 8002602:	f7ff fa8d 	bl	8001b20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	2102      	movs	r1, #2
 800260c:	4618      	mov	r0, r3
 800260e:	f7ff fa71 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 8002612:	4603      	mov	r3, r0
 8002614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10a      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x2da>
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	2102      	movs	r1, #2
 8002622:	4618      	mov	r0, r3
 8002624:	f7ff fa66 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 8002628:	4603      	mov	r3, r0
 800262a:	0e9b      	lsrs	r3, r3, #26
 800262c:	f003 021f 	and.w	r2, r3, #31
 8002630:	e01e      	b.n	8002670 <HAL_ADC_ConfigChannel+0x318>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	2102      	movs	r1, #2
 8002638:	4618      	mov	r0, r3
 800263a:	f7ff fa5b 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 800263e:	4603      	mov	r3, r0
 8002640:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002644:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002648:	fa93 f3a3 	rbit	r3, r3
 800264c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002650:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002654:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002658:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800265c:	2b00      	cmp	r3, #0
 800265e:	d101      	bne.n	8002664 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002660:	2320      	movs	r3, #32
 8002662:	e004      	b.n	800266e <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002664:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002668:	fab3 f383 	clz	r3, r3
 800266c:	b2db      	uxtb	r3, r3
 800266e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002670:	683b      	ldr	r3, [r7, #0]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002678:	2b00      	cmp	r3, #0
 800267a:	d105      	bne.n	8002688 <HAL_ADC_ConfigChannel+0x330>
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	0e9b      	lsrs	r3, r3, #26
 8002682:	f003 031f 	and.w	r3, r3, #31
 8002686:	e014      	b.n	80026b2 <HAL_ADC_ConfigChannel+0x35a>
 8002688:	683b      	ldr	r3, [r7, #0]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002690:	fa93 f3a3 	rbit	r3, r3
 8002694:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002696:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002698:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 800269c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d101      	bne.n	80026a8 <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 80026a4:	2320      	movs	r3, #32
 80026a6:	e004      	b.n	80026b2 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 80026a8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80026ac:	fab3 f383 	clz	r3, r3
 80026b0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80026b2:	429a      	cmp	r2, r3
 80026b4:	d106      	bne.n	80026c4 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	2200      	movs	r2, #0
 80026bc:	2102      	movs	r1, #2
 80026be:	4618      	mov	r0, r3
 80026c0:	f7ff fa2e 	bl	8001b20 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2103      	movs	r1, #3
 80026ca:	4618      	mov	r0, r3
 80026cc:	f7ff fa12 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 80026d0:	4603      	mov	r3, r0
 80026d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d10a      	bne.n	80026f0 <HAL_ADC_ConfigChannel+0x398>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	2103      	movs	r1, #3
 80026e0:	4618      	mov	r0, r3
 80026e2:	f7ff fa07 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 80026e6:	4603      	mov	r3, r0
 80026e8:	0e9b      	lsrs	r3, r3, #26
 80026ea:	f003 021f 	and.w	r2, r3, #31
 80026ee:	e017      	b.n	8002720 <HAL_ADC_ConfigChannel+0x3c8>
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	2103      	movs	r1, #3
 80026f6:	4618      	mov	r0, r3
 80026f8:	f7ff f9fc 	bl	8001af4 <LL_ADC_GetOffsetChannel>
 80026fc:	4603      	mov	r3, r0
 80026fe:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002700:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002702:	fa93 f3a3 	rbit	r3, r3
 8002706:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002708:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800270a:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 800270c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800270e:	2b00      	cmp	r3, #0
 8002710:	d101      	bne.n	8002716 <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002712:	2320      	movs	r3, #32
 8002714:	e003      	b.n	800271e <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002716:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002718:	fab3 f383 	clz	r3, r3
 800271c:	b2db      	uxtb	r3, r3
 800271e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002720:	683b      	ldr	r3, [r7, #0]
 8002722:	681b      	ldr	r3, [r3, #0]
 8002724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002728:	2b00      	cmp	r3, #0
 800272a:	d105      	bne.n	8002738 <HAL_ADC_ConfigChannel+0x3e0>
 800272c:	683b      	ldr	r3, [r7, #0]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	0e9b      	lsrs	r3, r3, #26
 8002732:	f003 031f 	and.w	r3, r3, #31
 8002736:	e011      	b.n	800275c <HAL_ADC_ConfigChannel+0x404>
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800273e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002740:	fa93 f3a3 	rbit	r3, r3
 8002744:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002746:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002748:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 800274a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800274c:	2b00      	cmp	r3, #0
 800274e:	d101      	bne.n	8002754 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002750:	2320      	movs	r3, #32
 8002752:	e003      	b.n	800275c <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002754:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002756:	fab3 f383 	clz	r3, r3
 800275a:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800275c:	429a      	cmp	r2, r3
 800275e:	d106      	bne.n	800276e <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	2200      	movs	r2, #0
 8002766:	2103      	movs	r1, #3
 8002768:	4618      	mov	r0, r3
 800276a:	f7ff f9d9 	bl	8001b20 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4618      	mov	r0, r3
 8002774:	f7ff faf4 	bl	8001d60 <LL_ADC_IsEnabled>
 8002778:	4603      	mov	r3, r0
 800277a:	2b00      	cmp	r3, #0
 800277c:	f040 8140 	bne.w	8002a00 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6818      	ldr	r0, [r3, #0]
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	6819      	ldr	r1, [r3, #0]
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	461a      	mov	r2, r3
 800278e:	f7ff fa4d 	bl	8001c2c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002792:	683b      	ldr	r3, [r7, #0]
 8002794:	68db      	ldr	r3, [r3, #12]
 8002796:	4a8f      	ldr	r2, [pc, #572]	@ (80029d4 <HAL_ADC_ConfigChannel+0x67c>)
 8002798:	4293      	cmp	r3, r2
 800279a:	f040 8131 	bne.w	8002a00 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d10b      	bne.n	80027c6 <HAL_ADC_ConfigChannel+0x46e>
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	0e9b      	lsrs	r3, r3, #26
 80027b4:	3301      	adds	r3, #1
 80027b6:	f003 031f 	and.w	r3, r3, #31
 80027ba:	2b09      	cmp	r3, #9
 80027bc:	bf94      	ite	ls
 80027be:	2301      	movls	r3, #1
 80027c0:	2300      	movhi	r3, #0
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	e019      	b.n	80027fa <HAL_ADC_ConfigChannel+0x4a2>
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80027ce:	fa93 f3a3 	rbit	r3, r3
 80027d2:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 80027d4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80027d6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 80027d8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027da:	2b00      	cmp	r3, #0
 80027dc:	d101      	bne.n	80027e2 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 80027de:	2320      	movs	r3, #32
 80027e0:	e003      	b.n	80027ea <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 80027e2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80027e4:	fab3 f383 	clz	r3, r3
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	3301      	adds	r3, #1
 80027ec:	f003 031f 	and.w	r3, r3, #31
 80027f0:	2b09      	cmp	r3, #9
 80027f2:	bf94      	ite	ls
 80027f4:	2301      	movls	r3, #1
 80027f6:	2300      	movhi	r3, #0
 80027f8:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d079      	beq.n	80028f2 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80027fe:	683b      	ldr	r3, [r7, #0]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002806:	2b00      	cmp	r3, #0
 8002808:	d107      	bne.n	800281a <HAL_ADC_ConfigChannel+0x4c2>
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	681b      	ldr	r3, [r3, #0]
 800280e:	0e9b      	lsrs	r3, r3, #26
 8002810:	3301      	adds	r3, #1
 8002812:	069b      	lsls	r3, r3, #26
 8002814:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002818:	e015      	b.n	8002846 <HAL_ADC_ConfigChannel+0x4ee>
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002820:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002822:	fa93 f3a3 	rbit	r3, r3
 8002826:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002828:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800282a:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 800282c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800282e:	2b00      	cmp	r3, #0
 8002830:	d101      	bne.n	8002836 <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002832:	2320      	movs	r3, #32
 8002834:	e003      	b.n	800283e <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002836:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002838:	fab3 f383 	clz	r3, r3
 800283c:	b2db      	uxtb	r3, r3
 800283e:	3301      	adds	r3, #1
 8002840:	069b      	lsls	r3, r3, #26
 8002842:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002846:	683b      	ldr	r3, [r7, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800284e:	2b00      	cmp	r3, #0
 8002850:	d109      	bne.n	8002866 <HAL_ADC_ConfigChannel+0x50e>
 8002852:	683b      	ldr	r3, [r7, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	0e9b      	lsrs	r3, r3, #26
 8002858:	3301      	adds	r3, #1
 800285a:	f003 031f 	and.w	r3, r3, #31
 800285e:	2101      	movs	r1, #1
 8002860:	fa01 f303 	lsl.w	r3, r1, r3
 8002864:	e017      	b.n	8002896 <HAL_ADC_ConfigChannel+0x53e>
 8002866:	683b      	ldr	r3, [r7, #0]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800286c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800286e:	fa93 f3a3 	rbit	r3, r3
 8002872:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002874:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002876:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800287a:	2b00      	cmp	r3, #0
 800287c:	d101      	bne.n	8002882 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 800287e:	2320      	movs	r3, #32
 8002880:	e003      	b.n	800288a <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002882:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002884:	fab3 f383 	clz	r3, r3
 8002888:	b2db      	uxtb	r3, r3
 800288a:	3301      	adds	r3, #1
 800288c:	f003 031f 	and.w	r3, r3, #31
 8002890:	2101      	movs	r1, #1
 8002892:	fa01 f303 	lsl.w	r3, r1, r3
 8002896:	ea42 0103 	orr.w	r1, r2, r3
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	681b      	ldr	r3, [r3, #0]
 800289e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10a      	bne.n	80028bc <HAL_ADC_ConfigChannel+0x564>
 80028a6:	683b      	ldr	r3, [r7, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	0e9b      	lsrs	r3, r3, #26
 80028ac:	3301      	adds	r3, #1
 80028ae:	f003 021f 	and.w	r2, r3, #31
 80028b2:	4613      	mov	r3, r2
 80028b4:	005b      	lsls	r3, r3, #1
 80028b6:	4413      	add	r3, r2
 80028b8:	051b      	lsls	r3, r3, #20
 80028ba:	e018      	b.n	80028ee <HAL_ADC_ConfigChannel+0x596>
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80028c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80028c4:	fa93 f3a3 	rbit	r3, r3
 80028c8:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 80028ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028cc:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 80028ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d101      	bne.n	80028d8 <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 80028d4:	2320      	movs	r3, #32
 80028d6:	e003      	b.n	80028e0 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 80028d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80028da:	fab3 f383 	clz	r3, r3
 80028de:	b2db      	uxtb	r3, r3
 80028e0:	3301      	adds	r3, #1
 80028e2:	f003 021f 	and.w	r2, r3, #31
 80028e6:	4613      	mov	r3, r2
 80028e8:	005b      	lsls	r3, r3, #1
 80028ea:	4413      	add	r3, r2
 80028ec:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80028ee:	430b      	orrs	r3, r1
 80028f0:	e081      	b.n	80029f6 <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d107      	bne.n	800290e <HAL_ADC_ConfigChannel+0x5b6>
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	0e9b      	lsrs	r3, r3, #26
 8002904:	3301      	adds	r3, #1
 8002906:	069b      	lsls	r3, r3, #26
 8002908:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800290c:	e015      	b.n	800293a <HAL_ADC_ConfigChannel+0x5e2>
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002916:	fa93 f3a3 	rbit	r3, r3
 800291a:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 800291c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800291e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002920:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002922:	2b00      	cmp	r3, #0
 8002924:	d101      	bne.n	800292a <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002926:	2320      	movs	r3, #32
 8002928:	e003      	b.n	8002932 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 800292a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800292c:	fab3 f383 	clz	r3, r3
 8002930:	b2db      	uxtb	r3, r3
 8002932:	3301      	adds	r3, #1
 8002934:	069b      	lsls	r3, r3, #26
 8002936:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002942:	2b00      	cmp	r3, #0
 8002944:	d109      	bne.n	800295a <HAL_ADC_ConfigChannel+0x602>
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	0e9b      	lsrs	r3, r3, #26
 800294c:	3301      	adds	r3, #1
 800294e:	f003 031f 	and.w	r3, r3, #31
 8002952:	2101      	movs	r1, #1
 8002954:	fa01 f303 	lsl.w	r3, r1, r3
 8002958:	e017      	b.n	800298a <HAL_ADC_ConfigChannel+0x632>
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002960:	69fb      	ldr	r3, [r7, #28]
 8002962:	fa93 f3a3 	rbit	r3, r3
 8002966:	61bb      	str	r3, [r7, #24]
  return result;
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 800296c:	6a3b      	ldr	r3, [r7, #32]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d101      	bne.n	8002976 <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002972:	2320      	movs	r3, #32
 8002974:	e003      	b.n	800297e <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002976:	6a3b      	ldr	r3, [r7, #32]
 8002978:	fab3 f383 	clz	r3, r3
 800297c:	b2db      	uxtb	r3, r3
 800297e:	3301      	adds	r3, #1
 8002980:	f003 031f 	and.w	r3, r3, #31
 8002984:	2101      	movs	r1, #1
 8002986:	fa01 f303 	lsl.w	r3, r1, r3
 800298a:	ea42 0103 	orr.w	r1, r2, r3
 800298e:	683b      	ldr	r3, [r7, #0]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002996:	2b00      	cmp	r3, #0
 8002998:	d10d      	bne.n	80029b6 <HAL_ADC_ConfigChannel+0x65e>
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	0e9b      	lsrs	r3, r3, #26
 80029a0:	3301      	adds	r3, #1
 80029a2:	f003 021f 	and.w	r2, r3, #31
 80029a6:	4613      	mov	r3, r2
 80029a8:	005b      	lsls	r3, r3, #1
 80029aa:	4413      	add	r3, r2
 80029ac:	3b1e      	subs	r3, #30
 80029ae:	051b      	lsls	r3, r3, #20
 80029b0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029b4:	e01e      	b.n	80029f4 <HAL_ADC_ConfigChannel+0x69c>
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029bc:	693b      	ldr	r3, [r7, #16]
 80029be:	fa93 f3a3 	rbit	r3, r3
 80029c2:	60fb      	str	r3, [r7, #12]
  return result;
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d104      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 80029ce:	2320      	movs	r3, #32
 80029d0:	e006      	b.n	80029e0 <HAL_ADC_ConfigChannel+0x688>
 80029d2:	bf00      	nop
 80029d4:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80029d8:	697b      	ldr	r3, [r7, #20]
 80029da:	fab3 f383 	clz	r3, r3
 80029de:	b2db      	uxtb	r3, r3
 80029e0:	3301      	adds	r3, #1
 80029e2:	f003 021f 	and.w	r2, r3, #31
 80029e6:	4613      	mov	r3, r2
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	4413      	add	r3, r2
 80029ec:	3b1e      	subs	r3, #30
 80029ee:	051b      	lsls	r3, r3, #20
 80029f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029f4:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80029f6:	683a      	ldr	r2, [r7, #0]
 80029f8:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80029fa:	4619      	mov	r1, r3
 80029fc:	f7ff f8ea 	bl	8001bd4 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002a00:	683b      	ldr	r3, [r7, #0]
 8002a02:	681a      	ldr	r2, [r3, #0]
 8002a04:	4b3d      	ldr	r3, [pc, #244]	@ (8002afc <HAL_ADC_ConfigChannel+0x7a4>)
 8002a06:	4013      	ands	r3, r2
 8002a08:	2b00      	cmp	r3, #0
 8002a0a:	d06c      	beq.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002a0c:	483c      	ldr	r0, [pc, #240]	@ (8002b00 <HAL_ADC_ConfigChannel+0x7a8>)
 8002a0e:	f7ff f83f 	bl	8001a90 <LL_ADC_GetCommonPathInternalCh>
 8002a12:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a3a      	ldr	r2, [pc, #232]	@ (8002b04 <HAL_ADC_ConfigChannel+0x7ac>)
 8002a1c:	4293      	cmp	r3, r2
 8002a1e:	d127      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x718>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002a20:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d121      	bne.n	8002a70 <HAL_ADC_ConfigChannel+0x718>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a35      	ldr	r2, [pc, #212]	@ (8002b08 <HAL_ADC_ConfigChannel+0x7b0>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d157      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a36:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a3a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002a3e:	4619      	mov	r1, r3
 8002a40:	482f      	ldr	r0, [pc, #188]	@ (8002b00 <HAL_ADC_ConfigChannel+0x7a8>)
 8002a42:	f7ff f812 	bl	8001a6a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002a46:	4b31      	ldr	r3, [pc, #196]	@ (8002b0c <HAL_ADC_ConfigChannel+0x7b4>)
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	099b      	lsrs	r3, r3, #6
 8002a4c:	4a30      	ldr	r2, [pc, #192]	@ (8002b10 <HAL_ADC_ConfigChannel+0x7b8>)
 8002a4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a52:	099b      	lsrs	r3, r3, #6
 8002a54:	1c5a      	adds	r2, r3, #1
 8002a56:	4613      	mov	r3, r2
 8002a58:	005b      	lsls	r3, r3, #1
 8002a5a:	4413      	add	r3, r2
 8002a5c:	009b      	lsls	r3, r3, #2
 8002a5e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002a60:	e002      	b.n	8002a68 <HAL_ADC_ConfigChannel+0x710>
          {
            wait_loop_index--;
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	3b01      	subs	r3, #1
 8002a66:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002a68:	68bb      	ldr	r3, [r7, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d1f9      	bne.n	8002a62 <HAL_ADC_ConfigChannel+0x70a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002a6e:	e03a      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a27      	ldr	r2, [pc, #156]	@ (8002b14 <HAL_ADC_ConfigChannel+0x7bc>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d113      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x74a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002a7a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a7e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d10d      	bne.n	8002aa2 <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	4a1f      	ldr	r2, [pc, #124]	@ (8002b08 <HAL_ADC_ConfigChannel+0x7b0>)
 8002a8c:	4293      	cmp	r3, r2
 8002a8e:	d12a      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002a90:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002a94:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002a98:	4619      	mov	r1, r3
 8002a9a:	4819      	ldr	r0, [pc, #100]	@ (8002b00 <HAL_ADC_ConfigChannel+0x7a8>)
 8002a9c:	f7fe ffe5 	bl	8001a6a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002aa0:	e021      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a1c      	ldr	r2, [pc, #112]	@ (8002b18 <HAL_ADC_ConfigChannel+0x7c0>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d11c      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002aac:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ab0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d116      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a12      	ldr	r2, [pc, #72]	@ (8002b08 <HAL_ADC_ConfigChannel+0x7b0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d111      	bne.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002ac2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ac6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002aca:	4619      	mov	r1, r3
 8002acc:	480c      	ldr	r0, [pc, #48]	@ (8002b00 <HAL_ADC_ConfigChannel+0x7a8>)
 8002ace:	f7fe ffcc 	bl	8001a6a <LL_ADC_SetCommonPathInternalCh>
 8002ad2:	e008      	b.n	8002ae6 <HAL_ADC_ConfigChannel+0x78e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ad8:	f043 0220 	orr.w	r2, r3, #32
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	2200      	movs	r2, #0
 8002aea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002aee:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	37d8      	adds	r7, #216	@ 0xd8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}
 8002afa:	bf00      	nop
 8002afc:	80080000 	.word	0x80080000
 8002b00:	50040300 	.word	0x50040300
 8002b04:	c7520000 	.word	0xc7520000
 8002b08:	50040000 	.word	0x50040000
 8002b0c:	20000000 	.word	0x20000000
 8002b10:	053e2d63 	.word	0x053e2d63
 8002b14:	cb840000 	.word	0xcb840000
 8002b18:	80000001 	.word	0x80000001

08002b1c <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b088      	sub	sp, #32
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
 8002b24:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8002b26:	2300      	movs	r3, #0
 8002b28:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8002b2a:	683b      	ldr	r3, [r7, #0]
 8002b2c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	4618      	mov	r0, r3
 8002b34:	f7ff f962 	bl	8001dfc <LL_ADC_REG_IsConversionOngoing>
 8002b38:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7ff f983 	bl	8001e4a <LL_ADC_INJ_IsConversionOngoing>
 8002b44:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8002b46:	693b      	ldr	r3, [r7, #16]
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d103      	bne.n	8002b54 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	f000 8098 	beq.w	8002c84 <ADC_ConversionStop+0x168>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	68db      	ldr	r3, [r3, #12]
 8002b5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d02a      	beq.n	8002bb8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	7e5b      	ldrb	r3, [r3, #25]
 8002b66:	2b01      	cmp	r3, #1
 8002b68:	d126      	bne.n	8002bb8 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	7e1b      	ldrb	r3, [r3, #24]
 8002b6e:	2b01      	cmp	r3, #1
 8002b70:	d122      	bne.n	8002bb8 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8002b72:	2301      	movs	r3, #1
 8002b74:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002b76:	e014      	b.n	8002ba2 <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8002b78:	69fb      	ldr	r3, [r7, #28]
 8002b7a:	4a45      	ldr	r2, [pc, #276]	@ (8002c90 <ADC_ConversionStop+0x174>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d90d      	bls.n	8002b9c <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b84:	f043 0210 	orr.w	r2, r3, #16
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b90:	f043 0201 	orr.w	r2, r3, #1
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002b98:	2301      	movs	r3, #1
 8002b9a:	e074      	b.n	8002c86 <ADC_ConversionStop+0x16a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8002b9c:	69fb      	ldr	r3, [r7, #28]
 8002b9e:	3301      	adds	r3, #1
 8002ba0:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002bac:	2b40      	cmp	r3, #64	@ 0x40
 8002bae:	d1e3      	bne.n	8002b78 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2240      	movs	r2, #64	@ 0x40
 8002bb6:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	2b02      	cmp	r3, #2
 8002bbc:	d014      	beq.n	8002be8 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	4618      	mov	r0, r3
 8002bc4:	f7ff f91a 	bl	8001dfc <LL_ADC_REG_IsConversionOngoing>
 8002bc8:	4603      	mov	r3, r0
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00c      	beq.n	8002be8 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4618      	mov	r0, r3
 8002bd4:	f7ff f8d7 	bl	8001d86 <LL_ADC_IsDisableOngoing>
 8002bd8:	4603      	mov	r3, r0
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d104      	bne.n	8002be8 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7ff f8f6 	bl	8001dd4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8002be8:	69bb      	ldr	r3, [r7, #24]
 8002bea:	2b01      	cmp	r3, #1
 8002bec:	d014      	beq.n	8002c18 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f7ff f929 	bl	8001e4a <LL_ADC_INJ_IsConversionOngoing>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d00c      	beq.n	8002c18 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	4618      	mov	r0, r3
 8002c04:	f7ff f8bf 	bl	8001d86 <LL_ADC_IsDisableOngoing>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d104      	bne.n	8002c18 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4618      	mov	r0, r3
 8002c14:	f7ff f905 	bl	8001e22 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8002c18:	69bb      	ldr	r3, [r7, #24]
 8002c1a:	2b02      	cmp	r3, #2
 8002c1c:	d005      	beq.n	8002c2a <ADC_ConversionStop+0x10e>
 8002c1e:	69bb      	ldr	r3, [r7, #24]
 8002c20:	2b03      	cmp	r3, #3
 8002c22:	d105      	bne.n	8002c30 <ADC_ConversionStop+0x114>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8002c24:	230c      	movs	r3, #12
 8002c26:	617b      	str	r3, [r7, #20]
        break;
 8002c28:	e005      	b.n	8002c36 <ADC_ConversionStop+0x11a>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8002c2a:	2308      	movs	r3, #8
 8002c2c:	617b      	str	r3, [r7, #20]
        break;
 8002c2e:	e002      	b.n	8002c36 <ADC_ConversionStop+0x11a>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8002c30:	2304      	movs	r3, #4
 8002c32:	617b      	str	r3, [r7, #20]
        break;
 8002c34:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8002c36:	f7fe fed5 	bl	80019e4 <HAL_GetTick>
 8002c3a:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c3c:	e01b      	b.n	8002c76 <ADC_ConversionStop+0x15a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8002c3e:	f7fe fed1 	bl	80019e4 <HAL_GetTick>
 8002c42:	4602      	mov	r2, r0
 8002c44:	68bb      	ldr	r3, [r7, #8]
 8002c46:	1ad3      	subs	r3, r2, r3
 8002c48:	2b05      	cmp	r3, #5
 8002c4a:	d914      	bls.n	8002c76 <ADC_ConversionStop+0x15a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689a      	ldr	r2, [r3, #8]
 8002c52:	697b      	ldr	r3, [r7, #20]
 8002c54:	4013      	ands	r3, r2
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d00d      	beq.n	8002c76 <ADC_ConversionStop+0x15a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c5e:	f043 0210 	orr.w	r2, r3, #16
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c6a:	f043 0201 	orr.w	r2, r3, #1
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e007      	b.n	8002c86 <ADC_ConversionStop+0x16a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689a      	ldr	r2, [r3, #8]
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	4013      	ands	r3, r2
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d1dc      	bne.n	8002c3e <ADC_ConversionStop+0x122>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8002c84:	2300      	movs	r3, #0
}
 8002c86:	4618      	mov	r0, r3
 8002c88:	3720      	adds	r7, #32
 8002c8a:	46bd      	mov	sp, r7
 8002c8c:	bd80      	pop	{r7, pc}
 8002c8e:	bf00      	nop
 8002c90:	a33fffff 	.word	0xa33fffff

08002c94 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b084      	sub	sp, #16
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	4618      	mov	r0, r3
 8002ca6:	f7ff f85b 	bl	8001d60 <LL_ADC_IsEnabled>
 8002caa:	4603      	mov	r3, r0
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d169      	bne.n	8002d84 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	689a      	ldr	r2, [r3, #8]
 8002cb6:	4b36      	ldr	r3, [pc, #216]	@ (8002d90 <ADC_Enable+0xfc>)
 8002cb8:	4013      	ands	r3, r2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d00d      	beq.n	8002cda <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cc2:	f043 0210 	orr.w	r2, r3, #16
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8002cd6:	2301      	movs	r3, #1
 8002cd8:	e055      	b.n	8002d86 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7ff f816 	bl	8001d10 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002ce4:	482b      	ldr	r0, [pc, #172]	@ (8002d94 <ADC_Enable+0x100>)
 8002ce6:	f7fe fed3 	bl	8001a90 <LL_ADC_GetCommonPathInternalCh>
 8002cea:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002cec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d013      	beq.n	8002d1c <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002cf4:	4b28      	ldr	r3, [pc, #160]	@ (8002d98 <ADC_Enable+0x104>)
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	099b      	lsrs	r3, r3, #6
 8002cfa:	4a28      	ldr	r2, [pc, #160]	@ (8002d9c <ADC_Enable+0x108>)
 8002cfc:	fba2 2303 	umull	r2, r3, r2, r3
 8002d00:	099b      	lsrs	r3, r3, #6
 8002d02:	1c5a      	adds	r2, r3, #1
 8002d04:	4613      	mov	r3, r2
 8002d06:	005b      	lsls	r3, r3, #1
 8002d08:	4413      	add	r3, r2
 8002d0a:	009b      	lsls	r3, r3, #2
 8002d0c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d0e:	e002      	b.n	8002d16 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8002d10:	68bb      	ldr	r3, [r7, #8]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002d16:	68bb      	ldr	r3, [r7, #8]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d1f9      	bne.n	8002d10 <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8002d1c:	f7fe fe62 	bl	80019e4 <HAL_GetTick>
 8002d20:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d22:	e028      	b.n	8002d76 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4618      	mov	r0, r3
 8002d2a:	f7ff f819 	bl	8001d60 <LL_ADC_IsEnabled>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d104      	bne.n	8002d3e <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f7fe ffe9 	bl	8001d10 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002d3e:	f7fe fe51 	bl	80019e4 <HAL_GetTick>
 8002d42:	4602      	mov	r2, r0
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	1ad3      	subs	r3, r2, r3
 8002d48:	2b02      	cmp	r3, #2
 8002d4a:	d914      	bls.n	8002d76 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f003 0301 	and.w	r3, r3, #1
 8002d56:	2b01      	cmp	r3, #1
 8002d58:	d00d      	beq.n	8002d76 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d5e:	f043 0210 	orr.w	r2, r3, #16
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d6a:	f043 0201 	orr.w	r2, r3, #1
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e007      	b.n	8002d86 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f003 0301 	and.w	r3, r3, #1
 8002d80:	2b01      	cmp	r3, #1
 8002d82:	d1cf      	bne.n	8002d24 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002d84:	2300      	movs	r3, #0
}
 8002d86:	4618      	mov	r0, r3
 8002d88:	3710      	adds	r7, #16
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	8000003f 	.word	0x8000003f
 8002d94:	50040300 	.word	0x50040300
 8002d98:	20000000 	.word	0x20000000
 8002d9c:	053e2d63 	.word	0x053e2d63

08002da0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b084      	sub	sp, #16
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	4618      	mov	r0, r3
 8002dae:	f7fe ffea 	bl	8001d86 <LL_ADC_IsDisableOngoing>
 8002db2:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4618      	mov	r0, r3
 8002dba:	f7fe ffd1 	bl	8001d60 <LL_ADC_IsEnabled>
 8002dbe:	4603      	mov	r3, r0
 8002dc0:	2b00      	cmp	r3, #0
 8002dc2:	d047      	beq.n	8002e54 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d144      	bne.n	8002e54 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	689b      	ldr	r3, [r3, #8]
 8002dd0:	f003 030d 	and.w	r3, r3, #13
 8002dd4:	2b01      	cmp	r3, #1
 8002dd6:	d10c      	bne.n	8002df2 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f7fe ffab 	bl	8001d38 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	2203      	movs	r2, #3
 8002de8:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002dea:	f7fe fdfb 	bl	80019e4 <HAL_GetTick>
 8002dee:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002df0:	e029      	b.n	8002e46 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df6:	f043 0210 	orr.w	r2, r3, #16
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	655a      	str	r2, [r3, #84]	@ 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e02:	f043 0201 	orr.w	r2, r3, #1
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	e023      	b.n	8002e56 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002e0e:	f7fe fde9 	bl	80019e4 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d914      	bls.n	8002e46 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 0301 	and.w	r3, r3, #1
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d00d      	beq.n	8002e46 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e2e:	f043 0210 	orr.w	r2, r3, #16
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e3a:	f043 0201 	orr.w	r2, r3, #1
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e007      	b.n	8002e56 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1dc      	bne.n	8002e0e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}

08002e5e <LL_ADC_StartCalibration>:
{
 8002e5e:	b480      	push	{r7}
 8002e60:	b083      	sub	sp, #12
 8002e62:	af00      	add	r7, sp, #0
 8002e64:	6078      	str	r0, [r7, #4]
 8002e66:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	689b      	ldr	r3, [r3, #8]
 8002e6c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8002e70:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002e74:	683a      	ldr	r2, [r7, #0]
 8002e76:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	609a      	str	r2, [r3, #8]
}
 8002e84:	bf00      	nop
 8002e86:	370c      	adds	r7, #12
 8002e88:	46bd      	mov	sp, r7
 8002e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8e:	4770      	bx	lr

08002e90 <LL_ADC_IsCalibrationOnGoing>:
{
 8002e90:	b480      	push	{r7}
 8002e92:	b083      	sub	sp, #12
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	689b      	ldr	r3, [r3, #8]
 8002e9c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002ea0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002ea4:	d101      	bne.n	8002eaa <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e000      	b.n	8002eac <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002eaa:	2300      	movs	r3, #0
}
 8002eac:	4618      	mov	r0, r3
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb6:	4770      	bx	lr

08002eb8 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002eb8:	b580      	push	{r7, lr}
 8002eba:	b084      	sub	sp, #16
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002ec2:	2300      	movs	r3, #0
 8002ec4:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d101      	bne.n	8002ed4 <HAL_ADCEx_Calibration_Start+0x1c>
 8002ed0:	2302      	movs	r3, #2
 8002ed2:	e04d      	b.n	8002f70 <HAL_ADCEx_Calibration_Start+0xb8>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2201      	movs	r2, #1
 8002ed8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff ff5f 	bl	8002da0 <ADC_Disable>
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002ee6:	7bfb      	ldrb	r3, [r7, #15]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d136      	bne.n	8002f5a <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ef0:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002ef4:	f023 0302 	bic.w	r3, r3, #2
 8002ef8:	f043 0202 	orr.w	r2, r3, #2
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	655a      	str	r2, [r3, #84]	@ 0x54
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	6839      	ldr	r1, [r7, #0]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7ff ffa9 	bl	8002e5e <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002f0c:	e014      	b.n	8002f38 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002f0e:	68bb      	ldr	r3, [r7, #8]
 8002f10:	3301      	adds	r3, #1
 8002f12:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8002f1a:	d30d      	bcc.n	8002f38 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f20:	f023 0312 	bic.w	r3, r3, #18
 8002f24:	f043 0210 	orr.w	r2, r3, #16
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	655a      	str	r2, [r3, #84]	@ 0x54
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_ERROR;
 8002f34:	2301      	movs	r3, #1
 8002f36:	e01b      	b.n	8002f70 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	4618      	mov	r0, r3
 8002f3e:	f7ff ffa7 	bl	8002e90 <LL_ADC_IsCalibrationOnGoing>
 8002f42:	4603      	mov	r3, r0
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d1e2      	bne.n	8002f0e <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f4c:	f023 0303 	bic.w	r3, r3, #3
 8002f50:	f043 0201 	orr.w	r2, r3, #1
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	655a      	str	r2, [r3, #84]	@ 0x54
 8002f58:	e005      	b.n	8002f66 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002f5e:	f043 0210 	orr.w	r2, r3, #16
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	2200      	movs	r2, #0
 8002f6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002f6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f70:	4618      	mov	r0, r3
 8002f72:	3710      	adds	r7, #16
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b085      	sub	sp, #20
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	f003 0307 	and.w	r3, r3, #7
 8002f86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f88:	4b0c      	ldr	r3, [pc, #48]	@ (8002fbc <__NVIC_SetPriorityGrouping+0x44>)
 8002f8a:	68db      	ldr	r3, [r3, #12]
 8002f8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f8e:	68ba      	ldr	r2, [r7, #8]
 8002f90:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002f94:	4013      	ands	r3, r2
 8002f96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002fa0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002fa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002fa8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002faa:	4a04      	ldr	r2, [pc, #16]	@ (8002fbc <__NVIC_SetPriorityGrouping+0x44>)
 8002fac:	68bb      	ldr	r3, [r7, #8]
 8002fae:	60d3      	str	r3, [r2, #12]
}
 8002fb0:	bf00      	nop
 8002fb2:	3714      	adds	r7, #20
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fba:	4770      	bx	lr
 8002fbc:	e000ed00 	.word	0xe000ed00

08002fc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002fc4:	4b04      	ldr	r3, [pc, #16]	@ (8002fd8 <__NVIC_GetPriorityGrouping+0x18>)
 8002fc6:	68db      	ldr	r3, [r3, #12]
 8002fc8:	0a1b      	lsrs	r3, r3, #8
 8002fca:	f003 0307 	and.w	r3, r3, #7
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	46bd      	mov	sp, r7
 8002fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd6:	4770      	bx	lr
 8002fd8:	e000ed00 	.word	0xe000ed00

08002fdc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002fdc:	b480      	push	{r7}
 8002fde:	b083      	sub	sp, #12
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	6039      	str	r1, [r7, #0]
 8002fe6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002fe8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	db0a      	blt.n	8003006 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	b2da      	uxtb	r2, r3
 8002ff4:	490c      	ldr	r1, [pc, #48]	@ (8003028 <__NVIC_SetPriority+0x4c>)
 8002ff6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ffa:	0112      	lsls	r2, r2, #4
 8002ffc:	b2d2      	uxtb	r2, r2
 8002ffe:	440b      	add	r3, r1
 8003000:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003004:	e00a      	b.n	800301c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003006:	683b      	ldr	r3, [r7, #0]
 8003008:	b2da      	uxtb	r2, r3
 800300a:	4908      	ldr	r1, [pc, #32]	@ (800302c <__NVIC_SetPriority+0x50>)
 800300c:	79fb      	ldrb	r3, [r7, #7]
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	3b04      	subs	r3, #4
 8003014:	0112      	lsls	r2, r2, #4
 8003016:	b2d2      	uxtb	r2, r2
 8003018:	440b      	add	r3, r1
 800301a:	761a      	strb	r2, [r3, #24]
}
 800301c:	bf00      	nop
 800301e:	370c      	adds	r7, #12
 8003020:	46bd      	mov	sp, r7
 8003022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003026:	4770      	bx	lr
 8003028:	e000e100 	.word	0xe000e100
 800302c:	e000ed00 	.word	0xe000ed00

08003030 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003030:	b480      	push	{r7}
 8003032:	b089      	sub	sp, #36	@ 0x24
 8003034:	af00      	add	r7, sp, #0
 8003036:	60f8      	str	r0, [r7, #12]
 8003038:	60b9      	str	r1, [r7, #8]
 800303a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	f003 0307 	and.w	r3, r3, #7
 8003042:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003044:	69fb      	ldr	r3, [r7, #28]
 8003046:	f1c3 0307 	rsb	r3, r3, #7
 800304a:	2b04      	cmp	r3, #4
 800304c:	bf28      	it	cs
 800304e:	2304      	movcs	r3, #4
 8003050:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003052:	69fb      	ldr	r3, [r7, #28]
 8003054:	3304      	adds	r3, #4
 8003056:	2b06      	cmp	r3, #6
 8003058:	d902      	bls.n	8003060 <NVIC_EncodePriority+0x30>
 800305a:	69fb      	ldr	r3, [r7, #28]
 800305c:	3b03      	subs	r3, #3
 800305e:	e000      	b.n	8003062 <NVIC_EncodePriority+0x32>
 8003060:	2300      	movs	r3, #0
 8003062:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003064:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003068:	69bb      	ldr	r3, [r7, #24]
 800306a:	fa02 f303 	lsl.w	r3, r2, r3
 800306e:	43da      	mvns	r2, r3
 8003070:	68bb      	ldr	r3, [r7, #8]
 8003072:	401a      	ands	r2, r3
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003078:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	fa01 f303 	lsl.w	r3, r1, r3
 8003082:	43d9      	mvns	r1, r3
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003088:	4313      	orrs	r3, r2
         );
}
 800308a:	4618      	mov	r0, r3
 800308c:	3724      	adds	r7, #36	@ 0x24
 800308e:	46bd      	mov	sp, r7
 8003090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003094:	4770      	bx	lr
	...

08003098 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	3b01      	subs	r3, #1
 80030a4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80030a8:	d301      	bcc.n	80030ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80030aa:	2301      	movs	r3, #1
 80030ac:	e00f      	b.n	80030ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80030ae:	4a0a      	ldr	r2, [pc, #40]	@ (80030d8 <SysTick_Config+0x40>)
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	3b01      	subs	r3, #1
 80030b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80030b6:	210f      	movs	r1, #15
 80030b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80030bc:	f7ff ff8e 	bl	8002fdc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80030c0:	4b05      	ldr	r3, [pc, #20]	@ (80030d8 <SysTick_Config+0x40>)
 80030c2:	2200      	movs	r2, #0
 80030c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80030c6:	4b04      	ldr	r3, [pc, #16]	@ (80030d8 <SysTick_Config+0x40>)
 80030c8:	2207      	movs	r2, #7
 80030ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
 80030d6:	bf00      	nop
 80030d8:	e000e010 	.word	0xe000e010

080030dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80030dc:	b580      	push	{r7, lr}
 80030de:	b082      	sub	sp, #8
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80030e4:	6878      	ldr	r0, [r7, #4]
 80030e6:	f7ff ff47 	bl	8002f78 <__NVIC_SetPriorityGrouping>
}
 80030ea:	bf00      	nop
 80030ec:	3708      	adds	r7, #8
 80030ee:	46bd      	mov	sp, r7
 80030f0:	bd80      	pop	{r7, pc}

080030f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030f2:	b580      	push	{r7, lr}
 80030f4:	b086      	sub	sp, #24
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	4603      	mov	r3, r0
 80030fa:	60b9      	str	r1, [r7, #8]
 80030fc:	607a      	str	r2, [r7, #4]
 80030fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003100:	2300      	movs	r3, #0
 8003102:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003104:	f7ff ff5c 	bl	8002fc0 <__NVIC_GetPriorityGrouping>
 8003108:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	68b9      	ldr	r1, [r7, #8]
 800310e:	6978      	ldr	r0, [r7, #20]
 8003110:	f7ff ff8e 	bl	8003030 <NVIC_EncodePriority>
 8003114:	4602      	mov	r2, r0
 8003116:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800311a:	4611      	mov	r1, r2
 800311c:	4618      	mov	r0, r3
 800311e:	f7ff ff5d 	bl	8002fdc <__NVIC_SetPriority>
}
 8003122:	bf00      	nop
 8003124:	3718      	adds	r7, #24
 8003126:	46bd      	mov	sp, r7
 8003128:	bd80      	pop	{r7, pc}

0800312a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800312a:	b580      	push	{r7, lr}
 800312c:	b082      	sub	sp, #8
 800312e:	af00      	add	r7, sp, #0
 8003130:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003132:	6878      	ldr	r0, [r7, #4]
 8003134:	f7ff ffb0 	bl	8003098 <SysTick_Config>
 8003138:	4603      	mov	r3, r0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3708      	adds	r7, #8
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
	...

08003144 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003144:	b480      	push	{r7}
 8003146:	b087      	sub	sp, #28
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800314e:	2300      	movs	r3, #0
 8003150:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003152:	e148      	b.n	80033e6 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	681a      	ldr	r2, [r3, #0]
 8003158:	2101      	movs	r1, #1
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	fa01 f303 	lsl.w	r3, r1, r3
 8003160:	4013      	ands	r3, r2
 8003162:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2b00      	cmp	r3, #0
 8003168:	f000 813a 	beq.w	80033e0 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f003 0303 	and.w	r3, r3, #3
 8003174:	2b01      	cmp	r3, #1
 8003176:	d005      	beq.n	8003184 <HAL_GPIO_Init+0x40>
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f003 0303 	and.w	r3, r3, #3
 8003180:	2b02      	cmp	r3, #2
 8003182:	d130      	bne.n	80031e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	005b      	lsls	r3, r3, #1
 800318e:	2203      	movs	r2, #3
 8003190:	fa02 f303 	lsl.w	r3, r2, r3
 8003194:	43db      	mvns	r3, r3
 8003196:	693a      	ldr	r2, [r7, #16]
 8003198:	4013      	ands	r3, r2
 800319a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	68da      	ldr	r2, [r3, #12]
 80031a0:	697b      	ldr	r3, [r7, #20]
 80031a2:	005b      	lsls	r3, r3, #1
 80031a4:	fa02 f303 	lsl.w	r3, r2, r3
 80031a8:	693a      	ldr	r2, [r7, #16]
 80031aa:	4313      	orrs	r3, r2
 80031ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	693a      	ldr	r2, [r7, #16]
 80031b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	685b      	ldr	r3, [r3, #4]
 80031b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80031ba:	2201      	movs	r2, #1
 80031bc:	697b      	ldr	r3, [r7, #20]
 80031be:	fa02 f303 	lsl.w	r3, r2, r3
 80031c2:	43db      	mvns	r3, r3
 80031c4:	693a      	ldr	r2, [r7, #16]
 80031c6:	4013      	ands	r3, r2
 80031c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80031ca:	683b      	ldr	r3, [r7, #0]
 80031cc:	685b      	ldr	r3, [r3, #4]
 80031ce:	091b      	lsrs	r3, r3, #4
 80031d0:	f003 0201 	and.w	r2, r3, #1
 80031d4:	697b      	ldr	r3, [r7, #20]
 80031d6:	fa02 f303 	lsl.w	r3, r2, r3
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	4313      	orrs	r3, r2
 80031de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031e6:	683b      	ldr	r3, [r7, #0]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	f003 0303 	and.w	r3, r3, #3
 80031ee:	2b03      	cmp	r3, #3
 80031f0:	d017      	beq.n	8003222 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	68db      	ldr	r3, [r3, #12]
 80031f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031f8:	697b      	ldr	r3, [r7, #20]
 80031fa:	005b      	lsls	r3, r3, #1
 80031fc:	2203      	movs	r2, #3
 80031fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003202:	43db      	mvns	r3, r3
 8003204:	693a      	ldr	r2, [r7, #16]
 8003206:	4013      	ands	r3, r2
 8003208:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800320a:	683b      	ldr	r3, [r7, #0]
 800320c:	689a      	ldr	r2, [r3, #8]
 800320e:	697b      	ldr	r3, [r7, #20]
 8003210:	005b      	lsls	r3, r3, #1
 8003212:	fa02 f303 	lsl.w	r3, r2, r3
 8003216:	693a      	ldr	r2, [r7, #16]
 8003218:	4313      	orrs	r3, r2
 800321a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	693a      	ldr	r2, [r7, #16]
 8003220:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	2b02      	cmp	r3, #2
 800322c:	d123      	bne.n	8003276 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800322e:	697b      	ldr	r3, [r7, #20]
 8003230:	08da      	lsrs	r2, r3, #3
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	3208      	adds	r2, #8
 8003236:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800323a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800323c:	697b      	ldr	r3, [r7, #20]
 800323e:	f003 0307 	and.w	r3, r3, #7
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	220f      	movs	r2, #15
 8003246:	fa02 f303 	lsl.w	r3, r2, r3
 800324a:	43db      	mvns	r3, r3
 800324c:	693a      	ldr	r2, [r7, #16]
 800324e:	4013      	ands	r3, r2
 8003250:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003252:	683b      	ldr	r3, [r7, #0]
 8003254:	691a      	ldr	r2, [r3, #16]
 8003256:	697b      	ldr	r3, [r7, #20]
 8003258:	f003 0307 	and.w	r3, r3, #7
 800325c:	009b      	lsls	r3, r3, #2
 800325e:	fa02 f303 	lsl.w	r3, r2, r3
 8003262:	693a      	ldr	r2, [r7, #16]
 8003264:	4313      	orrs	r3, r2
 8003266:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	08da      	lsrs	r2, r3, #3
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	3208      	adds	r2, #8
 8003270:	6939      	ldr	r1, [r7, #16]
 8003272:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800327c:	697b      	ldr	r3, [r7, #20]
 800327e:	005b      	lsls	r3, r3, #1
 8003280:	2203      	movs	r2, #3
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	43db      	mvns	r3, r3
 8003288:	693a      	ldr	r2, [r7, #16]
 800328a:	4013      	ands	r3, r2
 800328c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	685b      	ldr	r3, [r3, #4]
 8003292:	f003 0203 	and.w	r2, r3, #3
 8003296:	697b      	ldr	r3, [r7, #20]
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	fa02 f303 	lsl.w	r3, r2, r3
 800329e:	693a      	ldr	r2, [r7, #16]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	693a      	ldr	r2, [r7, #16]
 80032a8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	685b      	ldr	r3, [r3, #4]
 80032ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	f000 8094 	beq.w	80033e0 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032b8:	4b52      	ldr	r3, [pc, #328]	@ (8003404 <HAL_GPIO_Init+0x2c0>)
 80032ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032bc:	4a51      	ldr	r2, [pc, #324]	@ (8003404 <HAL_GPIO_Init+0x2c0>)
 80032be:	f043 0301 	orr.w	r3, r3, #1
 80032c2:	6613      	str	r3, [r2, #96]	@ 0x60
 80032c4:	4b4f      	ldr	r3, [pc, #316]	@ (8003404 <HAL_GPIO_Init+0x2c0>)
 80032c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032c8:	f003 0301 	and.w	r3, r3, #1
 80032cc:	60bb      	str	r3, [r7, #8]
 80032ce:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80032d0:	4a4d      	ldr	r2, [pc, #308]	@ (8003408 <HAL_GPIO_Init+0x2c4>)
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	089b      	lsrs	r3, r3, #2
 80032d6:	3302      	adds	r3, #2
 80032d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80032de:	697b      	ldr	r3, [r7, #20]
 80032e0:	f003 0303 	and.w	r3, r3, #3
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	220f      	movs	r2, #15
 80032e8:	fa02 f303 	lsl.w	r3, r2, r3
 80032ec:	43db      	mvns	r3, r3
 80032ee:	693a      	ldr	r2, [r7, #16]
 80032f0:	4013      	ands	r3, r2
 80032f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80032fa:	d00d      	beq.n	8003318 <HAL_GPIO_Init+0x1d4>
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	4a43      	ldr	r2, [pc, #268]	@ (800340c <HAL_GPIO_Init+0x2c8>)
 8003300:	4293      	cmp	r3, r2
 8003302:	d007      	beq.n	8003314 <HAL_GPIO_Init+0x1d0>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	4a42      	ldr	r2, [pc, #264]	@ (8003410 <HAL_GPIO_Init+0x2cc>)
 8003308:	4293      	cmp	r3, r2
 800330a:	d101      	bne.n	8003310 <HAL_GPIO_Init+0x1cc>
 800330c:	2302      	movs	r3, #2
 800330e:	e004      	b.n	800331a <HAL_GPIO_Init+0x1d6>
 8003310:	2307      	movs	r3, #7
 8003312:	e002      	b.n	800331a <HAL_GPIO_Init+0x1d6>
 8003314:	2301      	movs	r3, #1
 8003316:	e000      	b.n	800331a <HAL_GPIO_Init+0x1d6>
 8003318:	2300      	movs	r3, #0
 800331a:	697a      	ldr	r2, [r7, #20]
 800331c:	f002 0203 	and.w	r2, r2, #3
 8003320:	0092      	lsls	r2, r2, #2
 8003322:	4093      	lsls	r3, r2
 8003324:	693a      	ldr	r2, [r7, #16]
 8003326:	4313      	orrs	r3, r2
 8003328:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800332a:	4937      	ldr	r1, [pc, #220]	@ (8003408 <HAL_GPIO_Init+0x2c4>)
 800332c:	697b      	ldr	r3, [r7, #20]
 800332e:	089b      	lsrs	r3, r3, #2
 8003330:	3302      	adds	r3, #2
 8003332:	693a      	ldr	r2, [r7, #16]
 8003334:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003338:	4b36      	ldr	r3, [pc, #216]	@ (8003414 <HAL_GPIO_Init+0x2d0>)
 800333a:	689b      	ldr	r3, [r3, #8]
 800333c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	43db      	mvns	r3, r3
 8003342:	693a      	ldr	r2, [r7, #16]
 8003344:	4013      	ands	r3, r2
 8003346:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003350:	2b00      	cmp	r3, #0
 8003352:	d003      	beq.n	800335c <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8003354:	693a      	ldr	r2, [r7, #16]
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	4313      	orrs	r3, r2
 800335a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800335c:	4a2d      	ldr	r2, [pc, #180]	@ (8003414 <HAL_GPIO_Init+0x2d0>)
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003362:	4b2c      	ldr	r3, [pc, #176]	@ (8003414 <HAL_GPIO_Init+0x2d0>)
 8003364:	68db      	ldr	r3, [r3, #12]
 8003366:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	43db      	mvns	r3, r3
 800336c:	693a      	ldr	r2, [r7, #16]
 800336e:	4013      	ands	r3, r2
 8003370:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003372:	683b      	ldr	r3, [r7, #0]
 8003374:	685b      	ldr	r3, [r3, #4]
 8003376:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800337a:	2b00      	cmp	r3, #0
 800337c:	d003      	beq.n	8003386 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 800337e:	693a      	ldr	r2, [r7, #16]
 8003380:	68fb      	ldr	r3, [r7, #12]
 8003382:	4313      	orrs	r3, r2
 8003384:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003386:	4a23      	ldr	r2, [pc, #140]	@ (8003414 <HAL_GPIO_Init+0x2d0>)
 8003388:	693b      	ldr	r3, [r7, #16]
 800338a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800338c:	4b21      	ldr	r3, [pc, #132]	@ (8003414 <HAL_GPIO_Init+0x2d0>)
 800338e:	685b      	ldr	r3, [r3, #4]
 8003390:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	43db      	mvns	r3, r3
 8003396:	693a      	ldr	r2, [r7, #16]
 8003398:	4013      	ands	r3, r2
 800339a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800339c:	683b      	ldr	r3, [r7, #0]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d003      	beq.n	80033b0 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 80033a8:	693a      	ldr	r2, [r7, #16]
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	4313      	orrs	r3, r2
 80033ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033b0:	4a18      	ldr	r2, [pc, #96]	@ (8003414 <HAL_GPIO_Init+0x2d0>)
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80033b6:	4b17      	ldr	r3, [pc, #92]	@ (8003414 <HAL_GPIO_Init+0x2d0>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	43db      	mvns	r3, r3
 80033c0:	693a      	ldr	r2, [r7, #16]
 80033c2:	4013      	ands	r3, r2
 80033c4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80033c6:	683b      	ldr	r3, [r7, #0]
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d003      	beq.n	80033da <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 80033d2:	693a      	ldr	r2, [r7, #16]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80033da:	4a0e      	ldr	r2, [pc, #56]	@ (8003414 <HAL_GPIO_Init+0x2d0>)
 80033dc:	693b      	ldr	r3, [r7, #16]
 80033de:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80033e0:	697b      	ldr	r3, [r7, #20]
 80033e2:	3301      	adds	r3, #1
 80033e4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80033e6:	683b      	ldr	r3, [r7, #0]
 80033e8:	681a      	ldr	r2, [r3, #0]
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	fa22 f303 	lsr.w	r3, r2, r3
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	f47f aeaf 	bne.w	8003154 <HAL_GPIO_Init+0x10>
  }
}
 80033f6:	bf00      	nop
 80033f8:	bf00      	nop
 80033fa:	371c      	adds	r7, #28
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	40021000 	.word	0x40021000
 8003408:	40010000 	.word	0x40010000
 800340c:	48000400 	.word	0x48000400
 8003410:	48000800 	.word	0x48000800
 8003414:	40010400 	.word	0x40010400

08003418 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	807b      	strh	r3, [r7, #2]
 8003424:	4613      	mov	r3, r2
 8003426:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003428:	787b      	ldrb	r3, [r7, #1]
 800342a:	2b00      	cmp	r3, #0
 800342c:	d003      	beq.n	8003436 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800342e:	887a      	ldrh	r2, [r7, #2]
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003434:	e002      	b.n	800343c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003436:	887a      	ldrh	r2, [r7, #2]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800343c:	bf00      	nop
 800343e:	370c      	adds	r7, #12
 8003440:	46bd      	mov	sp, r7
 8003442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003446:	4770      	bx	lr

08003448 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 800344c:	4b04      	ldr	r3, [pc, #16]	@ (8003460 <HAL_PWREx_GetVoltageRange+0x18>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003454:	4618      	mov	r0, r3
 8003456:	46bd      	mov	sp, r7
 8003458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345c:	4770      	bx	lr
 800345e:	bf00      	nop
 8003460:	40007000 	.word	0x40007000

08003464 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003464:	b480      	push	{r7}
 8003466:	b085      	sub	sp, #20
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003472:	d130      	bne.n	80034d6 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003474:	4b23      	ldr	r3, [pc, #140]	@ (8003504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800347c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003480:	d038      	beq.n	80034f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003482:	4b20      	ldr	r3, [pc, #128]	@ (8003504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800348a:	4a1e      	ldr	r2, [pc, #120]	@ (8003504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800348c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003490:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003492:	4b1d      	ldr	r3, [pc, #116]	@ (8003508 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	2232      	movs	r2, #50	@ 0x32
 8003498:	fb02 f303 	mul.w	r3, r2, r3
 800349c:	4a1b      	ldr	r2, [pc, #108]	@ (800350c <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800349e:	fba2 2303 	umull	r2, r3, r2, r3
 80034a2:	0c9b      	lsrs	r3, r3, #18
 80034a4:	3301      	adds	r3, #1
 80034a6:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034a8:	e002      	b.n	80034b0 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	3b01      	subs	r3, #1
 80034ae:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80034b0:	4b14      	ldr	r3, [pc, #80]	@ (8003504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034b2:	695b      	ldr	r3, [r3, #20]
 80034b4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034b8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034bc:	d102      	bne.n	80034c4 <HAL_PWREx_ControlVoltageScaling+0x60>
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d1f2      	bne.n	80034aa <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80034c4:	4b0f      	ldr	r3, [pc, #60]	@ (8003504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034c6:	695b      	ldr	r3, [r3, #20]
 80034c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80034cc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034d0:	d110      	bne.n	80034f4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80034d2:	2303      	movs	r3, #3
 80034d4:	e00f      	b.n	80034f6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80034d6:	4b0b      	ldr	r3, [pc, #44]	@ (8003504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80034de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80034e2:	d007      	beq.n	80034f4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80034e4:	4b07      	ldr	r3, [pc, #28]	@ (8003504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80034ec:	4a05      	ldr	r2, [pc, #20]	@ (8003504 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80034ee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80034f2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	3714      	adds	r7, #20
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	40007000 	.word	0x40007000
 8003508:	20000000 	.word	0x20000000
 800350c:	431bde83 	.word	0x431bde83

08003510 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b088      	sub	sp, #32
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2b00      	cmp	r3, #0
 800351c:	d102      	bne.n	8003524 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800351e:	2301      	movs	r3, #1
 8003520:	f000 bc02 	b.w	8003d28 <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003524:	4b96      	ldr	r3, [pc, #600]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003526:	689b      	ldr	r3, [r3, #8]
 8003528:	f003 030c 	and.w	r3, r3, #12
 800352c:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 800352e:	4b94      	ldr	r3, [pc, #592]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003530:	68db      	ldr	r3, [r3, #12]
 8003532:	f003 0303 	and.w	r3, r3, #3
 8003536:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0310 	and.w	r3, r3, #16
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 80e4 	beq.w	800370e <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003546:	69bb      	ldr	r3, [r7, #24]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d007      	beq.n	800355c <HAL_RCC_OscConfig+0x4c>
 800354c:	69bb      	ldr	r3, [r7, #24]
 800354e:	2b0c      	cmp	r3, #12
 8003550:	f040 808b 	bne.w	800366a <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003554:	697b      	ldr	r3, [r7, #20]
 8003556:	2b01      	cmp	r3, #1
 8003558:	f040 8087 	bne.w	800366a <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800355c:	4b88      	ldr	r3, [pc, #544]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f003 0302 	and.w	r3, r3, #2
 8003564:	2b00      	cmp	r3, #0
 8003566:	d005      	beq.n	8003574 <HAL_RCC_OscConfig+0x64>
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	699b      	ldr	r3, [r3, #24]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d101      	bne.n	8003574 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003570:	2301      	movs	r3, #1
 8003572:	e3d9      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6a1a      	ldr	r2, [r3, #32]
 8003578:	4b81      	ldr	r3, [pc, #516]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0308 	and.w	r3, r3, #8
 8003580:	2b00      	cmp	r3, #0
 8003582:	d004      	beq.n	800358e <HAL_RCC_OscConfig+0x7e>
 8003584:	4b7e      	ldr	r3, [pc, #504]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800358c:	e005      	b.n	800359a <HAL_RCC_OscConfig+0x8a>
 800358e:	4b7c      	ldr	r3, [pc, #496]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003590:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003594:	091b      	lsrs	r3, r3, #4
 8003596:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800359a:	4293      	cmp	r3, r2
 800359c:	d223      	bcs.n	80035e6 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	6a1b      	ldr	r3, [r3, #32]
 80035a2:	4618      	mov	r0, r3
 80035a4:	f000 fd8c 	bl	80040c0 <RCC_SetFlashLatencyFromMSIRange>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e3ba      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035b2:	4b73      	ldr	r3, [pc, #460]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	4a72      	ldr	r2, [pc, #456]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035b8:	f043 0308 	orr.w	r3, r3, #8
 80035bc:	6013      	str	r3, [r2, #0]
 80035be:	4b70      	ldr	r3, [pc, #448]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a1b      	ldr	r3, [r3, #32]
 80035ca:	496d      	ldr	r1, [pc, #436]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80035d0:	4b6b      	ldr	r3, [pc, #428]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035d2:	685b      	ldr	r3, [r3, #4]
 80035d4:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	69db      	ldr	r3, [r3, #28]
 80035dc:	021b      	lsls	r3, r3, #8
 80035de:	4968      	ldr	r1, [pc, #416]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035e0:	4313      	orrs	r3, r2
 80035e2:	604b      	str	r3, [r1, #4]
 80035e4:	e025      	b.n	8003632 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80035e6:	4b66      	ldr	r3, [pc, #408]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	4a65      	ldr	r2, [pc, #404]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035ec:	f043 0308 	orr.w	r3, r3, #8
 80035f0:	6013      	str	r3, [r2, #0]
 80035f2:	4b63      	ldr	r3, [pc, #396]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a1b      	ldr	r3, [r3, #32]
 80035fe:	4960      	ldr	r1, [pc, #384]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003600:	4313      	orrs	r3, r2
 8003602:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003604:	4b5e      	ldr	r3, [pc, #376]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	69db      	ldr	r3, [r3, #28]
 8003610:	021b      	lsls	r3, r3, #8
 8003612:	495b      	ldr	r1, [pc, #364]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003614:	4313      	orrs	r3, r2
 8003616:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003618:	69bb      	ldr	r3, [r7, #24]
 800361a:	2b00      	cmp	r3, #0
 800361c:	d109      	bne.n	8003632 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6a1b      	ldr	r3, [r3, #32]
 8003622:	4618      	mov	r0, r3
 8003624:	f000 fd4c 	bl	80040c0 <RCC_SetFlashLatencyFromMSIRange>
 8003628:	4603      	mov	r3, r0
 800362a:	2b00      	cmp	r3, #0
 800362c:	d001      	beq.n	8003632 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 800362e:	2301      	movs	r3, #1
 8003630:	e37a      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003632:	f000 fc81 	bl	8003f38 <HAL_RCC_GetSysClockFreq>
 8003636:	4602      	mov	r2, r0
 8003638:	4b51      	ldr	r3, [pc, #324]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800363a:	689b      	ldr	r3, [r3, #8]
 800363c:	091b      	lsrs	r3, r3, #4
 800363e:	f003 030f 	and.w	r3, r3, #15
 8003642:	4950      	ldr	r1, [pc, #320]	@ (8003784 <HAL_RCC_OscConfig+0x274>)
 8003644:	5ccb      	ldrb	r3, [r1, r3]
 8003646:	f003 031f 	and.w	r3, r3, #31
 800364a:	fa22 f303 	lsr.w	r3, r2, r3
 800364e:	4a4e      	ldr	r2, [pc, #312]	@ (8003788 <HAL_RCC_OscConfig+0x278>)
 8003650:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003652:	4b4e      	ldr	r3, [pc, #312]	@ (800378c <HAL_RCC_OscConfig+0x27c>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4618      	mov	r0, r3
 8003658:	f7fe f974 	bl	8001944 <HAL_InitTick>
 800365c:	4603      	mov	r3, r0
 800365e:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003660:	7bfb      	ldrb	r3, [r7, #15]
 8003662:	2b00      	cmp	r3, #0
 8003664:	d052      	beq.n	800370c <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003666:	7bfb      	ldrb	r3, [r7, #15]
 8003668:	e35e      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	699b      	ldr	r3, [r3, #24]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d032      	beq.n	80036d8 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003672:	4b43      	ldr	r3, [pc, #268]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a42      	ldr	r2, [pc, #264]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003678:	f043 0301 	orr.w	r3, r3, #1
 800367c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800367e:	f7fe f9b1 	bl	80019e4 <HAL_GetTick>
 8003682:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003684:	e008      	b.n	8003698 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003686:	f7fe f9ad 	bl	80019e4 <HAL_GetTick>
 800368a:	4602      	mov	r2, r0
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	1ad3      	subs	r3, r2, r3
 8003690:	2b02      	cmp	r3, #2
 8003692:	d901      	bls.n	8003698 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003694:	2303      	movs	r3, #3
 8003696:	e347      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003698:	4b39      	ldr	r3, [pc, #228]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d0f0      	beq.n	8003686 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80036a4:	4b36      	ldr	r3, [pc, #216]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a35      	ldr	r2, [pc, #212]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036aa:	f043 0308 	orr.w	r3, r3, #8
 80036ae:	6013      	str	r3, [r2, #0]
 80036b0:	4b33      	ldr	r3, [pc, #204]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	6a1b      	ldr	r3, [r3, #32]
 80036bc:	4930      	ldr	r1, [pc, #192]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80036c2:	4b2f      	ldr	r3, [pc, #188]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	021b      	lsls	r3, r3, #8
 80036d0:	492b      	ldr	r1, [pc, #172]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	604b      	str	r3, [r1, #4]
 80036d6:	e01a      	b.n	800370e <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80036d8:	4b29      	ldr	r3, [pc, #164]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	4a28      	ldr	r2, [pc, #160]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 80036de:	f023 0301 	bic.w	r3, r3, #1
 80036e2:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80036e4:	f7fe f97e 	bl	80019e4 <HAL_GetTick>
 80036e8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80036ea:	e008      	b.n	80036fe <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80036ec:	f7fe f97a 	bl	80019e4 <HAL_GetTick>
 80036f0:	4602      	mov	r2, r0
 80036f2:	693b      	ldr	r3, [r7, #16]
 80036f4:	1ad3      	subs	r3, r2, r3
 80036f6:	2b02      	cmp	r3, #2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e314      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80036fe:	4b20      	ldr	r3, [pc, #128]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0302 	and.w	r3, r3, #2
 8003706:	2b00      	cmp	r3, #0
 8003708:	d1f0      	bne.n	80036ec <HAL_RCC_OscConfig+0x1dc>
 800370a:	e000      	b.n	800370e <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800370c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f003 0301 	and.w	r3, r3, #1
 8003716:	2b00      	cmp	r3, #0
 8003718:	d073      	beq.n	8003802 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800371a:	69bb      	ldr	r3, [r7, #24]
 800371c:	2b08      	cmp	r3, #8
 800371e:	d005      	beq.n	800372c <HAL_RCC_OscConfig+0x21c>
 8003720:	69bb      	ldr	r3, [r7, #24]
 8003722:	2b0c      	cmp	r3, #12
 8003724:	d10e      	bne.n	8003744 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	2b03      	cmp	r3, #3
 800372a:	d10b      	bne.n	8003744 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800372c:	4b14      	ldr	r3, [pc, #80]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003734:	2b00      	cmp	r3, #0
 8003736:	d063      	beq.n	8003800 <HAL_RCC_OscConfig+0x2f0>
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	685b      	ldr	r3, [r3, #4]
 800373c:	2b00      	cmp	r3, #0
 800373e:	d15f      	bne.n	8003800 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003740:	2301      	movs	r3, #1
 8003742:	e2f1      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	685b      	ldr	r3, [r3, #4]
 8003748:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800374c:	d106      	bne.n	800375c <HAL_RCC_OscConfig+0x24c>
 800374e:	4b0c      	ldr	r3, [pc, #48]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	4a0b      	ldr	r2, [pc, #44]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003758:	6013      	str	r3, [r2, #0]
 800375a:	e025      	b.n	80037a8 <HAL_RCC_OscConfig+0x298>
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	685b      	ldr	r3, [r3, #4]
 8003760:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003764:	d114      	bne.n	8003790 <HAL_RCC_OscConfig+0x280>
 8003766:	4b06      	ldr	r3, [pc, #24]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	4a05      	ldr	r2, [pc, #20]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 800376c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003770:	6013      	str	r3, [r2, #0]
 8003772:	4b03      	ldr	r3, [pc, #12]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a02      	ldr	r2, [pc, #8]	@ (8003780 <HAL_RCC_OscConfig+0x270>)
 8003778:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800377c:	6013      	str	r3, [r2, #0]
 800377e:	e013      	b.n	80037a8 <HAL_RCC_OscConfig+0x298>
 8003780:	40021000 	.word	0x40021000
 8003784:	08008398 	.word	0x08008398
 8003788:	20000000 	.word	0x20000000
 800378c:	20000004 	.word	0x20000004
 8003790:	4ba0      	ldr	r3, [pc, #640]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	4a9f      	ldr	r2, [pc, #636]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003796:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800379a:	6013      	str	r3, [r2, #0]
 800379c:	4b9d      	ldr	r3, [pc, #628]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a9c      	ldr	r2, [pc, #624]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80037a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80037a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	685b      	ldr	r3, [r3, #4]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d013      	beq.n	80037d8 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037b0:	f7fe f918 	bl	80019e4 <HAL_GetTick>
 80037b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037b6:	e008      	b.n	80037ca <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037b8:	f7fe f914 	bl	80019e4 <HAL_GetTick>
 80037bc:	4602      	mov	r2, r0
 80037be:	693b      	ldr	r3, [r7, #16]
 80037c0:	1ad3      	subs	r3, r2, r3
 80037c2:	2b64      	cmp	r3, #100	@ 0x64
 80037c4:	d901      	bls.n	80037ca <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80037c6:	2303      	movs	r3, #3
 80037c8:	e2ae      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037ca:	4b92      	ldr	r3, [pc, #584]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d0f0      	beq.n	80037b8 <HAL_RCC_OscConfig+0x2a8>
 80037d6:	e014      	b.n	8003802 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037d8:	f7fe f904 	bl	80019e4 <HAL_GetTick>
 80037dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037de:	e008      	b.n	80037f2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80037e0:	f7fe f900 	bl	80019e4 <HAL_GetTick>
 80037e4:	4602      	mov	r2, r0
 80037e6:	693b      	ldr	r3, [r7, #16]
 80037e8:	1ad3      	subs	r3, r2, r3
 80037ea:	2b64      	cmp	r3, #100	@ 0x64
 80037ec:	d901      	bls.n	80037f2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80037ee:	2303      	movs	r3, #3
 80037f0:	e29a      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80037f2:	4b88      	ldr	r3, [pc, #544]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d1f0      	bne.n	80037e0 <HAL_RCC_OscConfig+0x2d0>
 80037fe:	e000      	b.n	8003802 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003800:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f003 0302 	and.w	r3, r3, #2
 800380a:	2b00      	cmp	r3, #0
 800380c:	d060      	beq.n	80038d0 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800380e:	69bb      	ldr	r3, [r7, #24]
 8003810:	2b04      	cmp	r3, #4
 8003812:	d005      	beq.n	8003820 <HAL_RCC_OscConfig+0x310>
 8003814:	69bb      	ldr	r3, [r7, #24]
 8003816:	2b0c      	cmp	r3, #12
 8003818:	d119      	bne.n	800384e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	2b02      	cmp	r3, #2
 800381e:	d116      	bne.n	800384e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003820:	4b7c      	ldr	r3, [pc, #496]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003828:	2b00      	cmp	r3, #0
 800382a:	d005      	beq.n	8003838 <HAL_RCC_OscConfig+0x328>
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d101      	bne.n	8003838 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e277      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003838:	4b76      	ldr	r3, [pc, #472]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800383a:	685b      	ldr	r3, [r3, #4]
 800383c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	061b      	lsls	r3, r3, #24
 8003846:	4973      	ldr	r1, [pc, #460]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003848:	4313      	orrs	r3, r2
 800384a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800384c:	e040      	b.n	80038d0 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	68db      	ldr	r3, [r3, #12]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d023      	beq.n	800389e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003856:	4b6f      	ldr	r3, [pc, #444]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a6e      	ldr	r2, [pc, #440]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800385c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003860:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003862:	f7fe f8bf 	bl	80019e4 <HAL_GetTick>
 8003866:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003868:	e008      	b.n	800387c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800386a:	f7fe f8bb 	bl	80019e4 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	2b02      	cmp	r3, #2
 8003876:	d901      	bls.n	800387c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e255      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800387c:	4b65      	ldr	r3, [pc, #404]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003884:	2b00      	cmp	r3, #0
 8003886:	d0f0      	beq.n	800386a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003888:	4b62      	ldr	r3, [pc, #392]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800388a:	685b      	ldr	r3, [r3, #4]
 800388c:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	691b      	ldr	r3, [r3, #16]
 8003894:	061b      	lsls	r3, r3, #24
 8003896:	495f      	ldr	r1, [pc, #380]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003898:	4313      	orrs	r3, r2
 800389a:	604b      	str	r3, [r1, #4]
 800389c:	e018      	b.n	80038d0 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800389e:	4b5d      	ldr	r3, [pc, #372]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	4a5c      	ldr	r2, [pc, #368]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038a4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80038a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038aa:	f7fe f89b 	bl	80019e4 <HAL_GetTick>
 80038ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038b0:	e008      	b.n	80038c4 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80038b2:	f7fe f897 	bl	80019e4 <HAL_GetTick>
 80038b6:	4602      	mov	r2, r0
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b02      	cmp	r3, #2
 80038be:	d901      	bls.n	80038c4 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	e231      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80038c4:	4b53      	ldr	r3, [pc, #332]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d1f0      	bne.n	80038b2 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	f003 0308 	and.w	r3, r3, #8
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d03c      	beq.n	8003956 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	695b      	ldr	r3, [r3, #20]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d01c      	beq.n	800391e <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80038e4:	4b4b      	ldr	r3, [pc, #300]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80038ea:	4a4a      	ldr	r2, [pc, #296]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80038ec:	f043 0301 	orr.w	r3, r3, #1
 80038f0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038f4:	f7fe f876 	bl	80019e4 <HAL_GetTick>
 80038f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80038fa:	e008      	b.n	800390e <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038fc:	f7fe f872 	bl	80019e4 <HAL_GetTick>
 8003900:	4602      	mov	r2, r0
 8003902:	693b      	ldr	r3, [r7, #16]
 8003904:	1ad3      	subs	r3, r2, r3
 8003906:	2b02      	cmp	r3, #2
 8003908:	d901      	bls.n	800390e <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800390a:	2303      	movs	r3, #3
 800390c:	e20c      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800390e:	4b41      	ldr	r3, [pc, #260]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003910:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003914:	f003 0302 	and.w	r3, r3, #2
 8003918:	2b00      	cmp	r3, #0
 800391a:	d0ef      	beq.n	80038fc <HAL_RCC_OscConfig+0x3ec>
 800391c:	e01b      	b.n	8003956 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800391e:	4b3d      	ldr	r3, [pc, #244]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003920:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003924:	4a3b      	ldr	r2, [pc, #236]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003926:	f023 0301 	bic.w	r3, r3, #1
 800392a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800392e:	f7fe f859 	bl	80019e4 <HAL_GetTick>
 8003932:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003934:	e008      	b.n	8003948 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003936:	f7fe f855 	bl	80019e4 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	693b      	ldr	r3, [r7, #16]
 800393e:	1ad3      	subs	r3, r2, r3
 8003940:	2b02      	cmp	r3, #2
 8003942:	d901      	bls.n	8003948 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003944:	2303      	movs	r3, #3
 8003946:	e1ef      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003948:	4b32      	ldr	r3, [pc, #200]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800394a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800394e:	f003 0302 	and.w	r3, r3, #2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d1ef      	bne.n	8003936 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0304 	and.w	r3, r3, #4
 800395e:	2b00      	cmp	r3, #0
 8003960:	f000 80a6 	beq.w	8003ab0 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003964:	2300      	movs	r3, #0
 8003966:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003968:	4b2a      	ldr	r3, [pc, #168]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800396a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800396c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003970:	2b00      	cmp	r3, #0
 8003972:	d10d      	bne.n	8003990 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003974:	4b27      	ldr	r3, [pc, #156]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003978:	4a26      	ldr	r2, [pc, #152]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 800397a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800397e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003980:	4b24      	ldr	r3, [pc, #144]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003982:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003984:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800398c:	2301      	movs	r3, #1
 800398e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003990:	4b21      	ldr	r3, [pc, #132]	@ (8003a18 <HAL_RCC_OscConfig+0x508>)
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003998:	2b00      	cmp	r3, #0
 800399a:	d118      	bne.n	80039ce <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800399c:	4b1e      	ldr	r3, [pc, #120]	@ (8003a18 <HAL_RCC_OscConfig+0x508>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a1d      	ldr	r2, [pc, #116]	@ (8003a18 <HAL_RCC_OscConfig+0x508>)
 80039a2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80039a6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80039a8:	f7fe f81c 	bl	80019e4 <HAL_GetTick>
 80039ac:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039ae:	e008      	b.n	80039c2 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80039b0:	f7fe f818 	bl	80019e4 <HAL_GetTick>
 80039b4:	4602      	mov	r2, r0
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	1ad3      	subs	r3, r2, r3
 80039ba:	2b02      	cmp	r3, #2
 80039bc:	d901      	bls.n	80039c2 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80039be:	2303      	movs	r3, #3
 80039c0:	e1b2      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80039c2:	4b15      	ldr	r3, [pc, #84]	@ (8003a18 <HAL_RCC_OscConfig+0x508>)
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d0f0      	beq.n	80039b0 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	689b      	ldr	r3, [r3, #8]
 80039d2:	2b01      	cmp	r3, #1
 80039d4:	d108      	bne.n	80039e8 <HAL_RCC_OscConfig+0x4d8>
 80039d6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80039d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039dc:	4a0d      	ldr	r2, [pc, #52]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80039de:	f043 0301 	orr.w	r3, r3, #1
 80039e2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80039e6:	e029      	b.n	8003a3c <HAL_RCC_OscConfig+0x52c>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	689b      	ldr	r3, [r3, #8]
 80039ec:	2b05      	cmp	r3, #5
 80039ee:	d115      	bne.n	8003a1c <HAL_RCC_OscConfig+0x50c>
 80039f0:	4b08      	ldr	r3, [pc, #32]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80039f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80039f6:	4a07      	ldr	r2, [pc, #28]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 80039f8:	f043 0304 	orr.w	r3, r3, #4
 80039fc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a00:	4b04      	ldr	r3, [pc, #16]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003a02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a06:	4a03      	ldr	r2, [pc, #12]	@ (8003a14 <HAL_RCC_OscConfig+0x504>)
 8003a08:	f043 0301 	orr.w	r3, r3, #1
 8003a0c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a10:	e014      	b.n	8003a3c <HAL_RCC_OscConfig+0x52c>
 8003a12:	bf00      	nop
 8003a14:	40021000 	.word	0x40021000
 8003a18:	40007000 	.word	0x40007000
 8003a1c:	4b9a      	ldr	r3, [pc, #616]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a22:	4a99      	ldr	r2, [pc, #612]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003a24:	f023 0301 	bic.w	r3, r3, #1
 8003a28:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003a2c:	4b96      	ldr	r3, [pc, #600]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003a2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a32:	4a95      	ldr	r2, [pc, #596]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003a34:	f023 0304 	bic.w	r3, r3, #4
 8003a38:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d016      	beq.n	8003a72 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a44:	f7fd ffce 	bl	80019e4 <HAL_GetTick>
 8003a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a4a:	e00a      	b.n	8003a62 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a4c:	f7fd ffca 	bl	80019e4 <HAL_GetTick>
 8003a50:	4602      	mov	r2, r0
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	1ad3      	subs	r3, r2, r3
 8003a56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d901      	bls.n	8003a62 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003a5e:	2303      	movs	r3, #3
 8003a60:	e162      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003a62:	4b89      	ldr	r3, [pc, #548]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003a64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a68:	f003 0302 	and.w	r3, r3, #2
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d0ed      	beq.n	8003a4c <HAL_RCC_OscConfig+0x53c>
 8003a70:	e015      	b.n	8003a9e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a72:	f7fd ffb7 	bl	80019e4 <HAL_GetTick>
 8003a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a78:	e00a      	b.n	8003a90 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a7a:	f7fd ffb3 	bl	80019e4 <HAL_GetTick>
 8003a7e:	4602      	mov	r2, r0
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	1ad3      	subs	r3, r2, r3
 8003a84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d901      	bls.n	8003a90 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	e14b      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003a90:	4b7d      	ldr	r3, [pc, #500]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1ed      	bne.n	8003a7a <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a9e:	7ffb      	ldrb	r3, [r7, #31]
 8003aa0:	2b01      	cmp	r3, #1
 8003aa2:	d105      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003aa4:	4b78      	ldr	r3, [pc, #480]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003aa6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aa8:	4a77      	ldr	r2, [pc, #476]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003aaa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003aae:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	f003 0320 	and.w	r3, r3, #32
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d03c      	beq.n	8003b36 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d01c      	beq.n	8003afe <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003ac4:	4b70      	ldr	r3, [pc, #448]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003ac6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003aca:	4a6f      	ldr	r2, [pc, #444]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003acc:	f043 0301 	orr.w	r3, r3, #1
 8003ad0:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ad4:	f7fd ff86 	bl	80019e4 <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003ada:	e008      	b.n	8003aee <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003adc:	f7fd ff82 	bl	80019e4 <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e11c      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003aee:	4b66      	ldr	r3, [pc, #408]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003af0:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003af4:	f003 0302 	and.w	r3, r3, #2
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d0ef      	beq.n	8003adc <HAL_RCC_OscConfig+0x5cc>
 8003afc:	e01b      	b.n	8003b36 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8003afe:	4b62      	ldr	r3, [pc, #392]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003b00:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b04:	4a60      	ldr	r2, [pc, #384]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003b06:	f023 0301 	bic.w	r3, r3, #1
 8003b0a:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b0e:	f7fd ff69 	bl	80019e4 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003b16:	f7fd ff65 	bl	80019e4 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e0ff      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003b28:	4b57      	ldr	r3, [pc, #348]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003b2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003b2e:	f003 0302 	and.w	r3, r3, #2
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d1ef      	bne.n	8003b16 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	f000 80f3 	beq.w	8003d26 <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	f040 80c9 	bne.w	8003cdc <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003b4a:	4b4f      	ldr	r3, [pc, #316]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b50:	697b      	ldr	r3, [r7, #20]
 8003b52:	f003 0203 	and.w	r2, r3, #3
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b5a:	429a      	cmp	r2, r3
 8003b5c:	d12c      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b5e:	697b      	ldr	r3, [r7, #20]
 8003b60:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b68:	3b01      	subs	r3, #1
 8003b6a:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b6c:	429a      	cmp	r2, r3
 8003b6e:	d123      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b7a:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d11b      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b8a:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003b8c:	429a      	cmp	r2, r3
 8003b8e:	d113      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b90:	697b      	ldr	r3, [r7, #20]
 8003b92:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b9a:	085b      	lsrs	r3, r3, #1
 8003b9c:	3b01      	subs	r3, #1
 8003b9e:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003ba0:	429a      	cmp	r2, r3
 8003ba2:	d109      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003ba4:	697b      	ldr	r3, [r7, #20]
 8003ba6:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	085b      	lsrs	r3, r3, #1
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003bb4:	429a      	cmp	r2, r3
 8003bb6:	d06b      	beq.n	8003c90 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003bb8:	69bb      	ldr	r3, [r7, #24]
 8003bba:	2b0c      	cmp	r3, #12
 8003bbc:	d062      	beq.n	8003c84 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003bbe:	4b32      	ldr	r3, [pc, #200]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d001      	beq.n	8003bce <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8003bca:	2301      	movs	r3, #1
 8003bcc:	e0ac      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003bce:	4b2e      	ldr	r3, [pc, #184]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a2d      	ldr	r2, [pc, #180]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003bd4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003bd8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003bda:	f7fd ff03 	bl	80019e4 <HAL_GetTick>
 8003bde:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003be0:	e008      	b.n	8003bf4 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003be2:	f7fd feff 	bl	80019e4 <HAL_GetTick>
 8003be6:	4602      	mov	r2, r0
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	1ad3      	subs	r3, r2, r3
 8003bec:	2b02      	cmp	r3, #2
 8003bee:	d901      	bls.n	8003bf4 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 8003bf0:	2303      	movs	r3, #3
 8003bf2:	e099      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003bf4:	4b24      	ldr	r3, [pc, #144]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d1f0      	bne.n	8003be2 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003c00:	4b21      	ldr	r3, [pc, #132]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003c02:	68da      	ldr	r2, [r3, #12]
 8003c04:	4b21      	ldr	r3, [pc, #132]	@ (8003c8c <HAL_RCC_OscConfig+0x77c>)
 8003c06:	4013      	ands	r3, r2
 8003c08:	687a      	ldr	r2, [r7, #4]
 8003c0a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8003c0c:	687a      	ldr	r2, [r7, #4]
 8003c0e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003c10:	3a01      	subs	r2, #1
 8003c12:	0112      	lsls	r2, r2, #4
 8003c14:	4311      	orrs	r1, r2
 8003c16:	687a      	ldr	r2, [r7, #4]
 8003c18:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8003c1a:	0212      	lsls	r2, r2, #8
 8003c1c:	4311      	orrs	r1, r2
 8003c1e:	687a      	ldr	r2, [r7, #4]
 8003c20:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003c22:	0852      	lsrs	r2, r2, #1
 8003c24:	3a01      	subs	r2, #1
 8003c26:	0552      	lsls	r2, r2, #21
 8003c28:	4311      	orrs	r1, r2
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003c2e:	0852      	lsrs	r2, r2, #1
 8003c30:	3a01      	subs	r2, #1
 8003c32:	0652      	lsls	r2, r2, #25
 8003c34:	4311      	orrs	r1, r2
 8003c36:	687a      	ldr	r2, [r7, #4]
 8003c38:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8003c3a:	06d2      	lsls	r2, r2, #27
 8003c3c:	430a      	orrs	r2, r1
 8003c3e:	4912      	ldr	r1, [pc, #72]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003c40:	4313      	orrs	r3, r2
 8003c42:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003c44:	4b10      	ldr	r3, [pc, #64]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a0f      	ldr	r2, [pc, #60]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003c4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c4e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003c50:	4b0d      	ldr	r3, [pc, #52]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003c52:	68db      	ldr	r3, [r3, #12]
 8003c54:	4a0c      	ldr	r2, [pc, #48]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003c56:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c5a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003c5c:	f7fd fec2 	bl	80019e4 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003c64:	f7fd febe 	bl	80019e4 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003c72:	2303      	movs	r3, #3
 8003c74:	e058      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c76:	4b04      	ldr	r3, [pc, #16]	@ (8003c88 <HAL_RCC_OscConfig+0x778>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d0f0      	beq.n	8003c64 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003c82:	e050      	b.n	8003d26 <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e04f      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
 8003c88:	40021000 	.word	0x40021000
 8003c8c:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003c90:	4b27      	ldr	r3, [pc, #156]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d144      	bne.n	8003d26 <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003c9c:	4b24      	ldr	r3, [pc, #144]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	4a23      	ldr	r2, [pc, #140]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003ca2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ca6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003ca8:	4b21      	ldr	r3, [pc, #132]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003caa:	68db      	ldr	r3, [r3, #12]
 8003cac:	4a20      	ldr	r2, [pc, #128]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003cae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003cb2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cb4:	f7fd fe96 	bl	80019e4 <HAL_GetTick>
 8003cb8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cba:	e008      	b.n	8003cce <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cbc:	f7fd fe92 	bl	80019e4 <HAL_GetTick>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	693b      	ldr	r3, [r7, #16]
 8003cc4:	1ad3      	subs	r3, r2, r3
 8003cc6:	2b02      	cmp	r3, #2
 8003cc8:	d901      	bls.n	8003cce <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 8003cca:	2303      	movs	r3, #3
 8003ccc:	e02c      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003cce:	4b18      	ldr	r3, [pc, #96]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d0f0      	beq.n	8003cbc <HAL_RCC_OscConfig+0x7ac>
 8003cda:	e024      	b.n	8003d26 <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003cdc:	69bb      	ldr	r3, [r7, #24]
 8003cde:	2b0c      	cmp	r3, #12
 8003ce0:	d01f      	beq.n	8003d22 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ce2:	4b13      	ldr	r3, [pc, #76]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a12      	ldr	r2, [pc, #72]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003ce8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003cec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cee:	f7fd fe79 	bl	80019e4 <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003cf6:	f7fd fe75 	bl	80019e4 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e00f      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003d08:	4b09      	ldr	r3, [pc, #36]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d1f0      	bne.n	8003cf6 <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8003d14:	4b06      	ldr	r3, [pc, #24]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003d16:	68da      	ldr	r2, [r3, #12]
 8003d18:	4905      	ldr	r1, [pc, #20]	@ (8003d30 <HAL_RCC_OscConfig+0x820>)
 8003d1a:	4b06      	ldr	r3, [pc, #24]	@ (8003d34 <HAL_RCC_OscConfig+0x824>)
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	60cb      	str	r3, [r1, #12]
 8003d20:	e001      	b.n	8003d26 <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003d22:	2301      	movs	r3, #1
 8003d24:	e000      	b.n	8003d28 <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 8003d26:	2300      	movs	r3, #0
}
 8003d28:	4618      	mov	r0, r3
 8003d2a:	3720      	adds	r7, #32
 8003d2c:	46bd      	mov	sp, r7
 8003d2e:	bd80      	pop	{r7, pc}
 8003d30:	40021000 	.word	0x40021000
 8003d34:	feeefffc 	.word	0xfeeefffc

08003d38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003d38:	b580      	push	{r7, lr}
 8003d3a:	b084      	sub	sp, #16
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d101      	bne.n	8003d4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e0e7      	b.n	8003f1c <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003d4c:	4b75      	ldr	r3, [pc, #468]	@ (8003f24 <HAL_RCC_ClockConfig+0x1ec>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	f003 0307 	and.w	r3, r3, #7
 8003d54:	683a      	ldr	r2, [r7, #0]
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d910      	bls.n	8003d7c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d5a:	4b72      	ldr	r3, [pc, #456]	@ (8003f24 <HAL_RCC_ClockConfig+0x1ec>)
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f023 0207 	bic.w	r2, r3, #7
 8003d62:	4970      	ldr	r1, [pc, #448]	@ (8003f24 <HAL_RCC_ClockConfig+0x1ec>)
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	4313      	orrs	r3, r2
 8003d68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d6a:	4b6e      	ldr	r3, [pc, #440]	@ (8003f24 <HAL_RCC_ClockConfig+0x1ec>)
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	f003 0307 	and.w	r3, r3, #7
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d001      	beq.n	8003d7c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e0cf      	b.n	8003f1c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	f003 0302 	and.w	r3, r3, #2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d010      	beq.n	8003daa <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	689a      	ldr	r2, [r3, #8]
 8003d8c:	4b66      	ldr	r3, [pc, #408]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003d94:	429a      	cmp	r2, r3
 8003d96:	d908      	bls.n	8003daa <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d98:	4b63      	ldr	r3, [pc, #396]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003d9a:	689b      	ldr	r3, [r3, #8]
 8003d9c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	689b      	ldr	r3, [r3, #8]
 8003da4:	4960      	ldr	r1, [pc, #384]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003da6:	4313      	orrs	r3, r2
 8003da8:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f003 0301 	and.w	r3, r3, #1
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d04c      	beq.n	8003e50 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	2b03      	cmp	r3, #3
 8003dbc:	d107      	bne.n	8003dce <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003dbe:	4b5a      	ldr	r3, [pc, #360]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d121      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e0a6      	b.n	8003f1c <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d107      	bne.n	8003de6 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003dd6:	4b54      	ldr	r3, [pc, #336]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d115      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e09a      	b.n	8003f1c <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d107      	bne.n	8003dfe <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003dee:	4b4e      	ldr	r3, [pc, #312]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d109      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e08e      	b.n	8003f1c <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dfe:	4b4a      	ldr	r3, [pc, #296]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d101      	bne.n	8003e0e <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e086      	b.n	8003f1c <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e0e:	4b46      	ldr	r3, [pc, #280]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003e10:	689b      	ldr	r3, [r3, #8]
 8003e12:	f023 0203 	bic.w	r2, r3, #3
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	4943      	ldr	r1, [pc, #268]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003e1c:	4313      	orrs	r3, r2
 8003e1e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e20:	f7fd fde0 	bl	80019e4 <HAL_GetTick>
 8003e24:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e26:	e00a      	b.n	8003e3e <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003e28:	f7fd fddc 	bl	80019e4 <HAL_GetTick>
 8003e2c:	4602      	mov	r2, r0
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	1ad3      	subs	r3, r2, r3
 8003e32:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d901      	bls.n	8003e3e <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8003e3a:	2303      	movs	r3, #3
 8003e3c:	e06e      	b.n	8003f1c <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e3e:	4b3a      	ldr	r3, [pc, #232]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003e40:	689b      	ldr	r3, [r3, #8]
 8003e42:	f003 020c 	and.w	r2, r3, #12
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	685b      	ldr	r3, [r3, #4]
 8003e4a:	009b      	lsls	r3, r3, #2
 8003e4c:	429a      	cmp	r2, r3
 8003e4e:	d1eb      	bne.n	8003e28 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f003 0302 	and.w	r3, r3, #2
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d010      	beq.n	8003e7e <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	689a      	ldr	r2, [r3, #8]
 8003e60:	4b31      	ldr	r3, [pc, #196]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003e68:	429a      	cmp	r2, r3
 8003e6a:	d208      	bcs.n	8003e7e <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e6c:	4b2e      	ldr	r3, [pc, #184]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003e6e:	689b      	ldr	r3, [r3, #8]
 8003e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	689b      	ldr	r3, [r3, #8]
 8003e78:	492b      	ldr	r1, [pc, #172]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003e7a:	4313      	orrs	r3, r2
 8003e7c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003e7e:	4b29      	ldr	r3, [pc, #164]	@ (8003f24 <HAL_RCC_ClockConfig+0x1ec>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f003 0307 	and.w	r3, r3, #7
 8003e86:	683a      	ldr	r2, [r7, #0]
 8003e88:	429a      	cmp	r2, r3
 8003e8a:	d210      	bcs.n	8003eae <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8c:	4b25      	ldr	r3, [pc, #148]	@ (8003f24 <HAL_RCC_ClockConfig+0x1ec>)
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f023 0207 	bic.w	r2, r3, #7
 8003e94:	4923      	ldr	r1, [pc, #140]	@ (8003f24 <HAL_RCC_ClockConfig+0x1ec>)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	4313      	orrs	r3, r2
 8003e9a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e9c:	4b21      	ldr	r3, [pc, #132]	@ (8003f24 <HAL_RCC_ClockConfig+0x1ec>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0307 	and.w	r3, r3, #7
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d001      	beq.n	8003eae <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	e036      	b.n	8003f1c <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	f003 0304 	and.w	r3, r3, #4
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d008      	beq.n	8003ecc <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003eba:	4b1b      	ldr	r3, [pc, #108]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003ebc:	689b      	ldr	r3, [r3, #8]
 8003ebe:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	68db      	ldr	r3, [r3, #12]
 8003ec6:	4918      	ldr	r1, [pc, #96]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003ec8:	4313      	orrs	r3, r2
 8003eca:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f003 0308 	and.w	r3, r3, #8
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d009      	beq.n	8003eec <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ed8:	4b13      	ldr	r3, [pc, #76]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	691b      	ldr	r3, [r3, #16]
 8003ee4:	00db      	lsls	r3, r3, #3
 8003ee6:	4910      	ldr	r1, [pc, #64]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003ee8:	4313      	orrs	r3, r2
 8003eea:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003eec:	f000 f824 	bl	8003f38 <HAL_RCC_GetSysClockFreq>
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	4b0d      	ldr	r3, [pc, #52]	@ (8003f28 <HAL_RCC_ClockConfig+0x1f0>)
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	091b      	lsrs	r3, r3, #4
 8003ef8:	f003 030f 	and.w	r3, r3, #15
 8003efc:	490b      	ldr	r1, [pc, #44]	@ (8003f2c <HAL_RCC_ClockConfig+0x1f4>)
 8003efe:	5ccb      	ldrb	r3, [r1, r3]
 8003f00:	f003 031f 	and.w	r3, r3, #31
 8003f04:	fa22 f303 	lsr.w	r3, r2, r3
 8003f08:	4a09      	ldr	r2, [pc, #36]	@ (8003f30 <HAL_RCC_ClockConfig+0x1f8>)
 8003f0a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003f0c:	4b09      	ldr	r3, [pc, #36]	@ (8003f34 <HAL_RCC_ClockConfig+0x1fc>)
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	4618      	mov	r0, r3
 8003f12:	f7fd fd17 	bl	8001944 <HAL_InitTick>
 8003f16:	4603      	mov	r3, r0
 8003f18:	72fb      	strb	r3, [r7, #11]

  return status;
 8003f1a:	7afb      	ldrb	r3, [r7, #11]
}
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	3710      	adds	r7, #16
 8003f20:	46bd      	mov	sp, r7
 8003f22:	bd80      	pop	{r7, pc}
 8003f24:	40022000 	.word	0x40022000
 8003f28:	40021000 	.word	0x40021000
 8003f2c:	08008398 	.word	0x08008398
 8003f30:	20000000 	.word	0x20000000
 8003f34:	20000004 	.word	0x20000004

08003f38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f38:	b480      	push	{r7}
 8003f3a:	b089      	sub	sp, #36	@ 0x24
 8003f3c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003f3e:	2300      	movs	r3, #0
 8003f40:	61fb      	str	r3, [r7, #28]
 8003f42:	2300      	movs	r3, #0
 8003f44:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003f46:	4b3e      	ldr	r3, [pc, #248]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 030c 	and.w	r3, r3, #12
 8003f4e:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003f50:	4b3b      	ldr	r3, [pc, #236]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f52:	68db      	ldr	r3, [r3, #12]
 8003f54:	f003 0303 	and.w	r3, r3, #3
 8003f58:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d005      	beq.n	8003f6c <HAL_RCC_GetSysClockFreq+0x34>
 8003f60:	693b      	ldr	r3, [r7, #16]
 8003f62:	2b0c      	cmp	r3, #12
 8003f64:	d121      	bne.n	8003faa <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d11e      	bne.n	8003faa <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003f6c:	4b34      	ldr	r3, [pc, #208]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0308 	and.w	r3, r3, #8
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d107      	bne.n	8003f88 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003f78:	4b31      	ldr	r3, [pc, #196]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f7e:	0a1b      	lsrs	r3, r3, #8
 8003f80:	f003 030f 	and.w	r3, r3, #15
 8003f84:	61fb      	str	r3, [r7, #28]
 8003f86:	e005      	b.n	8003f94 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003f88:	4b2d      	ldr	r3, [pc, #180]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	091b      	lsrs	r3, r3, #4
 8003f8e:	f003 030f 	and.w	r3, r3, #15
 8003f92:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003f94:	4a2b      	ldr	r2, [pc, #172]	@ (8004044 <HAL_RCC_GetSysClockFreq+0x10c>)
 8003f96:	69fb      	ldr	r3, [r7, #28]
 8003f98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f9c:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d10d      	bne.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003fa4:	69fb      	ldr	r3, [r7, #28]
 8003fa6:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003fa8:	e00a      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	2b04      	cmp	r3, #4
 8003fae:	d102      	bne.n	8003fb6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003fb0:	4b25      	ldr	r3, [pc, #148]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x110>)
 8003fb2:	61bb      	str	r3, [r7, #24]
 8003fb4:	e004      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	2b08      	cmp	r3, #8
 8003fba:	d101      	bne.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003fbc:	4b23      	ldr	r3, [pc, #140]	@ (800404c <HAL_RCC_GetSysClockFreq+0x114>)
 8003fbe:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	2b0c      	cmp	r3, #12
 8003fc4:	d134      	bne.n	8004030 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003fc6:	4b1e      	ldr	r3, [pc, #120]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8003fc8:	68db      	ldr	r3, [r3, #12]
 8003fca:	f003 0303 	and.w	r3, r3, #3
 8003fce:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003fd0:	68bb      	ldr	r3, [r7, #8]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d003      	beq.n	8003fde <HAL_RCC_GetSysClockFreq+0xa6>
 8003fd6:	68bb      	ldr	r3, [r7, #8]
 8003fd8:	2b03      	cmp	r3, #3
 8003fda:	d003      	beq.n	8003fe4 <HAL_RCC_GetSysClockFreq+0xac>
 8003fdc:	e005      	b.n	8003fea <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003fde:	4b1a      	ldr	r3, [pc, #104]	@ (8004048 <HAL_RCC_GetSysClockFreq+0x110>)
 8003fe0:	617b      	str	r3, [r7, #20]
      break;
 8003fe2:	e005      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8003fe4:	4b19      	ldr	r3, [pc, #100]	@ (800404c <HAL_RCC_GetSysClockFreq+0x114>)
 8003fe6:	617b      	str	r3, [r7, #20]
      break;
 8003fe8:	e002      	b.n	8003ff0 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003fea:	69fb      	ldr	r3, [r7, #28]
 8003fec:	617b      	str	r3, [r7, #20]
      break;
 8003fee:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003ff0:	4b13      	ldr	r3, [pc, #76]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8003ff2:	68db      	ldr	r3, [r3, #12]
 8003ff4:	091b      	lsrs	r3, r3, #4
 8003ff6:	f003 0307 	and.w	r3, r3, #7
 8003ffa:	3301      	adds	r3, #1
 8003ffc:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003ffe:	4b10      	ldr	r3, [pc, #64]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	0a1b      	lsrs	r3, r3, #8
 8004004:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	fb03 f202 	mul.w	r2, r3, r2
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	fbb2 f3f3 	udiv	r3, r2, r3
 8004014:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004016:	4b0a      	ldr	r3, [pc, #40]	@ (8004040 <HAL_RCC_GetSysClockFreq+0x108>)
 8004018:	68db      	ldr	r3, [r3, #12]
 800401a:	0e5b      	lsrs	r3, r3, #25
 800401c:	f003 0303 	and.w	r3, r3, #3
 8004020:	3301      	adds	r3, #1
 8004022:	005b      	lsls	r3, r3, #1
 8004024:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004026:	697a      	ldr	r2, [r7, #20]
 8004028:	683b      	ldr	r3, [r7, #0]
 800402a:	fbb2 f3f3 	udiv	r3, r2, r3
 800402e:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004030:	69bb      	ldr	r3, [r7, #24]
}
 8004032:	4618      	mov	r0, r3
 8004034:	3724      	adds	r7, #36	@ 0x24
 8004036:	46bd      	mov	sp, r7
 8004038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	40021000 	.word	0x40021000
 8004044:	080083b0 	.word	0x080083b0
 8004048:	00f42400 	.word	0x00f42400
 800404c:	007a1200 	.word	0x007a1200

08004050 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004050:	b480      	push	{r7}
 8004052:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004054:	4b03      	ldr	r3, [pc, #12]	@ (8004064 <HAL_RCC_GetHCLKFreq+0x14>)
 8004056:	681b      	ldr	r3, [r3, #0]
}
 8004058:	4618      	mov	r0, r3
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	20000000 	.word	0x20000000

08004068 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800406c:	f7ff fff0 	bl	8004050 <HAL_RCC_GetHCLKFreq>
 8004070:	4602      	mov	r2, r0
 8004072:	4b06      	ldr	r3, [pc, #24]	@ (800408c <HAL_RCC_GetPCLK1Freq+0x24>)
 8004074:	689b      	ldr	r3, [r3, #8]
 8004076:	0a1b      	lsrs	r3, r3, #8
 8004078:	f003 0307 	and.w	r3, r3, #7
 800407c:	4904      	ldr	r1, [pc, #16]	@ (8004090 <HAL_RCC_GetPCLK1Freq+0x28>)
 800407e:	5ccb      	ldrb	r3, [r1, r3]
 8004080:	f003 031f 	and.w	r3, r3, #31
 8004084:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004088:	4618      	mov	r0, r3
 800408a:	bd80      	pop	{r7, pc}
 800408c:	40021000 	.word	0x40021000
 8004090:	080083a8 	.word	0x080083a8

08004094 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004098:	f7ff ffda 	bl	8004050 <HAL_RCC_GetHCLKFreq>
 800409c:	4602      	mov	r2, r0
 800409e:	4b06      	ldr	r3, [pc, #24]	@ (80040b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80040a0:	689b      	ldr	r3, [r3, #8]
 80040a2:	0adb      	lsrs	r3, r3, #11
 80040a4:	f003 0307 	and.w	r3, r3, #7
 80040a8:	4904      	ldr	r1, [pc, #16]	@ (80040bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80040aa:	5ccb      	ldrb	r3, [r1, r3]
 80040ac:	f003 031f 	and.w	r3, r3, #31
 80040b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80040b4:	4618      	mov	r0, r3
 80040b6:	bd80      	pop	{r7, pc}
 80040b8:	40021000 	.word	0x40021000
 80040bc:	080083a8 	.word	0x080083a8

080040c0 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b086      	sub	sp, #24
 80040c4:	af00      	add	r7, sp, #0
 80040c6:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80040c8:	2300      	movs	r3, #0
 80040ca:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80040cc:	4b2a      	ldr	r3, [pc, #168]	@ (8004178 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80040d8:	f7ff f9b6 	bl	8003448 <HAL_PWREx_GetVoltageRange>
 80040dc:	6178      	str	r0, [r7, #20]
 80040de:	e014      	b.n	800410a <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80040e0:	4b25      	ldr	r3, [pc, #148]	@ (8004178 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040e4:	4a24      	ldr	r2, [pc, #144]	@ (8004178 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80040ea:	6593      	str	r3, [r2, #88]	@ 0x58
 80040ec:	4b22      	ldr	r3, [pc, #136]	@ (8004178 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80040ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80040f4:	60fb      	str	r3, [r7, #12]
 80040f6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80040f8:	f7ff f9a6 	bl	8003448 <HAL_PWREx_GetVoltageRange>
 80040fc:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80040fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004178 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004100:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004102:	4a1d      	ldr	r2, [pc, #116]	@ (8004178 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004104:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004108:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800410a:	697b      	ldr	r3, [r7, #20]
 800410c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004110:	d10b      	bne.n	800412a <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2b80      	cmp	r3, #128	@ 0x80
 8004116:	d919      	bls.n	800414c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2ba0      	cmp	r3, #160	@ 0xa0
 800411c:	d902      	bls.n	8004124 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800411e:	2302      	movs	r3, #2
 8004120:	613b      	str	r3, [r7, #16]
 8004122:	e013      	b.n	800414c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004124:	2301      	movs	r3, #1
 8004126:	613b      	str	r3, [r7, #16]
 8004128:	e010      	b.n	800414c <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	2b80      	cmp	r3, #128	@ 0x80
 800412e:	d902      	bls.n	8004136 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004130:	2303      	movs	r3, #3
 8004132:	613b      	str	r3, [r7, #16]
 8004134:	e00a      	b.n	800414c <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2b80      	cmp	r3, #128	@ 0x80
 800413a:	d102      	bne.n	8004142 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800413c:	2302      	movs	r3, #2
 800413e:	613b      	str	r3, [r7, #16]
 8004140:	e004      	b.n	800414c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2b70      	cmp	r3, #112	@ 0x70
 8004146:	d101      	bne.n	800414c <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004148:	2301      	movs	r3, #1
 800414a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800414c:	4b0b      	ldr	r3, [pc, #44]	@ (800417c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	f023 0207 	bic.w	r2, r3, #7
 8004154:	4909      	ldr	r1, [pc, #36]	@ (800417c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004156:	693b      	ldr	r3, [r7, #16]
 8004158:	4313      	orrs	r3, r2
 800415a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800415c:	4b07      	ldr	r3, [pc, #28]	@ (800417c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f003 0307 	and.w	r3, r3, #7
 8004164:	693a      	ldr	r2, [r7, #16]
 8004166:	429a      	cmp	r2, r3
 8004168:	d001      	beq.n	800416e <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 800416a:	2301      	movs	r3, #1
 800416c:	e000      	b.n	8004170 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800416e:	2300      	movs	r3, #0
}
 8004170:	4618      	mov	r0, r3
 8004172:	3718      	adds	r7, #24
 8004174:	46bd      	mov	sp, r7
 8004176:	bd80      	pop	{r7, pc}
 8004178:	40021000 	.word	0x40021000
 800417c:	40022000 	.word	0x40022000

08004180 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b086      	sub	sp, #24
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004188:	2300      	movs	r3, #0
 800418a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800418c:	2300      	movs	r3, #0
 800418e:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004198:	2b00      	cmp	r3, #0
 800419a:	d031      	beq.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041a4:	d01a      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x5c>
 80041a6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80041aa:	d814      	bhi.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d009      	beq.n	80041c4 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80041b0:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80041b4:	d10f      	bne.n	80041d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 80041b6:	4b5d      	ldr	r3, [pc, #372]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80041b8:	68db      	ldr	r3, [r3, #12]
 80041ba:	4a5c      	ldr	r2, [pc, #368]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80041bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041c0:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041c2:	e00c      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	3304      	adds	r3, #4
 80041c8:	2100      	movs	r1, #0
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 f9ce 	bl	800456c <RCCEx_PLLSAI1_Config>
 80041d0:	4603      	mov	r3, r0
 80041d2:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80041d4:	e003      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80041d6:	2301      	movs	r3, #1
 80041d8:	74fb      	strb	r3, [r7, #19]
      break;
 80041da:	e000      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 80041dc:	bf00      	nop
    }

    if(ret == HAL_OK)
 80041de:	7cfb      	ldrb	r3, [r7, #19]
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d10b      	bne.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80041e4:	4b51      	ldr	r3, [pc, #324]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80041e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041ea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041f2:	494e      	ldr	r1, [pc, #312]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80041f4:	4313      	orrs	r3, r2
 80041f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80041fa:	e001      	b.n	8004200 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041fc:	7cfb      	ldrb	r3, [r7, #19]
 80041fe:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004208:	2b00      	cmp	r3, #0
 800420a:	f000 809e 	beq.w	800434a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 800420e:	2300      	movs	r3, #0
 8004210:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004212:	4b46      	ldr	r3, [pc, #280]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004214:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004216:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 800421e:	2301      	movs	r3, #1
 8004220:	e000      	b.n	8004224 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8004222:	2300      	movs	r3, #0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d00d      	beq.n	8004244 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004228:	4b40      	ldr	r3, [pc, #256]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800422a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800422c:	4a3f      	ldr	r2, [pc, #252]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800422e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004232:	6593      	str	r3, [r2, #88]	@ 0x58
 8004234:	4b3d      	ldr	r3, [pc, #244]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004236:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004240:	2301      	movs	r3, #1
 8004242:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004244:	4b3a      	ldr	r3, [pc, #232]	@ (8004330 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	4a39      	ldr	r2, [pc, #228]	@ (8004330 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800424a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800424e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004250:	f7fd fbc8 	bl	80019e4 <HAL_GetTick>
 8004254:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004256:	e009      	b.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004258:	f7fd fbc4 	bl	80019e4 <HAL_GetTick>
 800425c:	4602      	mov	r2, r0
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	1ad3      	subs	r3, r2, r3
 8004262:	2b02      	cmp	r3, #2
 8004264:	d902      	bls.n	800426c <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8004266:	2303      	movs	r3, #3
 8004268:	74fb      	strb	r3, [r7, #19]
        break;
 800426a:	e005      	b.n	8004278 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800426c:	4b30      	ldr	r3, [pc, #192]	@ (8004330 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004274:	2b00      	cmp	r3, #0
 8004276:	d0ef      	beq.n	8004258 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8004278:	7cfb      	ldrb	r3, [r7, #19]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d15a      	bne.n	8004334 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800427e:	4b2b      	ldr	r3, [pc, #172]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8004280:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004284:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004288:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800428a:	697b      	ldr	r3, [r7, #20]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d01e      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004294:	697a      	ldr	r2, [r7, #20]
 8004296:	429a      	cmp	r2, r3
 8004298:	d019      	beq.n	80042ce <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800429a:	4b24      	ldr	r3, [pc, #144]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800429c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042a0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042a4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80042a6:	4b21      	ldr	r3, [pc, #132]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042ac:	4a1f      	ldr	r2, [pc, #124]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042ae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80042b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80042b6:	4b1d      	ldr	r3, [pc, #116]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042bc:	4a1b      	ldr	r2, [pc, #108]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042be:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80042c2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80042c6:	4a19      	ldr	r2, [pc, #100]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042c8:	697b      	ldr	r3, [r7, #20]
 80042ca:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	f003 0301 	and.w	r3, r3, #1
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d016      	beq.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042d8:	f7fd fb84 	bl	80019e4 <HAL_GetTick>
 80042dc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042de:	e00b      	b.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042e0:	f7fd fb80 	bl	80019e4 <HAL_GetTick>
 80042e4:	4602      	mov	r2, r0
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	1ad3      	subs	r3, r2, r3
 80042ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042ee:	4293      	cmp	r3, r2
 80042f0:	d902      	bls.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 80042f2:	2303      	movs	r3, #3
 80042f4:	74fb      	strb	r3, [r7, #19]
            break;
 80042f6:	e006      	b.n	8004306 <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042f8:	4b0c      	ldr	r3, [pc, #48]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 80042fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80042fe:	f003 0302 	and.w	r3, r3, #2
 8004302:	2b00      	cmp	r3, #0
 8004304:	d0ec      	beq.n	80042e0 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8004306:	7cfb      	ldrb	r3, [r7, #19]
 8004308:	2b00      	cmp	r3, #0
 800430a:	d10b      	bne.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800430c:	4b07      	ldr	r3, [pc, #28]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800430e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004312:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800431a:	4904      	ldr	r1, [pc, #16]	@ (800432c <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 800431c:	4313      	orrs	r3, r2
 800431e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004322:	e009      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004324:	7cfb      	ldrb	r3, [r7, #19]
 8004326:	74bb      	strb	r3, [r7, #18]
 8004328:	e006      	b.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 800432a:	bf00      	nop
 800432c:	40021000 	.word	0x40021000
 8004330:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004334:	7cfb      	ldrb	r3, [r7, #19]
 8004336:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004338:	7c7b      	ldrb	r3, [r7, #17]
 800433a:	2b01      	cmp	r3, #1
 800433c:	d105      	bne.n	800434a <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800433e:	4b8a      	ldr	r3, [pc, #552]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004342:	4a89      	ldr	r2, [pc, #548]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004344:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004348:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	f003 0301 	and.w	r3, r3, #1
 8004352:	2b00      	cmp	r3, #0
 8004354:	d00a      	beq.n	800436c <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004356:	4b84      	ldr	r3, [pc, #528]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004358:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800435c:	f023 0203 	bic.w	r2, r3, #3
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	6a1b      	ldr	r3, [r3, #32]
 8004364:	4980      	ldr	r1, [pc, #512]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004366:	4313      	orrs	r3, r2
 8004368:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f003 0302 	and.w	r3, r3, #2
 8004374:	2b00      	cmp	r3, #0
 8004376:	d00a      	beq.n	800438e <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004378:	4b7b      	ldr	r3, [pc, #492]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800437a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800437e:	f023 020c 	bic.w	r2, r3, #12
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004386:	4978      	ldr	r1, [pc, #480]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004388:	4313      	orrs	r3, r2
 800438a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f003 0320 	and.w	r3, r3, #32
 8004396:	2b00      	cmp	r3, #0
 8004398:	d00a      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800439a:	4b73      	ldr	r3, [pc, #460]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800439c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043a0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a8:	496f      	ldr	r1, [pc, #444]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043aa:	4313      	orrs	r3, r2
 80043ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d00a      	beq.n	80043d2 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80043bc:	4b6a      	ldr	r3, [pc, #424]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043c2:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043ca:	4967      	ldr	r1, [pc, #412]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043cc:	4313      	orrs	r3, r2
 80043ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00a      	beq.n	80043f4 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80043de:	4b62      	ldr	r3, [pc, #392]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80043e4:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043ec:	495e      	ldr	r1, [pc, #376]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80043ee:	4313      	orrs	r3, r2
 80043f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d00a      	beq.n	8004416 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004400:	4b59      	ldr	r3, [pc, #356]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004402:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004406:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800440e:	4956      	ldr	r1, [pc, #344]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004410:	4313      	orrs	r3, r2
 8004412:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800441e:	2b00      	cmp	r3, #0
 8004420:	d00a      	beq.n	8004438 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004422:	4b51      	ldr	r3, [pc, #324]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004428:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004430:	494d      	ldr	r1, [pc, #308]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004432:	4313      	orrs	r3, r2
 8004434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004440:	2b00      	cmp	r3, #0
 8004442:	d028      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004444:	4b48      	ldr	r3, [pc, #288]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800444a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	4945      	ldr	r1, [pc, #276]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004454:	4313      	orrs	r3, r2
 8004456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004462:	d106      	bne.n	8004472 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004464:	4b40      	ldr	r3, [pc, #256]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004466:	68db      	ldr	r3, [r3, #12]
 8004468:	4a3f      	ldr	r2, [pc, #252]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 800446a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800446e:	60d3      	str	r3, [r2, #12]
 8004470:	e011      	b.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004476:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800447a:	d10c      	bne.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	3304      	adds	r3, #4
 8004480:	2101      	movs	r1, #1
 8004482:	4618      	mov	r0, r3
 8004484:	f000 f872 	bl	800456c <RCCEx_PLLSAI1_Config>
 8004488:	4603      	mov	r3, r0
 800448a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800448c:	7cfb      	ldrb	r3, [r7, #19]
 800448e:	2b00      	cmp	r3, #0
 8004490:	d001      	beq.n	8004496 <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8004492:	7cfb      	ldrb	r3, [r7, #19]
 8004494:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d028      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80044a2:	4b31      	ldr	r3, [pc, #196]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80044a8:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044b0:	492d      	ldr	r1, [pc, #180]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044b2:	4313      	orrs	r3, r2
 80044b4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80044c0:	d106      	bne.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80044c2:	4b29      	ldr	r3, [pc, #164]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044c4:	68db      	ldr	r3, [r3, #12]
 80044c6:	4a28      	ldr	r2, [pc, #160]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 80044c8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80044cc:	60d3      	str	r3, [r2, #12]
 80044ce:	e011      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044d4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80044d8:	d10c      	bne.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	3304      	adds	r3, #4
 80044de:	2101      	movs	r1, #1
 80044e0:	4618      	mov	r0, r3
 80044e2:	f000 f843 	bl	800456c <RCCEx_PLLSAI1_Config>
 80044e6:	4603      	mov	r3, r0
 80044e8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80044ea:	7cfb      	ldrb	r3, [r7, #19]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d001      	beq.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 80044f0:	7cfb      	ldrb	r3, [r7, #19]
 80044f2:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d01c      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004500:	4b19      	ldr	r3, [pc, #100]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004506:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800450e:	4916      	ldr	r1, [pc, #88]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004510:	4313      	orrs	r3, r2
 8004512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800451a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800451e:	d10c      	bne.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	3304      	adds	r3, #4
 8004524:	2102      	movs	r1, #2
 8004526:	4618      	mov	r0, r3
 8004528:	f000 f820 	bl	800456c <RCCEx_PLLSAI1_Config>
 800452c:	4603      	mov	r3, r0
 800452e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004530:	7cfb      	ldrb	r3, [r7, #19]
 8004532:	2b00      	cmp	r3, #0
 8004534:	d001      	beq.n	800453a <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8004536:	7cfb      	ldrb	r3, [r7, #19]
 8004538:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d00a      	beq.n	800455c <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004546:	4b08      	ldr	r3, [pc, #32]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004548:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800454c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004554:	4904      	ldr	r1, [pc, #16]	@ (8004568 <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8004556:	4313      	orrs	r3, r2
 8004558:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800455c:	7cbb      	ldrb	r3, [r7, #18]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}
 8004566:	bf00      	nop
 8004568:	40021000 	.word	0x40021000

0800456c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800456c:	b580      	push	{r7, lr}
 800456e:	b084      	sub	sp, #16
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
 8004574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004576:	2300      	movs	r3, #0
 8004578:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800457a:	4b74      	ldr	r3, [pc, #464]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 800457c:	68db      	ldr	r3, [r3, #12]
 800457e:	f003 0303 	and.w	r3, r3, #3
 8004582:	2b00      	cmp	r3, #0
 8004584:	d018      	beq.n	80045b8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004586:	4b71      	ldr	r3, [pc, #452]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004588:	68db      	ldr	r3, [r3, #12]
 800458a:	f003 0203 	and.w	r2, r3, #3
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	429a      	cmp	r2, r3
 8004594:	d10d      	bne.n	80045b2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	681b      	ldr	r3, [r3, #0]
       ||
 800459a:	2b00      	cmp	r3, #0
 800459c:	d009      	beq.n	80045b2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800459e:	4b6b      	ldr	r3, [pc, #428]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80045a0:	68db      	ldr	r3, [r3, #12]
 80045a2:	091b      	lsrs	r3, r3, #4
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	1c5a      	adds	r2, r3, #1
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	685b      	ldr	r3, [r3, #4]
       ||
 80045ae:	429a      	cmp	r2, r3
 80045b0:	d047      	beq.n	8004642 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80045b2:	2301      	movs	r3, #1
 80045b4:	73fb      	strb	r3, [r7, #15]
 80045b6:	e044      	b.n	8004642 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	2b03      	cmp	r3, #3
 80045be:	d018      	beq.n	80045f2 <RCCEx_PLLSAI1_Config+0x86>
 80045c0:	2b03      	cmp	r3, #3
 80045c2:	d825      	bhi.n	8004610 <RCCEx_PLLSAI1_Config+0xa4>
 80045c4:	2b01      	cmp	r3, #1
 80045c6:	d002      	beq.n	80045ce <RCCEx_PLLSAI1_Config+0x62>
 80045c8:	2b02      	cmp	r3, #2
 80045ca:	d009      	beq.n	80045e0 <RCCEx_PLLSAI1_Config+0x74>
 80045cc:	e020      	b.n	8004610 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80045ce:	4b5f      	ldr	r3, [pc, #380]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	f003 0302 	and.w	r3, r3, #2
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d11d      	bne.n	8004616 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80045da:	2301      	movs	r3, #1
 80045dc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045de:	e01a      	b.n	8004616 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80045e0:	4b5a      	ldr	r3, [pc, #360]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d116      	bne.n	800461a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045f0:	e013      	b.n	800461a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80045f2:	4b56      	ldr	r3, [pc, #344]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d10f      	bne.n	800461e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80045fe:	4b53      	ldr	r3, [pc, #332]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004606:	2b00      	cmp	r3, #0
 8004608:	d109      	bne.n	800461e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800460a:	2301      	movs	r3, #1
 800460c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800460e:	e006      	b.n	800461e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004610:	2301      	movs	r3, #1
 8004612:	73fb      	strb	r3, [r7, #15]
      break;
 8004614:	e004      	b.n	8004620 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004616:	bf00      	nop
 8004618:	e002      	b.n	8004620 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800461a:	bf00      	nop
 800461c:	e000      	b.n	8004620 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800461e:	bf00      	nop
    }

    if(status == HAL_OK)
 8004620:	7bfb      	ldrb	r3, [r7, #15]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d10d      	bne.n	8004642 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004626:	4b49      	ldr	r3, [pc, #292]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004628:	68db      	ldr	r3, [r3, #12]
 800462a:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6819      	ldr	r1, [r3, #0]
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	685b      	ldr	r3, [r3, #4]
 8004636:	3b01      	subs	r3, #1
 8004638:	011b      	lsls	r3, r3, #4
 800463a:	430b      	orrs	r3, r1
 800463c:	4943      	ldr	r1, [pc, #268]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 800463e:	4313      	orrs	r3, r2
 8004640:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004642:	7bfb      	ldrb	r3, [r7, #15]
 8004644:	2b00      	cmp	r3, #0
 8004646:	d17c      	bne.n	8004742 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004648:	4b40      	ldr	r3, [pc, #256]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	4a3f      	ldr	r2, [pc, #252]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 800464e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004652:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004654:	f7fd f9c6 	bl	80019e4 <HAL_GetTick>
 8004658:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800465a:	e009      	b.n	8004670 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800465c:	f7fd f9c2 	bl	80019e4 <HAL_GetTick>
 8004660:	4602      	mov	r2, r0
 8004662:	68bb      	ldr	r3, [r7, #8]
 8004664:	1ad3      	subs	r3, r2, r3
 8004666:	2b02      	cmp	r3, #2
 8004668:	d902      	bls.n	8004670 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800466a:	2303      	movs	r3, #3
 800466c:	73fb      	strb	r3, [r7, #15]
        break;
 800466e:	e005      	b.n	800467c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004670:	4b36      	ldr	r3, [pc, #216]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004678:	2b00      	cmp	r3, #0
 800467a:	d1ef      	bne.n	800465c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800467c:	7bfb      	ldrb	r3, [r7, #15]
 800467e:	2b00      	cmp	r3, #0
 8004680:	d15f      	bne.n	8004742 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004682:	683b      	ldr	r3, [r7, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d110      	bne.n	80046aa <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004688:	4b30      	ldr	r3, [pc, #192]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 800468a:	691b      	ldr	r3, [r3, #16]
 800468c:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8004690:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004694:	687a      	ldr	r2, [r7, #4]
 8004696:	6892      	ldr	r2, [r2, #8]
 8004698:	0211      	lsls	r1, r2, #8
 800469a:	687a      	ldr	r2, [r7, #4]
 800469c:	68d2      	ldr	r2, [r2, #12]
 800469e:	06d2      	lsls	r2, r2, #27
 80046a0:	430a      	orrs	r2, r1
 80046a2:	492a      	ldr	r1, [pc, #168]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046a4:	4313      	orrs	r3, r2
 80046a6:	610b      	str	r3, [r1, #16]
 80046a8:	e027      	b.n	80046fa <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	2b01      	cmp	r3, #1
 80046ae:	d112      	bne.n	80046d6 <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046b0:	4b26      	ldr	r3, [pc, #152]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 80046b8:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80046bc:	687a      	ldr	r2, [r7, #4]
 80046be:	6892      	ldr	r2, [r2, #8]
 80046c0:	0211      	lsls	r1, r2, #8
 80046c2:	687a      	ldr	r2, [r7, #4]
 80046c4:	6912      	ldr	r2, [r2, #16]
 80046c6:	0852      	lsrs	r2, r2, #1
 80046c8:	3a01      	subs	r2, #1
 80046ca:	0552      	lsls	r2, r2, #21
 80046cc:	430a      	orrs	r2, r1
 80046ce:	491f      	ldr	r1, [pc, #124]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	610b      	str	r3, [r1, #16]
 80046d4:	e011      	b.n	80046fa <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80046d6:	4b1d      	ldr	r3, [pc, #116]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046d8:	691b      	ldr	r3, [r3, #16]
 80046da:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 80046de:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	6892      	ldr	r2, [r2, #8]
 80046e6:	0211      	lsls	r1, r2, #8
 80046e8:	687a      	ldr	r2, [r7, #4]
 80046ea:	6952      	ldr	r2, [r2, #20]
 80046ec:	0852      	lsrs	r2, r2, #1
 80046ee:	3a01      	subs	r2, #1
 80046f0:	0652      	lsls	r2, r2, #25
 80046f2:	430a      	orrs	r2, r1
 80046f4:	4915      	ldr	r1, [pc, #84]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046f6:	4313      	orrs	r3, r2
 80046f8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80046fa:	4b14      	ldr	r3, [pc, #80]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	4a13      	ldr	r2, [pc, #76]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004700:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004704:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004706:	f7fd f96d 	bl	80019e4 <HAL_GetTick>
 800470a:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800470c:	e009      	b.n	8004722 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800470e:	f7fd f969 	bl	80019e4 <HAL_GetTick>
 8004712:	4602      	mov	r2, r0
 8004714:	68bb      	ldr	r3, [r7, #8]
 8004716:	1ad3      	subs	r3, r2, r3
 8004718:	2b02      	cmp	r3, #2
 800471a:	d902      	bls.n	8004722 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	73fb      	strb	r3, [r7, #15]
          break;
 8004720:	e005      	b.n	800472e <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004722:	4b0a      	ldr	r3, [pc, #40]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d0ef      	beq.n	800470e <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 800472e:	7bfb      	ldrb	r3, [r7, #15]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d106      	bne.n	8004742 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004734:	4b05      	ldr	r3, [pc, #20]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 8004736:	691a      	ldr	r2, [r3, #16]
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	699b      	ldr	r3, [r3, #24]
 800473c:	4903      	ldr	r1, [pc, #12]	@ (800474c <RCCEx_PLLSAI1_Config+0x1e0>)
 800473e:	4313      	orrs	r3, r2
 8004740:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004742:	7bfb      	ldrb	r3, [r7, #15]
}
 8004744:	4618      	mov	r0, r3
 8004746:	3710      	adds	r7, #16
 8004748:	46bd      	mov	sp, r7
 800474a:	bd80      	pop	{r7, pc}
 800474c:	40021000 	.word	0x40021000

08004750 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2b00      	cmp	r3, #0
 800475c:	d101      	bne.n	8004762 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800475e:	2301      	movs	r3, #1
 8004760:	e049      	b.n	80047f6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004768:	b2db      	uxtb	r3, r3
 800476a:	2b00      	cmp	r3, #0
 800476c:	d106      	bne.n	800477c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2200      	movs	r2, #0
 8004772:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004776:	6878      	ldr	r0, [r7, #4]
 8004778:	f7fc ffe8 	bl	800174c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	2202      	movs	r2, #2
 8004780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681a      	ldr	r2, [r3, #0]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	3304      	adds	r3, #4
 800478c:	4619      	mov	r1, r3
 800478e:	4610      	mov	r0, r2
 8004790:	f000 f8fe 	bl	8004990 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2201      	movs	r2, #1
 8004798:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	2201      	movs	r2, #1
 80047a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2201      	movs	r2, #1
 80047b0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2201      	movs	r2, #1
 80047b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2201      	movs	r2, #1
 80047c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	2201      	movs	r2, #1
 80047c8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2201      	movs	r2, #1
 80047d0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2201      	movs	r2, #1
 80047d8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2201      	movs	r2, #1
 80047e0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	2201      	movs	r2, #1
 80047e8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2201      	movs	r2, #1
 80047f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80047f4:	2300      	movs	r3, #0
}
 80047f6:	4618      	mov	r0, r3
 80047f8:	3708      	adds	r7, #8
 80047fa:	46bd      	mov	sp, r7
 80047fc:	bd80      	pop	{r7, pc}

080047fe <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80047fe:	b580      	push	{r7, lr}
 8004800:	b084      	sub	sp, #16
 8004802:	af00      	add	r7, sp, #0
 8004804:	6078      	str	r0, [r7, #4]
 8004806:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004808:	2300      	movs	r3, #0
 800480a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004812:	2b01      	cmp	r3, #1
 8004814:	d101      	bne.n	800481a <HAL_TIM_ConfigClockSource+0x1c>
 8004816:	2302      	movs	r3, #2
 8004818:	e0b6      	b.n	8004988 <HAL_TIM_ConfigClockSource+0x18a>
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	2201      	movs	r2, #1
 800481e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2202      	movs	r2, #2
 8004826:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	689b      	ldr	r3, [r3, #8]
 8004830:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004838:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800483c:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800483e:	68bb      	ldr	r3, [r7, #8]
 8004840:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004844:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	68ba      	ldr	r2, [r7, #8]
 800484c:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004856:	d03e      	beq.n	80048d6 <HAL_TIM_ConfigClockSource+0xd8>
 8004858:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800485c:	f200 8087 	bhi.w	800496e <HAL_TIM_ConfigClockSource+0x170>
 8004860:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004864:	f000 8086 	beq.w	8004974 <HAL_TIM_ConfigClockSource+0x176>
 8004868:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800486c:	d87f      	bhi.n	800496e <HAL_TIM_ConfigClockSource+0x170>
 800486e:	2b70      	cmp	r3, #112	@ 0x70
 8004870:	d01a      	beq.n	80048a8 <HAL_TIM_ConfigClockSource+0xaa>
 8004872:	2b70      	cmp	r3, #112	@ 0x70
 8004874:	d87b      	bhi.n	800496e <HAL_TIM_ConfigClockSource+0x170>
 8004876:	2b60      	cmp	r3, #96	@ 0x60
 8004878:	d050      	beq.n	800491c <HAL_TIM_ConfigClockSource+0x11e>
 800487a:	2b60      	cmp	r3, #96	@ 0x60
 800487c:	d877      	bhi.n	800496e <HAL_TIM_ConfigClockSource+0x170>
 800487e:	2b50      	cmp	r3, #80	@ 0x50
 8004880:	d03c      	beq.n	80048fc <HAL_TIM_ConfigClockSource+0xfe>
 8004882:	2b50      	cmp	r3, #80	@ 0x50
 8004884:	d873      	bhi.n	800496e <HAL_TIM_ConfigClockSource+0x170>
 8004886:	2b40      	cmp	r3, #64	@ 0x40
 8004888:	d058      	beq.n	800493c <HAL_TIM_ConfigClockSource+0x13e>
 800488a:	2b40      	cmp	r3, #64	@ 0x40
 800488c:	d86f      	bhi.n	800496e <HAL_TIM_ConfigClockSource+0x170>
 800488e:	2b30      	cmp	r3, #48	@ 0x30
 8004890:	d064      	beq.n	800495c <HAL_TIM_ConfigClockSource+0x15e>
 8004892:	2b30      	cmp	r3, #48	@ 0x30
 8004894:	d86b      	bhi.n	800496e <HAL_TIM_ConfigClockSource+0x170>
 8004896:	2b20      	cmp	r3, #32
 8004898:	d060      	beq.n	800495c <HAL_TIM_ConfigClockSource+0x15e>
 800489a:	2b20      	cmp	r3, #32
 800489c:	d867      	bhi.n	800496e <HAL_TIM_ConfigClockSource+0x170>
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d05c      	beq.n	800495c <HAL_TIM_ConfigClockSource+0x15e>
 80048a2:	2b10      	cmp	r3, #16
 80048a4:	d05a      	beq.n	800495c <HAL_TIM_ConfigClockSource+0x15e>
 80048a6:	e062      	b.n	800496e <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048b0:	683b      	ldr	r3, [r7, #0]
 80048b2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048b4:	683b      	ldr	r3, [r7, #0]
 80048b6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048b8:	f000 f954 	bl	8004b64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	689b      	ldr	r3, [r3, #8]
 80048c2:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048c4:	68bb      	ldr	r3, [r7, #8]
 80048c6:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048ca:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	68ba      	ldr	r2, [r7, #8]
 80048d2:	609a      	str	r2, [r3, #8]
      break;
 80048d4:	e04f      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048da:	683b      	ldr	r3, [r7, #0]
 80048dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048de:	683b      	ldr	r3, [r7, #0]
 80048e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048e6:	f000 f93d 	bl	8004b64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	689a      	ldr	r2, [r3, #8]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80048f8:	609a      	str	r2, [r3, #8]
      break;
 80048fa:	e03c      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004908:	461a      	mov	r2, r3
 800490a:	f000 f8b1 	bl	8004a70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2150      	movs	r1, #80	@ 0x50
 8004914:	4618      	mov	r0, r3
 8004916:	f000 f90a 	bl	8004b2e <TIM_ITRx_SetConfig>
      break;
 800491a:	e02c      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004924:	683b      	ldr	r3, [r7, #0]
 8004926:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004928:	461a      	mov	r2, r3
 800492a:	f000 f8d0 	bl	8004ace <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	2160      	movs	r1, #96	@ 0x60
 8004934:	4618      	mov	r0, r3
 8004936:	f000 f8fa 	bl	8004b2e <TIM_ITRx_SetConfig>
      break;
 800493a:	e01c      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004948:	461a      	mov	r2, r3
 800494a:	f000 f891 	bl	8004a70 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	2140      	movs	r1, #64	@ 0x40
 8004954:	4618      	mov	r0, r3
 8004956:	f000 f8ea 	bl	8004b2e <TIM_ITRx_SetConfig>
      break;
 800495a:	e00c      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	4619      	mov	r1, r3
 8004966:	4610      	mov	r0, r2
 8004968:	f000 f8e1 	bl	8004b2e <TIM_ITRx_SetConfig>
      break;
 800496c:	e003      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800496e:	2301      	movs	r3, #1
 8004970:	73fb      	strb	r3, [r7, #15]
      break;
 8004972:	e000      	b.n	8004976 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004974:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	2201      	movs	r2, #1
 800497a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2200      	movs	r2, #0
 8004982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004986:	7bfb      	ldrb	r3, [r7, #15]
}
 8004988:	4618      	mov	r0, r3
 800498a:	3710      	adds	r7, #16
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004990:	b480      	push	{r7}
 8004992:	b085      	sub	sp, #20
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
 8004998:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	4a30      	ldr	r2, [pc, #192]	@ (8004a64 <TIM_Base_SetConfig+0xd4>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	d003      	beq.n	80049b0 <TIM_Base_SetConfig+0x20>
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049ae:	d108      	bne.n	80049c2 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80049b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	68fa      	ldr	r2, [r7, #12]
 80049be:	4313      	orrs	r3, r2
 80049c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	4a27      	ldr	r2, [pc, #156]	@ (8004a64 <TIM_Base_SetConfig+0xd4>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d00b      	beq.n	80049e2 <TIM_Base_SetConfig+0x52>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80049d0:	d007      	beq.n	80049e2 <TIM_Base_SetConfig+0x52>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	4a24      	ldr	r2, [pc, #144]	@ (8004a68 <TIM_Base_SetConfig+0xd8>)
 80049d6:	4293      	cmp	r3, r2
 80049d8:	d003      	beq.n	80049e2 <TIM_Base_SetConfig+0x52>
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	4a23      	ldr	r2, [pc, #140]	@ (8004a6c <TIM_Base_SetConfig+0xdc>)
 80049de:	4293      	cmp	r3, r2
 80049e0:	d108      	bne.n	80049f4 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049e8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	68db      	ldr	r3, [r3, #12]
 80049ee:	68fa      	ldr	r2, [r7, #12]
 80049f0:	4313      	orrs	r3, r2
 80049f2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049fa:	683b      	ldr	r3, [r7, #0]
 80049fc:	695b      	ldr	r3, [r3, #20]
 80049fe:	4313      	orrs	r3, r2
 8004a00:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	68fa      	ldr	r2, [r7, #12]
 8004a06:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a08:	683b      	ldr	r3, [r7, #0]
 8004a0a:	689a      	ldr	r2, [r3, #8]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681a      	ldr	r2, [r3, #0]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	4a12      	ldr	r2, [pc, #72]	@ (8004a64 <TIM_Base_SetConfig+0xd4>)
 8004a1c:	4293      	cmp	r3, r2
 8004a1e:	d007      	beq.n	8004a30 <TIM_Base_SetConfig+0xa0>
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	4a11      	ldr	r2, [pc, #68]	@ (8004a68 <TIM_Base_SetConfig+0xd8>)
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d003      	beq.n	8004a30 <TIM_Base_SetConfig+0xa0>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	4a10      	ldr	r2, [pc, #64]	@ (8004a6c <TIM_Base_SetConfig+0xdc>)
 8004a2c:	4293      	cmp	r3, r2
 8004a2e:	d103      	bne.n	8004a38 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a30:	683b      	ldr	r3, [r7, #0]
 8004a32:	691a      	ldr	r2, [r3, #16]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	691b      	ldr	r3, [r3, #16]
 8004a42:	f003 0301 	and.w	r3, r3, #1
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d105      	bne.n	8004a56 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	691b      	ldr	r3, [r3, #16]
 8004a4e:	f023 0201 	bic.w	r2, r3, #1
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	611a      	str	r2, [r3, #16]
  }
}
 8004a56:	bf00      	nop
 8004a58:	3714      	adds	r7, #20
 8004a5a:	46bd      	mov	sp, r7
 8004a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a60:	4770      	bx	lr
 8004a62:	bf00      	nop
 8004a64:	40012c00 	.word	0x40012c00
 8004a68:	40014000 	.word	0x40014000
 8004a6c:	40014400 	.word	0x40014400

08004a70 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004a70:	b480      	push	{r7}
 8004a72:	b087      	sub	sp, #28
 8004a74:	af00      	add	r7, sp, #0
 8004a76:	60f8      	str	r0, [r7, #12]
 8004a78:	60b9      	str	r1, [r7, #8]
 8004a7a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6a1b      	ldr	r3, [r3, #32]
 8004a80:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	6a1b      	ldr	r3, [r3, #32]
 8004a86:	f023 0201 	bic.w	r2, r3, #1
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	699b      	ldr	r3, [r3, #24]
 8004a92:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004a94:	693b      	ldr	r3, [r7, #16]
 8004a96:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004a9a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	011b      	lsls	r3, r3, #4
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	f023 030a 	bic.w	r3, r3, #10
 8004aac:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	68bb      	ldr	r3, [r7, #8]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	697a      	ldr	r2, [r7, #20]
 8004ac0:	621a      	str	r2, [r3, #32]
}
 8004ac2:	bf00      	nop
 8004ac4:	371c      	adds	r7, #28
 8004ac6:	46bd      	mov	sp, r7
 8004ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004acc:	4770      	bx	lr

08004ace <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ace:	b480      	push	{r7}
 8004ad0:	b087      	sub	sp, #28
 8004ad2:	af00      	add	r7, sp, #0
 8004ad4:	60f8      	str	r0, [r7, #12]
 8004ad6:	60b9      	str	r1, [r7, #8]
 8004ad8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	f023 0210 	bic.w	r2, r3, #16
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	699b      	ldr	r3, [r3, #24]
 8004af0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004af8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	031b      	lsls	r3, r3, #12
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b04:	697b      	ldr	r3, [r7, #20]
 8004b06:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b0a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	011b      	lsls	r3, r3, #4
 8004b10:	697a      	ldr	r2, [r7, #20]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	621a      	str	r2, [r3, #32]
}
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr

08004b2e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b2e:	b480      	push	{r7}
 8004b30:	b085      	sub	sp, #20
 8004b32:	af00      	add	r7, sp, #0
 8004b34:	6078      	str	r0, [r7, #4]
 8004b36:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	689b      	ldr	r3, [r3, #8]
 8004b3c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004b44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b46:	683a      	ldr	r2, [r7, #0]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	4313      	orrs	r3, r2
 8004b4c:	f043 0307 	orr.w	r3, r3, #7
 8004b50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	609a      	str	r2, [r3, #8]
}
 8004b58:	bf00      	nop
 8004b5a:	3714      	adds	r7, #20
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b62:	4770      	bx	lr

08004b64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004b64:	b480      	push	{r7}
 8004b66:	b087      	sub	sp, #28
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	60f8      	str	r0, [r7, #12]
 8004b6c:	60b9      	str	r1, [r7, #8]
 8004b6e:	607a      	str	r2, [r7, #4]
 8004b70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004b78:	697b      	ldr	r3, [r7, #20]
 8004b7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	021a      	lsls	r2, r3, #8
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	431a      	orrs	r2, r3
 8004b88:	68bb      	ldr	r3, [r7, #8]
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	697a      	ldr	r2, [r7, #20]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	697a      	ldr	r2, [r7, #20]
 8004b96:	609a      	str	r2, [r3, #8]
}
 8004b98:	bf00      	nop
 8004b9a:	371c      	adds	r7, #28
 8004b9c:	46bd      	mov	sp, r7
 8004b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba2:	4770      	bx	lr

08004ba4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004ba4:	b480      	push	{r7}
 8004ba6:	b085      	sub	sp, #20
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	6078      	str	r0, [r7, #4]
 8004bac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004bb4:	2b01      	cmp	r3, #1
 8004bb6:	d101      	bne.n	8004bbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bb8:	2302      	movs	r3, #2
 8004bba:	e04f      	b.n	8004c5c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2202      	movs	r2, #2
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	685b      	ldr	r3, [r3, #4]
 8004bd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	689b      	ldr	r3, [r3, #8]
 8004bda:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	4a21      	ldr	r2, [pc, #132]	@ (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004be2:	4293      	cmp	r3, r2
 8004be4:	d108      	bne.n	8004bf8 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8004bec:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	685b      	ldr	r3, [r3, #4]
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bfe:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c00:	683b      	ldr	r3, [r7, #0]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	68fa      	ldr	r2, [r7, #12]
 8004c06:	4313      	orrs	r3, r2
 8004c08:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	68fa      	ldr	r2, [r7, #12]
 8004c10:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	4a14      	ldr	r2, [pc, #80]	@ (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8004c18:	4293      	cmp	r3, r2
 8004c1a:	d009      	beq.n	8004c30 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c24:	d004      	beq.n	8004c30 <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	4a10      	ldr	r2, [pc, #64]	@ (8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004c2c:	4293      	cmp	r3, r2
 8004c2e:	d10c      	bne.n	8004c4a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c36:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	689b      	ldr	r3, [r3, #8]
 8004c3c:	68ba      	ldr	r2, [r7, #8]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	68ba      	ldr	r2, [r7, #8]
 8004c48:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	2201      	movs	r2, #1
 8004c4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	2200      	movs	r2, #0
 8004c56:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004c5a:	2300      	movs	r3, #0
}
 8004c5c:	4618      	mov	r0, r3
 8004c5e:	3714      	adds	r7, #20
 8004c60:	46bd      	mov	sp, r7
 8004c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c66:	4770      	bx	lr
 8004c68:	40012c00 	.word	0x40012c00
 8004c6c:	40014000 	.word	0x40014000

08004c70 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b082      	sub	sp, #8
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d101      	bne.n	8004c82 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	e040      	b.n	8004d04 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d106      	bne.n	8004c98 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2200      	movs	r2, #0
 8004c8e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004c92:	6878      	ldr	r0, [r7, #4]
 8004c94:	f7fc fdaa 	bl	80017ec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2224      	movs	r2, #36	@ 0x24
 8004c9c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	681a      	ldr	r2, [r3, #0]
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f022 0201 	bic.w	r2, r2, #1
 8004cac:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d002      	beq.n	8004cbc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8004cb6:	6878      	ldr	r0, [r7, #4]
 8004cb8:	f000 fade 	bl	8005278 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004cbc:	6878      	ldr	r0, [r7, #4]
 8004cbe:	f000 f8af 	bl	8004e20 <UART_SetConfig>
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	2b01      	cmp	r3, #1
 8004cc6:	d101      	bne.n	8004ccc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e01b      	b.n	8004d04 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	685a      	ldr	r2, [r3, #4]
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004cda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	689a      	ldr	r2, [r3, #8]
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004cea:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f042 0201 	orr.w	r2, r2, #1
 8004cfa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004cfc:	6878      	ldr	r0, [r7, #4]
 8004cfe:	f000 fb5d 	bl	80053bc <UART_CheckIdleState>
 8004d02:	4603      	mov	r3, r0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3708      	adds	r7, #8
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	bd80      	pop	{r7, pc}

08004d0c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b08a      	sub	sp, #40	@ 0x28
 8004d10:	af02      	add	r7, sp, #8
 8004d12:	60f8      	str	r0, [r7, #12]
 8004d14:	60b9      	str	r1, [r7, #8]
 8004d16:	603b      	str	r3, [r7, #0]
 8004d18:	4613      	mov	r3, r2
 8004d1a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004d20:	2b20      	cmp	r3, #32
 8004d22:	d177      	bne.n	8004e14 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d24:	68bb      	ldr	r3, [r7, #8]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d002      	beq.n	8004d30 <HAL_UART_Transmit+0x24>
 8004d2a:	88fb      	ldrh	r3, [r7, #6]
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	d101      	bne.n	8004d34 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004d30:	2301      	movs	r3, #1
 8004d32:	e070      	b.n	8004e16 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	2200      	movs	r2, #0
 8004d38:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	2221      	movs	r2, #33	@ 0x21
 8004d40:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004d42:	f7fc fe4f 	bl	80019e4 <HAL_GetTick>
 8004d46:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	88fa      	ldrh	r2, [r7, #6]
 8004d4c:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	88fa      	ldrh	r2, [r7, #6]
 8004d54:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	689b      	ldr	r3, [r3, #8]
 8004d5c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d60:	d108      	bne.n	8004d74 <HAL_UART_Transmit+0x68>
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	691b      	ldr	r3, [r3, #16]
 8004d66:	2b00      	cmp	r3, #0
 8004d68:	d104      	bne.n	8004d74 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004d6e:	68bb      	ldr	r3, [r7, #8]
 8004d70:	61bb      	str	r3, [r7, #24]
 8004d72:	e003      	b.n	8004d7c <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004d74:	68bb      	ldr	r3, [r7, #8]
 8004d76:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004d7c:	e02f      	b.n	8004dde <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004d7e:	683b      	ldr	r3, [r7, #0]
 8004d80:	9300      	str	r3, [sp, #0]
 8004d82:	697b      	ldr	r3, [r7, #20]
 8004d84:	2200      	movs	r2, #0
 8004d86:	2180      	movs	r1, #128	@ 0x80
 8004d88:	68f8      	ldr	r0, [r7, #12]
 8004d8a:	f000 fbbf 	bl	800550c <UART_WaitOnFlagUntilTimeout>
 8004d8e:	4603      	mov	r3, r0
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d004      	beq.n	8004d9e <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	2220      	movs	r2, #32
 8004d98:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8004d9a:	2303      	movs	r3, #3
 8004d9c:	e03b      	b.n	8004e16 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8004d9e:	69fb      	ldr	r3, [r7, #28]
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d10b      	bne.n	8004dbc <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004da4:	69bb      	ldr	r3, [r7, #24]
 8004da6:	881a      	ldrh	r2, [r3, #0]
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004db0:	b292      	uxth	r2, r2
 8004db2:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8004db4:	69bb      	ldr	r3, [r7, #24]
 8004db6:	3302      	adds	r3, #2
 8004db8:	61bb      	str	r3, [r7, #24]
 8004dba:	e007      	b.n	8004dcc <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004dbc:	69fb      	ldr	r3, [r7, #28]
 8004dbe:	781a      	ldrb	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8004dc6:	69fb      	ldr	r3, [r7, #28]
 8004dc8:	3301      	adds	r3, #1
 8004dca:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004dd2:	b29b      	uxth	r3, r3
 8004dd4:	3b01      	subs	r3, #1
 8004dd6:	b29a      	uxth	r2, r3
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004de4:	b29b      	uxth	r3, r3
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d1c9      	bne.n	8004d7e <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004dea:	683b      	ldr	r3, [r7, #0]
 8004dec:	9300      	str	r3, [sp, #0]
 8004dee:	697b      	ldr	r3, [r7, #20]
 8004df0:	2200      	movs	r2, #0
 8004df2:	2140      	movs	r1, #64	@ 0x40
 8004df4:	68f8      	ldr	r0, [r7, #12]
 8004df6:	f000 fb89 	bl	800550c <UART_WaitOnFlagUntilTimeout>
 8004dfa:	4603      	mov	r3, r0
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d004      	beq.n	8004e0a <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	2220      	movs	r2, #32
 8004e04:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8004e06:	2303      	movs	r3, #3
 8004e08:	e005      	b.n	8004e16 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e0a:	68fb      	ldr	r3, [r7, #12]
 8004e0c:	2220      	movs	r2, #32
 8004e0e:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004e10:	2300      	movs	r3, #0
 8004e12:	e000      	b.n	8004e16 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004e14:	2302      	movs	r3, #2
  }
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3720      	adds	r7, #32
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004e20:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004e24:	b08a      	sub	sp, #40	@ 0x28
 8004e26:	af00      	add	r7, sp, #0
 8004e28:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	689a      	ldr	r2, [r3, #8]
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	691b      	ldr	r3, [r3, #16]
 8004e38:	431a      	orrs	r2, r3
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	431a      	orrs	r2, r3
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	69db      	ldr	r3, [r3, #28]
 8004e44:	4313      	orrs	r3, r2
 8004e46:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004e48:	68fb      	ldr	r3, [r7, #12]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	681a      	ldr	r2, [r3, #0]
 8004e4e:	4bb4      	ldr	r3, [pc, #720]	@ (8005120 <UART_SetConfig+0x300>)
 8004e50:	4013      	ands	r3, r2
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	6812      	ldr	r2, [r2, #0]
 8004e56:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004e58:	430b      	orrs	r3, r1
 8004e5a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004e5c:	68fb      	ldr	r3, [r7, #12]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	685b      	ldr	r3, [r3, #4]
 8004e62:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	68da      	ldr	r2, [r3, #12]
 8004e6a:	68fb      	ldr	r3, [r7, #12]
 8004e6c:	681b      	ldr	r3, [r3, #0]
 8004e6e:	430a      	orrs	r2, r1
 8004e70:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4aa9      	ldr	r2, [pc, #676]	@ (8005124 <UART_SetConfig+0x304>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d004      	beq.n	8004e8c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	6a1b      	ldr	r3, [r3, #32]
 8004e86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	689b      	ldr	r3, [r3, #8]
 8004e92:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004e9c:	430a      	orrs	r2, r1
 8004e9e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4aa0      	ldr	r2, [pc, #640]	@ (8005128 <UART_SetConfig+0x308>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d126      	bne.n	8004ef8 <UART_SetConfig+0xd8>
 8004eaa:	4ba0      	ldr	r3, [pc, #640]	@ (800512c <UART_SetConfig+0x30c>)
 8004eac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004eb0:	f003 0303 	and.w	r3, r3, #3
 8004eb4:	2b03      	cmp	r3, #3
 8004eb6:	d81b      	bhi.n	8004ef0 <UART_SetConfig+0xd0>
 8004eb8:	a201      	add	r2, pc, #4	@ (adr r2, 8004ec0 <UART_SetConfig+0xa0>)
 8004eba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ebe:	bf00      	nop
 8004ec0:	08004ed1 	.word	0x08004ed1
 8004ec4:	08004ee1 	.word	0x08004ee1
 8004ec8:	08004ed9 	.word	0x08004ed9
 8004ecc:	08004ee9 	.word	0x08004ee9
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ed6:	e080      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004ed8:	2302      	movs	r3, #2
 8004eda:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ede:	e07c      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004ee0:	2304      	movs	r3, #4
 8004ee2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ee6:	e078      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004ee8:	2308      	movs	r3, #8
 8004eea:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004eee:	e074      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004ef0:	2310      	movs	r3, #16
 8004ef2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ef6:	e070      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4a8c      	ldr	r2, [pc, #560]	@ (8005130 <UART_SetConfig+0x310>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d138      	bne.n	8004f74 <UART_SetConfig+0x154>
 8004f02:	4b8a      	ldr	r3, [pc, #552]	@ (800512c <UART_SetConfig+0x30c>)
 8004f04:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f08:	f003 030c 	and.w	r3, r3, #12
 8004f0c:	2b0c      	cmp	r3, #12
 8004f0e:	d82d      	bhi.n	8004f6c <UART_SetConfig+0x14c>
 8004f10:	a201      	add	r2, pc, #4	@ (adr r2, 8004f18 <UART_SetConfig+0xf8>)
 8004f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f16:	bf00      	nop
 8004f18:	08004f4d 	.word	0x08004f4d
 8004f1c:	08004f6d 	.word	0x08004f6d
 8004f20:	08004f6d 	.word	0x08004f6d
 8004f24:	08004f6d 	.word	0x08004f6d
 8004f28:	08004f5d 	.word	0x08004f5d
 8004f2c:	08004f6d 	.word	0x08004f6d
 8004f30:	08004f6d 	.word	0x08004f6d
 8004f34:	08004f6d 	.word	0x08004f6d
 8004f38:	08004f55 	.word	0x08004f55
 8004f3c:	08004f6d 	.word	0x08004f6d
 8004f40:	08004f6d 	.word	0x08004f6d
 8004f44:	08004f6d 	.word	0x08004f6d
 8004f48:	08004f65 	.word	0x08004f65
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f52:	e042      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004f54:	2302      	movs	r3, #2
 8004f56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f5a:	e03e      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004f5c:	2304      	movs	r3, #4
 8004f5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f62:	e03a      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004f64:	2308      	movs	r3, #8
 8004f66:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f6a:	e036      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004f6c:	2310      	movs	r3, #16
 8004f6e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f72:	e032      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a6a      	ldr	r2, [pc, #424]	@ (8005124 <UART_SetConfig+0x304>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d12a      	bne.n	8004fd4 <UART_SetConfig+0x1b4>
 8004f7e:	4b6b      	ldr	r3, [pc, #428]	@ (800512c <UART_SetConfig+0x30c>)
 8004f80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004f88:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f8c:	d01a      	beq.n	8004fc4 <UART_SetConfig+0x1a4>
 8004f8e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004f92:	d81b      	bhi.n	8004fcc <UART_SetConfig+0x1ac>
 8004f94:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f98:	d00c      	beq.n	8004fb4 <UART_SetConfig+0x194>
 8004f9a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004f9e:	d815      	bhi.n	8004fcc <UART_SetConfig+0x1ac>
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d003      	beq.n	8004fac <UART_SetConfig+0x18c>
 8004fa4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004fa8:	d008      	beq.n	8004fbc <UART_SetConfig+0x19c>
 8004faa:	e00f      	b.n	8004fcc <UART_SetConfig+0x1ac>
 8004fac:	2300      	movs	r3, #0
 8004fae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fb2:	e012      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fba:	e00e      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004fbc:	2304      	movs	r3, #4
 8004fbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fc2:	e00a      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004fc4:	2308      	movs	r3, #8
 8004fc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fca:	e006      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004fcc:	2310      	movs	r3, #16
 8004fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fd2:	e002      	b.n	8004fda <UART_SetConfig+0x1ba>
 8004fd4:	2310      	movs	r3, #16
 8004fd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	4a51      	ldr	r2, [pc, #324]	@ (8005124 <UART_SetConfig+0x304>)
 8004fe0:	4293      	cmp	r3, r2
 8004fe2:	d17a      	bne.n	80050da <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004fe4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8004fe8:	2b08      	cmp	r3, #8
 8004fea:	d824      	bhi.n	8005036 <UART_SetConfig+0x216>
 8004fec:	a201      	add	r2, pc, #4	@ (adr r2, 8004ff4 <UART_SetConfig+0x1d4>)
 8004fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ff2:	bf00      	nop
 8004ff4:	08005019 	.word	0x08005019
 8004ff8:	08005037 	.word	0x08005037
 8004ffc:	08005021 	.word	0x08005021
 8005000:	08005037 	.word	0x08005037
 8005004:	08005027 	.word	0x08005027
 8005008:	08005037 	.word	0x08005037
 800500c:	08005037 	.word	0x08005037
 8005010:	08005037 	.word	0x08005037
 8005014:	0800502f 	.word	0x0800502f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005018:	f7ff f826 	bl	8004068 <HAL_RCC_GetPCLK1Freq>
 800501c:	61f8      	str	r0, [r7, #28]
        break;
 800501e:	e010      	b.n	8005042 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005020:	4b44      	ldr	r3, [pc, #272]	@ (8005134 <UART_SetConfig+0x314>)
 8005022:	61fb      	str	r3, [r7, #28]
        break;
 8005024:	e00d      	b.n	8005042 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005026:	f7fe ff87 	bl	8003f38 <HAL_RCC_GetSysClockFreq>
 800502a:	61f8      	str	r0, [r7, #28]
        break;
 800502c:	e009      	b.n	8005042 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800502e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005032:	61fb      	str	r3, [r7, #28]
        break;
 8005034:	e005      	b.n	8005042 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 8005036:	2300      	movs	r3, #0
 8005038:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800503a:	2301      	movs	r3, #1
 800503c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005040:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005042:	69fb      	ldr	r3, [r7, #28]
 8005044:	2b00      	cmp	r3, #0
 8005046:	f000 8107 	beq.w	8005258 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	685a      	ldr	r2, [r3, #4]
 800504e:	4613      	mov	r3, r2
 8005050:	005b      	lsls	r3, r3, #1
 8005052:	4413      	add	r3, r2
 8005054:	69fa      	ldr	r2, [r7, #28]
 8005056:	429a      	cmp	r2, r3
 8005058:	d305      	bcc.n	8005066 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8005060:	69fa      	ldr	r2, [r7, #28]
 8005062:	429a      	cmp	r2, r3
 8005064:	d903      	bls.n	800506e <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 8005066:	2301      	movs	r3, #1
 8005068:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 800506c:	e0f4      	b.n	8005258 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	2200      	movs	r2, #0
 8005072:	461c      	mov	r4, r3
 8005074:	4615      	mov	r5, r2
 8005076:	f04f 0200 	mov.w	r2, #0
 800507a:	f04f 0300 	mov.w	r3, #0
 800507e:	022b      	lsls	r3, r5, #8
 8005080:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005084:	0222      	lsls	r2, r4, #8
 8005086:	68f9      	ldr	r1, [r7, #12]
 8005088:	6849      	ldr	r1, [r1, #4]
 800508a:	0849      	lsrs	r1, r1, #1
 800508c:	2000      	movs	r0, #0
 800508e:	4688      	mov	r8, r1
 8005090:	4681      	mov	r9, r0
 8005092:	eb12 0a08 	adds.w	sl, r2, r8
 8005096:	eb43 0b09 	adc.w	fp, r3, r9
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	2200      	movs	r2, #0
 80050a0:	603b      	str	r3, [r7, #0]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80050a8:	4650      	mov	r0, sl
 80050aa:	4659      	mov	r1, fp
 80050ac:	f7fb fd7c 	bl	8000ba8 <__aeabi_uldivmod>
 80050b0:	4602      	mov	r2, r0
 80050b2:	460b      	mov	r3, r1
 80050b4:	4613      	mov	r3, r2
 80050b6:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80050b8:	69bb      	ldr	r3, [r7, #24]
 80050ba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80050be:	d308      	bcc.n	80050d2 <UART_SetConfig+0x2b2>
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80050c6:	d204      	bcs.n	80050d2 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	69ba      	ldr	r2, [r7, #24]
 80050ce:	60da      	str	r2, [r3, #12]
 80050d0:	e0c2      	b.n	8005258 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 80050d2:	2301      	movs	r3, #1
 80050d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80050d8:	e0be      	b.n	8005258 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	69db      	ldr	r3, [r3, #28]
 80050de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050e2:	d16a      	bne.n	80051ba <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 80050e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80050e8:	2b08      	cmp	r3, #8
 80050ea:	d834      	bhi.n	8005156 <UART_SetConfig+0x336>
 80050ec:	a201      	add	r2, pc, #4	@ (adr r2, 80050f4 <UART_SetConfig+0x2d4>)
 80050ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f2:	bf00      	nop
 80050f4:	08005119 	.word	0x08005119
 80050f8:	08005139 	.word	0x08005139
 80050fc:	08005141 	.word	0x08005141
 8005100:	08005157 	.word	0x08005157
 8005104:	08005147 	.word	0x08005147
 8005108:	08005157 	.word	0x08005157
 800510c:	08005157 	.word	0x08005157
 8005110:	08005157 	.word	0x08005157
 8005114:	0800514f 	.word	0x0800514f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005118:	f7fe ffa6 	bl	8004068 <HAL_RCC_GetPCLK1Freq>
 800511c:	61f8      	str	r0, [r7, #28]
        break;
 800511e:	e020      	b.n	8005162 <UART_SetConfig+0x342>
 8005120:	efff69f3 	.word	0xefff69f3
 8005124:	40008000 	.word	0x40008000
 8005128:	40013800 	.word	0x40013800
 800512c:	40021000 	.word	0x40021000
 8005130:	40004400 	.word	0x40004400
 8005134:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005138:	f7fe ffac 	bl	8004094 <HAL_RCC_GetPCLK2Freq>
 800513c:	61f8      	str	r0, [r7, #28]
        break;
 800513e:	e010      	b.n	8005162 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005140:	4b4c      	ldr	r3, [pc, #304]	@ (8005274 <UART_SetConfig+0x454>)
 8005142:	61fb      	str	r3, [r7, #28]
        break;
 8005144:	e00d      	b.n	8005162 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005146:	f7fe fef7 	bl	8003f38 <HAL_RCC_GetSysClockFreq>
 800514a:	61f8      	str	r0, [r7, #28]
        break;
 800514c:	e009      	b.n	8005162 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800514e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005152:	61fb      	str	r3, [r7, #28]
        break;
 8005154:	e005      	b.n	8005162 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 8005156:	2300      	movs	r3, #0
 8005158:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800515a:	2301      	movs	r3, #1
 800515c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8005160:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d077      	beq.n	8005258 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005168:	69fb      	ldr	r3, [r7, #28]
 800516a:	005a      	lsls	r2, r3, #1
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	685b      	ldr	r3, [r3, #4]
 8005170:	085b      	lsrs	r3, r3, #1
 8005172:	441a      	add	r2, r3
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	fbb2 f3f3 	udiv	r3, r2, r3
 800517c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800517e:	69bb      	ldr	r3, [r7, #24]
 8005180:	2b0f      	cmp	r3, #15
 8005182:	d916      	bls.n	80051b2 <UART_SetConfig+0x392>
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800518a:	d212      	bcs.n	80051b2 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800518c:	69bb      	ldr	r3, [r7, #24]
 800518e:	b29b      	uxth	r3, r3
 8005190:	f023 030f 	bic.w	r3, r3, #15
 8005194:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005196:	69bb      	ldr	r3, [r7, #24]
 8005198:	085b      	lsrs	r3, r3, #1
 800519a:	b29b      	uxth	r3, r3
 800519c:	f003 0307 	and.w	r3, r3, #7
 80051a0:	b29a      	uxth	r2, r3
 80051a2:	8afb      	ldrh	r3, [r7, #22]
 80051a4:	4313      	orrs	r3, r2
 80051a6:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	8afa      	ldrh	r2, [r7, #22]
 80051ae:	60da      	str	r2, [r3, #12]
 80051b0:	e052      	b.n	8005258 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80051b2:	2301      	movs	r3, #1
 80051b4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80051b8:	e04e      	b.n	8005258 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 80051ba:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80051be:	2b08      	cmp	r3, #8
 80051c0:	d827      	bhi.n	8005212 <UART_SetConfig+0x3f2>
 80051c2:	a201      	add	r2, pc, #4	@ (adr r2, 80051c8 <UART_SetConfig+0x3a8>)
 80051c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051c8:	080051ed 	.word	0x080051ed
 80051cc:	080051f5 	.word	0x080051f5
 80051d0:	080051fd 	.word	0x080051fd
 80051d4:	08005213 	.word	0x08005213
 80051d8:	08005203 	.word	0x08005203
 80051dc:	08005213 	.word	0x08005213
 80051e0:	08005213 	.word	0x08005213
 80051e4:	08005213 	.word	0x08005213
 80051e8:	0800520b 	.word	0x0800520b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80051ec:	f7fe ff3c 	bl	8004068 <HAL_RCC_GetPCLK1Freq>
 80051f0:	61f8      	str	r0, [r7, #28]
        break;
 80051f2:	e014      	b.n	800521e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051f4:	f7fe ff4e 	bl	8004094 <HAL_RCC_GetPCLK2Freq>
 80051f8:	61f8      	str	r0, [r7, #28]
        break;
 80051fa:	e010      	b.n	800521e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051fc:	4b1d      	ldr	r3, [pc, #116]	@ (8005274 <UART_SetConfig+0x454>)
 80051fe:	61fb      	str	r3, [r7, #28]
        break;
 8005200:	e00d      	b.n	800521e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005202:	f7fe fe99 	bl	8003f38 <HAL_RCC_GetSysClockFreq>
 8005206:	61f8      	str	r0, [r7, #28]
        break;
 8005208:	e009      	b.n	800521e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800520a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800520e:	61fb      	str	r3, [r7, #28]
        break;
 8005210:	e005      	b.n	800521e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8005212:	2300      	movs	r3, #0
 8005214:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005216:	2301      	movs	r3, #1
 8005218:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800521c:	bf00      	nop
    }

    if (pclk != 0U)
 800521e:	69fb      	ldr	r3, [r7, #28]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d019      	beq.n	8005258 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	085a      	lsrs	r2, r3, #1
 800522a:	69fb      	ldr	r3, [r7, #28]
 800522c:	441a      	add	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	fbb2 f3f3 	udiv	r3, r2, r3
 8005236:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	2b0f      	cmp	r3, #15
 800523c:	d909      	bls.n	8005252 <UART_SetConfig+0x432>
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005244:	d205      	bcs.n	8005252 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005246:	69bb      	ldr	r3, [r7, #24]
 8005248:	b29a      	uxth	r2, r3
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	60da      	str	r2, [r3, #12]
 8005250:	e002      	b.n	8005258 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	2200      	movs	r2, #0
 800525c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2200      	movs	r2, #0
 8005262:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005264:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8005268:	4618      	mov	r0, r3
 800526a:	3728      	adds	r7, #40	@ 0x28
 800526c:	46bd      	mov	sp, r7
 800526e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005272:	bf00      	nop
 8005274:	00f42400 	.word	0x00f42400

08005278 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005278:	b480      	push	{r7}
 800527a:	b083      	sub	sp, #12
 800527c:	af00      	add	r7, sp, #0
 800527e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005284:	f003 0308 	and.w	r3, r3, #8
 8005288:	2b00      	cmp	r3, #0
 800528a:	d00a      	beq.n	80052a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	430a      	orrs	r2, r1
 80052a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a6:	f003 0301 	and.w	r3, r3, #1
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d00a      	beq.n	80052c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	685b      	ldr	r3, [r3, #4]
 80052b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	430a      	orrs	r2, r1
 80052c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052c8:	f003 0302 	and.w	r3, r3, #2
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d00a      	beq.n	80052e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	681b      	ldr	r3, [r3, #0]
 80052d4:	685b      	ldr	r3, [r3, #4]
 80052d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	430a      	orrs	r2, r1
 80052e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052ea:	f003 0304 	and.w	r3, r3, #4
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d00a      	beq.n	8005308 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	685b      	ldr	r3, [r3, #4]
 80052f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	430a      	orrs	r2, r1
 8005306:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800530c:	f003 0310 	and.w	r3, r3, #16
 8005310:	2b00      	cmp	r3, #0
 8005312:	d00a      	beq.n	800532a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	430a      	orrs	r2, r1
 8005328:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800532e:	f003 0320 	and.w	r3, r3, #32
 8005332:	2b00      	cmp	r3, #0
 8005334:	d00a      	beq.n	800534c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	681b      	ldr	r3, [r3, #0]
 800533a:	689b      	ldr	r3, [r3, #8]
 800533c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	430a      	orrs	r2, r1
 800534a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005350:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005354:	2b00      	cmp	r3, #0
 8005356:	d01a      	beq.n	800538e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	430a      	orrs	r2, r1
 800536c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005372:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005376:	d10a      	bne.n	800538e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	685b      	ldr	r3, [r3, #4]
 800537e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	430a      	orrs	r2, r1
 800538c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005392:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005396:	2b00      	cmp	r3, #0
 8005398:	d00a      	beq.n	80053b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	685b      	ldr	r3, [r3, #4]
 80053a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	430a      	orrs	r2, r1
 80053ae:	605a      	str	r2, [r3, #4]
  }
}
 80053b0:	bf00      	nop
 80053b2:	370c      	adds	r7, #12
 80053b4:	46bd      	mov	sp, r7
 80053b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ba:	4770      	bx	lr

080053bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80053bc:	b580      	push	{r7, lr}
 80053be:	b098      	sub	sp, #96	@ 0x60
 80053c0:	af02      	add	r7, sp, #8
 80053c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	2200      	movs	r2, #0
 80053c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80053cc:	f7fc fb0a 	bl	80019e4 <HAL_GetTick>
 80053d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f003 0308 	and.w	r3, r3, #8
 80053dc:	2b08      	cmp	r3, #8
 80053de:	d12e      	bne.n	800543e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80053e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80053e4:	9300      	str	r3, [sp, #0]
 80053e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80053e8:	2200      	movs	r2, #0
 80053ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f000 f88c 	bl	800550c <UART_WaitOnFlagUntilTimeout>
 80053f4:	4603      	mov	r3, r0
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d021      	beq.n	800543e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005400:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005402:	e853 3f00 	ldrex	r3, [r3]
 8005406:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800540a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800540e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	461a      	mov	r2, r3
 8005416:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005418:	647b      	str	r3, [r7, #68]	@ 0x44
 800541a:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800541c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800541e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005420:	e841 2300 	strex	r3, r2, [r1]
 8005424:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005426:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005428:	2b00      	cmp	r3, #0
 800542a:	d1e6      	bne.n	80053fa <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2220      	movs	r2, #32
 8005430:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	2200      	movs	r2, #0
 8005436:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800543a:	2303      	movs	r3, #3
 800543c:	e062      	b.n	8005504 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	f003 0304 	and.w	r3, r3, #4
 8005448:	2b04      	cmp	r3, #4
 800544a:	d149      	bne.n	80054e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800544c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005454:	2200      	movs	r2, #0
 8005456:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800545a:	6878      	ldr	r0, [r7, #4]
 800545c:	f000 f856 	bl	800550c <UART_WaitOnFlagUntilTimeout>
 8005460:	4603      	mov	r3, r0
 8005462:	2b00      	cmp	r3, #0
 8005464:	d03c      	beq.n	80054e0 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800546c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800546e:	e853 3f00 	ldrex	r3, [r3]
 8005472:	623b      	str	r3, [r7, #32]
   return(result);
 8005474:	6a3b      	ldr	r3, [r7, #32]
 8005476:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800547a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	461a      	mov	r2, r3
 8005482:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005484:	633b      	str	r3, [r7, #48]	@ 0x30
 8005486:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005488:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800548a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800548c:	e841 2300 	strex	r3, r2, [r1]
 8005490:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005494:	2b00      	cmp	r3, #0
 8005496:	d1e6      	bne.n	8005466 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	681b      	ldr	r3, [r3, #0]
 800549c:	3308      	adds	r3, #8
 800549e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	e853 3f00 	ldrex	r3, [r3]
 80054a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	f023 0301 	bic.w	r3, r3, #1
 80054ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	3308      	adds	r3, #8
 80054b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80054b8:	61fa      	str	r2, [r7, #28]
 80054ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80054bc:	69b9      	ldr	r1, [r7, #24]
 80054be:	69fa      	ldr	r2, [r7, #28]
 80054c0:	e841 2300 	strex	r3, r2, [r1]
 80054c4:	617b      	str	r3, [r7, #20]
   return(result);
 80054c6:	697b      	ldr	r3, [r7, #20]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	d1e5      	bne.n	8005498 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2220      	movs	r2, #32
 80054d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	2200      	movs	r2, #0
 80054d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054dc:	2303      	movs	r3, #3
 80054de:	e011      	b.n	8005504 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2220      	movs	r2, #32
 80054e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	2220      	movs	r2, #32
 80054ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	2200      	movs	r2, #0
 80054f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	2200      	movs	r2, #0
 80054fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005502:	2300      	movs	r3, #0
}
 8005504:	4618      	mov	r0, r3
 8005506:	3758      	adds	r7, #88	@ 0x58
 8005508:	46bd      	mov	sp, r7
 800550a:	bd80      	pop	{r7, pc}

0800550c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b084      	sub	sp, #16
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	603b      	str	r3, [r7, #0]
 8005518:	4613      	mov	r3, r2
 800551a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800551c:	e04f      	b.n	80055be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800551e:	69bb      	ldr	r3, [r7, #24]
 8005520:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005524:	d04b      	beq.n	80055be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005526:	f7fc fa5d 	bl	80019e4 <HAL_GetTick>
 800552a:	4602      	mov	r2, r0
 800552c:	683b      	ldr	r3, [r7, #0]
 800552e:	1ad3      	subs	r3, r2, r3
 8005530:	69ba      	ldr	r2, [r7, #24]
 8005532:	429a      	cmp	r2, r3
 8005534:	d302      	bcc.n	800553c <UART_WaitOnFlagUntilTimeout+0x30>
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	2b00      	cmp	r3, #0
 800553a:	d101      	bne.n	8005540 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800553c:	2303      	movs	r3, #3
 800553e:	e04e      	b.n	80055de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f003 0304 	and.w	r3, r3, #4
 800554a:	2b00      	cmp	r3, #0
 800554c:	d037      	beq.n	80055be <UART_WaitOnFlagUntilTimeout+0xb2>
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	2b80      	cmp	r3, #128	@ 0x80
 8005552:	d034      	beq.n	80055be <UART_WaitOnFlagUntilTimeout+0xb2>
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	2b40      	cmp	r3, #64	@ 0x40
 8005558:	d031      	beq.n	80055be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	69db      	ldr	r3, [r3, #28]
 8005560:	f003 0308 	and.w	r3, r3, #8
 8005564:	2b08      	cmp	r3, #8
 8005566:	d110      	bne.n	800558a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	2208      	movs	r2, #8
 800556e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005570:	68f8      	ldr	r0, [r7, #12]
 8005572:	f000 f838 	bl	80055e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	2208      	movs	r2, #8
 800557a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2200      	movs	r2, #0
 8005582:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e029      	b.n	80055de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	69db      	ldr	r3, [r3, #28]
 8005590:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005594:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005598:	d111      	bne.n	80055be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800559a:	68fb      	ldr	r3, [r7, #12]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055a4:	68f8      	ldr	r0, [r7, #12]
 80055a6:	f000 f81e 	bl	80055e6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	2220      	movs	r2, #32
 80055ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2200      	movs	r2, #0
 80055b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80055ba:	2303      	movs	r3, #3
 80055bc:	e00f      	b.n	80055de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	69da      	ldr	r2, [r3, #28]
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	4013      	ands	r3, r2
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	429a      	cmp	r2, r3
 80055cc:	bf0c      	ite	eq
 80055ce:	2301      	moveq	r3, #1
 80055d0:	2300      	movne	r3, #0
 80055d2:	b2db      	uxtb	r3, r3
 80055d4:	461a      	mov	r2, r3
 80055d6:	79fb      	ldrb	r3, [r7, #7]
 80055d8:	429a      	cmp	r2, r3
 80055da:	d0a0      	beq.n	800551e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3710      	adds	r7, #16
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}

080055e6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80055e6:	b480      	push	{r7}
 80055e8:	b095      	sub	sp, #84	@ 0x54
 80055ea:	af00      	add	r7, sp, #0
 80055ec:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80055f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80055f6:	e853 3f00 	ldrex	r3, [r3]
 80055fa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80055fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fe:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005602:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	461a      	mov	r2, r3
 800560a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800560c:	643b      	str	r3, [r7, #64]	@ 0x40
 800560e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005610:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005612:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005614:	e841 2300 	strex	r3, r2, [r1]
 8005618:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800561a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800561c:	2b00      	cmp	r3, #0
 800561e:	d1e6      	bne.n	80055ee <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	3308      	adds	r3, #8
 8005626:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005628:	6a3b      	ldr	r3, [r7, #32]
 800562a:	e853 3f00 	ldrex	r3, [r3]
 800562e:	61fb      	str	r3, [r7, #28]
   return(result);
 8005630:	69fb      	ldr	r3, [r7, #28]
 8005632:	f023 0301 	bic.w	r3, r3, #1
 8005636:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	681b      	ldr	r3, [r3, #0]
 800563c:	3308      	adds	r3, #8
 800563e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005640:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005642:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005644:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005646:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005648:	e841 2300 	strex	r3, r2, [r1]
 800564c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800564e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005650:	2b00      	cmp	r3, #0
 8005652:	d1e5      	bne.n	8005620 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005658:	2b01      	cmp	r3, #1
 800565a:	d118      	bne.n	800568e <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005662:	68fb      	ldr	r3, [r7, #12]
 8005664:	e853 3f00 	ldrex	r3, [r3]
 8005668:	60bb      	str	r3, [r7, #8]
   return(result);
 800566a:	68bb      	ldr	r3, [r7, #8]
 800566c:	f023 0310 	bic.w	r3, r3, #16
 8005670:	647b      	str	r3, [r7, #68]	@ 0x44
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	461a      	mov	r2, r3
 8005678:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800567a:	61bb      	str	r3, [r7, #24]
 800567c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800567e:	6979      	ldr	r1, [r7, #20]
 8005680:	69ba      	ldr	r2, [r7, #24]
 8005682:	e841 2300 	strex	r3, r2, [r1]
 8005686:	613b      	str	r3, [r7, #16]
   return(result);
 8005688:	693b      	ldr	r3, [r7, #16]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1e6      	bne.n	800565c <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	2220      	movs	r2, #32
 8005692:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	2200      	movs	r2, #0
 800569a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	2200      	movs	r2, #0
 80056a0:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80056a2:	bf00      	nop
 80056a4:	3754      	adds	r7, #84	@ 0x54
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <__cvt>:
 80056ae:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80056b2:	ec57 6b10 	vmov	r6, r7, d0
 80056b6:	2f00      	cmp	r7, #0
 80056b8:	460c      	mov	r4, r1
 80056ba:	4619      	mov	r1, r3
 80056bc:	463b      	mov	r3, r7
 80056be:	bfbb      	ittet	lt
 80056c0:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80056c4:	461f      	movlt	r7, r3
 80056c6:	2300      	movge	r3, #0
 80056c8:	232d      	movlt	r3, #45	@ 0x2d
 80056ca:	700b      	strb	r3, [r1, #0]
 80056cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80056ce:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80056d2:	4691      	mov	r9, r2
 80056d4:	f023 0820 	bic.w	r8, r3, #32
 80056d8:	bfbc      	itt	lt
 80056da:	4632      	movlt	r2, r6
 80056dc:	4616      	movlt	r6, r2
 80056de:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80056e2:	d005      	beq.n	80056f0 <__cvt+0x42>
 80056e4:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80056e8:	d100      	bne.n	80056ec <__cvt+0x3e>
 80056ea:	3401      	adds	r4, #1
 80056ec:	2102      	movs	r1, #2
 80056ee:	e000      	b.n	80056f2 <__cvt+0x44>
 80056f0:	2103      	movs	r1, #3
 80056f2:	ab03      	add	r3, sp, #12
 80056f4:	9301      	str	r3, [sp, #4]
 80056f6:	ab02      	add	r3, sp, #8
 80056f8:	9300      	str	r3, [sp, #0]
 80056fa:	ec47 6b10 	vmov	d0, r6, r7
 80056fe:	4653      	mov	r3, sl
 8005700:	4622      	mov	r2, r4
 8005702:	f000 fde5 	bl	80062d0 <_dtoa_r>
 8005706:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800570a:	4605      	mov	r5, r0
 800570c:	d119      	bne.n	8005742 <__cvt+0x94>
 800570e:	f019 0f01 	tst.w	r9, #1
 8005712:	d00e      	beq.n	8005732 <__cvt+0x84>
 8005714:	eb00 0904 	add.w	r9, r0, r4
 8005718:	2200      	movs	r2, #0
 800571a:	2300      	movs	r3, #0
 800571c:	4630      	mov	r0, r6
 800571e:	4639      	mov	r1, r7
 8005720:	f7fb f9d2 	bl	8000ac8 <__aeabi_dcmpeq>
 8005724:	b108      	cbz	r0, 800572a <__cvt+0x7c>
 8005726:	f8cd 900c 	str.w	r9, [sp, #12]
 800572a:	2230      	movs	r2, #48	@ 0x30
 800572c:	9b03      	ldr	r3, [sp, #12]
 800572e:	454b      	cmp	r3, r9
 8005730:	d31e      	bcc.n	8005770 <__cvt+0xc2>
 8005732:	9b03      	ldr	r3, [sp, #12]
 8005734:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005736:	1b5b      	subs	r3, r3, r5
 8005738:	4628      	mov	r0, r5
 800573a:	6013      	str	r3, [r2, #0]
 800573c:	b004      	add	sp, #16
 800573e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005742:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005746:	eb00 0904 	add.w	r9, r0, r4
 800574a:	d1e5      	bne.n	8005718 <__cvt+0x6a>
 800574c:	7803      	ldrb	r3, [r0, #0]
 800574e:	2b30      	cmp	r3, #48	@ 0x30
 8005750:	d10a      	bne.n	8005768 <__cvt+0xba>
 8005752:	2200      	movs	r2, #0
 8005754:	2300      	movs	r3, #0
 8005756:	4630      	mov	r0, r6
 8005758:	4639      	mov	r1, r7
 800575a:	f7fb f9b5 	bl	8000ac8 <__aeabi_dcmpeq>
 800575e:	b918      	cbnz	r0, 8005768 <__cvt+0xba>
 8005760:	f1c4 0401 	rsb	r4, r4, #1
 8005764:	f8ca 4000 	str.w	r4, [sl]
 8005768:	f8da 3000 	ldr.w	r3, [sl]
 800576c:	4499      	add	r9, r3
 800576e:	e7d3      	b.n	8005718 <__cvt+0x6a>
 8005770:	1c59      	adds	r1, r3, #1
 8005772:	9103      	str	r1, [sp, #12]
 8005774:	701a      	strb	r2, [r3, #0]
 8005776:	e7d9      	b.n	800572c <__cvt+0x7e>

08005778 <__exponent>:
 8005778:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800577a:	2900      	cmp	r1, #0
 800577c:	bfba      	itte	lt
 800577e:	4249      	neglt	r1, r1
 8005780:	232d      	movlt	r3, #45	@ 0x2d
 8005782:	232b      	movge	r3, #43	@ 0x2b
 8005784:	2909      	cmp	r1, #9
 8005786:	7002      	strb	r2, [r0, #0]
 8005788:	7043      	strb	r3, [r0, #1]
 800578a:	dd29      	ble.n	80057e0 <__exponent+0x68>
 800578c:	f10d 0307 	add.w	r3, sp, #7
 8005790:	461d      	mov	r5, r3
 8005792:	270a      	movs	r7, #10
 8005794:	461a      	mov	r2, r3
 8005796:	fbb1 f6f7 	udiv	r6, r1, r7
 800579a:	fb07 1416 	mls	r4, r7, r6, r1
 800579e:	3430      	adds	r4, #48	@ 0x30
 80057a0:	f802 4c01 	strb.w	r4, [r2, #-1]
 80057a4:	460c      	mov	r4, r1
 80057a6:	2c63      	cmp	r4, #99	@ 0x63
 80057a8:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 80057ac:	4631      	mov	r1, r6
 80057ae:	dcf1      	bgt.n	8005794 <__exponent+0x1c>
 80057b0:	3130      	adds	r1, #48	@ 0x30
 80057b2:	1e94      	subs	r4, r2, #2
 80057b4:	f803 1c01 	strb.w	r1, [r3, #-1]
 80057b8:	1c41      	adds	r1, r0, #1
 80057ba:	4623      	mov	r3, r4
 80057bc:	42ab      	cmp	r3, r5
 80057be:	d30a      	bcc.n	80057d6 <__exponent+0x5e>
 80057c0:	f10d 0309 	add.w	r3, sp, #9
 80057c4:	1a9b      	subs	r3, r3, r2
 80057c6:	42ac      	cmp	r4, r5
 80057c8:	bf88      	it	hi
 80057ca:	2300      	movhi	r3, #0
 80057cc:	3302      	adds	r3, #2
 80057ce:	4403      	add	r3, r0
 80057d0:	1a18      	subs	r0, r3, r0
 80057d2:	b003      	add	sp, #12
 80057d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80057d6:	f813 6b01 	ldrb.w	r6, [r3], #1
 80057da:	f801 6f01 	strb.w	r6, [r1, #1]!
 80057de:	e7ed      	b.n	80057bc <__exponent+0x44>
 80057e0:	2330      	movs	r3, #48	@ 0x30
 80057e2:	3130      	adds	r1, #48	@ 0x30
 80057e4:	7083      	strb	r3, [r0, #2]
 80057e6:	70c1      	strb	r1, [r0, #3]
 80057e8:	1d03      	adds	r3, r0, #4
 80057ea:	e7f1      	b.n	80057d0 <__exponent+0x58>

080057ec <_printf_float>:
 80057ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057f0:	b08d      	sub	sp, #52	@ 0x34
 80057f2:	460c      	mov	r4, r1
 80057f4:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80057f8:	4616      	mov	r6, r2
 80057fa:	461f      	mov	r7, r3
 80057fc:	4605      	mov	r5, r0
 80057fe:	f000 fcd9 	bl	80061b4 <_localeconv_r>
 8005802:	6803      	ldr	r3, [r0, #0]
 8005804:	9304      	str	r3, [sp, #16]
 8005806:	4618      	mov	r0, r3
 8005808:	f7fa fd32 	bl	8000270 <strlen>
 800580c:	2300      	movs	r3, #0
 800580e:	930a      	str	r3, [sp, #40]	@ 0x28
 8005810:	f8d8 3000 	ldr.w	r3, [r8]
 8005814:	9005      	str	r0, [sp, #20]
 8005816:	3307      	adds	r3, #7
 8005818:	f023 0307 	bic.w	r3, r3, #7
 800581c:	f103 0208 	add.w	r2, r3, #8
 8005820:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005824:	f8d4 b000 	ldr.w	fp, [r4]
 8005828:	f8c8 2000 	str.w	r2, [r8]
 800582c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005830:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005834:	9307      	str	r3, [sp, #28]
 8005836:	f8cd 8018 	str.w	r8, [sp, #24]
 800583a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800583e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005842:	4b9c      	ldr	r3, [pc, #624]	@ (8005ab4 <_printf_float+0x2c8>)
 8005844:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005848:	f7fb f970 	bl	8000b2c <__aeabi_dcmpun>
 800584c:	bb70      	cbnz	r0, 80058ac <_printf_float+0xc0>
 800584e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005852:	4b98      	ldr	r3, [pc, #608]	@ (8005ab4 <_printf_float+0x2c8>)
 8005854:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005858:	f7fb f94a 	bl	8000af0 <__aeabi_dcmple>
 800585c:	bb30      	cbnz	r0, 80058ac <_printf_float+0xc0>
 800585e:	2200      	movs	r2, #0
 8005860:	2300      	movs	r3, #0
 8005862:	4640      	mov	r0, r8
 8005864:	4649      	mov	r1, r9
 8005866:	f7fb f939 	bl	8000adc <__aeabi_dcmplt>
 800586a:	b110      	cbz	r0, 8005872 <_printf_float+0x86>
 800586c:	232d      	movs	r3, #45	@ 0x2d
 800586e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005872:	4a91      	ldr	r2, [pc, #580]	@ (8005ab8 <_printf_float+0x2cc>)
 8005874:	4b91      	ldr	r3, [pc, #580]	@ (8005abc <_printf_float+0x2d0>)
 8005876:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800587a:	bf8c      	ite	hi
 800587c:	4690      	movhi	r8, r2
 800587e:	4698      	movls	r8, r3
 8005880:	2303      	movs	r3, #3
 8005882:	6123      	str	r3, [r4, #16]
 8005884:	f02b 0304 	bic.w	r3, fp, #4
 8005888:	6023      	str	r3, [r4, #0]
 800588a:	f04f 0900 	mov.w	r9, #0
 800588e:	9700      	str	r7, [sp, #0]
 8005890:	4633      	mov	r3, r6
 8005892:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005894:	4621      	mov	r1, r4
 8005896:	4628      	mov	r0, r5
 8005898:	f000 f9d2 	bl	8005c40 <_printf_common>
 800589c:	3001      	adds	r0, #1
 800589e:	f040 808d 	bne.w	80059bc <_printf_float+0x1d0>
 80058a2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80058a6:	b00d      	add	sp, #52	@ 0x34
 80058a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80058ac:	4642      	mov	r2, r8
 80058ae:	464b      	mov	r3, r9
 80058b0:	4640      	mov	r0, r8
 80058b2:	4649      	mov	r1, r9
 80058b4:	f7fb f93a 	bl	8000b2c <__aeabi_dcmpun>
 80058b8:	b140      	cbz	r0, 80058cc <_printf_float+0xe0>
 80058ba:	464b      	mov	r3, r9
 80058bc:	2b00      	cmp	r3, #0
 80058be:	bfbc      	itt	lt
 80058c0:	232d      	movlt	r3, #45	@ 0x2d
 80058c2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80058c6:	4a7e      	ldr	r2, [pc, #504]	@ (8005ac0 <_printf_float+0x2d4>)
 80058c8:	4b7e      	ldr	r3, [pc, #504]	@ (8005ac4 <_printf_float+0x2d8>)
 80058ca:	e7d4      	b.n	8005876 <_printf_float+0x8a>
 80058cc:	6863      	ldr	r3, [r4, #4]
 80058ce:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80058d2:	9206      	str	r2, [sp, #24]
 80058d4:	1c5a      	adds	r2, r3, #1
 80058d6:	d13b      	bne.n	8005950 <_printf_float+0x164>
 80058d8:	2306      	movs	r3, #6
 80058da:	6063      	str	r3, [r4, #4]
 80058dc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80058e0:	2300      	movs	r3, #0
 80058e2:	6022      	str	r2, [r4, #0]
 80058e4:	9303      	str	r3, [sp, #12]
 80058e6:	ab0a      	add	r3, sp, #40	@ 0x28
 80058e8:	e9cd a301 	strd	sl, r3, [sp, #4]
 80058ec:	ab09      	add	r3, sp, #36	@ 0x24
 80058ee:	9300      	str	r3, [sp, #0]
 80058f0:	6861      	ldr	r1, [r4, #4]
 80058f2:	ec49 8b10 	vmov	d0, r8, r9
 80058f6:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80058fa:	4628      	mov	r0, r5
 80058fc:	f7ff fed7 	bl	80056ae <__cvt>
 8005900:	9b06      	ldr	r3, [sp, #24]
 8005902:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005904:	2b47      	cmp	r3, #71	@ 0x47
 8005906:	4680      	mov	r8, r0
 8005908:	d129      	bne.n	800595e <_printf_float+0x172>
 800590a:	1cc8      	adds	r0, r1, #3
 800590c:	db02      	blt.n	8005914 <_printf_float+0x128>
 800590e:	6863      	ldr	r3, [r4, #4]
 8005910:	4299      	cmp	r1, r3
 8005912:	dd41      	ble.n	8005998 <_printf_float+0x1ac>
 8005914:	f1aa 0a02 	sub.w	sl, sl, #2
 8005918:	fa5f fa8a 	uxtb.w	sl, sl
 800591c:	3901      	subs	r1, #1
 800591e:	4652      	mov	r2, sl
 8005920:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005924:	9109      	str	r1, [sp, #36]	@ 0x24
 8005926:	f7ff ff27 	bl	8005778 <__exponent>
 800592a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800592c:	1813      	adds	r3, r2, r0
 800592e:	2a01      	cmp	r2, #1
 8005930:	4681      	mov	r9, r0
 8005932:	6123      	str	r3, [r4, #16]
 8005934:	dc02      	bgt.n	800593c <_printf_float+0x150>
 8005936:	6822      	ldr	r2, [r4, #0]
 8005938:	07d2      	lsls	r2, r2, #31
 800593a:	d501      	bpl.n	8005940 <_printf_float+0x154>
 800593c:	3301      	adds	r3, #1
 800593e:	6123      	str	r3, [r4, #16]
 8005940:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005944:	2b00      	cmp	r3, #0
 8005946:	d0a2      	beq.n	800588e <_printf_float+0xa2>
 8005948:	232d      	movs	r3, #45	@ 0x2d
 800594a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800594e:	e79e      	b.n	800588e <_printf_float+0xa2>
 8005950:	9a06      	ldr	r2, [sp, #24]
 8005952:	2a47      	cmp	r2, #71	@ 0x47
 8005954:	d1c2      	bne.n	80058dc <_printf_float+0xf0>
 8005956:	2b00      	cmp	r3, #0
 8005958:	d1c0      	bne.n	80058dc <_printf_float+0xf0>
 800595a:	2301      	movs	r3, #1
 800595c:	e7bd      	b.n	80058da <_printf_float+0xee>
 800595e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005962:	d9db      	bls.n	800591c <_printf_float+0x130>
 8005964:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005968:	d118      	bne.n	800599c <_printf_float+0x1b0>
 800596a:	2900      	cmp	r1, #0
 800596c:	6863      	ldr	r3, [r4, #4]
 800596e:	dd0b      	ble.n	8005988 <_printf_float+0x19c>
 8005970:	6121      	str	r1, [r4, #16]
 8005972:	b913      	cbnz	r3, 800597a <_printf_float+0x18e>
 8005974:	6822      	ldr	r2, [r4, #0]
 8005976:	07d0      	lsls	r0, r2, #31
 8005978:	d502      	bpl.n	8005980 <_printf_float+0x194>
 800597a:	3301      	adds	r3, #1
 800597c:	440b      	add	r3, r1
 800597e:	6123      	str	r3, [r4, #16]
 8005980:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005982:	f04f 0900 	mov.w	r9, #0
 8005986:	e7db      	b.n	8005940 <_printf_float+0x154>
 8005988:	b913      	cbnz	r3, 8005990 <_printf_float+0x1a4>
 800598a:	6822      	ldr	r2, [r4, #0]
 800598c:	07d2      	lsls	r2, r2, #31
 800598e:	d501      	bpl.n	8005994 <_printf_float+0x1a8>
 8005990:	3302      	adds	r3, #2
 8005992:	e7f4      	b.n	800597e <_printf_float+0x192>
 8005994:	2301      	movs	r3, #1
 8005996:	e7f2      	b.n	800597e <_printf_float+0x192>
 8005998:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800599c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800599e:	4299      	cmp	r1, r3
 80059a0:	db05      	blt.n	80059ae <_printf_float+0x1c2>
 80059a2:	6823      	ldr	r3, [r4, #0]
 80059a4:	6121      	str	r1, [r4, #16]
 80059a6:	07d8      	lsls	r0, r3, #31
 80059a8:	d5ea      	bpl.n	8005980 <_printf_float+0x194>
 80059aa:	1c4b      	adds	r3, r1, #1
 80059ac:	e7e7      	b.n	800597e <_printf_float+0x192>
 80059ae:	2900      	cmp	r1, #0
 80059b0:	bfd4      	ite	le
 80059b2:	f1c1 0202 	rsble	r2, r1, #2
 80059b6:	2201      	movgt	r2, #1
 80059b8:	4413      	add	r3, r2
 80059ba:	e7e0      	b.n	800597e <_printf_float+0x192>
 80059bc:	6823      	ldr	r3, [r4, #0]
 80059be:	055a      	lsls	r2, r3, #21
 80059c0:	d407      	bmi.n	80059d2 <_printf_float+0x1e6>
 80059c2:	6923      	ldr	r3, [r4, #16]
 80059c4:	4642      	mov	r2, r8
 80059c6:	4631      	mov	r1, r6
 80059c8:	4628      	mov	r0, r5
 80059ca:	47b8      	blx	r7
 80059cc:	3001      	adds	r0, #1
 80059ce:	d12b      	bne.n	8005a28 <_printf_float+0x23c>
 80059d0:	e767      	b.n	80058a2 <_printf_float+0xb6>
 80059d2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80059d6:	f240 80dd 	bls.w	8005b94 <_printf_float+0x3a8>
 80059da:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80059de:	2200      	movs	r2, #0
 80059e0:	2300      	movs	r3, #0
 80059e2:	f7fb f871 	bl	8000ac8 <__aeabi_dcmpeq>
 80059e6:	2800      	cmp	r0, #0
 80059e8:	d033      	beq.n	8005a52 <_printf_float+0x266>
 80059ea:	4a37      	ldr	r2, [pc, #220]	@ (8005ac8 <_printf_float+0x2dc>)
 80059ec:	2301      	movs	r3, #1
 80059ee:	4631      	mov	r1, r6
 80059f0:	4628      	mov	r0, r5
 80059f2:	47b8      	blx	r7
 80059f4:	3001      	adds	r0, #1
 80059f6:	f43f af54 	beq.w	80058a2 <_printf_float+0xb6>
 80059fa:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80059fe:	4543      	cmp	r3, r8
 8005a00:	db02      	blt.n	8005a08 <_printf_float+0x21c>
 8005a02:	6823      	ldr	r3, [r4, #0]
 8005a04:	07d8      	lsls	r0, r3, #31
 8005a06:	d50f      	bpl.n	8005a28 <_printf_float+0x23c>
 8005a08:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a0c:	4631      	mov	r1, r6
 8005a0e:	4628      	mov	r0, r5
 8005a10:	47b8      	blx	r7
 8005a12:	3001      	adds	r0, #1
 8005a14:	f43f af45 	beq.w	80058a2 <_printf_float+0xb6>
 8005a18:	f04f 0900 	mov.w	r9, #0
 8005a1c:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8005a20:	f104 0a1a 	add.w	sl, r4, #26
 8005a24:	45c8      	cmp	r8, r9
 8005a26:	dc09      	bgt.n	8005a3c <_printf_float+0x250>
 8005a28:	6823      	ldr	r3, [r4, #0]
 8005a2a:	079b      	lsls	r3, r3, #30
 8005a2c:	f100 8103 	bmi.w	8005c36 <_printf_float+0x44a>
 8005a30:	68e0      	ldr	r0, [r4, #12]
 8005a32:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005a34:	4298      	cmp	r0, r3
 8005a36:	bfb8      	it	lt
 8005a38:	4618      	movlt	r0, r3
 8005a3a:	e734      	b.n	80058a6 <_printf_float+0xba>
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	4652      	mov	r2, sl
 8005a40:	4631      	mov	r1, r6
 8005a42:	4628      	mov	r0, r5
 8005a44:	47b8      	blx	r7
 8005a46:	3001      	adds	r0, #1
 8005a48:	f43f af2b 	beq.w	80058a2 <_printf_float+0xb6>
 8005a4c:	f109 0901 	add.w	r9, r9, #1
 8005a50:	e7e8      	b.n	8005a24 <_printf_float+0x238>
 8005a52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	dc39      	bgt.n	8005acc <_printf_float+0x2e0>
 8005a58:	4a1b      	ldr	r2, [pc, #108]	@ (8005ac8 <_printf_float+0x2dc>)
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	4631      	mov	r1, r6
 8005a5e:	4628      	mov	r0, r5
 8005a60:	47b8      	blx	r7
 8005a62:	3001      	adds	r0, #1
 8005a64:	f43f af1d 	beq.w	80058a2 <_printf_float+0xb6>
 8005a68:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005a6c:	ea59 0303 	orrs.w	r3, r9, r3
 8005a70:	d102      	bne.n	8005a78 <_printf_float+0x28c>
 8005a72:	6823      	ldr	r3, [r4, #0]
 8005a74:	07d9      	lsls	r1, r3, #31
 8005a76:	d5d7      	bpl.n	8005a28 <_printf_float+0x23c>
 8005a78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a7c:	4631      	mov	r1, r6
 8005a7e:	4628      	mov	r0, r5
 8005a80:	47b8      	blx	r7
 8005a82:	3001      	adds	r0, #1
 8005a84:	f43f af0d 	beq.w	80058a2 <_printf_float+0xb6>
 8005a88:	f04f 0a00 	mov.w	sl, #0
 8005a8c:	f104 0b1a 	add.w	fp, r4, #26
 8005a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005a92:	425b      	negs	r3, r3
 8005a94:	4553      	cmp	r3, sl
 8005a96:	dc01      	bgt.n	8005a9c <_printf_float+0x2b0>
 8005a98:	464b      	mov	r3, r9
 8005a9a:	e793      	b.n	80059c4 <_printf_float+0x1d8>
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	465a      	mov	r2, fp
 8005aa0:	4631      	mov	r1, r6
 8005aa2:	4628      	mov	r0, r5
 8005aa4:	47b8      	blx	r7
 8005aa6:	3001      	adds	r0, #1
 8005aa8:	f43f aefb 	beq.w	80058a2 <_printf_float+0xb6>
 8005aac:	f10a 0a01 	add.w	sl, sl, #1
 8005ab0:	e7ee      	b.n	8005a90 <_printf_float+0x2a4>
 8005ab2:	bf00      	nop
 8005ab4:	7fefffff 	.word	0x7fefffff
 8005ab8:	080083e4 	.word	0x080083e4
 8005abc:	080083e0 	.word	0x080083e0
 8005ac0:	080083ec 	.word	0x080083ec
 8005ac4:	080083e8 	.word	0x080083e8
 8005ac8:	080083f0 	.word	0x080083f0
 8005acc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ace:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005ad2:	4553      	cmp	r3, sl
 8005ad4:	bfa8      	it	ge
 8005ad6:	4653      	movge	r3, sl
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	4699      	mov	r9, r3
 8005adc:	dc36      	bgt.n	8005b4c <_printf_float+0x360>
 8005ade:	f04f 0b00 	mov.w	fp, #0
 8005ae2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ae6:	f104 021a 	add.w	r2, r4, #26
 8005aea:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005aec:	9306      	str	r3, [sp, #24]
 8005aee:	eba3 0309 	sub.w	r3, r3, r9
 8005af2:	455b      	cmp	r3, fp
 8005af4:	dc31      	bgt.n	8005b5a <_printf_float+0x36e>
 8005af6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005af8:	459a      	cmp	sl, r3
 8005afa:	dc3a      	bgt.n	8005b72 <_printf_float+0x386>
 8005afc:	6823      	ldr	r3, [r4, #0]
 8005afe:	07da      	lsls	r2, r3, #31
 8005b00:	d437      	bmi.n	8005b72 <_printf_float+0x386>
 8005b02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b04:	ebaa 0903 	sub.w	r9, sl, r3
 8005b08:	9b06      	ldr	r3, [sp, #24]
 8005b0a:	ebaa 0303 	sub.w	r3, sl, r3
 8005b0e:	4599      	cmp	r9, r3
 8005b10:	bfa8      	it	ge
 8005b12:	4699      	movge	r9, r3
 8005b14:	f1b9 0f00 	cmp.w	r9, #0
 8005b18:	dc33      	bgt.n	8005b82 <_printf_float+0x396>
 8005b1a:	f04f 0800 	mov.w	r8, #0
 8005b1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005b22:	f104 0b1a 	add.w	fp, r4, #26
 8005b26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005b28:	ebaa 0303 	sub.w	r3, sl, r3
 8005b2c:	eba3 0309 	sub.w	r3, r3, r9
 8005b30:	4543      	cmp	r3, r8
 8005b32:	f77f af79 	ble.w	8005a28 <_printf_float+0x23c>
 8005b36:	2301      	movs	r3, #1
 8005b38:	465a      	mov	r2, fp
 8005b3a:	4631      	mov	r1, r6
 8005b3c:	4628      	mov	r0, r5
 8005b3e:	47b8      	blx	r7
 8005b40:	3001      	adds	r0, #1
 8005b42:	f43f aeae 	beq.w	80058a2 <_printf_float+0xb6>
 8005b46:	f108 0801 	add.w	r8, r8, #1
 8005b4a:	e7ec      	b.n	8005b26 <_printf_float+0x33a>
 8005b4c:	4642      	mov	r2, r8
 8005b4e:	4631      	mov	r1, r6
 8005b50:	4628      	mov	r0, r5
 8005b52:	47b8      	blx	r7
 8005b54:	3001      	adds	r0, #1
 8005b56:	d1c2      	bne.n	8005ade <_printf_float+0x2f2>
 8005b58:	e6a3      	b.n	80058a2 <_printf_float+0xb6>
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	4631      	mov	r1, r6
 8005b5e:	4628      	mov	r0, r5
 8005b60:	9206      	str	r2, [sp, #24]
 8005b62:	47b8      	blx	r7
 8005b64:	3001      	adds	r0, #1
 8005b66:	f43f ae9c 	beq.w	80058a2 <_printf_float+0xb6>
 8005b6a:	9a06      	ldr	r2, [sp, #24]
 8005b6c:	f10b 0b01 	add.w	fp, fp, #1
 8005b70:	e7bb      	b.n	8005aea <_printf_float+0x2fe>
 8005b72:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b76:	4631      	mov	r1, r6
 8005b78:	4628      	mov	r0, r5
 8005b7a:	47b8      	blx	r7
 8005b7c:	3001      	adds	r0, #1
 8005b7e:	d1c0      	bne.n	8005b02 <_printf_float+0x316>
 8005b80:	e68f      	b.n	80058a2 <_printf_float+0xb6>
 8005b82:	9a06      	ldr	r2, [sp, #24]
 8005b84:	464b      	mov	r3, r9
 8005b86:	4442      	add	r2, r8
 8005b88:	4631      	mov	r1, r6
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	47b8      	blx	r7
 8005b8e:	3001      	adds	r0, #1
 8005b90:	d1c3      	bne.n	8005b1a <_printf_float+0x32e>
 8005b92:	e686      	b.n	80058a2 <_printf_float+0xb6>
 8005b94:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005b98:	f1ba 0f01 	cmp.w	sl, #1
 8005b9c:	dc01      	bgt.n	8005ba2 <_printf_float+0x3b6>
 8005b9e:	07db      	lsls	r3, r3, #31
 8005ba0:	d536      	bpl.n	8005c10 <_printf_float+0x424>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	4642      	mov	r2, r8
 8005ba6:	4631      	mov	r1, r6
 8005ba8:	4628      	mov	r0, r5
 8005baa:	47b8      	blx	r7
 8005bac:	3001      	adds	r0, #1
 8005bae:	f43f ae78 	beq.w	80058a2 <_printf_float+0xb6>
 8005bb2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005bb6:	4631      	mov	r1, r6
 8005bb8:	4628      	mov	r0, r5
 8005bba:	47b8      	blx	r7
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	f43f ae70 	beq.w	80058a2 <_printf_float+0xb6>
 8005bc2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	2300      	movs	r3, #0
 8005bca:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8005bce:	f7fa ff7b 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bd2:	b9c0      	cbnz	r0, 8005c06 <_printf_float+0x41a>
 8005bd4:	4653      	mov	r3, sl
 8005bd6:	f108 0201 	add.w	r2, r8, #1
 8005bda:	4631      	mov	r1, r6
 8005bdc:	4628      	mov	r0, r5
 8005bde:	47b8      	blx	r7
 8005be0:	3001      	adds	r0, #1
 8005be2:	d10c      	bne.n	8005bfe <_printf_float+0x412>
 8005be4:	e65d      	b.n	80058a2 <_printf_float+0xb6>
 8005be6:	2301      	movs	r3, #1
 8005be8:	465a      	mov	r2, fp
 8005bea:	4631      	mov	r1, r6
 8005bec:	4628      	mov	r0, r5
 8005bee:	47b8      	blx	r7
 8005bf0:	3001      	adds	r0, #1
 8005bf2:	f43f ae56 	beq.w	80058a2 <_printf_float+0xb6>
 8005bf6:	f108 0801 	add.w	r8, r8, #1
 8005bfa:	45d0      	cmp	r8, sl
 8005bfc:	dbf3      	blt.n	8005be6 <_printf_float+0x3fa>
 8005bfe:	464b      	mov	r3, r9
 8005c00:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005c04:	e6df      	b.n	80059c6 <_printf_float+0x1da>
 8005c06:	f04f 0800 	mov.w	r8, #0
 8005c0a:	f104 0b1a 	add.w	fp, r4, #26
 8005c0e:	e7f4      	b.n	8005bfa <_printf_float+0x40e>
 8005c10:	2301      	movs	r3, #1
 8005c12:	4642      	mov	r2, r8
 8005c14:	e7e1      	b.n	8005bda <_printf_float+0x3ee>
 8005c16:	2301      	movs	r3, #1
 8005c18:	464a      	mov	r2, r9
 8005c1a:	4631      	mov	r1, r6
 8005c1c:	4628      	mov	r0, r5
 8005c1e:	47b8      	blx	r7
 8005c20:	3001      	adds	r0, #1
 8005c22:	f43f ae3e 	beq.w	80058a2 <_printf_float+0xb6>
 8005c26:	f108 0801 	add.w	r8, r8, #1
 8005c2a:	68e3      	ldr	r3, [r4, #12]
 8005c2c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005c2e:	1a5b      	subs	r3, r3, r1
 8005c30:	4543      	cmp	r3, r8
 8005c32:	dcf0      	bgt.n	8005c16 <_printf_float+0x42a>
 8005c34:	e6fc      	b.n	8005a30 <_printf_float+0x244>
 8005c36:	f04f 0800 	mov.w	r8, #0
 8005c3a:	f104 0919 	add.w	r9, r4, #25
 8005c3e:	e7f4      	b.n	8005c2a <_printf_float+0x43e>

08005c40 <_printf_common>:
 8005c40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c44:	4616      	mov	r6, r2
 8005c46:	4698      	mov	r8, r3
 8005c48:	688a      	ldr	r2, [r1, #8]
 8005c4a:	690b      	ldr	r3, [r1, #16]
 8005c4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005c50:	4293      	cmp	r3, r2
 8005c52:	bfb8      	it	lt
 8005c54:	4613      	movlt	r3, r2
 8005c56:	6033      	str	r3, [r6, #0]
 8005c58:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005c5c:	4607      	mov	r7, r0
 8005c5e:	460c      	mov	r4, r1
 8005c60:	b10a      	cbz	r2, 8005c66 <_printf_common+0x26>
 8005c62:	3301      	adds	r3, #1
 8005c64:	6033      	str	r3, [r6, #0]
 8005c66:	6823      	ldr	r3, [r4, #0]
 8005c68:	0699      	lsls	r1, r3, #26
 8005c6a:	bf42      	ittt	mi
 8005c6c:	6833      	ldrmi	r3, [r6, #0]
 8005c6e:	3302      	addmi	r3, #2
 8005c70:	6033      	strmi	r3, [r6, #0]
 8005c72:	6825      	ldr	r5, [r4, #0]
 8005c74:	f015 0506 	ands.w	r5, r5, #6
 8005c78:	d106      	bne.n	8005c88 <_printf_common+0x48>
 8005c7a:	f104 0a19 	add.w	sl, r4, #25
 8005c7e:	68e3      	ldr	r3, [r4, #12]
 8005c80:	6832      	ldr	r2, [r6, #0]
 8005c82:	1a9b      	subs	r3, r3, r2
 8005c84:	42ab      	cmp	r3, r5
 8005c86:	dc26      	bgt.n	8005cd6 <_printf_common+0x96>
 8005c88:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005c8c:	6822      	ldr	r2, [r4, #0]
 8005c8e:	3b00      	subs	r3, #0
 8005c90:	bf18      	it	ne
 8005c92:	2301      	movne	r3, #1
 8005c94:	0692      	lsls	r2, r2, #26
 8005c96:	d42b      	bmi.n	8005cf0 <_printf_common+0xb0>
 8005c98:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005c9c:	4641      	mov	r1, r8
 8005c9e:	4638      	mov	r0, r7
 8005ca0:	47c8      	blx	r9
 8005ca2:	3001      	adds	r0, #1
 8005ca4:	d01e      	beq.n	8005ce4 <_printf_common+0xa4>
 8005ca6:	6823      	ldr	r3, [r4, #0]
 8005ca8:	6922      	ldr	r2, [r4, #16]
 8005caa:	f003 0306 	and.w	r3, r3, #6
 8005cae:	2b04      	cmp	r3, #4
 8005cb0:	bf02      	ittt	eq
 8005cb2:	68e5      	ldreq	r5, [r4, #12]
 8005cb4:	6833      	ldreq	r3, [r6, #0]
 8005cb6:	1aed      	subeq	r5, r5, r3
 8005cb8:	68a3      	ldr	r3, [r4, #8]
 8005cba:	bf0c      	ite	eq
 8005cbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005cc0:	2500      	movne	r5, #0
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	bfc4      	itt	gt
 8005cc6:	1a9b      	subgt	r3, r3, r2
 8005cc8:	18ed      	addgt	r5, r5, r3
 8005cca:	2600      	movs	r6, #0
 8005ccc:	341a      	adds	r4, #26
 8005cce:	42b5      	cmp	r5, r6
 8005cd0:	d11a      	bne.n	8005d08 <_printf_common+0xc8>
 8005cd2:	2000      	movs	r0, #0
 8005cd4:	e008      	b.n	8005ce8 <_printf_common+0xa8>
 8005cd6:	2301      	movs	r3, #1
 8005cd8:	4652      	mov	r2, sl
 8005cda:	4641      	mov	r1, r8
 8005cdc:	4638      	mov	r0, r7
 8005cde:	47c8      	blx	r9
 8005ce0:	3001      	adds	r0, #1
 8005ce2:	d103      	bne.n	8005cec <_printf_common+0xac>
 8005ce4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005ce8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cec:	3501      	adds	r5, #1
 8005cee:	e7c6      	b.n	8005c7e <_printf_common+0x3e>
 8005cf0:	18e1      	adds	r1, r4, r3
 8005cf2:	1c5a      	adds	r2, r3, #1
 8005cf4:	2030      	movs	r0, #48	@ 0x30
 8005cf6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005cfa:	4422      	add	r2, r4
 8005cfc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005d00:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005d04:	3302      	adds	r3, #2
 8005d06:	e7c7      	b.n	8005c98 <_printf_common+0x58>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	4622      	mov	r2, r4
 8005d0c:	4641      	mov	r1, r8
 8005d0e:	4638      	mov	r0, r7
 8005d10:	47c8      	blx	r9
 8005d12:	3001      	adds	r0, #1
 8005d14:	d0e6      	beq.n	8005ce4 <_printf_common+0xa4>
 8005d16:	3601      	adds	r6, #1
 8005d18:	e7d9      	b.n	8005cce <_printf_common+0x8e>
	...

08005d1c <_printf_i>:
 8005d1c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005d20:	7e0f      	ldrb	r7, [r1, #24]
 8005d22:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005d24:	2f78      	cmp	r7, #120	@ 0x78
 8005d26:	4691      	mov	r9, r2
 8005d28:	4680      	mov	r8, r0
 8005d2a:	460c      	mov	r4, r1
 8005d2c:	469a      	mov	sl, r3
 8005d2e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005d32:	d807      	bhi.n	8005d44 <_printf_i+0x28>
 8005d34:	2f62      	cmp	r7, #98	@ 0x62
 8005d36:	d80a      	bhi.n	8005d4e <_printf_i+0x32>
 8005d38:	2f00      	cmp	r7, #0
 8005d3a:	f000 80d1 	beq.w	8005ee0 <_printf_i+0x1c4>
 8005d3e:	2f58      	cmp	r7, #88	@ 0x58
 8005d40:	f000 80b8 	beq.w	8005eb4 <_printf_i+0x198>
 8005d44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005d48:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005d4c:	e03a      	b.n	8005dc4 <_printf_i+0xa8>
 8005d4e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005d52:	2b15      	cmp	r3, #21
 8005d54:	d8f6      	bhi.n	8005d44 <_printf_i+0x28>
 8005d56:	a101      	add	r1, pc, #4	@ (adr r1, 8005d5c <_printf_i+0x40>)
 8005d58:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005d5c:	08005db5 	.word	0x08005db5
 8005d60:	08005dc9 	.word	0x08005dc9
 8005d64:	08005d45 	.word	0x08005d45
 8005d68:	08005d45 	.word	0x08005d45
 8005d6c:	08005d45 	.word	0x08005d45
 8005d70:	08005d45 	.word	0x08005d45
 8005d74:	08005dc9 	.word	0x08005dc9
 8005d78:	08005d45 	.word	0x08005d45
 8005d7c:	08005d45 	.word	0x08005d45
 8005d80:	08005d45 	.word	0x08005d45
 8005d84:	08005d45 	.word	0x08005d45
 8005d88:	08005ec7 	.word	0x08005ec7
 8005d8c:	08005df3 	.word	0x08005df3
 8005d90:	08005e81 	.word	0x08005e81
 8005d94:	08005d45 	.word	0x08005d45
 8005d98:	08005d45 	.word	0x08005d45
 8005d9c:	08005ee9 	.word	0x08005ee9
 8005da0:	08005d45 	.word	0x08005d45
 8005da4:	08005df3 	.word	0x08005df3
 8005da8:	08005d45 	.word	0x08005d45
 8005dac:	08005d45 	.word	0x08005d45
 8005db0:	08005e89 	.word	0x08005e89
 8005db4:	6833      	ldr	r3, [r6, #0]
 8005db6:	1d1a      	adds	r2, r3, #4
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	6032      	str	r2, [r6, #0]
 8005dbc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005dc0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e09c      	b.n	8005f02 <_printf_i+0x1e6>
 8005dc8:	6833      	ldr	r3, [r6, #0]
 8005dca:	6820      	ldr	r0, [r4, #0]
 8005dcc:	1d19      	adds	r1, r3, #4
 8005dce:	6031      	str	r1, [r6, #0]
 8005dd0:	0606      	lsls	r6, r0, #24
 8005dd2:	d501      	bpl.n	8005dd8 <_printf_i+0xbc>
 8005dd4:	681d      	ldr	r5, [r3, #0]
 8005dd6:	e003      	b.n	8005de0 <_printf_i+0xc4>
 8005dd8:	0645      	lsls	r5, r0, #25
 8005dda:	d5fb      	bpl.n	8005dd4 <_printf_i+0xb8>
 8005ddc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005de0:	2d00      	cmp	r5, #0
 8005de2:	da03      	bge.n	8005dec <_printf_i+0xd0>
 8005de4:	232d      	movs	r3, #45	@ 0x2d
 8005de6:	426d      	negs	r5, r5
 8005de8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005dec:	4858      	ldr	r0, [pc, #352]	@ (8005f50 <_printf_i+0x234>)
 8005dee:	230a      	movs	r3, #10
 8005df0:	e011      	b.n	8005e16 <_printf_i+0xfa>
 8005df2:	6821      	ldr	r1, [r4, #0]
 8005df4:	6833      	ldr	r3, [r6, #0]
 8005df6:	0608      	lsls	r0, r1, #24
 8005df8:	f853 5b04 	ldr.w	r5, [r3], #4
 8005dfc:	d402      	bmi.n	8005e04 <_printf_i+0xe8>
 8005dfe:	0649      	lsls	r1, r1, #25
 8005e00:	bf48      	it	mi
 8005e02:	b2ad      	uxthmi	r5, r5
 8005e04:	2f6f      	cmp	r7, #111	@ 0x6f
 8005e06:	4852      	ldr	r0, [pc, #328]	@ (8005f50 <_printf_i+0x234>)
 8005e08:	6033      	str	r3, [r6, #0]
 8005e0a:	bf14      	ite	ne
 8005e0c:	230a      	movne	r3, #10
 8005e0e:	2308      	moveq	r3, #8
 8005e10:	2100      	movs	r1, #0
 8005e12:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005e16:	6866      	ldr	r6, [r4, #4]
 8005e18:	60a6      	str	r6, [r4, #8]
 8005e1a:	2e00      	cmp	r6, #0
 8005e1c:	db05      	blt.n	8005e2a <_printf_i+0x10e>
 8005e1e:	6821      	ldr	r1, [r4, #0]
 8005e20:	432e      	orrs	r6, r5
 8005e22:	f021 0104 	bic.w	r1, r1, #4
 8005e26:	6021      	str	r1, [r4, #0]
 8005e28:	d04b      	beq.n	8005ec2 <_printf_i+0x1a6>
 8005e2a:	4616      	mov	r6, r2
 8005e2c:	fbb5 f1f3 	udiv	r1, r5, r3
 8005e30:	fb03 5711 	mls	r7, r3, r1, r5
 8005e34:	5dc7      	ldrb	r7, [r0, r7]
 8005e36:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005e3a:	462f      	mov	r7, r5
 8005e3c:	42bb      	cmp	r3, r7
 8005e3e:	460d      	mov	r5, r1
 8005e40:	d9f4      	bls.n	8005e2c <_printf_i+0x110>
 8005e42:	2b08      	cmp	r3, #8
 8005e44:	d10b      	bne.n	8005e5e <_printf_i+0x142>
 8005e46:	6823      	ldr	r3, [r4, #0]
 8005e48:	07df      	lsls	r7, r3, #31
 8005e4a:	d508      	bpl.n	8005e5e <_printf_i+0x142>
 8005e4c:	6923      	ldr	r3, [r4, #16]
 8005e4e:	6861      	ldr	r1, [r4, #4]
 8005e50:	4299      	cmp	r1, r3
 8005e52:	bfde      	ittt	le
 8005e54:	2330      	movle	r3, #48	@ 0x30
 8005e56:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005e5a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8005e5e:	1b92      	subs	r2, r2, r6
 8005e60:	6122      	str	r2, [r4, #16]
 8005e62:	f8cd a000 	str.w	sl, [sp]
 8005e66:	464b      	mov	r3, r9
 8005e68:	aa03      	add	r2, sp, #12
 8005e6a:	4621      	mov	r1, r4
 8005e6c:	4640      	mov	r0, r8
 8005e6e:	f7ff fee7 	bl	8005c40 <_printf_common>
 8005e72:	3001      	adds	r0, #1
 8005e74:	d14a      	bne.n	8005f0c <_printf_i+0x1f0>
 8005e76:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005e7a:	b004      	add	sp, #16
 8005e7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e80:	6823      	ldr	r3, [r4, #0]
 8005e82:	f043 0320 	orr.w	r3, r3, #32
 8005e86:	6023      	str	r3, [r4, #0]
 8005e88:	4832      	ldr	r0, [pc, #200]	@ (8005f54 <_printf_i+0x238>)
 8005e8a:	2778      	movs	r7, #120	@ 0x78
 8005e8c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	6831      	ldr	r1, [r6, #0]
 8005e94:	061f      	lsls	r7, r3, #24
 8005e96:	f851 5b04 	ldr.w	r5, [r1], #4
 8005e9a:	d402      	bmi.n	8005ea2 <_printf_i+0x186>
 8005e9c:	065f      	lsls	r7, r3, #25
 8005e9e:	bf48      	it	mi
 8005ea0:	b2ad      	uxthmi	r5, r5
 8005ea2:	6031      	str	r1, [r6, #0]
 8005ea4:	07d9      	lsls	r1, r3, #31
 8005ea6:	bf44      	itt	mi
 8005ea8:	f043 0320 	orrmi.w	r3, r3, #32
 8005eac:	6023      	strmi	r3, [r4, #0]
 8005eae:	b11d      	cbz	r5, 8005eb8 <_printf_i+0x19c>
 8005eb0:	2310      	movs	r3, #16
 8005eb2:	e7ad      	b.n	8005e10 <_printf_i+0xf4>
 8005eb4:	4826      	ldr	r0, [pc, #152]	@ (8005f50 <_printf_i+0x234>)
 8005eb6:	e7e9      	b.n	8005e8c <_printf_i+0x170>
 8005eb8:	6823      	ldr	r3, [r4, #0]
 8005eba:	f023 0320 	bic.w	r3, r3, #32
 8005ebe:	6023      	str	r3, [r4, #0]
 8005ec0:	e7f6      	b.n	8005eb0 <_printf_i+0x194>
 8005ec2:	4616      	mov	r6, r2
 8005ec4:	e7bd      	b.n	8005e42 <_printf_i+0x126>
 8005ec6:	6833      	ldr	r3, [r6, #0]
 8005ec8:	6825      	ldr	r5, [r4, #0]
 8005eca:	6961      	ldr	r1, [r4, #20]
 8005ecc:	1d18      	adds	r0, r3, #4
 8005ece:	6030      	str	r0, [r6, #0]
 8005ed0:	062e      	lsls	r6, r5, #24
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	d501      	bpl.n	8005eda <_printf_i+0x1be>
 8005ed6:	6019      	str	r1, [r3, #0]
 8005ed8:	e002      	b.n	8005ee0 <_printf_i+0x1c4>
 8005eda:	0668      	lsls	r0, r5, #25
 8005edc:	d5fb      	bpl.n	8005ed6 <_printf_i+0x1ba>
 8005ede:	8019      	strh	r1, [r3, #0]
 8005ee0:	2300      	movs	r3, #0
 8005ee2:	6123      	str	r3, [r4, #16]
 8005ee4:	4616      	mov	r6, r2
 8005ee6:	e7bc      	b.n	8005e62 <_printf_i+0x146>
 8005ee8:	6833      	ldr	r3, [r6, #0]
 8005eea:	1d1a      	adds	r2, r3, #4
 8005eec:	6032      	str	r2, [r6, #0]
 8005eee:	681e      	ldr	r6, [r3, #0]
 8005ef0:	6862      	ldr	r2, [r4, #4]
 8005ef2:	2100      	movs	r1, #0
 8005ef4:	4630      	mov	r0, r6
 8005ef6:	f7fa f96b 	bl	80001d0 <memchr>
 8005efa:	b108      	cbz	r0, 8005f00 <_printf_i+0x1e4>
 8005efc:	1b80      	subs	r0, r0, r6
 8005efe:	6060      	str	r0, [r4, #4]
 8005f00:	6863      	ldr	r3, [r4, #4]
 8005f02:	6123      	str	r3, [r4, #16]
 8005f04:	2300      	movs	r3, #0
 8005f06:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005f0a:	e7aa      	b.n	8005e62 <_printf_i+0x146>
 8005f0c:	6923      	ldr	r3, [r4, #16]
 8005f0e:	4632      	mov	r2, r6
 8005f10:	4649      	mov	r1, r9
 8005f12:	4640      	mov	r0, r8
 8005f14:	47d0      	blx	sl
 8005f16:	3001      	adds	r0, #1
 8005f18:	d0ad      	beq.n	8005e76 <_printf_i+0x15a>
 8005f1a:	6823      	ldr	r3, [r4, #0]
 8005f1c:	079b      	lsls	r3, r3, #30
 8005f1e:	d413      	bmi.n	8005f48 <_printf_i+0x22c>
 8005f20:	68e0      	ldr	r0, [r4, #12]
 8005f22:	9b03      	ldr	r3, [sp, #12]
 8005f24:	4298      	cmp	r0, r3
 8005f26:	bfb8      	it	lt
 8005f28:	4618      	movlt	r0, r3
 8005f2a:	e7a6      	b.n	8005e7a <_printf_i+0x15e>
 8005f2c:	2301      	movs	r3, #1
 8005f2e:	4632      	mov	r2, r6
 8005f30:	4649      	mov	r1, r9
 8005f32:	4640      	mov	r0, r8
 8005f34:	47d0      	blx	sl
 8005f36:	3001      	adds	r0, #1
 8005f38:	d09d      	beq.n	8005e76 <_printf_i+0x15a>
 8005f3a:	3501      	adds	r5, #1
 8005f3c:	68e3      	ldr	r3, [r4, #12]
 8005f3e:	9903      	ldr	r1, [sp, #12]
 8005f40:	1a5b      	subs	r3, r3, r1
 8005f42:	42ab      	cmp	r3, r5
 8005f44:	dcf2      	bgt.n	8005f2c <_printf_i+0x210>
 8005f46:	e7eb      	b.n	8005f20 <_printf_i+0x204>
 8005f48:	2500      	movs	r5, #0
 8005f4a:	f104 0619 	add.w	r6, r4, #25
 8005f4e:	e7f5      	b.n	8005f3c <_printf_i+0x220>
 8005f50:	080083f2 	.word	0x080083f2
 8005f54:	08008403 	.word	0x08008403

08005f58 <sniprintf>:
 8005f58:	b40c      	push	{r2, r3}
 8005f5a:	b530      	push	{r4, r5, lr}
 8005f5c:	4b18      	ldr	r3, [pc, #96]	@ (8005fc0 <sniprintf+0x68>)
 8005f5e:	1e0c      	subs	r4, r1, #0
 8005f60:	681d      	ldr	r5, [r3, #0]
 8005f62:	b09d      	sub	sp, #116	@ 0x74
 8005f64:	da08      	bge.n	8005f78 <sniprintf+0x20>
 8005f66:	238b      	movs	r3, #139	@ 0x8b
 8005f68:	602b      	str	r3, [r5, #0]
 8005f6a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005f6e:	b01d      	add	sp, #116	@ 0x74
 8005f70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005f74:	b002      	add	sp, #8
 8005f76:	4770      	bx	lr
 8005f78:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005f7c:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005f80:	f04f 0300 	mov.w	r3, #0
 8005f84:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005f86:	bf14      	ite	ne
 8005f88:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8005f8c:	4623      	moveq	r3, r4
 8005f8e:	9304      	str	r3, [sp, #16]
 8005f90:	9307      	str	r3, [sp, #28]
 8005f92:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005f96:	9002      	str	r0, [sp, #8]
 8005f98:	9006      	str	r0, [sp, #24]
 8005f9a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8005f9e:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8005fa0:	ab21      	add	r3, sp, #132	@ 0x84
 8005fa2:	a902      	add	r1, sp, #8
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	9301      	str	r3, [sp, #4]
 8005fa8:	f000 ffbe 	bl	8006f28 <_svfiprintf_r>
 8005fac:	1c43      	adds	r3, r0, #1
 8005fae:	bfbc      	itt	lt
 8005fb0:	238b      	movlt	r3, #139	@ 0x8b
 8005fb2:	602b      	strlt	r3, [r5, #0]
 8005fb4:	2c00      	cmp	r4, #0
 8005fb6:	d0da      	beq.n	8005f6e <sniprintf+0x16>
 8005fb8:	9b02      	ldr	r3, [sp, #8]
 8005fba:	2200      	movs	r2, #0
 8005fbc:	701a      	strb	r2, [r3, #0]
 8005fbe:	e7d6      	b.n	8005f6e <sniprintf+0x16>
 8005fc0:	20000018 	.word	0x20000018

08005fc4 <std>:
 8005fc4:	2300      	movs	r3, #0
 8005fc6:	b510      	push	{r4, lr}
 8005fc8:	4604      	mov	r4, r0
 8005fca:	e9c0 3300 	strd	r3, r3, [r0]
 8005fce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005fd2:	6083      	str	r3, [r0, #8]
 8005fd4:	8181      	strh	r1, [r0, #12]
 8005fd6:	6643      	str	r3, [r0, #100]	@ 0x64
 8005fd8:	81c2      	strh	r2, [r0, #14]
 8005fda:	6183      	str	r3, [r0, #24]
 8005fdc:	4619      	mov	r1, r3
 8005fde:	2208      	movs	r2, #8
 8005fe0:	305c      	adds	r0, #92	@ 0x5c
 8005fe2:	f000 f8b1 	bl	8006148 <memset>
 8005fe6:	4b0d      	ldr	r3, [pc, #52]	@ (800601c <std+0x58>)
 8005fe8:	6263      	str	r3, [r4, #36]	@ 0x24
 8005fea:	4b0d      	ldr	r3, [pc, #52]	@ (8006020 <std+0x5c>)
 8005fec:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005fee:	4b0d      	ldr	r3, [pc, #52]	@ (8006024 <std+0x60>)
 8005ff0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005ff2:	4b0d      	ldr	r3, [pc, #52]	@ (8006028 <std+0x64>)
 8005ff4:	6323      	str	r3, [r4, #48]	@ 0x30
 8005ff6:	4b0d      	ldr	r3, [pc, #52]	@ (800602c <std+0x68>)
 8005ff8:	6224      	str	r4, [r4, #32]
 8005ffa:	429c      	cmp	r4, r3
 8005ffc:	d006      	beq.n	800600c <std+0x48>
 8005ffe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006002:	4294      	cmp	r4, r2
 8006004:	d002      	beq.n	800600c <std+0x48>
 8006006:	33d0      	adds	r3, #208	@ 0xd0
 8006008:	429c      	cmp	r4, r3
 800600a:	d105      	bne.n	8006018 <std+0x54>
 800600c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006014:	f000 b8ca 	b.w	80061ac <__retarget_lock_init_recursive>
 8006018:	bd10      	pop	{r4, pc}
 800601a:	bf00      	nop
 800601c:	08007ad9 	.word	0x08007ad9
 8006020:	08007afb 	.word	0x08007afb
 8006024:	08007b33 	.word	0x08007b33
 8006028:	08007b57 	.word	0x08007b57
 800602c:	200003e0 	.word	0x200003e0

08006030 <stdio_exit_handler>:
 8006030:	4a02      	ldr	r2, [pc, #8]	@ (800603c <stdio_exit_handler+0xc>)
 8006032:	4903      	ldr	r1, [pc, #12]	@ (8006040 <stdio_exit_handler+0x10>)
 8006034:	4803      	ldr	r0, [pc, #12]	@ (8006044 <stdio_exit_handler+0x14>)
 8006036:	f000 b869 	b.w	800610c <_fwalk_sglue>
 800603a:	bf00      	nop
 800603c:	2000000c 	.word	0x2000000c
 8006040:	0800737d 	.word	0x0800737d
 8006044:	2000001c 	.word	0x2000001c

08006048 <cleanup_stdio>:
 8006048:	6841      	ldr	r1, [r0, #4]
 800604a:	4b0c      	ldr	r3, [pc, #48]	@ (800607c <cleanup_stdio+0x34>)
 800604c:	4299      	cmp	r1, r3
 800604e:	b510      	push	{r4, lr}
 8006050:	4604      	mov	r4, r0
 8006052:	d001      	beq.n	8006058 <cleanup_stdio+0x10>
 8006054:	f001 f992 	bl	800737c <_fflush_r>
 8006058:	68a1      	ldr	r1, [r4, #8]
 800605a:	4b09      	ldr	r3, [pc, #36]	@ (8006080 <cleanup_stdio+0x38>)
 800605c:	4299      	cmp	r1, r3
 800605e:	d002      	beq.n	8006066 <cleanup_stdio+0x1e>
 8006060:	4620      	mov	r0, r4
 8006062:	f001 f98b 	bl	800737c <_fflush_r>
 8006066:	68e1      	ldr	r1, [r4, #12]
 8006068:	4b06      	ldr	r3, [pc, #24]	@ (8006084 <cleanup_stdio+0x3c>)
 800606a:	4299      	cmp	r1, r3
 800606c:	d004      	beq.n	8006078 <cleanup_stdio+0x30>
 800606e:	4620      	mov	r0, r4
 8006070:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006074:	f001 b982 	b.w	800737c <_fflush_r>
 8006078:	bd10      	pop	{r4, pc}
 800607a:	bf00      	nop
 800607c:	200003e0 	.word	0x200003e0
 8006080:	20000448 	.word	0x20000448
 8006084:	200004b0 	.word	0x200004b0

08006088 <global_stdio_init.part.0>:
 8006088:	b510      	push	{r4, lr}
 800608a:	4b0b      	ldr	r3, [pc, #44]	@ (80060b8 <global_stdio_init.part.0+0x30>)
 800608c:	4c0b      	ldr	r4, [pc, #44]	@ (80060bc <global_stdio_init.part.0+0x34>)
 800608e:	4a0c      	ldr	r2, [pc, #48]	@ (80060c0 <global_stdio_init.part.0+0x38>)
 8006090:	601a      	str	r2, [r3, #0]
 8006092:	4620      	mov	r0, r4
 8006094:	2200      	movs	r2, #0
 8006096:	2104      	movs	r1, #4
 8006098:	f7ff ff94 	bl	8005fc4 <std>
 800609c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80060a0:	2201      	movs	r2, #1
 80060a2:	2109      	movs	r1, #9
 80060a4:	f7ff ff8e 	bl	8005fc4 <std>
 80060a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80060ac:	2202      	movs	r2, #2
 80060ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060b2:	2112      	movs	r1, #18
 80060b4:	f7ff bf86 	b.w	8005fc4 <std>
 80060b8:	20000518 	.word	0x20000518
 80060bc:	200003e0 	.word	0x200003e0
 80060c0:	08006031 	.word	0x08006031

080060c4 <__sfp_lock_acquire>:
 80060c4:	4801      	ldr	r0, [pc, #4]	@ (80060cc <__sfp_lock_acquire+0x8>)
 80060c6:	f000 b872 	b.w	80061ae <__retarget_lock_acquire_recursive>
 80060ca:	bf00      	nop
 80060cc:	2000051d 	.word	0x2000051d

080060d0 <__sfp_lock_release>:
 80060d0:	4801      	ldr	r0, [pc, #4]	@ (80060d8 <__sfp_lock_release+0x8>)
 80060d2:	f000 b86d 	b.w	80061b0 <__retarget_lock_release_recursive>
 80060d6:	bf00      	nop
 80060d8:	2000051d 	.word	0x2000051d

080060dc <__sinit>:
 80060dc:	b510      	push	{r4, lr}
 80060de:	4604      	mov	r4, r0
 80060e0:	f7ff fff0 	bl	80060c4 <__sfp_lock_acquire>
 80060e4:	6a23      	ldr	r3, [r4, #32]
 80060e6:	b11b      	cbz	r3, 80060f0 <__sinit+0x14>
 80060e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060ec:	f7ff bff0 	b.w	80060d0 <__sfp_lock_release>
 80060f0:	4b04      	ldr	r3, [pc, #16]	@ (8006104 <__sinit+0x28>)
 80060f2:	6223      	str	r3, [r4, #32]
 80060f4:	4b04      	ldr	r3, [pc, #16]	@ (8006108 <__sinit+0x2c>)
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d1f5      	bne.n	80060e8 <__sinit+0xc>
 80060fc:	f7ff ffc4 	bl	8006088 <global_stdio_init.part.0>
 8006100:	e7f2      	b.n	80060e8 <__sinit+0xc>
 8006102:	bf00      	nop
 8006104:	08006049 	.word	0x08006049
 8006108:	20000518 	.word	0x20000518

0800610c <_fwalk_sglue>:
 800610c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006110:	4607      	mov	r7, r0
 8006112:	4688      	mov	r8, r1
 8006114:	4614      	mov	r4, r2
 8006116:	2600      	movs	r6, #0
 8006118:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800611c:	f1b9 0901 	subs.w	r9, r9, #1
 8006120:	d505      	bpl.n	800612e <_fwalk_sglue+0x22>
 8006122:	6824      	ldr	r4, [r4, #0]
 8006124:	2c00      	cmp	r4, #0
 8006126:	d1f7      	bne.n	8006118 <_fwalk_sglue+0xc>
 8006128:	4630      	mov	r0, r6
 800612a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800612e:	89ab      	ldrh	r3, [r5, #12]
 8006130:	2b01      	cmp	r3, #1
 8006132:	d907      	bls.n	8006144 <_fwalk_sglue+0x38>
 8006134:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006138:	3301      	adds	r3, #1
 800613a:	d003      	beq.n	8006144 <_fwalk_sglue+0x38>
 800613c:	4629      	mov	r1, r5
 800613e:	4638      	mov	r0, r7
 8006140:	47c0      	blx	r8
 8006142:	4306      	orrs	r6, r0
 8006144:	3568      	adds	r5, #104	@ 0x68
 8006146:	e7e9      	b.n	800611c <_fwalk_sglue+0x10>

08006148 <memset>:
 8006148:	4402      	add	r2, r0
 800614a:	4603      	mov	r3, r0
 800614c:	4293      	cmp	r3, r2
 800614e:	d100      	bne.n	8006152 <memset+0xa>
 8006150:	4770      	bx	lr
 8006152:	f803 1b01 	strb.w	r1, [r3], #1
 8006156:	e7f9      	b.n	800614c <memset+0x4>

08006158 <__errno>:
 8006158:	4b01      	ldr	r3, [pc, #4]	@ (8006160 <__errno+0x8>)
 800615a:	6818      	ldr	r0, [r3, #0]
 800615c:	4770      	bx	lr
 800615e:	bf00      	nop
 8006160:	20000018 	.word	0x20000018

08006164 <__libc_init_array>:
 8006164:	b570      	push	{r4, r5, r6, lr}
 8006166:	4d0d      	ldr	r5, [pc, #52]	@ (800619c <__libc_init_array+0x38>)
 8006168:	4c0d      	ldr	r4, [pc, #52]	@ (80061a0 <__libc_init_array+0x3c>)
 800616a:	1b64      	subs	r4, r4, r5
 800616c:	10a4      	asrs	r4, r4, #2
 800616e:	2600      	movs	r6, #0
 8006170:	42a6      	cmp	r6, r4
 8006172:	d109      	bne.n	8006188 <__libc_init_array+0x24>
 8006174:	4d0b      	ldr	r5, [pc, #44]	@ (80061a4 <__libc_init_array+0x40>)
 8006176:	4c0c      	ldr	r4, [pc, #48]	@ (80061a8 <__libc_init_array+0x44>)
 8006178:	f002 f8f8 	bl	800836c <_init>
 800617c:	1b64      	subs	r4, r4, r5
 800617e:	10a4      	asrs	r4, r4, #2
 8006180:	2600      	movs	r6, #0
 8006182:	42a6      	cmp	r6, r4
 8006184:	d105      	bne.n	8006192 <__libc_init_array+0x2e>
 8006186:	bd70      	pop	{r4, r5, r6, pc}
 8006188:	f855 3b04 	ldr.w	r3, [r5], #4
 800618c:	4798      	blx	r3
 800618e:	3601      	adds	r6, #1
 8006190:	e7ee      	b.n	8006170 <__libc_init_array+0xc>
 8006192:	f855 3b04 	ldr.w	r3, [r5], #4
 8006196:	4798      	blx	r3
 8006198:	3601      	adds	r6, #1
 800619a:	e7f2      	b.n	8006182 <__libc_init_array+0x1e>
 800619c:	0800875c 	.word	0x0800875c
 80061a0:	0800875c 	.word	0x0800875c
 80061a4:	0800875c 	.word	0x0800875c
 80061a8:	08008760 	.word	0x08008760

080061ac <__retarget_lock_init_recursive>:
 80061ac:	4770      	bx	lr

080061ae <__retarget_lock_acquire_recursive>:
 80061ae:	4770      	bx	lr

080061b0 <__retarget_lock_release_recursive>:
 80061b0:	4770      	bx	lr
	...

080061b4 <_localeconv_r>:
 80061b4:	4800      	ldr	r0, [pc, #0]	@ (80061b8 <_localeconv_r+0x4>)
 80061b6:	4770      	bx	lr
 80061b8:	20000158 	.word	0x20000158

080061bc <quorem>:
 80061bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c0:	6903      	ldr	r3, [r0, #16]
 80061c2:	690c      	ldr	r4, [r1, #16]
 80061c4:	42a3      	cmp	r3, r4
 80061c6:	4607      	mov	r7, r0
 80061c8:	db7e      	blt.n	80062c8 <quorem+0x10c>
 80061ca:	3c01      	subs	r4, #1
 80061cc:	f101 0814 	add.w	r8, r1, #20
 80061d0:	00a3      	lsls	r3, r4, #2
 80061d2:	f100 0514 	add.w	r5, r0, #20
 80061d6:	9300      	str	r3, [sp, #0]
 80061d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80061dc:	9301      	str	r3, [sp, #4]
 80061de:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80061e2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80061e6:	3301      	adds	r3, #1
 80061e8:	429a      	cmp	r2, r3
 80061ea:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80061ee:	fbb2 f6f3 	udiv	r6, r2, r3
 80061f2:	d32e      	bcc.n	8006252 <quorem+0x96>
 80061f4:	f04f 0a00 	mov.w	sl, #0
 80061f8:	46c4      	mov	ip, r8
 80061fa:	46ae      	mov	lr, r5
 80061fc:	46d3      	mov	fp, sl
 80061fe:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006202:	b298      	uxth	r0, r3
 8006204:	fb06 a000 	mla	r0, r6, r0, sl
 8006208:	0c02      	lsrs	r2, r0, #16
 800620a:	0c1b      	lsrs	r3, r3, #16
 800620c:	fb06 2303 	mla	r3, r6, r3, r2
 8006210:	f8de 2000 	ldr.w	r2, [lr]
 8006214:	b280      	uxth	r0, r0
 8006216:	b292      	uxth	r2, r2
 8006218:	1a12      	subs	r2, r2, r0
 800621a:	445a      	add	r2, fp
 800621c:	f8de 0000 	ldr.w	r0, [lr]
 8006220:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006224:	b29b      	uxth	r3, r3
 8006226:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800622a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800622e:	b292      	uxth	r2, r2
 8006230:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006234:	45e1      	cmp	r9, ip
 8006236:	f84e 2b04 	str.w	r2, [lr], #4
 800623a:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800623e:	d2de      	bcs.n	80061fe <quorem+0x42>
 8006240:	9b00      	ldr	r3, [sp, #0]
 8006242:	58eb      	ldr	r3, [r5, r3]
 8006244:	b92b      	cbnz	r3, 8006252 <quorem+0x96>
 8006246:	9b01      	ldr	r3, [sp, #4]
 8006248:	3b04      	subs	r3, #4
 800624a:	429d      	cmp	r5, r3
 800624c:	461a      	mov	r2, r3
 800624e:	d32f      	bcc.n	80062b0 <quorem+0xf4>
 8006250:	613c      	str	r4, [r7, #16]
 8006252:	4638      	mov	r0, r7
 8006254:	f001 fb38 	bl	80078c8 <__mcmp>
 8006258:	2800      	cmp	r0, #0
 800625a:	db25      	blt.n	80062a8 <quorem+0xec>
 800625c:	4629      	mov	r1, r5
 800625e:	2000      	movs	r0, #0
 8006260:	f858 2b04 	ldr.w	r2, [r8], #4
 8006264:	f8d1 c000 	ldr.w	ip, [r1]
 8006268:	fa1f fe82 	uxth.w	lr, r2
 800626c:	fa1f f38c 	uxth.w	r3, ip
 8006270:	eba3 030e 	sub.w	r3, r3, lr
 8006274:	4403      	add	r3, r0
 8006276:	0c12      	lsrs	r2, r2, #16
 8006278:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800627c:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8006280:	b29b      	uxth	r3, r3
 8006282:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006286:	45c1      	cmp	r9, r8
 8006288:	f841 3b04 	str.w	r3, [r1], #4
 800628c:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006290:	d2e6      	bcs.n	8006260 <quorem+0xa4>
 8006292:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006296:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800629a:	b922      	cbnz	r2, 80062a6 <quorem+0xea>
 800629c:	3b04      	subs	r3, #4
 800629e:	429d      	cmp	r5, r3
 80062a0:	461a      	mov	r2, r3
 80062a2:	d30b      	bcc.n	80062bc <quorem+0x100>
 80062a4:	613c      	str	r4, [r7, #16]
 80062a6:	3601      	adds	r6, #1
 80062a8:	4630      	mov	r0, r6
 80062aa:	b003      	add	sp, #12
 80062ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062b0:	6812      	ldr	r2, [r2, #0]
 80062b2:	3b04      	subs	r3, #4
 80062b4:	2a00      	cmp	r2, #0
 80062b6:	d1cb      	bne.n	8006250 <quorem+0x94>
 80062b8:	3c01      	subs	r4, #1
 80062ba:	e7c6      	b.n	800624a <quorem+0x8e>
 80062bc:	6812      	ldr	r2, [r2, #0]
 80062be:	3b04      	subs	r3, #4
 80062c0:	2a00      	cmp	r2, #0
 80062c2:	d1ef      	bne.n	80062a4 <quorem+0xe8>
 80062c4:	3c01      	subs	r4, #1
 80062c6:	e7ea      	b.n	800629e <quorem+0xe2>
 80062c8:	2000      	movs	r0, #0
 80062ca:	e7ee      	b.n	80062aa <quorem+0xee>
 80062cc:	0000      	movs	r0, r0
	...

080062d0 <_dtoa_r>:
 80062d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062d4:	69c7      	ldr	r7, [r0, #28]
 80062d6:	b097      	sub	sp, #92	@ 0x5c
 80062d8:	ed8d 0b04 	vstr	d0, [sp, #16]
 80062dc:	ec55 4b10 	vmov	r4, r5, d0
 80062e0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80062e2:	9107      	str	r1, [sp, #28]
 80062e4:	4681      	mov	r9, r0
 80062e6:	920c      	str	r2, [sp, #48]	@ 0x30
 80062e8:	9311      	str	r3, [sp, #68]	@ 0x44
 80062ea:	b97f      	cbnz	r7, 800630c <_dtoa_r+0x3c>
 80062ec:	2010      	movs	r0, #16
 80062ee:	f000 ff17 	bl	8007120 <malloc>
 80062f2:	4602      	mov	r2, r0
 80062f4:	f8c9 001c 	str.w	r0, [r9, #28]
 80062f8:	b920      	cbnz	r0, 8006304 <_dtoa_r+0x34>
 80062fa:	4ba9      	ldr	r3, [pc, #676]	@ (80065a0 <_dtoa_r+0x2d0>)
 80062fc:	21ef      	movs	r1, #239	@ 0xef
 80062fe:	48a9      	ldr	r0, [pc, #676]	@ (80065a4 <_dtoa_r+0x2d4>)
 8006300:	f001 fcda 	bl	8007cb8 <__assert_func>
 8006304:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006308:	6007      	str	r7, [r0, #0]
 800630a:	60c7      	str	r7, [r0, #12]
 800630c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006310:	6819      	ldr	r1, [r3, #0]
 8006312:	b159      	cbz	r1, 800632c <_dtoa_r+0x5c>
 8006314:	685a      	ldr	r2, [r3, #4]
 8006316:	604a      	str	r2, [r1, #4]
 8006318:	2301      	movs	r3, #1
 800631a:	4093      	lsls	r3, r2
 800631c:	608b      	str	r3, [r1, #8]
 800631e:	4648      	mov	r0, r9
 8006320:	f001 f8a0 	bl	8007464 <_Bfree>
 8006324:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006328:	2200      	movs	r2, #0
 800632a:	601a      	str	r2, [r3, #0]
 800632c:	1e2b      	subs	r3, r5, #0
 800632e:	bfb9      	ittee	lt
 8006330:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8006334:	9305      	strlt	r3, [sp, #20]
 8006336:	2300      	movge	r3, #0
 8006338:	6033      	strge	r3, [r6, #0]
 800633a:	9f05      	ldr	r7, [sp, #20]
 800633c:	4b9a      	ldr	r3, [pc, #616]	@ (80065a8 <_dtoa_r+0x2d8>)
 800633e:	bfbc      	itt	lt
 8006340:	2201      	movlt	r2, #1
 8006342:	6032      	strlt	r2, [r6, #0]
 8006344:	43bb      	bics	r3, r7
 8006346:	d112      	bne.n	800636e <_dtoa_r+0x9e>
 8006348:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800634a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800634e:	6013      	str	r3, [r2, #0]
 8006350:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006354:	4323      	orrs	r3, r4
 8006356:	f000 855a 	beq.w	8006e0e <_dtoa_r+0xb3e>
 800635a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800635c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80065bc <_dtoa_r+0x2ec>
 8006360:	2b00      	cmp	r3, #0
 8006362:	f000 855c 	beq.w	8006e1e <_dtoa_r+0xb4e>
 8006366:	f10a 0303 	add.w	r3, sl, #3
 800636a:	f000 bd56 	b.w	8006e1a <_dtoa_r+0xb4a>
 800636e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8006372:	2200      	movs	r2, #0
 8006374:	ec51 0b17 	vmov	r0, r1, d7
 8006378:	2300      	movs	r3, #0
 800637a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800637e:	f7fa fba3 	bl	8000ac8 <__aeabi_dcmpeq>
 8006382:	4680      	mov	r8, r0
 8006384:	b158      	cbz	r0, 800639e <_dtoa_r+0xce>
 8006386:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8006388:	2301      	movs	r3, #1
 800638a:	6013      	str	r3, [r2, #0]
 800638c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800638e:	b113      	cbz	r3, 8006396 <_dtoa_r+0xc6>
 8006390:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006392:	4b86      	ldr	r3, [pc, #536]	@ (80065ac <_dtoa_r+0x2dc>)
 8006394:	6013      	str	r3, [r2, #0]
 8006396:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80065c0 <_dtoa_r+0x2f0>
 800639a:	f000 bd40 	b.w	8006e1e <_dtoa_r+0xb4e>
 800639e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 80063a2:	aa14      	add	r2, sp, #80	@ 0x50
 80063a4:	a915      	add	r1, sp, #84	@ 0x54
 80063a6:	4648      	mov	r0, r9
 80063a8:	f001 fb3e 	bl	8007a28 <__d2b>
 80063ac:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80063b0:	9002      	str	r0, [sp, #8]
 80063b2:	2e00      	cmp	r6, #0
 80063b4:	d078      	beq.n	80064a8 <_dtoa_r+0x1d8>
 80063b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80063b8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80063bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063c0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80063c4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80063c8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80063cc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80063d0:	4619      	mov	r1, r3
 80063d2:	2200      	movs	r2, #0
 80063d4:	4b76      	ldr	r3, [pc, #472]	@ (80065b0 <_dtoa_r+0x2e0>)
 80063d6:	f7f9 ff57 	bl	8000288 <__aeabi_dsub>
 80063da:	a36b      	add	r3, pc, #428	@ (adr r3, 8006588 <_dtoa_r+0x2b8>)
 80063dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063e0:	f7fa f90a 	bl	80005f8 <__aeabi_dmul>
 80063e4:	a36a      	add	r3, pc, #424	@ (adr r3, 8006590 <_dtoa_r+0x2c0>)
 80063e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063ea:	f7f9 ff4f 	bl	800028c <__adddf3>
 80063ee:	4604      	mov	r4, r0
 80063f0:	4630      	mov	r0, r6
 80063f2:	460d      	mov	r5, r1
 80063f4:	f7fa f896 	bl	8000524 <__aeabi_i2d>
 80063f8:	a367      	add	r3, pc, #412	@ (adr r3, 8006598 <_dtoa_r+0x2c8>)
 80063fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063fe:	f7fa f8fb 	bl	80005f8 <__aeabi_dmul>
 8006402:	4602      	mov	r2, r0
 8006404:	460b      	mov	r3, r1
 8006406:	4620      	mov	r0, r4
 8006408:	4629      	mov	r1, r5
 800640a:	f7f9 ff3f 	bl	800028c <__adddf3>
 800640e:	4604      	mov	r4, r0
 8006410:	460d      	mov	r5, r1
 8006412:	f7fa fba1 	bl	8000b58 <__aeabi_d2iz>
 8006416:	2200      	movs	r2, #0
 8006418:	4607      	mov	r7, r0
 800641a:	2300      	movs	r3, #0
 800641c:	4620      	mov	r0, r4
 800641e:	4629      	mov	r1, r5
 8006420:	f7fa fb5c 	bl	8000adc <__aeabi_dcmplt>
 8006424:	b140      	cbz	r0, 8006438 <_dtoa_r+0x168>
 8006426:	4638      	mov	r0, r7
 8006428:	f7fa f87c 	bl	8000524 <__aeabi_i2d>
 800642c:	4622      	mov	r2, r4
 800642e:	462b      	mov	r3, r5
 8006430:	f7fa fb4a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006434:	b900      	cbnz	r0, 8006438 <_dtoa_r+0x168>
 8006436:	3f01      	subs	r7, #1
 8006438:	2f16      	cmp	r7, #22
 800643a:	d852      	bhi.n	80064e2 <_dtoa_r+0x212>
 800643c:	4b5d      	ldr	r3, [pc, #372]	@ (80065b4 <_dtoa_r+0x2e4>)
 800643e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006442:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006446:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800644a:	f7fa fb47 	bl	8000adc <__aeabi_dcmplt>
 800644e:	2800      	cmp	r0, #0
 8006450:	d049      	beq.n	80064e6 <_dtoa_r+0x216>
 8006452:	3f01      	subs	r7, #1
 8006454:	2300      	movs	r3, #0
 8006456:	9310      	str	r3, [sp, #64]	@ 0x40
 8006458:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800645a:	1b9b      	subs	r3, r3, r6
 800645c:	1e5a      	subs	r2, r3, #1
 800645e:	bf45      	ittet	mi
 8006460:	f1c3 0301 	rsbmi	r3, r3, #1
 8006464:	9300      	strmi	r3, [sp, #0]
 8006466:	2300      	movpl	r3, #0
 8006468:	2300      	movmi	r3, #0
 800646a:	9206      	str	r2, [sp, #24]
 800646c:	bf54      	ite	pl
 800646e:	9300      	strpl	r3, [sp, #0]
 8006470:	9306      	strmi	r3, [sp, #24]
 8006472:	2f00      	cmp	r7, #0
 8006474:	db39      	blt.n	80064ea <_dtoa_r+0x21a>
 8006476:	9b06      	ldr	r3, [sp, #24]
 8006478:	970d      	str	r7, [sp, #52]	@ 0x34
 800647a:	443b      	add	r3, r7
 800647c:	9306      	str	r3, [sp, #24]
 800647e:	2300      	movs	r3, #0
 8006480:	9308      	str	r3, [sp, #32]
 8006482:	9b07      	ldr	r3, [sp, #28]
 8006484:	2b09      	cmp	r3, #9
 8006486:	d863      	bhi.n	8006550 <_dtoa_r+0x280>
 8006488:	2b05      	cmp	r3, #5
 800648a:	bfc4      	itt	gt
 800648c:	3b04      	subgt	r3, #4
 800648e:	9307      	strgt	r3, [sp, #28]
 8006490:	9b07      	ldr	r3, [sp, #28]
 8006492:	f1a3 0302 	sub.w	r3, r3, #2
 8006496:	bfcc      	ite	gt
 8006498:	2400      	movgt	r4, #0
 800649a:	2401      	movle	r4, #1
 800649c:	2b03      	cmp	r3, #3
 800649e:	d863      	bhi.n	8006568 <_dtoa_r+0x298>
 80064a0:	e8df f003 	tbb	[pc, r3]
 80064a4:	2b375452 	.word	0x2b375452
 80064a8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80064ac:	441e      	add	r6, r3
 80064ae:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80064b2:	2b20      	cmp	r3, #32
 80064b4:	bfc1      	itttt	gt
 80064b6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80064ba:	409f      	lslgt	r7, r3
 80064bc:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80064c0:	fa24 f303 	lsrgt.w	r3, r4, r3
 80064c4:	bfd6      	itet	le
 80064c6:	f1c3 0320 	rsble	r3, r3, #32
 80064ca:	ea47 0003 	orrgt.w	r0, r7, r3
 80064ce:	fa04 f003 	lslle.w	r0, r4, r3
 80064d2:	f7fa f817 	bl	8000504 <__aeabi_ui2d>
 80064d6:	2201      	movs	r2, #1
 80064d8:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80064dc:	3e01      	subs	r6, #1
 80064de:	9212      	str	r2, [sp, #72]	@ 0x48
 80064e0:	e776      	b.n	80063d0 <_dtoa_r+0x100>
 80064e2:	2301      	movs	r3, #1
 80064e4:	e7b7      	b.n	8006456 <_dtoa_r+0x186>
 80064e6:	9010      	str	r0, [sp, #64]	@ 0x40
 80064e8:	e7b6      	b.n	8006458 <_dtoa_r+0x188>
 80064ea:	9b00      	ldr	r3, [sp, #0]
 80064ec:	1bdb      	subs	r3, r3, r7
 80064ee:	9300      	str	r3, [sp, #0]
 80064f0:	427b      	negs	r3, r7
 80064f2:	9308      	str	r3, [sp, #32]
 80064f4:	2300      	movs	r3, #0
 80064f6:	930d      	str	r3, [sp, #52]	@ 0x34
 80064f8:	e7c3      	b.n	8006482 <_dtoa_r+0x1b2>
 80064fa:	2301      	movs	r3, #1
 80064fc:	9309      	str	r3, [sp, #36]	@ 0x24
 80064fe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006500:	eb07 0b03 	add.w	fp, r7, r3
 8006504:	f10b 0301 	add.w	r3, fp, #1
 8006508:	2b01      	cmp	r3, #1
 800650a:	9303      	str	r3, [sp, #12]
 800650c:	bfb8      	it	lt
 800650e:	2301      	movlt	r3, #1
 8006510:	e006      	b.n	8006520 <_dtoa_r+0x250>
 8006512:	2301      	movs	r3, #1
 8006514:	9309      	str	r3, [sp, #36]	@ 0x24
 8006516:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006518:	2b00      	cmp	r3, #0
 800651a:	dd28      	ble.n	800656e <_dtoa_r+0x29e>
 800651c:	469b      	mov	fp, r3
 800651e:	9303      	str	r3, [sp, #12]
 8006520:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006524:	2100      	movs	r1, #0
 8006526:	2204      	movs	r2, #4
 8006528:	f102 0514 	add.w	r5, r2, #20
 800652c:	429d      	cmp	r5, r3
 800652e:	d926      	bls.n	800657e <_dtoa_r+0x2ae>
 8006530:	6041      	str	r1, [r0, #4]
 8006532:	4648      	mov	r0, r9
 8006534:	f000 ff56 	bl	80073e4 <_Balloc>
 8006538:	4682      	mov	sl, r0
 800653a:	2800      	cmp	r0, #0
 800653c:	d142      	bne.n	80065c4 <_dtoa_r+0x2f4>
 800653e:	4b1e      	ldr	r3, [pc, #120]	@ (80065b8 <_dtoa_r+0x2e8>)
 8006540:	4602      	mov	r2, r0
 8006542:	f240 11af 	movw	r1, #431	@ 0x1af
 8006546:	e6da      	b.n	80062fe <_dtoa_r+0x2e>
 8006548:	2300      	movs	r3, #0
 800654a:	e7e3      	b.n	8006514 <_dtoa_r+0x244>
 800654c:	2300      	movs	r3, #0
 800654e:	e7d5      	b.n	80064fc <_dtoa_r+0x22c>
 8006550:	2401      	movs	r4, #1
 8006552:	2300      	movs	r3, #0
 8006554:	9307      	str	r3, [sp, #28]
 8006556:	9409      	str	r4, [sp, #36]	@ 0x24
 8006558:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800655c:	2200      	movs	r2, #0
 800655e:	f8cd b00c 	str.w	fp, [sp, #12]
 8006562:	2312      	movs	r3, #18
 8006564:	920c      	str	r2, [sp, #48]	@ 0x30
 8006566:	e7db      	b.n	8006520 <_dtoa_r+0x250>
 8006568:	2301      	movs	r3, #1
 800656a:	9309      	str	r3, [sp, #36]	@ 0x24
 800656c:	e7f4      	b.n	8006558 <_dtoa_r+0x288>
 800656e:	f04f 0b01 	mov.w	fp, #1
 8006572:	f8cd b00c 	str.w	fp, [sp, #12]
 8006576:	465b      	mov	r3, fp
 8006578:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800657c:	e7d0      	b.n	8006520 <_dtoa_r+0x250>
 800657e:	3101      	adds	r1, #1
 8006580:	0052      	lsls	r2, r2, #1
 8006582:	e7d1      	b.n	8006528 <_dtoa_r+0x258>
 8006584:	f3af 8000 	nop.w
 8006588:	636f4361 	.word	0x636f4361
 800658c:	3fd287a7 	.word	0x3fd287a7
 8006590:	8b60c8b3 	.word	0x8b60c8b3
 8006594:	3fc68a28 	.word	0x3fc68a28
 8006598:	509f79fb 	.word	0x509f79fb
 800659c:	3fd34413 	.word	0x3fd34413
 80065a0:	08008421 	.word	0x08008421
 80065a4:	08008438 	.word	0x08008438
 80065a8:	7ff00000 	.word	0x7ff00000
 80065ac:	080083f1 	.word	0x080083f1
 80065b0:	3ff80000 	.word	0x3ff80000
 80065b4:	08008588 	.word	0x08008588
 80065b8:	08008490 	.word	0x08008490
 80065bc:	0800841d 	.word	0x0800841d
 80065c0:	080083f0 	.word	0x080083f0
 80065c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80065c8:	6018      	str	r0, [r3, #0]
 80065ca:	9b03      	ldr	r3, [sp, #12]
 80065cc:	2b0e      	cmp	r3, #14
 80065ce:	f200 80a1 	bhi.w	8006714 <_dtoa_r+0x444>
 80065d2:	2c00      	cmp	r4, #0
 80065d4:	f000 809e 	beq.w	8006714 <_dtoa_r+0x444>
 80065d8:	2f00      	cmp	r7, #0
 80065da:	dd33      	ble.n	8006644 <_dtoa_r+0x374>
 80065dc:	4b9c      	ldr	r3, [pc, #624]	@ (8006850 <_dtoa_r+0x580>)
 80065de:	f007 020f 	and.w	r2, r7, #15
 80065e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80065e6:	ed93 7b00 	vldr	d7, [r3]
 80065ea:	05f8      	lsls	r0, r7, #23
 80065ec:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80065f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80065f4:	d516      	bpl.n	8006624 <_dtoa_r+0x354>
 80065f6:	4b97      	ldr	r3, [pc, #604]	@ (8006854 <_dtoa_r+0x584>)
 80065f8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80065fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006600:	f7fa f924 	bl	800084c <__aeabi_ddiv>
 8006604:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006608:	f004 040f 	and.w	r4, r4, #15
 800660c:	2603      	movs	r6, #3
 800660e:	4d91      	ldr	r5, [pc, #580]	@ (8006854 <_dtoa_r+0x584>)
 8006610:	b954      	cbnz	r4, 8006628 <_dtoa_r+0x358>
 8006612:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006616:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800661a:	f7fa f917 	bl	800084c <__aeabi_ddiv>
 800661e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006622:	e028      	b.n	8006676 <_dtoa_r+0x3a6>
 8006624:	2602      	movs	r6, #2
 8006626:	e7f2      	b.n	800660e <_dtoa_r+0x33e>
 8006628:	07e1      	lsls	r1, r4, #31
 800662a:	d508      	bpl.n	800663e <_dtoa_r+0x36e>
 800662c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006630:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006634:	f7f9 ffe0 	bl	80005f8 <__aeabi_dmul>
 8006638:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800663c:	3601      	adds	r6, #1
 800663e:	1064      	asrs	r4, r4, #1
 8006640:	3508      	adds	r5, #8
 8006642:	e7e5      	b.n	8006610 <_dtoa_r+0x340>
 8006644:	f000 80af 	beq.w	80067a6 <_dtoa_r+0x4d6>
 8006648:	427c      	negs	r4, r7
 800664a:	4b81      	ldr	r3, [pc, #516]	@ (8006850 <_dtoa_r+0x580>)
 800664c:	4d81      	ldr	r5, [pc, #516]	@ (8006854 <_dtoa_r+0x584>)
 800664e:	f004 020f 	and.w	r2, r4, #15
 8006652:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800665a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800665e:	f7f9 ffcb 	bl	80005f8 <__aeabi_dmul>
 8006662:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006666:	1124      	asrs	r4, r4, #4
 8006668:	2300      	movs	r3, #0
 800666a:	2602      	movs	r6, #2
 800666c:	2c00      	cmp	r4, #0
 800666e:	f040 808f 	bne.w	8006790 <_dtoa_r+0x4c0>
 8006672:	2b00      	cmp	r3, #0
 8006674:	d1d3      	bne.n	800661e <_dtoa_r+0x34e>
 8006676:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006678:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800667c:	2b00      	cmp	r3, #0
 800667e:	f000 8094 	beq.w	80067aa <_dtoa_r+0x4da>
 8006682:	4b75      	ldr	r3, [pc, #468]	@ (8006858 <_dtoa_r+0x588>)
 8006684:	2200      	movs	r2, #0
 8006686:	4620      	mov	r0, r4
 8006688:	4629      	mov	r1, r5
 800668a:	f7fa fa27 	bl	8000adc <__aeabi_dcmplt>
 800668e:	2800      	cmp	r0, #0
 8006690:	f000 808b 	beq.w	80067aa <_dtoa_r+0x4da>
 8006694:	9b03      	ldr	r3, [sp, #12]
 8006696:	2b00      	cmp	r3, #0
 8006698:	f000 8087 	beq.w	80067aa <_dtoa_r+0x4da>
 800669c:	f1bb 0f00 	cmp.w	fp, #0
 80066a0:	dd34      	ble.n	800670c <_dtoa_r+0x43c>
 80066a2:	4620      	mov	r0, r4
 80066a4:	4b6d      	ldr	r3, [pc, #436]	@ (800685c <_dtoa_r+0x58c>)
 80066a6:	2200      	movs	r2, #0
 80066a8:	4629      	mov	r1, r5
 80066aa:	f7f9 ffa5 	bl	80005f8 <__aeabi_dmul>
 80066ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80066b2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 80066b6:	3601      	adds	r6, #1
 80066b8:	465c      	mov	r4, fp
 80066ba:	4630      	mov	r0, r6
 80066bc:	f7f9 ff32 	bl	8000524 <__aeabi_i2d>
 80066c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80066c4:	f7f9 ff98 	bl	80005f8 <__aeabi_dmul>
 80066c8:	4b65      	ldr	r3, [pc, #404]	@ (8006860 <_dtoa_r+0x590>)
 80066ca:	2200      	movs	r2, #0
 80066cc:	f7f9 fdde 	bl	800028c <__adddf3>
 80066d0:	4605      	mov	r5, r0
 80066d2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80066d6:	2c00      	cmp	r4, #0
 80066d8:	d16a      	bne.n	80067b0 <_dtoa_r+0x4e0>
 80066da:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80066de:	4b61      	ldr	r3, [pc, #388]	@ (8006864 <_dtoa_r+0x594>)
 80066e0:	2200      	movs	r2, #0
 80066e2:	f7f9 fdd1 	bl	8000288 <__aeabi_dsub>
 80066e6:	4602      	mov	r2, r0
 80066e8:	460b      	mov	r3, r1
 80066ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80066ee:	462a      	mov	r2, r5
 80066f0:	4633      	mov	r3, r6
 80066f2:	f7fa fa11 	bl	8000b18 <__aeabi_dcmpgt>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	f040 8298 	bne.w	8006c2c <_dtoa_r+0x95c>
 80066fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006700:	462a      	mov	r2, r5
 8006702:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006706:	f7fa f9e9 	bl	8000adc <__aeabi_dcmplt>
 800670a:	bb38      	cbnz	r0, 800675c <_dtoa_r+0x48c>
 800670c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006710:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006714:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006716:	2b00      	cmp	r3, #0
 8006718:	f2c0 8157 	blt.w	80069ca <_dtoa_r+0x6fa>
 800671c:	2f0e      	cmp	r7, #14
 800671e:	f300 8154 	bgt.w	80069ca <_dtoa_r+0x6fa>
 8006722:	4b4b      	ldr	r3, [pc, #300]	@ (8006850 <_dtoa_r+0x580>)
 8006724:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006728:	ed93 7b00 	vldr	d7, [r3]
 800672c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800672e:	2b00      	cmp	r3, #0
 8006730:	ed8d 7b00 	vstr	d7, [sp]
 8006734:	f280 80e5 	bge.w	8006902 <_dtoa_r+0x632>
 8006738:	9b03      	ldr	r3, [sp, #12]
 800673a:	2b00      	cmp	r3, #0
 800673c:	f300 80e1 	bgt.w	8006902 <_dtoa_r+0x632>
 8006740:	d10c      	bne.n	800675c <_dtoa_r+0x48c>
 8006742:	4b48      	ldr	r3, [pc, #288]	@ (8006864 <_dtoa_r+0x594>)
 8006744:	2200      	movs	r2, #0
 8006746:	ec51 0b17 	vmov	r0, r1, d7
 800674a:	f7f9 ff55 	bl	80005f8 <__aeabi_dmul>
 800674e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006752:	f7fa f9d7 	bl	8000b04 <__aeabi_dcmpge>
 8006756:	2800      	cmp	r0, #0
 8006758:	f000 8266 	beq.w	8006c28 <_dtoa_r+0x958>
 800675c:	2400      	movs	r4, #0
 800675e:	4625      	mov	r5, r4
 8006760:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006762:	4656      	mov	r6, sl
 8006764:	ea6f 0803 	mvn.w	r8, r3
 8006768:	2700      	movs	r7, #0
 800676a:	4621      	mov	r1, r4
 800676c:	4648      	mov	r0, r9
 800676e:	f000 fe79 	bl	8007464 <_Bfree>
 8006772:	2d00      	cmp	r5, #0
 8006774:	f000 80bd 	beq.w	80068f2 <_dtoa_r+0x622>
 8006778:	b12f      	cbz	r7, 8006786 <_dtoa_r+0x4b6>
 800677a:	42af      	cmp	r7, r5
 800677c:	d003      	beq.n	8006786 <_dtoa_r+0x4b6>
 800677e:	4639      	mov	r1, r7
 8006780:	4648      	mov	r0, r9
 8006782:	f000 fe6f 	bl	8007464 <_Bfree>
 8006786:	4629      	mov	r1, r5
 8006788:	4648      	mov	r0, r9
 800678a:	f000 fe6b 	bl	8007464 <_Bfree>
 800678e:	e0b0      	b.n	80068f2 <_dtoa_r+0x622>
 8006790:	07e2      	lsls	r2, r4, #31
 8006792:	d505      	bpl.n	80067a0 <_dtoa_r+0x4d0>
 8006794:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006798:	f7f9 ff2e 	bl	80005f8 <__aeabi_dmul>
 800679c:	3601      	adds	r6, #1
 800679e:	2301      	movs	r3, #1
 80067a0:	1064      	asrs	r4, r4, #1
 80067a2:	3508      	adds	r5, #8
 80067a4:	e762      	b.n	800666c <_dtoa_r+0x39c>
 80067a6:	2602      	movs	r6, #2
 80067a8:	e765      	b.n	8006676 <_dtoa_r+0x3a6>
 80067aa:	9c03      	ldr	r4, [sp, #12]
 80067ac:	46b8      	mov	r8, r7
 80067ae:	e784      	b.n	80066ba <_dtoa_r+0x3ea>
 80067b0:	4b27      	ldr	r3, [pc, #156]	@ (8006850 <_dtoa_r+0x580>)
 80067b2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80067b4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80067b8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80067bc:	4454      	add	r4, sl
 80067be:	2900      	cmp	r1, #0
 80067c0:	d054      	beq.n	800686c <_dtoa_r+0x59c>
 80067c2:	4929      	ldr	r1, [pc, #164]	@ (8006868 <_dtoa_r+0x598>)
 80067c4:	2000      	movs	r0, #0
 80067c6:	f7fa f841 	bl	800084c <__aeabi_ddiv>
 80067ca:	4633      	mov	r3, r6
 80067cc:	462a      	mov	r2, r5
 80067ce:	f7f9 fd5b 	bl	8000288 <__aeabi_dsub>
 80067d2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80067d6:	4656      	mov	r6, sl
 80067d8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067dc:	f7fa f9bc 	bl	8000b58 <__aeabi_d2iz>
 80067e0:	4605      	mov	r5, r0
 80067e2:	f7f9 fe9f 	bl	8000524 <__aeabi_i2d>
 80067e6:	4602      	mov	r2, r0
 80067e8:	460b      	mov	r3, r1
 80067ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80067ee:	f7f9 fd4b 	bl	8000288 <__aeabi_dsub>
 80067f2:	3530      	adds	r5, #48	@ 0x30
 80067f4:	4602      	mov	r2, r0
 80067f6:	460b      	mov	r3, r1
 80067f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80067fc:	f806 5b01 	strb.w	r5, [r6], #1
 8006800:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006804:	f7fa f96a 	bl	8000adc <__aeabi_dcmplt>
 8006808:	2800      	cmp	r0, #0
 800680a:	d172      	bne.n	80068f2 <_dtoa_r+0x622>
 800680c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006810:	4911      	ldr	r1, [pc, #68]	@ (8006858 <_dtoa_r+0x588>)
 8006812:	2000      	movs	r0, #0
 8006814:	f7f9 fd38 	bl	8000288 <__aeabi_dsub>
 8006818:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800681c:	f7fa f95e 	bl	8000adc <__aeabi_dcmplt>
 8006820:	2800      	cmp	r0, #0
 8006822:	f040 80b4 	bne.w	800698e <_dtoa_r+0x6be>
 8006826:	42a6      	cmp	r6, r4
 8006828:	f43f af70 	beq.w	800670c <_dtoa_r+0x43c>
 800682c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006830:	4b0a      	ldr	r3, [pc, #40]	@ (800685c <_dtoa_r+0x58c>)
 8006832:	2200      	movs	r2, #0
 8006834:	f7f9 fee0 	bl	80005f8 <__aeabi_dmul>
 8006838:	4b08      	ldr	r3, [pc, #32]	@ (800685c <_dtoa_r+0x58c>)
 800683a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800683e:	2200      	movs	r2, #0
 8006840:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006844:	f7f9 fed8 	bl	80005f8 <__aeabi_dmul>
 8006848:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800684c:	e7c4      	b.n	80067d8 <_dtoa_r+0x508>
 800684e:	bf00      	nop
 8006850:	08008588 	.word	0x08008588
 8006854:	08008560 	.word	0x08008560
 8006858:	3ff00000 	.word	0x3ff00000
 800685c:	40240000 	.word	0x40240000
 8006860:	401c0000 	.word	0x401c0000
 8006864:	40140000 	.word	0x40140000
 8006868:	3fe00000 	.word	0x3fe00000
 800686c:	4631      	mov	r1, r6
 800686e:	4628      	mov	r0, r5
 8006870:	f7f9 fec2 	bl	80005f8 <__aeabi_dmul>
 8006874:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006878:	9413      	str	r4, [sp, #76]	@ 0x4c
 800687a:	4656      	mov	r6, sl
 800687c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006880:	f7fa f96a 	bl	8000b58 <__aeabi_d2iz>
 8006884:	4605      	mov	r5, r0
 8006886:	f7f9 fe4d 	bl	8000524 <__aeabi_i2d>
 800688a:	4602      	mov	r2, r0
 800688c:	460b      	mov	r3, r1
 800688e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006892:	f7f9 fcf9 	bl	8000288 <__aeabi_dsub>
 8006896:	3530      	adds	r5, #48	@ 0x30
 8006898:	f806 5b01 	strb.w	r5, [r6], #1
 800689c:	4602      	mov	r2, r0
 800689e:	460b      	mov	r3, r1
 80068a0:	42a6      	cmp	r6, r4
 80068a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80068a6:	f04f 0200 	mov.w	r2, #0
 80068aa:	d124      	bne.n	80068f6 <_dtoa_r+0x626>
 80068ac:	4baf      	ldr	r3, [pc, #700]	@ (8006b6c <_dtoa_r+0x89c>)
 80068ae:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80068b2:	f7f9 fceb 	bl	800028c <__adddf3>
 80068b6:	4602      	mov	r2, r0
 80068b8:	460b      	mov	r3, r1
 80068ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068be:	f7fa f92b 	bl	8000b18 <__aeabi_dcmpgt>
 80068c2:	2800      	cmp	r0, #0
 80068c4:	d163      	bne.n	800698e <_dtoa_r+0x6be>
 80068c6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80068ca:	49a8      	ldr	r1, [pc, #672]	@ (8006b6c <_dtoa_r+0x89c>)
 80068cc:	2000      	movs	r0, #0
 80068ce:	f7f9 fcdb 	bl	8000288 <__aeabi_dsub>
 80068d2:	4602      	mov	r2, r0
 80068d4:	460b      	mov	r3, r1
 80068d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80068da:	f7fa f8ff 	bl	8000adc <__aeabi_dcmplt>
 80068de:	2800      	cmp	r0, #0
 80068e0:	f43f af14 	beq.w	800670c <_dtoa_r+0x43c>
 80068e4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 80068e6:	1e73      	subs	r3, r6, #1
 80068e8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80068ea:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80068ee:	2b30      	cmp	r3, #48	@ 0x30
 80068f0:	d0f8      	beq.n	80068e4 <_dtoa_r+0x614>
 80068f2:	4647      	mov	r7, r8
 80068f4:	e03b      	b.n	800696e <_dtoa_r+0x69e>
 80068f6:	4b9e      	ldr	r3, [pc, #632]	@ (8006b70 <_dtoa_r+0x8a0>)
 80068f8:	f7f9 fe7e 	bl	80005f8 <__aeabi_dmul>
 80068fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006900:	e7bc      	b.n	800687c <_dtoa_r+0x5ac>
 8006902:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006906:	4656      	mov	r6, sl
 8006908:	e9dd 2300 	ldrd	r2, r3, [sp]
 800690c:	4620      	mov	r0, r4
 800690e:	4629      	mov	r1, r5
 8006910:	f7f9 ff9c 	bl	800084c <__aeabi_ddiv>
 8006914:	f7fa f920 	bl	8000b58 <__aeabi_d2iz>
 8006918:	4680      	mov	r8, r0
 800691a:	f7f9 fe03 	bl	8000524 <__aeabi_i2d>
 800691e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006922:	f7f9 fe69 	bl	80005f8 <__aeabi_dmul>
 8006926:	4602      	mov	r2, r0
 8006928:	460b      	mov	r3, r1
 800692a:	4620      	mov	r0, r4
 800692c:	4629      	mov	r1, r5
 800692e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006932:	f7f9 fca9 	bl	8000288 <__aeabi_dsub>
 8006936:	f806 4b01 	strb.w	r4, [r6], #1
 800693a:	9d03      	ldr	r5, [sp, #12]
 800693c:	eba6 040a 	sub.w	r4, r6, sl
 8006940:	42a5      	cmp	r5, r4
 8006942:	4602      	mov	r2, r0
 8006944:	460b      	mov	r3, r1
 8006946:	d133      	bne.n	80069b0 <_dtoa_r+0x6e0>
 8006948:	f7f9 fca0 	bl	800028c <__adddf3>
 800694c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006950:	4604      	mov	r4, r0
 8006952:	460d      	mov	r5, r1
 8006954:	f7fa f8e0 	bl	8000b18 <__aeabi_dcmpgt>
 8006958:	b9c0      	cbnz	r0, 800698c <_dtoa_r+0x6bc>
 800695a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800695e:	4620      	mov	r0, r4
 8006960:	4629      	mov	r1, r5
 8006962:	f7fa f8b1 	bl	8000ac8 <__aeabi_dcmpeq>
 8006966:	b110      	cbz	r0, 800696e <_dtoa_r+0x69e>
 8006968:	f018 0f01 	tst.w	r8, #1
 800696c:	d10e      	bne.n	800698c <_dtoa_r+0x6bc>
 800696e:	9902      	ldr	r1, [sp, #8]
 8006970:	4648      	mov	r0, r9
 8006972:	f000 fd77 	bl	8007464 <_Bfree>
 8006976:	2300      	movs	r3, #0
 8006978:	7033      	strb	r3, [r6, #0]
 800697a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800697c:	3701      	adds	r7, #1
 800697e:	601f      	str	r7, [r3, #0]
 8006980:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006982:	2b00      	cmp	r3, #0
 8006984:	f000 824b 	beq.w	8006e1e <_dtoa_r+0xb4e>
 8006988:	601e      	str	r6, [r3, #0]
 800698a:	e248      	b.n	8006e1e <_dtoa_r+0xb4e>
 800698c:	46b8      	mov	r8, r7
 800698e:	4633      	mov	r3, r6
 8006990:	461e      	mov	r6, r3
 8006992:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006996:	2a39      	cmp	r2, #57	@ 0x39
 8006998:	d106      	bne.n	80069a8 <_dtoa_r+0x6d8>
 800699a:	459a      	cmp	sl, r3
 800699c:	d1f8      	bne.n	8006990 <_dtoa_r+0x6c0>
 800699e:	2230      	movs	r2, #48	@ 0x30
 80069a0:	f108 0801 	add.w	r8, r8, #1
 80069a4:	f88a 2000 	strb.w	r2, [sl]
 80069a8:	781a      	ldrb	r2, [r3, #0]
 80069aa:	3201      	adds	r2, #1
 80069ac:	701a      	strb	r2, [r3, #0]
 80069ae:	e7a0      	b.n	80068f2 <_dtoa_r+0x622>
 80069b0:	4b6f      	ldr	r3, [pc, #444]	@ (8006b70 <_dtoa_r+0x8a0>)
 80069b2:	2200      	movs	r2, #0
 80069b4:	f7f9 fe20 	bl	80005f8 <__aeabi_dmul>
 80069b8:	2200      	movs	r2, #0
 80069ba:	2300      	movs	r3, #0
 80069bc:	4604      	mov	r4, r0
 80069be:	460d      	mov	r5, r1
 80069c0:	f7fa f882 	bl	8000ac8 <__aeabi_dcmpeq>
 80069c4:	2800      	cmp	r0, #0
 80069c6:	d09f      	beq.n	8006908 <_dtoa_r+0x638>
 80069c8:	e7d1      	b.n	800696e <_dtoa_r+0x69e>
 80069ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80069cc:	2a00      	cmp	r2, #0
 80069ce:	f000 80ea 	beq.w	8006ba6 <_dtoa_r+0x8d6>
 80069d2:	9a07      	ldr	r2, [sp, #28]
 80069d4:	2a01      	cmp	r2, #1
 80069d6:	f300 80cd 	bgt.w	8006b74 <_dtoa_r+0x8a4>
 80069da:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80069dc:	2a00      	cmp	r2, #0
 80069de:	f000 80c1 	beq.w	8006b64 <_dtoa_r+0x894>
 80069e2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80069e6:	9c08      	ldr	r4, [sp, #32]
 80069e8:	9e00      	ldr	r6, [sp, #0]
 80069ea:	9a00      	ldr	r2, [sp, #0]
 80069ec:	441a      	add	r2, r3
 80069ee:	9200      	str	r2, [sp, #0]
 80069f0:	9a06      	ldr	r2, [sp, #24]
 80069f2:	2101      	movs	r1, #1
 80069f4:	441a      	add	r2, r3
 80069f6:	4648      	mov	r0, r9
 80069f8:	9206      	str	r2, [sp, #24]
 80069fa:	f000 fde7 	bl	80075cc <__i2b>
 80069fe:	4605      	mov	r5, r0
 8006a00:	b166      	cbz	r6, 8006a1c <_dtoa_r+0x74c>
 8006a02:	9b06      	ldr	r3, [sp, #24]
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	dd09      	ble.n	8006a1c <_dtoa_r+0x74c>
 8006a08:	42b3      	cmp	r3, r6
 8006a0a:	9a00      	ldr	r2, [sp, #0]
 8006a0c:	bfa8      	it	ge
 8006a0e:	4633      	movge	r3, r6
 8006a10:	1ad2      	subs	r2, r2, r3
 8006a12:	9200      	str	r2, [sp, #0]
 8006a14:	9a06      	ldr	r2, [sp, #24]
 8006a16:	1af6      	subs	r6, r6, r3
 8006a18:	1ad3      	subs	r3, r2, r3
 8006a1a:	9306      	str	r3, [sp, #24]
 8006a1c:	9b08      	ldr	r3, [sp, #32]
 8006a1e:	b30b      	cbz	r3, 8006a64 <_dtoa_r+0x794>
 8006a20:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f000 80c6 	beq.w	8006bb4 <_dtoa_r+0x8e4>
 8006a28:	2c00      	cmp	r4, #0
 8006a2a:	f000 80c0 	beq.w	8006bae <_dtoa_r+0x8de>
 8006a2e:	4629      	mov	r1, r5
 8006a30:	4622      	mov	r2, r4
 8006a32:	4648      	mov	r0, r9
 8006a34:	f000 fe82 	bl	800773c <__pow5mult>
 8006a38:	9a02      	ldr	r2, [sp, #8]
 8006a3a:	4601      	mov	r1, r0
 8006a3c:	4605      	mov	r5, r0
 8006a3e:	4648      	mov	r0, r9
 8006a40:	f000 fdda 	bl	80075f8 <__multiply>
 8006a44:	9902      	ldr	r1, [sp, #8]
 8006a46:	4680      	mov	r8, r0
 8006a48:	4648      	mov	r0, r9
 8006a4a:	f000 fd0b 	bl	8007464 <_Bfree>
 8006a4e:	9b08      	ldr	r3, [sp, #32]
 8006a50:	1b1b      	subs	r3, r3, r4
 8006a52:	9308      	str	r3, [sp, #32]
 8006a54:	f000 80b1 	beq.w	8006bba <_dtoa_r+0x8ea>
 8006a58:	9a08      	ldr	r2, [sp, #32]
 8006a5a:	4641      	mov	r1, r8
 8006a5c:	4648      	mov	r0, r9
 8006a5e:	f000 fe6d 	bl	800773c <__pow5mult>
 8006a62:	9002      	str	r0, [sp, #8]
 8006a64:	2101      	movs	r1, #1
 8006a66:	4648      	mov	r0, r9
 8006a68:	f000 fdb0 	bl	80075cc <__i2b>
 8006a6c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006a6e:	4604      	mov	r4, r0
 8006a70:	2b00      	cmp	r3, #0
 8006a72:	f000 81d8 	beq.w	8006e26 <_dtoa_r+0xb56>
 8006a76:	461a      	mov	r2, r3
 8006a78:	4601      	mov	r1, r0
 8006a7a:	4648      	mov	r0, r9
 8006a7c:	f000 fe5e 	bl	800773c <__pow5mult>
 8006a80:	9b07      	ldr	r3, [sp, #28]
 8006a82:	2b01      	cmp	r3, #1
 8006a84:	4604      	mov	r4, r0
 8006a86:	f300 809f 	bgt.w	8006bc8 <_dtoa_r+0x8f8>
 8006a8a:	9b04      	ldr	r3, [sp, #16]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	f040 8097 	bne.w	8006bc0 <_dtoa_r+0x8f0>
 8006a92:	9b05      	ldr	r3, [sp, #20]
 8006a94:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006a98:	2b00      	cmp	r3, #0
 8006a9a:	f040 8093 	bne.w	8006bc4 <_dtoa_r+0x8f4>
 8006a9e:	9b05      	ldr	r3, [sp, #20]
 8006aa0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006aa4:	0d1b      	lsrs	r3, r3, #20
 8006aa6:	051b      	lsls	r3, r3, #20
 8006aa8:	b133      	cbz	r3, 8006ab8 <_dtoa_r+0x7e8>
 8006aaa:	9b00      	ldr	r3, [sp, #0]
 8006aac:	3301      	adds	r3, #1
 8006aae:	9300      	str	r3, [sp, #0]
 8006ab0:	9b06      	ldr	r3, [sp, #24]
 8006ab2:	3301      	adds	r3, #1
 8006ab4:	9306      	str	r3, [sp, #24]
 8006ab6:	2301      	movs	r3, #1
 8006ab8:	9308      	str	r3, [sp, #32]
 8006aba:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	f000 81b8 	beq.w	8006e32 <_dtoa_r+0xb62>
 8006ac2:	6923      	ldr	r3, [r4, #16]
 8006ac4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ac8:	6918      	ldr	r0, [r3, #16]
 8006aca:	f000 fd33 	bl	8007534 <__hi0bits>
 8006ace:	f1c0 0020 	rsb	r0, r0, #32
 8006ad2:	9b06      	ldr	r3, [sp, #24]
 8006ad4:	4418      	add	r0, r3
 8006ad6:	f010 001f 	ands.w	r0, r0, #31
 8006ada:	f000 8082 	beq.w	8006be2 <_dtoa_r+0x912>
 8006ade:	f1c0 0320 	rsb	r3, r0, #32
 8006ae2:	2b04      	cmp	r3, #4
 8006ae4:	dd73      	ble.n	8006bce <_dtoa_r+0x8fe>
 8006ae6:	9b00      	ldr	r3, [sp, #0]
 8006ae8:	f1c0 001c 	rsb	r0, r0, #28
 8006aec:	4403      	add	r3, r0
 8006aee:	9300      	str	r3, [sp, #0]
 8006af0:	9b06      	ldr	r3, [sp, #24]
 8006af2:	4403      	add	r3, r0
 8006af4:	4406      	add	r6, r0
 8006af6:	9306      	str	r3, [sp, #24]
 8006af8:	9b00      	ldr	r3, [sp, #0]
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	dd05      	ble.n	8006b0a <_dtoa_r+0x83a>
 8006afe:	9902      	ldr	r1, [sp, #8]
 8006b00:	461a      	mov	r2, r3
 8006b02:	4648      	mov	r0, r9
 8006b04:	f000 fe74 	bl	80077f0 <__lshift>
 8006b08:	9002      	str	r0, [sp, #8]
 8006b0a:	9b06      	ldr	r3, [sp, #24]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	dd05      	ble.n	8006b1c <_dtoa_r+0x84c>
 8006b10:	4621      	mov	r1, r4
 8006b12:	461a      	mov	r2, r3
 8006b14:	4648      	mov	r0, r9
 8006b16:	f000 fe6b 	bl	80077f0 <__lshift>
 8006b1a:	4604      	mov	r4, r0
 8006b1c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d061      	beq.n	8006be6 <_dtoa_r+0x916>
 8006b22:	9802      	ldr	r0, [sp, #8]
 8006b24:	4621      	mov	r1, r4
 8006b26:	f000 fecf 	bl	80078c8 <__mcmp>
 8006b2a:	2800      	cmp	r0, #0
 8006b2c:	da5b      	bge.n	8006be6 <_dtoa_r+0x916>
 8006b2e:	2300      	movs	r3, #0
 8006b30:	9902      	ldr	r1, [sp, #8]
 8006b32:	220a      	movs	r2, #10
 8006b34:	4648      	mov	r0, r9
 8006b36:	f000 fcb7 	bl	80074a8 <__multadd>
 8006b3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b3c:	9002      	str	r0, [sp, #8]
 8006b3e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	f000 8177 	beq.w	8006e36 <_dtoa_r+0xb66>
 8006b48:	4629      	mov	r1, r5
 8006b4a:	2300      	movs	r3, #0
 8006b4c:	220a      	movs	r2, #10
 8006b4e:	4648      	mov	r0, r9
 8006b50:	f000 fcaa 	bl	80074a8 <__multadd>
 8006b54:	f1bb 0f00 	cmp.w	fp, #0
 8006b58:	4605      	mov	r5, r0
 8006b5a:	dc6f      	bgt.n	8006c3c <_dtoa_r+0x96c>
 8006b5c:	9b07      	ldr	r3, [sp, #28]
 8006b5e:	2b02      	cmp	r3, #2
 8006b60:	dc49      	bgt.n	8006bf6 <_dtoa_r+0x926>
 8006b62:	e06b      	b.n	8006c3c <_dtoa_r+0x96c>
 8006b64:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006b66:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006b6a:	e73c      	b.n	80069e6 <_dtoa_r+0x716>
 8006b6c:	3fe00000 	.word	0x3fe00000
 8006b70:	40240000 	.word	0x40240000
 8006b74:	9b03      	ldr	r3, [sp, #12]
 8006b76:	1e5c      	subs	r4, r3, #1
 8006b78:	9b08      	ldr	r3, [sp, #32]
 8006b7a:	42a3      	cmp	r3, r4
 8006b7c:	db09      	blt.n	8006b92 <_dtoa_r+0x8c2>
 8006b7e:	1b1c      	subs	r4, r3, r4
 8006b80:	9b03      	ldr	r3, [sp, #12]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	f6bf af30 	bge.w	80069e8 <_dtoa_r+0x718>
 8006b88:	9b00      	ldr	r3, [sp, #0]
 8006b8a:	9a03      	ldr	r2, [sp, #12]
 8006b8c:	1a9e      	subs	r6, r3, r2
 8006b8e:	2300      	movs	r3, #0
 8006b90:	e72b      	b.n	80069ea <_dtoa_r+0x71a>
 8006b92:	9b08      	ldr	r3, [sp, #32]
 8006b94:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006b96:	9408      	str	r4, [sp, #32]
 8006b98:	1ae3      	subs	r3, r4, r3
 8006b9a:	441a      	add	r2, r3
 8006b9c:	9e00      	ldr	r6, [sp, #0]
 8006b9e:	9b03      	ldr	r3, [sp, #12]
 8006ba0:	920d      	str	r2, [sp, #52]	@ 0x34
 8006ba2:	2400      	movs	r4, #0
 8006ba4:	e721      	b.n	80069ea <_dtoa_r+0x71a>
 8006ba6:	9c08      	ldr	r4, [sp, #32]
 8006ba8:	9e00      	ldr	r6, [sp, #0]
 8006baa:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006bac:	e728      	b.n	8006a00 <_dtoa_r+0x730>
 8006bae:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8006bb2:	e751      	b.n	8006a58 <_dtoa_r+0x788>
 8006bb4:	9a08      	ldr	r2, [sp, #32]
 8006bb6:	9902      	ldr	r1, [sp, #8]
 8006bb8:	e750      	b.n	8006a5c <_dtoa_r+0x78c>
 8006bba:	f8cd 8008 	str.w	r8, [sp, #8]
 8006bbe:	e751      	b.n	8006a64 <_dtoa_r+0x794>
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	e779      	b.n	8006ab8 <_dtoa_r+0x7e8>
 8006bc4:	9b04      	ldr	r3, [sp, #16]
 8006bc6:	e777      	b.n	8006ab8 <_dtoa_r+0x7e8>
 8006bc8:	2300      	movs	r3, #0
 8006bca:	9308      	str	r3, [sp, #32]
 8006bcc:	e779      	b.n	8006ac2 <_dtoa_r+0x7f2>
 8006bce:	d093      	beq.n	8006af8 <_dtoa_r+0x828>
 8006bd0:	9a00      	ldr	r2, [sp, #0]
 8006bd2:	331c      	adds	r3, #28
 8006bd4:	441a      	add	r2, r3
 8006bd6:	9200      	str	r2, [sp, #0]
 8006bd8:	9a06      	ldr	r2, [sp, #24]
 8006bda:	441a      	add	r2, r3
 8006bdc:	441e      	add	r6, r3
 8006bde:	9206      	str	r2, [sp, #24]
 8006be0:	e78a      	b.n	8006af8 <_dtoa_r+0x828>
 8006be2:	4603      	mov	r3, r0
 8006be4:	e7f4      	b.n	8006bd0 <_dtoa_r+0x900>
 8006be6:	9b03      	ldr	r3, [sp, #12]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	46b8      	mov	r8, r7
 8006bec:	dc20      	bgt.n	8006c30 <_dtoa_r+0x960>
 8006bee:	469b      	mov	fp, r3
 8006bf0:	9b07      	ldr	r3, [sp, #28]
 8006bf2:	2b02      	cmp	r3, #2
 8006bf4:	dd1e      	ble.n	8006c34 <_dtoa_r+0x964>
 8006bf6:	f1bb 0f00 	cmp.w	fp, #0
 8006bfa:	f47f adb1 	bne.w	8006760 <_dtoa_r+0x490>
 8006bfe:	4621      	mov	r1, r4
 8006c00:	465b      	mov	r3, fp
 8006c02:	2205      	movs	r2, #5
 8006c04:	4648      	mov	r0, r9
 8006c06:	f000 fc4f 	bl	80074a8 <__multadd>
 8006c0a:	4601      	mov	r1, r0
 8006c0c:	4604      	mov	r4, r0
 8006c0e:	9802      	ldr	r0, [sp, #8]
 8006c10:	f000 fe5a 	bl	80078c8 <__mcmp>
 8006c14:	2800      	cmp	r0, #0
 8006c16:	f77f ada3 	ble.w	8006760 <_dtoa_r+0x490>
 8006c1a:	4656      	mov	r6, sl
 8006c1c:	2331      	movs	r3, #49	@ 0x31
 8006c1e:	f806 3b01 	strb.w	r3, [r6], #1
 8006c22:	f108 0801 	add.w	r8, r8, #1
 8006c26:	e59f      	b.n	8006768 <_dtoa_r+0x498>
 8006c28:	9c03      	ldr	r4, [sp, #12]
 8006c2a:	46b8      	mov	r8, r7
 8006c2c:	4625      	mov	r5, r4
 8006c2e:	e7f4      	b.n	8006c1a <_dtoa_r+0x94a>
 8006c30:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8006c34:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	f000 8101 	beq.w	8006e3e <_dtoa_r+0xb6e>
 8006c3c:	2e00      	cmp	r6, #0
 8006c3e:	dd05      	ble.n	8006c4c <_dtoa_r+0x97c>
 8006c40:	4629      	mov	r1, r5
 8006c42:	4632      	mov	r2, r6
 8006c44:	4648      	mov	r0, r9
 8006c46:	f000 fdd3 	bl	80077f0 <__lshift>
 8006c4a:	4605      	mov	r5, r0
 8006c4c:	9b08      	ldr	r3, [sp, #32]
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d05c      	beq.n	8006d0c <_dtoa_r+0xa3c>
 8006c52:	6869      	ldr	r1, [r5, #4]
 8006c54:	4648      	mov	r0, r9
 8006c56:	f000 fbc5 	bl	80073e4 <_Balloc>
 8006c5a:	4606      	mov	r6, r0
 8006c5c:	b928      	cbnz	r0, 8006c6a <_dtoa_r+0x99a>
 8006c5e:	4b82      	ldr	r3, [pc, #520]	@ (8006e68 <_dtoa_r+0xb98>)
 8006c60:	4602      	mov	r2, r0
 8006c62:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8006c66:	f7ff bb4a 	b.w	80062fe <_dtoa_r+0x2e>
 8006c6a:	692a      	ldr	r2, [r5, #16]
 8006c6c:	3202      	adds	r2, #2
 8006c6e:	0092      	lsls	r2, r2, #2
 8006c70:	f105 010c 	add.w	r1, r5, #12
 8006c74:	300c      	adds	r0, #12
 8006c76:	f001 f811 	bl	8007c9c <memcpy>
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	4631      	mov	r1, r6
 8006c7e:	4648      	mov	r0, r9
 8006c80:	f000 fdb6 	bl	80077f0 <__lshift>
 8006c84:	f10a 0301 	add.w	r3, sl, #1
 8006c88:	9300      	str	r3, [sp, #0]
 8006c8a:	eb0a 030b 	add.w	r3, sl, fp
 8006c8e:	9308      	str	r3, [sp, #32]
 8006c90:	9b04      	ldr	r3, [sp, #16]
 8006c92:	f003 0301 	and.w	r3, r3, #1
 8006c96:	462f      	mov	r7, r5
 8006c98:	9306      	str	r3, [sp, #24]
 8006c9a:	4605      	mov	r5, r0
 8006c9c:	9b00      	ldr	r3, [sp, #0]
 8006c9e:	9802      	ldr	r0, [sp, #8]
 8006ca0:	4621      	mov	r1, r4
 8006ca2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 8006ca6:	f7ff fa89 	bl	80061bc <quorem>
 8006caa:	4603      	mov	r3, r0
 8006cac:	3330      	adds	r3, #48	@ 0x30
 8006cae:	9003      	str	r0, [sp, #12]
 8006cb0:	4639      	mov	r1, r7
 8006cb2:	9802      	ldr	r0, [sp, #8]
 8006cb4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006cb6:	f000 fe07 	bl	80078c8 <__mcmp>
 8006cba:	462a      	mov	r2, r5
 8006cbc:	9004      	str	r0, [sp, #16]
 8006cbe:	4621      	mov	r1, r4
 8006cc0:	4648      	mov	r0, r9
 8006cc2:	f000 fe1d 	bl	8007900 <__mdiff>
 8006cc6:	68c2      	ldr	r2, [r0, #12]
 8006cc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cca:	4606      	mov	r6, r0
 8006ccc:	bb02      	cbnz	r2, 8006d10 <_dtoa_r+0xa40>
 8006cce:	4601      	mov	r1, r0
 8006cd0:	9802      	ldr	r0, [sp, #8]
 8006cd2:	f000 fdf9 	bl	80078c8 <__mcmp>
 8006cd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cd8:	4602      	mov	r2, r0
 8006cda:	4631      	mov	r1, r6
 8006cdc:	4648      	mov	r0, r9
 8006cde:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ce0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ce2:	f000 fbbf 	bl	8007464 <_Bfree>
 8006ce6:	9b07      	ldr	r3, [sp, #28]
 8006ce8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006cea:	9e00      	ldr	r6, [sp, #0]
 8006cec:	ea42 0103 	orr.w	r1, r2, r3
 8006cf0:	9b06      	ldr	r3, [sp, #24]
 8006cf2:	4319      	orrs	r1, r3
 8006cf4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006cf6:	d10d      	bne.n	8006d14 <_dtoa_r+0xa44>
 8006cf8:	2b39      	cmp	r3, #57	@ 0x39
 8006cfa:	d027      	beq.n	8006d4c <_dtoa_r+0xa7c>
 8006cfc:	9a04      	ldr	r2, [sp, #16]
 8006cfe:	2a00      	cmp	r2, #0
 8006d00:	dd01      	ble.n	8006d06 <_dtoa_r+0xa36>
 8006d02:	9b03      	ldr	r3, [sp, #12]
 8006d04:	3331      	adds	r3, #49	@ 0x31
 8006d06:	f88b 3000 	strb.w	r3, [fp]
 8006d0a:	e52e      	b.n	800676a <_dtoa_r+0x49a>
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	e7b9      	b.n	8006c84 <_dtoa_r+0x9b4>
 8006d10:	2201      	movs	r2, #1
 8006d12:	e7e2      	b.n	8006cda <_dtoa_r+0xa0a>
 8006d14:	9904      	ldr	r1, [sp, #16]
 8006d16:	2900      	cmp	r1, #0
 8006d18:	db04      	blt.n	8006d24 <_dtoa_r+0xa54>
 8006d1a:	9807      	ldr	r0, [sp, #28]
 8006d1c:	4301      	orrs	r1, r0
 8006d1e:	9806      	ldr	r0, [sp, #24]
 8006d20:	4301      	orrs	r1, r0
 8006d22:	d120      	bne.n	8006d66 <_dtoa_r+0xa96>
 8006d24:	2a00      	cmp	r2, #0
 8006d26:	ddee      	ble.n	8006d06 <_dtoa_r+0xa36>
 8006d28:	9902      	ldr	r1, [sp, #8]
 8006d2a:	9300      	str	r3, [sp, #0]
 8006d2c:	2201      	movs	r2, #1
 8006d2e:	4648      	mov	r0, r9
 8006d30:	f000 fd5e 	bl	80077f0 <__lshift>
 8006d34:	4621      	mov	r1, r4
 8006d36:	9002      	str	r0, [sp, #8]
 8006d38:	f000 fdc6 	bl	80078c8 <__mcmp>
 8006d3c:	2800      	cmp	r0, #0
 8006d3e:	9b00      	ldr	r3, [sp, #0]
 8006d40:	dc02      	bgt.n	8006d48 <_dtoa_r+0xa78>
 8006d42:	d1e0      	bne.n	8006d06 <_dtoa_r+0xa36>
 8006d44:	07da      	lsls	r2, r3, #31
 8006d46:	d5de      	bpl.n	8006d06 <_dtoa_r+0xa36>
 8006d48:	2b39      	cmp	r3, #57	@ 0x39
 8006d4a:	d1da      	bne.n	8006d02 <_dtoa_r+0xa32>
 8006d4c:	2339      	movs	r3, #57	@ 0x39
 8006d4e:	f88b 3000 	strb.w	r3, [fp]
 8006d52:	4633      	mov	r3, r6
 8006d54:	461e      	mov	r6, r3
 8006d56:	3b01      	subs	r3, #1
 8006d58:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006d5c:	2a39      	cmp	r2, #57	@ 0x39
 8006d5e:	d04e      	beq.n	8006dfe <_dtoa_r+0xb2e>
 8006d60:	3201      	adds	r2, #1
 8006d62:	701a      	strb	r2, [r3, #0]
 8006d64:	e501      	b.n	800676a <_dtoa_r+0x49a>
 8006d66:	2a00      	cmp	r2, #0
 8006d68:	dd03      	ble.n	8006d72 <_dtoa_r+0xaa2>
 8006d6a:	2b39      	cmp	r3, #57	@ 0x39
 8006d6c:	d0ee      	beq.n	8006d4c <_dtoa_r+0xa7c>
 8006d6e:	3301      	adds	r3, #1
 8006d70:	e7c9      	b.n	8006d06 <_dtoa_r+0xa36>
 8006d72:	9a00      	ldr	r2, [sp, #0]
 8006d74:	9908      	ldr	r1, [sp, #32]
 8006d76:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006d7a:	428a      	cmp	r2, r1
 8006d7c:	d028      	beq.n	8006dd0 <_dtoa_r+0xb00>
 8006d7e:	9902      	ldr	r1, [sp, #8]
 8006d80:	2300      	movs	r3, #0
 8006d82:	220a      	movs	r2, #10
 8006d84:	4648      	mov	r0, r9
 8006d86:	f000 fb8f 	bl	80074a8 <__multadd>
 8006d8a:	42af      	cmp	r7, r5
 8006d8c:	9002      	str	r0, [sp, #8]
 8006d8e:	f04f 0300 	mov.w	r3, #0
 8006d92:	f04f 020a 	mov.w	r2, #10
 8006d96:	4639      	mov	r1, r7
 8006d98:	4648      	mov	r0, r9
 8006d9a:	d107      	bne.n	8006dac <_dtoa_r+0xadc>
 8006d9c:	f000 fb84 	bl	80074a8 <__multadd>
 8006da0:	4607      	mov	r7, r0
 8006da2:	4605      	mov	r5, r0
 8006da4:	9b00      	ldr	r3, [sp, #0]
 8006da6:	3301      	adds	r3, #1
 8006da8:	9300      	str	r3, [sp, #0]
 8006daa:	e777      	b.n	8006c9c <_dtoa_r+0x9cc>
 8006dac:	f000 fb7c 	bl	80074a8 <__multadd>
 8006db0:	4629      	mov	r1, r5
 8006db2:	4607      	mov	r7, r0
 8006db4:	2300      	movs	r3, #0
 8006db6:	220a      	movs	r2, #10
 8006db8:	4648      	mov	r0, r9
 8006dba:	f000 fb75 	bl	80074a8 <__multadd>
 8006dbe:	4605      	mov	r5, r0
 8006dc0:	e7f0      	b.n	8006da4 <_dtoa_r+0xad4>
 8006dc2:	f1bb 0f00 	cmp.w	fp, #0
 8006dc6:	bfcc      	ite	gt
 8006dc8:	465e      	movgt	r6, fp
 8006dca:	2601      	movle	r6, #1
 8006dcc:	4456      	add	r6, sl
 8006dce:	2700      	movs	r7, #0
 8006dd0:	9902      	ldr	r1, [sp, #8]
 8006dd2:	9300      	str	r3, [sp, #0]
 8006dd4:	2201      	movs	r2, #1
 8006dd6:	4648      	mov	r0, r9
 8006dd8:	f000 fd0a 	bl	80077f0 <__lshift>
 8006ddc:	4621      	mov	r1, r4
 8006dde:	9002      	str	r0, [sp, #8]
 8006de0:	f000 fd72 	bl	80078c8 <__mcmp>
 8006de4:	2800      	cmp	r0, #0
 8006de6:	dcb4      	bgt.n	8006d52 <_dtoa_r+0xa82>
 8006de8:	d102      	bne.n	8006df0 <_dtoa_r+0xb20>
 8006dea:	9b00      	ldr	r3, [sp, #0]
 8006dec:	07db      	lsls	r3, r3, #31
 8006dee:	d4b0      	bmi.n	8006d52 <_dtoa_r+0xa82>
 8006df0:	4633      	mov	r3, r6
 8006df2:	461e      	mov	r6, r3
 8006df4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006df8:	2a30      	cmp	r2, #48	@ 0x30
 8006dfa:	d0fa      	beq.n	8006df2 <_dtoa_r+0xb22>
 8006dfc:	e4b5      	b.n	800676a <_dtoa_r+0x49a>
 8006dfe:	459a      	cmp	sl, r3
 8006e00:	d1a8      	bne.n	8006d54 <_dtoa_r+0xa84>
 8006e02:	2331      	movs	r3, #49	@ 0x31
 8006e04:	f108 0801 	add.w	r8, r8, #1
 8006e08:	f88a 3000 	strb.w	r3, [sl]
 8006e0c:	e4ad      	b.n	800676a <_dtoa_r+0x49a>
 8006e0e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006e10:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006e6c <_dtoa_r+0xb9c>
 8006e14:	b11b      	cbz	r3, 8006e1e <_dtoa_r+0xb4e>
 8006e16:	f10a 0308 	add.w	r3, sl, #8
 8006e1a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006e1c:	6013      	str	r3, [r2, #0]
 8006e1e:	4650      	mov	r0, sl
 8006e20:	b017      	add	sp, #92	@ 0x5c
 8006e22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e26:	9b07      	ldr	r3, [sp, #28]
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	f77f ae2e 	ble.w	8006a8a <_dtoa_r+0x7ba>
 8006e2e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006e30:	9308      	str	r3, [sp, #32]
 8006e32:	2001      	movs	r0, #1
 8006e34:	e64d      	b.n	8006ad2 <_dtoa_r+0x802>
 8006e36:	f1bb 0f00 	cmp.w	fp, #0
 8006e3a:	f77f aed9 	ble.w	8006bf0 <_dtoa_r+0x920>
 8006e3e:	4656      	mov	r6, sl
 8006e40:	9802      	ldr	r0, [sp, #8]
 8006e42:	4621      	mov	r1, r4
 8006e44:	f7ff f9ba 	bl	80061bc <quorem>
 8006e48:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006e4c:	f806 3b01 	strb.w	r3, [r6], #1
 8006e50:	eba6 020a 	sub.w	r2, r6, sl
 8006e54:	4593      	cmp	fp, r2
 8006e56:	ddb4      	ble.n	8006dc2 <_dtoa_r+0xaf2>
 8006e58:	9902      	ldr	r1, [sp, #8]
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	220a      	movs	r2, #10
 8006e5e:	4648      	mov	r0, r9
 8006e60:	f000 fb22 	bl	80074a8 <__multadd>
 8006e64:	9002      	str	r0, [sp, #8]
 8006e66:	e7eb      	b.n	8006e40 <_dtoa_r+0xb70>
 8006e68:	08008490 	.word	0x08008490
 8006e6c:	08008414 	.word	0x08008414

08006e70 <__ssputs_r>:
 8006e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e74:	688e      	ldr	r6, [r1, #8]
 8006e76:	461f      	mov	r7, r3
 8006e78:	42be      	cmp	r6, r7
 8006e7a:	680b      	ldr	r3, [r1, #0]
 8006e7c:	4682      	mov	sl, r0
 8006e7e:	460c      	mov	r4, r1
 8006e80:	4690      	mov	r8, r2
 8006e82:	d82d      	bhi.n	8006ee0 <__ssputs_r+0x70>
 8006e84:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006e88:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006e8c:	d026      	beq.n	8006edc <__ssputs_r+0x6c>
 8006e8e:	6965      	ldr	r5, [r4, #20]
 8006e90:	6909      	ldr	r1, [r1, #16]
 8006e92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e96:	eba3 0901 	sub.w	r9, r3, r1
 8006e9a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e9e:	1c7b      	adds	r3, r7, #1
 8006ea0:	444b      	add	r3, r9
 8006ea2:	106d      	asrs	r5, r5, #1
 8006ea4:	429d      	cmp	r5, r3
 8006ea6:	bf38      	it	cc
 8006ea8:	461d      	movcc	r5, r3
 8006eaa:	0553      	lsls	r3, r2, #21
 8006eac:	d527      	bpl.n	8006efe <__ssputs_r+0x8e>
 8006eae:	4629      	mov	r1, r5
 8006eb0:	f000 f960 	bl	8007174 <_malloc_r>
 8006eb4:	4606      	mov	r6, r0
 8006eb6:	b360      	cbz	r0, 8006f12 <__ssputs_r+0xa2>
 8006eb8:	6921      	ldr	r1, [r4, #16]
 8006eba:	464a      	mov	r2, r9
 8006ebc:	f000 feee 	bl	8007c9c <memcpy>
 8006ec0:	89a3      	ldrh	r3, [r4, #12]
 8006ec2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006ec6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006eca:	81a3      	strh	r3, [r4, #12]
 8006ecc:	6126      	str	r6, [r4, #16]
 8006ece:	6165      	str	r5, [r4, #20]
 8006ed0:	444e      	add	r6, r9
 8006ed2:	eba5 0509 	sub.w	r5, r5, r9
 8006ed6:	6026      	str	r6, [r4, #0]
 8006ed8:	60a5      	str	r5, [r4, #8]
 8006eda:	463e      	mov	r6, r7
 8006edc:	42be      	cmp	r6, r7
 8006ede:	d900      	bls.n	8006ee2 <__ssputs_r+0x72>
 8006ee0:	463e      	mov	r6, r7
 8006ee2:	6820      	ldr	r0, [r4, #0]
 8006ee4:	4632      	mov	r2, r6
 8006ee6:	4641      	mov	r1, r8
 8006ee8:	f000 fe67 	bl	8007bba <memmove>
 8006eec:	68a3      	ldr	r3, [r4, #8]
 8006eee:	1b9b      	subs	r3, r3, r6
 8006ef0:	60a3      	str	r3, [r4, #8]
 8006ef2:	6823      	ldr	r3, [r4, #0]
 8006ef4:	4433      	add	r3, r6
 8006ef6:	6023      	str	r3, [r4, #0]
 8006ef8:	2000      	movs	r0, #0
 8006efa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006efe:	462a      	mov	r2, r5
 8006f00:	f000 fe2d 	bl	8007b5e <_realloc_r>
 8006f04:	4606      	mov	r6, r0
 8006f06:	2800      	cmp	r0, #0
 8006f08:	d1e0      	bne.n	8006ecc <__ssputs_r+0x5c>
 8006f0a:	6921      	ldr	r1, [r4, #16]
 8006f0c:	4650      	mov	r0, sl
 8006f0e:	f000 ff05 	bl	8007d1c <_free_r>
 8006f12:	230c      	movs	r3, #12
 8006f14:	f8ca 3000 	str.w	r3, [sl]
 8006f18:	89a3      	ldrh	r3, [r4, #12]
 8006f1a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006f1e:	81a3      	strh	r3, [r4, #12]
 8006f20:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f24:	e7e9      	b.n	8006efa <__ssputs_r+0x8a>
	...

08006f28 <_svfiprintf_r>:
 8006f28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f2c:	4698      	mov	r8, r3
 8006f2e:	898b      	ldrh	r3, [r1, #12]
 8006f30:	061b      	lsls	r3, r3, #24
 8006f32:	b09d      	sub	sp, #116	@ 0x74
 8006f34:	4607      	mov	r7, r0
 8006f36:	460d      	mov	r5, r1
 8006f38:	4614      	mov	r4, r2
 8006f3a:	d510      	bpl.n	8006f5e <_svfiprintf_r+0x36>
 8006f3c:	690b      	ldr	r3, [r1, #16]
 8006f3e:	b973      	cbnz	r3, 8006f5e <_svfiprintf_r+0x36>
 8006f40:	2140      	movs	r1, #64	@ 0x40
 8006f42:	f000 f917 	bl	8007174 <_malloc_r>
 8006f46:	6028      	str	r0, [r5, #0]
 8006f48:	6128      	str	r0, [r5, #16]
 8006f4a:	b930      	cbnz	r0, 8006f5a <_svfiprintf_r+0x32>
 8006f4c:	230c      	movs	r3, #12
 8006f4e:	603b      	str	r3, [r7, #0]
 8006f50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006f54:	b01d      	add	sp, #116	@ 0x74
 8006f56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f5a:	2340      	movs	r3, #64	@ 0x40
 8006f5c:	616b      	str	r3, [r5, #20]
 8006f5e:	2300      	movs	r3, #0
 8006f60:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f62:	2320      	movs	r3, #32
 8006f64:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006f68:	f8cd 800c 	str.w	r8, [sp, #12]
 8006f6c:	2330      	movs	r3, #48	@ 0x30
 8006f6e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800710c <_svfiprintf_r+0x1e4>
 8006f72:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006f76:	f04f 0901 	mov.w	r9, #1
 8006f7a:	4623      	mov	r3, r4
 8006f7c:	469a      	mov	sl, r3
 8006f7e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006f82:	b10a      	cbz	r2, 8006f88 <_svfiprintf_r+0x60>
 8006f84:	2a25      	cmp	r2, #37	@ 0x25
 8006f86:	d1f9      	bne.n	8006f7c <_svfiprintf_r+0x54>
 8006f88:	ebba 0b04 	subs.w	fp, sl, r4
 8006f8c:	d00b      	beq.n	8006fa6 <_svfiprintf_r+0x7e>
 8006f8e:	465b      	mov	r3, fp
 8006f90:	4622      	mov	r2, r4
 8006f92:	4629      	mov	r1, r5
 8006f94:	4638      	mov	r0, r7
 8006f96:	f7ff ff6b 	bl	8006e70 <__ssputs_r>
 8006f9a:	3001      	adds	r0, #1
 8006f9c:	f000 80a7 	beq.w	80070ee <_svfiprintf_r+0x1c6>
 8006fa0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fa2:	445a      	add	r2, fp
 8006fa4:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fa6:	f89a 3000 	ldrb.w	r3, [sl]
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f000 809f 	beq.w	80070ee <_svfiprintf_r+0x1c6>
 8006fb0:	2300      	movs	r3, #0
 8006fb2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8006fb6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006fba:	f10a 0a01 	add.w	sl, sl, #1
 8006fbe:	9304      	str	r3, [sp, #16]
 8006fc0:	9307      	str	r3, [sp, #28]
 8006fc2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006fc6:	931a      	str	r3, [sp, #104]	@ 0x68
 8006fc8:	4654      	mov	r4, sl
 8006fca:	2205      	movs	r2, #5
 8006fcc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fd0:	484e      	ldr	r0, [pc, #312]	@ (800710c <_svfiprintf_r+0x1e4>)
 8006fd2:	f7f9 f8fd 	bl	80001d0 <memchr>
 8006fd6:	9a04      	ldr	r2, [sp, #16]
 8006fd8:	b9d8      	cbnz	r0, 8007012 <_svfiprintf_r+0xea>
 8006fda:	06d0      	lsls	r0, r2, #27
 8006fdc:	bf44      	itt	mi
 8006fde:	2320      	movmi	r3, #32
 8006fe0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fe4:	0711      	lsls	r1, r2, #28
 8006fe6:	bf44      	itt	mi
 8006fe8:	232b      	movmi	r3, #43	@ 0x2b
 8006fea:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006fee:	f89a 3000 	ldrb.w	r3, [sl]
 8006ff2:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ff4:	d015      	beq.n	8007022 <_svfiprintf_r+0xfa>
 8006ff6:	9a07      	ldr	r2, [sp, #28]
 8006ff8:	4654      	mov	r4, sl
 8006ffa:	2000      	movs	r0, #0
 8006ffc:	f04f 0c0a 	mov.w	ip, #10
 8007000:	4621      	mov	r1, r4
 8007002:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007006:	3b30      	subs	r3, #48	@ 0x30
 8007008:	2b09      	cmp	r3, #9
 800700a:	d94b      	bls.n	80070a4 <_svfiprintf_r+0x17c>
 800700c:	b1b0      	cbz	r0, 800703c <_svfiprintf_r+0x114>
 800700e:	9207      	str	r2, [sp, #28]
 8007010:	e014      	b.n	800703c <_svfiprintf_r+0x114>
 8007012:	eba0 0308 	sub.w	r3, r0, r8
 8007016:	fa09 f303 	lsl.w	r3, r9, r3
 800701a:	4313      	orrs	r3, r2
 800701c:	9304      	str	r3, [sp, #16]
 800701e:	46a2      	mov	sl, r4
 8007020:	e7d2      	b.n	8006fc8 <_svfiprintf_r+0xa0>
 8007022:	9b03      	ldr	r3, [sp, #12]
 8007024:	1d19      	adds	r1, r3, #4
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	9103      	str	r1, [sp, #12]
 800702a:	2b00      	cmp	r3, #0
 800702c:	bfbb      	ittet	lt
 800702e:	425b      	neglt	r3, r3
 8007030:	f042 0202 	orrlt.w	r2, r2, #2
 8007034:	9307      	strge	r3, [sp, #28]
 8007036:	9307      	strlt	r3, [sp, #28]
 8007038:	bfb8      	it	lt
 800703a:	9204      	strlt	r2, [sp, #16]
 800703c:	7823      	ldrb	r3, [r4, #0]
 800703e:	2b2e      	cmp	r3, #46	@ 0x2e
 8007040:	d10a      	bne.n	8007058 <_svfiprintf_r+0x130>
 8007042:	7863      	ldrb	r3, [r4, #1]
 8007044:	2b2a      	cmp	r3, #42	@ 0x2a
 8007046:	d132      	bne.n	80070ae <_svfiprintf_r+0x186>
 8007048:	9b03      	ldr	r3, [sp, #12]
 800704a:	1d1a      	adds	r2, r3, #4
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	9203      	str	r2, [sp, #12]
 8007050:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007054:	3402      	adds	r4, #2
 8007056:	9305      	str	r3, [sp, #20]
 8007058:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800711c <_svfiprintf_r+0x1f4>
 800705c:	7821      	ldrb	r1, [r4, #0]
 800705e:	2203      	movs	r2, #3
 8007060:	4650      	mov	r0, sl
 8007062:	f7f9 f8b5 	bl	80001d0 <memchr>
 8007066:	b138      	cbz	r0, 8007078 <_svfiprintf_r+0x150>
 8007068:	9b04      	ldr	r3, [sp, #16]
 800706a:	eba0 000a 	sub.w	r0, r0, sl
 800706e:	2240      	movs	r2, #64	@ 0x40
 8007070:	4082      	lsls	r2, r0
 8007072:	4313      	orrs	r3, r2
 8007074:	3401      	adds	r4, #1
 8007076:	9304      	str	r3, [sp, #16]
 8007078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800707c:	4824      	ldr	r0, [pc, #144]	@ (8007110 <_svfiprintf_r+0x1e8>)
 800707e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007082:	2206      	movs	r2, #6
 8007084:	f7f9 f8a4 	bl	80001d0 <memchr>
 8007088:	2800      	cmp	r0, #0
 800708a:	d036      	beq.n	80070fa <_svfiprintf_r+0x1d2>
 800708c:	4b21      	ldr	r3, [pc, #132]	@ (8007114 <_svfiprintf_r+0x1ec>)
 800708e:	bb1b      	cbnz	r3, 80070d8 <_svfiprintf_r+0x1b0>
 8007090:	9b03      	ldr	r3, [sp, #12]
 8007092:	3307      	adds	r3, #7
 8007094:	f023 0307 	bic.w	r3, r3, #7
 8007098:	3308      	adds	r3, #8
 800709a:	9303      	str	r3, [sp, #12]
 800709c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800709e:	4433      	add	r3, r6
 80070a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80070a2:	e76a      	b.n	8006f7a <_svfiprintf_r+0x52>
 80070a4:	fb0c 3202 	mla	r2, ip, r2, r3
 80070a8:	460c      	mov	r4, r1
 80070aa:	2001      	movs	r0, #1
 80070ac:	e7a8      	b.n	8007000 <_svfiprintf_r+0xd8>
 80070ae:	2300      	movs	r3, #0
 80070b0:	3401      	adds	r4, #1
 80070b2:	9305      	str	r3, [sp, #20]
 80070b4:	4619      	mov	r1, r3
 80070b6:	f04f 0c0a 	mov.w	ip, #10
 80070ba:	4620      	mov	r0, r4
 80070bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 80070c0:	3a30      	subs	r2, #48	@ 0x30
 80070c2:	2a09      	cmp	r2, #9
 80070c4:	d903      	bls.n	80070ce <_svfiprintf_r+0x1a6>
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d0c6      	beq.n	8007058 <_svfiprintf_r+0x130>
 80070ca:	9105      	str	r1, [sp, #20]
 80070cc:	e7c4      	b.n	8007058 <_svfiprintf_r+0x130>
 80070ce:	fb0c 2101 	mla	r1, ip, r1, r2
 80070d2:	4604      	mov	r4, r0
 80070d4:	2301      	movs	r3, #1
 80070d6:	e7f0      	b.n	80070ba <_svfiprintf_r+0x192>
 80070d8:	ab03      	add	r3, sp, #12
 80070da:	9300      	str	r3, [sp, #0]
 80070dc:	462a      	mov	r2, r5
 80070de:	4b0e      	ldr	r3, [pc, #56]	@ (8007118 <_svfiprintf_r+0x1f0>)
 80070e0:	a904      	add	r1, sp, #16
 80070e2:	4638      	mov	r0, r7
 80070e4:	f7fe fb82 	bl	80057ec <_printf_float>
 80070e8:	1c42      	adds	r2, r0, #1
 80070ea:	4606      	mov	r6, r0
 80070ec:	d1d6      	bne.n	800709c <_svfiprintf_r+0x174>
 80070ee:	89ab      	ldrh	r3, [r5, #12]
 80070f0:	065b      	lsls	r3, r3, #25
 80070f2:	f53f af2d 	bmi.w	8006f50 <_svfiprintf_r+0x28>
 80070f6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80070f8:	e72c      	b.n	8006f54 <_svfiprintf_r+0x2c>
 80070fa:	ab03      	add	r3, sp, #12
 80070fc:	9300      	str	r3, [sp, #0]
 80070fe:	462a      	mov	r2, r5
 8007100:	4b05      	ldr	r3, [pc, #20]	@ (8007118 <_svfiprintf_r+0x1f0>)
 8007102:	a904      	add	r1, sp, #16
 8007104:	4638      	mov	r0, r7
 8007106:	f7fe fe09 	bl	8005d1c <_printf_i>
 800710a:	e7ed      	b.n	80070e8 <_svfiprintf_r+0x1c0>
 800710c:	080084a1 	.word	0x080084a1
 8007110:	080084ab 	.word	0x080084ab
 8007114:	080057ed 	.word	0x080057ed
 8007118:	08006e71 	.word	0x08006e71
 800711c:	080084a7 	.word	0x080084a7

08007120 <malloc>:
 8007120:	4b02      	ldr	r3, [pc, #8]	@ (800712c <malloc+0xc>)
 8007122:	4601      	mov	r1, r0
 8007124:	6818      	ldr	r0, [r3, #0]
 8007126:	f000 b825 	b.w	8007174 <_malloc_r>
 800712a:	bf00      	nop
 800712c:	20000018 	.word	0x20000018

08007130 <sbrk_aligned>:
 8007130:	b570      	push	{r4, r5, r6, lr}
 8007132:	4e0f      	ldr	r6, [pc, #60]	@ (8007170 <sbrk_aligned+0x40>)
 8007134:	460c      	mov	r4, r1
 8007136:	6831      	ldr	r1, [r6, #0]
 8007138:	4605      	mov	r5, r0
 800713a:	b911      	cbnz	r1, 8007142 <sbrk_aligned+0x12>
 800713c:	f000 fd7c 	bl	8007c38 <_sbrk_r>
 8007140:	6030      	str	r0, [r6, #0]
 8007142:	4621      	mov	r1, r4
 8007144:	4628      	mov	r0, r5
 8007146:	f000 fd77 	bl	8007c38 <_sbrk_r>
 800714a:	1c43      	adds	r3, r0, #1
 800714c:	d103      	bne.n	8007156 <sbrk_aligned+0x26>
 800714e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007152:	4620      	mov	r0, r4
 8007154:	bd70      	pop	{r4, r5, r6, pc}
 8007156:	1cc4      	adds	r4, r0, #3
 8007158:	f024 0403 	bic.w	r4, r4, #3
 800715c:	42a0      	cmp	r0, r4
 800715e:	d0f8      	beq.n	8007152 <sbrk_aligned+0x22>
 8007160:	1a21      	subs	r1, r4, r0
 8007162:	4628      	mov	r0, r5
 8007164:	f000 fd68 	bl	8007c38 <_sbrk_r>
 8007168:	3001      	adds	r0, #1
 800716a:	d1f2      	bne.n	8007152 <sbrk_aligned+0x22>
 800716c:	e7ef      	b.n	800714e <sbrk_aligned+0x1e>
 800716e:	bf00      	nop
 8007170:	20000520 	.word	0x20000520

08007174 <_malloc_r>:
 8007174:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007178:	1ccd      	adds	r5, r1, #3
 800717a:	f025 0503 	bic.w	r5, r5, #3
 800717e:	3508      	adds	r5, #8
 8007180:	2d0c      	cmp	r5, #12
 8007182:	bf38      	it	cc
 8007184:	250c      	movcc	r5, #12
 8007186:	2d00      	cmp	r5, #0
 8007188:	4606      	mov	r6, r0
 800718a:	db01      	blt.n	8007190 <_malloc_r+0x1c>
 800718c:	42a9      	cmp	r1, r5
 800718e:	d904      	bls.n	800719a <_malloc_r+0x26>
 8007190:	230c      	movs	r3, #12
 8007192:	6033      	str	r3, [r6, #0]
 8007194:	2000      	movs	r0, #0
 8007196:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800719a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007270 <_malloc_r+0xfc>
 800719e:	f000 f915 	bl	80073cc <__malloc_lock>
 80071a2:	f8d8 3000 	ldr.w	r3, [r8]
 80071a6:	461c      	mov	r4, r3
 80071a8:	bb44      	cbnz	r4, 80071fc <_malloc_r+0x88>
 80071aa:	4629      	mov	r1, r5
 80071ac:	4630      	mov	r0, r6
 80071ae:	f7ff ffbf 	bl	8007130 <sbrk_aligned>
 80071b2:	1c43      	adds	r3, r0, #1
 80071b4:	4604      	mov	r4, r0
 80071b6:	d158      	bne.n	800726a <_malloc_r+0xf6>
 80071b8:	f8d8 4000 	ldr.w	r4, [r8]
 80071bc:	4627      	mov	r7, r4
 80071be:	2f00      	cmp	r7, #0
 80071c0:	d143      	bne.n	800724a <_malloc_r+0xd6>
 80071c2:	2c00      	cmp	r4, #0
 80071c4:	d04b      	beq.n	800725e <_malloc_r+0xea>
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	4639      	mov	r1, r7
 80071ca:	4630      	mov	r0, r6
 80071cc:	eb04 0903 	add.w	r9, r4, r3
 80071d0:	f000 fd32 	bl	8007c38 <_sbrk_r>
 80071d4:	4581      	cmp	r9, r0
 80071d6:	d142      	bne.n	800725e <_malloc_r+0xea>
 80071d8:	6821      	ldr	r1, [r4, #0]
 80071da:	1a6d      	subs	r5, r5, r1
 80071dc:	4629      	mov	r1, r5
 80071de:	4630      	mov	r0, r6
 80071e0:	f7ff ffa6 	bl	8007130 <sbrk_aligned>
 80071e4:	3001      	adds	r0, #1
 80071e6:	d03a      	beq.n	800725e <_malloc_r+0xea>
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	442b      	add	r3, r5
 80071ec:	6023      	str	r3, [r4, #0]
 80071ee:	f8d8 3000 	ldr.w	r3, [r8]
 80071f2:	685a      	ldr	r2, [r3, #4]
 80071f4:	bb62      	cbnz	r2, 8007250 <_malloc_r+0xdc>
 80071f6:	f8c8 7000 	str.w	r7, [r8]
 80071fa:	e00f      	b.n	800721c <_malloc_r+0xa8>
 80071fc:	6822      	ldr	r2, [r4, #0]
 80071fe:	1b52      	subs	r2, r2, r5
 8007200:	d420      	bmi.n	8007244 <_malloc_r+0xd0>
 8007202:	2a0b      	cmp	r2, #11
 8007204:	d917      	bls.n	8007236 <_malloc_r+0xc2>
 8007206:	1961      	adds	r1, r4, r5
 8007208:	42a3      	cmp	r3, r4
 800720a:	6025      	str	r5, [r4, #0]
 800720c:	bf18      	it	ne
 800720e:	6059      	strne	r1, [r3, #4]
 8007210:	6863      	ldr	r3, [r4, #4]
 8007212:	bf08      	it	eq
 8007214:	f8c8 1000 	streq.w	r1, [r8]
 8007218:	5162      	str	r2, [r4, r5]
 800721a:	604b      	str	r3, [r1, #4]
 800721c:	4630      	mov	r0, r6
 800721e:	f000 f8db 	bl	80073d8 <__malloc_unlock>
 8007222:	f104 000b 	add.w	r0, r4, #11
 8007226:	1d23      	adds	r3, r4, #4
 8007228:	f020 0007 	bic.w	r0, r0, #7
 800722c:	1ac2      	subs	r2, r0, r3
 800722e:	bf1c      	itt	ne
 8007230:	1a1b      	subne	r3, r3, r0
 8007232:	50a3      	strne	r3, [r4, r2]
 8007234:	e7af      	b.n	8007196 <_malloc_r+0x22>
 8007236:	6862      	ldr	r2, [r4, #4]
 8007238:	42a3      	cmp	r3, r4
 800723a:	bf0c      	ite	eq
 800723c:	f8c8 2000 	streq.w	r2, [r8]
 8007240:	605a      	strne	r2, [r3, #4]
 8007242:	e7eb      	b.n	800721c <_malloc_r+0xa8>
 8007244:	4623      	mov	r3, r4
 8007246:	6864      	ldr	r4, [r4, #4]
 8007248:	e7ae      	b.n	80071a8 <_malloc_r+0x34>
 800724a:	463c      	mov	r4, r7
 800724c:	687f      	ldr	r7, [r7, #4]
 800724e:	e7b6      	b.n	80071be <_malloc_r+0x4a>
 8007250:	461a      	mov	r2, r3
 8007252:	685b      	ldr	r3, [r3, #4]
 8007254:	42a3      	cmp	r3, r4
 8007256:	d1fb      	bne.n	8007250 <_malloc_r+0xdc>
 8007258:	2300      	movs	r3, #0
 800725a:	6053      	str	r3, [r2, #4]
 800725c:	e7de      	b.n	800721c <_malloc_r+0xa8>
 800725e:	230c      	movs	r3, #12
 8007260:	6033      	str	r3, [r6, #0]
 8007262:	4630      	mov	r0, r6
 8007264:	f000 f8b8 	bl	80073d8 <__malloc_unlock>
 8007268:	e794      	b.n	8007194 <_malloc_r+0x20>
 800726a:	6005      	str	r5, [r0, #0]
 800726c:	e7d6      	b.n	800721c <_malloc_r+0xa8>
 800726e:	bf00      	nop
 8007270:	20000524 	.word	0x20000524

08007274 <__sflush_r>:
 8007274:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007278:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800727c:	0716      	lsls	r6, r2, #28
 800727e:	4605      	mov	r5, r0
 8007280:	460c      	mov	r4, r1
 8007282:	d454      	bmi.n	800732e <__sflush_r+0xba>
 8007284:	684b      	ldr	r3, [r1, #4]
 8007286:	2b00      	cmp	r3, #0
 8007288:	dc02      	bgt.n	8007290 <__sflush_r+0x1c>
 800728a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800728c:	2b00      	cmp	r3, #0
 800728e:	dd48      	ble.n	8007322 <__sflush_r+0xae>
 8007290:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007292:	2e00      	cmp	r6, #0
 8007294:	d045      	beq.n	8007322 <__sflush_r+0xae>
 8007296:	2300      	movs	r3, #0
 8007298:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800729c:	682f      	ldr	r7, [r5, #0]
 800729e:	6a21      	ldr	r1, [r4, #32]
 80072a0:	602b      	str	r3, [r5, #0]
 80072a2:	d030      	beq.n	8007306 <__sflush_r+0x92>
 80072a4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80072a6:	89a3      	ldrh	r3, [r4, #12]
 80072a8:	0759      	lsls	r1, r3, #29
 80072aa:	d505      	bpl.n	80072b8 <__sflush_r+0x44>
 80072ac:	6863      	ldr	r3, [r4, #4]
 80072ae:	1ad2      	subs	r2, r2, r3
 80072b0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80072b2:	b10b      	cbz	r3, 80072b8 <__sflush_r+0x44>
 80072b4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80072b6:	1ad2      	subs	r2, r2, r3
 80072b8:	2300      	movs	r3, #0
 80072ba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80072bc:	6a21      	ldr	r1, [r4, #32]
 80072be:	4628      	mov	r0, r5
 80072c0:	47b0      	blx	r6
 80072c2:	1c43      	adds	r3, r0, #1
 80072c4:	89a3      	ldrh	r3, [r4, #12]
 80072c6:	d106      	bne.n	80072d6 <__sflush_r+0x62>
 80072c8:	6829      	ldr	r1, [r5, #0]
 80072ca:	291d      	cmp	r1, #29
 80072cc:	d82b      	bhi.n	8007326 <__sflush_r+0xb2>
 80072ce:	4a2a      	ldr	r2, [pc, #168]	@ (8007378 <__sflush_r+0x104>)
 80072d0:	40ca      	lsrs	r2, r1
 80072d2:	07d6      	lsls	r6, r2, #31
 80072d4:	d527      	bpl.n	8007326 <__sflush_r+0xb2>
 80072d6:	2200      	movs	r2, #0
 80072d8:	6062      	str	r2, [r4, #4]
 80072da:	04d9      	lsls	r1, r3, #19
 80072dc:	6922      	ldr	r2, [r4, #16]
 80072de:	6022      	str	r2, [r4, #0]
 80072e0:	d504      	bpl.n	80072ec <__sflush_r+0x78>
 80072e2:	1c42      	adds	r2, r0, #1
 80072e4:	d101      	bne.n	80072ea <__sflush_r+0x76>
 80072e6:	682b      	ldr	r3, [r5, #0]
 80072e8:	b903      	cbnz	r3, 80072ec <__sflush_r+0x78>
 80072ea:	6560      	str	r0, [r4, #84]	@ 0x54
 80072ec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80072ee:	602f      	str	r7, [r5, #0]
 80072f0:	b1b9      	cbz	r1, 8007322 <__sflush_r+0xae>
 80072f2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80072f6:	4299      	cmp	r1, r3
 80072f8:	d002      	beq.n	8007300 <__sflush_r+0x8c>
 80072fa:	4628      	mov	r0, r5
 80072fc:	f000 fd0e 	bl	8007d1c <_free_r>
 8007300:	2300      	movs	r3, #0
 8007302:	6363      	str	r3, [r4, #52]	@ 0x34
 8007304:	e00d      	b.n	8007322 <__sflush_r+0xae>
 8007306:	2301      	movs	r3, #1
 8007308:	4628      	mov	r0, r5
 800730a:	47b0      	blx	r6
 800730c:	4602      	mov	r2, r0
 800730e:	1c50      	adds	r0, r2, #1
 8007310:	d1c9      	bne.n	80072a6 <__sflush_r+0x32>
 8007312:	682b      	ldr	r3, [r5, #0]
 8007314:	2b00      	cmp	r3, #0
 8007316:	d0c6      	beq.n	80072a6 <__sflush_r+0x32>
 8007318:	2b1d      	cmp	r3, #29
 800731a:	d001      	beq.n	8007320 <__sflush_r+0xac>
 800731c:	2b16      	cmp	r3, #22
 800731e:	d11e      	bne.n	800735e <__sflush_r+0xea>
 8007320:	602f      	str	r7, [r5, #0]
 8007322:	2000      	movs	r0, #0
 8007324:	e022      	b.n	800736c <__sflush_r+0xf8>
 8007326:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800732a:	b21b      	sxth	r3, r3
 800732c:	e01b      	b.n	8007366 <__sflush_r+0xf2>
 800732e:	690f      	ldr	r7, [r1, #16]
 8007330:	2f00      	cmp	r7, #0
 8007332:	d0f6      	beq.n	8007322 <__sflush_r+0xae>
 8007334:	0793      	lsls	r3, r2, #30
 8007336:	680e      	ldr	r6, [r1, #0]
 8007338:	bf08      	it	eq
 800733a:	694b      	ldreq	r3, [r1, #20]
 800733c:	600f      	str	r7, [r1, #0]
 800733e:	bf18      	it	ne
 8007340:	2300      	movne	r3, #0
 8007342:	eba6 0807 	sub.w	r8, r6, r7
 8007346:	608b      	str	r3, [r1, #8]
 8007348:	f1b8 0f00 	cmp.w	r8, #0
 800734c:	dde9      	ble.n	8007322 <__sflush_r+0xae>
 800734e:	6a21      	ldr	r1, [r4, #32]
 8007350:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007352:	4643      	mov	r3, r8
 8007354:	463a      	mov	r2, r7
 8007356:	4628      	mov	r0, r5
 8007358:	47b0      	blx	r6
 800735a:	2800      	cmp	r0, #0
 800735c:	dc08      	bgt.n	8007370 <__sflush_r+0xfc>
 800735e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007362:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007366:	81a3      	strh	r3, [r4, #12]
 8007368:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800736c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007370:	4407      	add	r7, r0
 8007372:	eba8 0800 	sub.w	r8, r8, r0
 8007376:	e7e7      	b.n	8007348 <__sflush_r+0xd4>
 8007378:	20400001 	.word	0x20400001

0800737c <_fflush_r>:
 800737c:	b538      	push	{r3, r4, r5, lr}
 800737e:	690b      	ldr	r3, [r1, #16]
 8007380:	4605      	mov	r5, r0
 8007382:	460c      	mov	r4, r1
 8007384:	b913      	cbnz	r3, 800738c <_fflush_r+0x10>
 8007386:	2500      	movs	r5, #0
 8007388:	4628      	mov	r0, r5
 800738a:	bd38      	pop	{r3, r4, r5, pc}
 800738c:	b118      	cbz	r0, 8007396 <_fflush_r+0x1a>
 800738e:	6a03      	ldr	r3, [r0, #32]
 8007390:	b90b      	cbnz	r3, 8007396 <_fflush_r+0x1a>
 8007392:	f7fe fea3 	bl	80060dc <__sinit>
 8007396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800739a:	2b00      	cmp	r3, #0
 800739c:	d0f3      	beq.n	8007386 <_fflush_r+0xa>
 800739e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80073a0:	07d0      	lsls	r0, r2, #31
 80073a2:	d404      	bmi.n	80073ae <_fflush_r+0x32>
 80073a4:	0599      	lsls	r1, r3, #22
 80073a6:	d402      	bmi.n	80073ae <_fflush_r+0x32>
 80073a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073aa:	f7fe ff00 	bl	80061ae <__retarget_lock_acquire_recursive>
 80073ae:	4628      	mov	r0, r5
 80073b0:	4621      	mov	r1, r4
 80073b2:	f7ff ff5f 	bl	8007274 <__sflush_r>
 80073b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80073b8:	07da      	lsls	r2, r3, #31
 80073ba:	4605      	mov	r5, r0
 80073bc:	d4e4      	bmi.n	8007388 <_fflush_r+0xc>
 80073be:	89a3      	ldrh	r3, [r4, #12]
 80073c0:	059b      	lsls	r3, r3, #22
 80073c2:	d4e1      	bmi.n	8007388 <_fflush_r+0xc>
 80073c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80073c6:	f7fe fef3 	bl	80061b0 <__retarget_lock_release_recursive>
 80073ca:	e7dd      	b.n	8007388 <_fflush_r+0xc>

080073cc <__malloc_lock>:
 80073cc:	4801      	ldr	r0, [pc, #4]	@ (80073d4 <__malloc_lock+0x8>)
 80073ce:	f7fe beee 	b.w	80061ae <__retarget_lock_acquire_recursive>
 80073d2:	bf00      	nop
 80073d4:	2000051c 	.word	0x2000051c

080073d8 <__malloc_unlock>:
 80073d8:	4801      	ldr	r0, [pc, #4]	@ (80073e0 <__malloc_unlock+0x8>)
 80073da:	f7fe bee9 	b.w	80061b0 <__retarget_lock_release_recursive>
 80073de:	bf00      	nop
 80073e0:	2000051c 	.word	0x2000051c

080073e4 <_Balloc>:
 80073e4:	b570      	push	{r4, r5, r6, lr}
 80073e6:	69c6      	ldr	r6, [r0, #28]
 80073e8:	4604      	mov	r4, r0
 80073ea:	460d      	mov	r5, r1
 80073ec:	b976      	cbnz	r6, 800740c <_Balloc+0x28>
 80073ee:	2010      	movs	r0, #16
 80073f0:	f7ff fe96 	bl	8007120 <malloc>
 80073f4:	4602      	mov	r2, r0
 80073f6:	61e0      	str	r0, [r4, #28]
 80073f8:	b920      	cbnz	r0, 8007404 <_Balloc+0x20>
 80073fa:	4b18      	ldr	r3, [pc, #96]	@ (800745c <_Balloc+0x78>)
 80073fc:	4818      	ldr	r0, [pc, #96]	@ (8007460 <_Balloc+0x7c>)
 80073fe:	216b      	movs	r1, #107	@ 0x6b
 8007400:	f000 fc5a 	bl	8007cb8 <__assert_func>
 8007404:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007408:	6006      	str	r6, [r0, #0]
 800740a:	60c6      	str	r6, [r0, #12]
 800740c:	69e6      	ldr	r6, [r4, #28]
 800740e:	68f3      	ldr	r3, [r6, #12]
 8007410:	b183      	cbz	r3, 8007434 <_Balloc+0x50>
 8007412:	69e3      	ldr	r3, [r4, #28]
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800741a:	b9b8      	cbnz	r0, 800744c <_Balloc+0x68>
 800741c:	2101      	movs	r1, #1
 800741e:	fa01 f605 	lsl.w	r6, r1, r5
 8007422:	1d72      	adds	r2, r6, #5
 8007424:	0092      	lsls	r2, r2, #2
 8007426:	4620      	mov	r0, r4
 8007428:	f000 fc64 	bl	8007cf4 <_calloc_r>
 800742c:	b160      	cbz	r0, 8007448 <_Balloc+0x64>
 800742e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007432:	e00e      	b.n	8007452 <_Balloc+0x6e>
 8007434:	2221      	movs	r2, #33	@ 0x21
 8007436:	2104      	movs	r1, #4
 8007438:	4620      	mov	r0, r4
 800743a:	f000 fc5b 	bl	8007cf4 <_calloc_r>
 800743e:	69e3      	ldr	r3, [r4, #28]
 8007440:	60f0      	str	r0, [r6, #12]
 8007442:	68db      	ldr	r3, [r3, #12]
 8007444:	2b00      	cmp	r3, #0
 8007446:	d1e4      	bne.n	8007412 <_Balloc+0x2e>
 8007448:	2000      	movs	r0, #0
 800744a:	bd70      	pop	{r4, r5, r6, pc}
 800744c:	6802      	ldr	r2, [r0, #0]
 800744e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007452:	2300      	movs	r3, #0
 8007454:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007458:	e7f7      	b.n	800744a <_Balloc+0x66>
 800745a:	bf00      	nop
 800745c:	08008421 	.word	0x08008421
 8007460:	080084b2 	.word	0x080084b2

08007464 <_Bfree>:
 8007464:	b570      	push	{r4, r5, r6, lr}
 8007466:	69c6      	ldr	r6, [r0, #28]
 8007468:	4605      	mov	r5, r0
 800746a:	460c      	mov	r4, r1
 800746c:	b976      	cbnz	r6, 800748c <_Bfree+0x28>
 800746e:	2010      	movs	r0, #16
 8007470:	f7ff fe56 	bl	8007120 <malloc>
 8007474:	4602      	mov	r2, r0
 8007476:	61e8      	str	r0, [r5, #28]
 8007478:	b920      	cbnz	r0, 8007484 <_Bfree+0x20>
 800747a:	4b09      	ldr	r3, [pc, #36]	@ (80074a0 <_Bfree+0x3c>)
 800747c:	4809      	ldr	r0, [pc, #36]	@ (80074a4 <_Bfree+0x40>)
 800747e:	218f      	movs	r1, #143	@ 0x8f
 8007480:	f000 fc1a 	bl	8007cb8 <__assert_func>
 8007484:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007488:	6006      	str	r6, [r0, #0]
 800748a:	60c6      	str	r6, [r0, #12]
 800748c:	b13c      	cbz	r4, 800749e <_Bfree+0x3a>
 800748e:	69eb      	ldr	r3, [r5, #28]
 8007490:	6862      	ldr	r2, [r4, #4]
 8007492:	68db      	ldr	r3, [r3, #12]
 8007494:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007498:	6021      	str	r1, [r4, #0]
 800749a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800749e:	bd70      	pop	{r4, r5, r6, pc}
 80074a0:	08008421 	.word	0x08008421
 80074a4:	080084b2 	.word	0x080084b2

080074a8 <__multadd>:
 80074a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074ac:	690d      	ldr	r5, [r1, #16]
 80074ae:	4607      	mov	r7, r0
 80074b0:	460c      	mov	r4, r1
 80074b2:	461e      	mov	r6, r3
 80074b4:	f101 0c14 	add.w	ip, r1, #20
 80074b8:	2000      	movs	r0, #0
 80074ba:	f8dc 3000 	ldr.w	r3, [ip]
 80074be:	b299      	uxth	r1, r3
 80074c0:	fb02 6101 	mla	r1, r2, r1, r6
 80074c4:	0c1e      	lsrs	r6, r3, #16
 80074c6:	0c0b      	lsrs	r3, r1, #16
 80074c8:	fb02 3306 	mla	r3, r2, r6, r3
 80074cc:	b289      	uxth	r1, r1
 80074ce:	3001      	adds	r0, #1
 80074d0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80074d4:	4285      	cmp	r5, r0
 80074d6:	f84c 1b04 	str.w	r1, [ip], #4
 80074da:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80074de:	dcec      	bgt.n	80074ba <__multadd+0x12>
 80074e0:	b30e      	cbz	r6, 8007526 <__multadd+0x7e>
 80074e2:	68a3      	ldr	r3, [r4, #8]
 80074e4:	42ab      	cmp	r3, r5
 80074e6:	dc19      	bgt.n	800751c <__multadd+0x74>
 80074e8:	6861      	ldr	r1, [r4, #4]
 80074ea:	4638      	mov	r0, r7
 80074ec:	3101      	adds	r1, #1
 80074ee:	f7ff ff79 	bl	80073e4 <_Balloc>
 80074f2:	4680      	mov	r8, r0
 80074f4:	b928      	cbnz	r0, 8007502 <__multadd+0x5a>
 80074f6:	4602      	mov	r2, r0
 80074f8:	4b0c      	ldr	r3, [pc, #48]	@ (800752c <__multadd+0x84>)
 80074fa:	480d      	ldr	r0, [pc, #52]	@ (8007530 <__multadd+0x88>)
 80074fc:	21ba      	movs	r1, #186	@ 0xba
 80074fe:	f000 fbdb 	bl	8007cb8 <__assert_func>
 8007502:	6922      	ldr	r2, [r4, #16]
 8007504:	3202      	adds	r2, #2
 8007506:	f104 010c 	add.w	r1, r4, #12
 800750a:	0092      	lsls	r2, r2, #2
 800750c:	300c      	adds	r0, #12
 800750e:	f000 fbc5 	bl	8007c9c <memcpy>
 8007512:	4621      	mov	r1, r4
 8007514:	4638      	mov	r0, r7
 8007516:	f7ff ffa5 	bl	8007464 <_Bfree>
 800751a:	4644      	mov	r4, r8
 800751c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007520:	3501      	adds	r5, #1
 8007522:	615e      	str	r6, [r3, #20]
 8007524:	6125      	str	r5, [r4, #16]
 8007526:	4620      	mov	r0, r4
 8007528:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800752c:	08008490 	.word	0x08008490
 8007530:	080084b2 	.word	0x080084b2

08007534 <__hi0bits>:
 8007534:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007538:	4603      	mov	r3, r0
 800753a:	bf36      	itet	cc
 800753c:	0403      	lslcc	r3, r0, #16
 800753e:	2000      	movcs	r0, #0
 8007540:	2010      	movcc	r0, #16
 8007542:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007546:	bf3c      	itt	cc
 8007548:	021b      	lslcc	r3, r3, #8
 800754a:	3008      	addcc	r0, #8
 800754c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007550:	bf3c      	itt	cc
 8007552:	011b      	lslcc	r3, r3, #4
 8007554:	3004      	addcc	r0, #4
 8007556:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800755a:	bf3c      	itt	cc
 800755c:	009b      	lslcc	r3, r3, #2
 800755e:	3002      	addcc	r0, #2
 8007560:	2b00      	cmp	r3, #0
 8007562:	db05      	blt.n	8007570 <__hi0bits+0x3c>
 8007564:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007568:	f100 0001 	add.w	r0, r0, #1
 800756c:	bf08      	it	eq
 800756e:	2020      	moveq	r0, #32
 8007570:	4770      	bx	lr

08007572 <__lo0bits>:
 8007572:	6803      	ldr	r3, [r0, #0]
 8007574:	4602      	mov	r2, r0
 8007576:	f013 0007 	ands.w	r0, r3, #7
 800757a:	d00b      	beq.n	8007594 <__lo0bits+0x22>
 800757c:	07d9      	lsls	r1, r3, #31
 800757e:	d421      	bmi.n	80075c4 <__lo0bits+0x52>
 8007580:	0798      	lsls	r0, r3, #30
 8007582:	bf49      	itett	mi
 8007584:	085b      	lsrmi	r3, r3, #1
 8007586:	089b      	lsrpl	r3, r3, #2
 8007588:	2001      	movmi	r0, #1
 800758a:	6013      	strmi	r3, [r2, #0]
 800758c:	bf5c      	itt	pl
 800758e:	6013      	strpl	r3, [r2, #0]
 8007590:	2002      	movpl	r0, #2
 8007592:	4770      	bx	lr
 8007594:	b299      	uxth	r1, r3
 8007596:	b909      	cbnz	r1, 800759c <__lo0bits+0x2a>
 8007598:	0c1b      	lsrs	r3, r3, #16
 800759a:	2010      	movs	r0, #16
 800759c:	b2d9      	uxtb	r1, r3
 800759e:	b909      	cbnz	r1, 80075a4 <__lo0bits+0x32>
 80075a0:	3008      	adds	r0, #8
 80075a2:	0a1b      	lsrs	r3, r3, #8
 80075a4:	0719      	lsls	r1, r3, #28
 80075a6:	bf04      	itt	eq
 80075a8:	091b      	lsreq	r3, r3, #4
 80075aa:	3004      	addeq	r0, #4
 80075ac:	0799      	lsls	r1, r3, #30
 80075ae:	bf04      	itt	eq
 80075b0:	089b      	lsreq	r3, r3, #2
 80075b2:	3002      	addeq	r0, #2
 80075b4:	07d9      	lsls	r1, r3, #31
 80075b6:	d403      	bmi.n	80075c0 <__lo0bits+0x4e>
 80075b8:	085b      	lsrs	r3, r3, #1
 80075ba:	f100 0001 	add.w	r0, r0, #1
 80075be:	d003      	beq.n	80075c8 <__lo0bits+0x56>
 80075c0:	6013      	str	r3, [r2, #0]
 80075c2:	4770      	bx	lr
 80075c4:	2000      	movs	r0, #0
 80075c6:	4770      	bx	lr
 80075c8:	2020      	movs	r0, #32
 80075ca:	4770      	bx	lr

080075cc <__i2b>:
 80075cc:	b510      	push	{r4, lr}
 80075ce:	460c      	mov	r4, r1
 80075d0:	2101      	movs	r1, #1
 80075d2:	f7ff ff07 	bl	80073e4 <_Balloc>
 80075d6:	4602      	mov	r2, r0
 80075d8:	b928      	cbnz	r0, 80075e6 <__i2b+0x1a>
 80075da:	4b05      	ldr	r3, [pc, #20]	@ (80075f0 <__i2b+0x24>)
 80075dc:	4805      	ldr	r0, [pc, #20]	@ (80075f4 <__i2b+0x28>)
 80075de:	f240 1145 	movw	r1, #325	@ 0x145
 80075e2:	f000 fb69 	bl	8007cb8 <__assert_func>
 80075e6:	2301      	movs	r3, #1
 80075e8:	6144      	str	r4, [r0, #20]
 80075ea:	6103      	str	r3, [r0, #16]
 80075ec:	bd10      	pop	{r4, pc}
 80075ee:	bf00      	nop
 80075f0:	08008490 	.word	0x08008490
 80075f4:	080084b2 	.word	0x080084b2

080075f8 <__multiply>:
 80075f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075fc:	4617      	mov	r7, r2
 80075fe:	690a      	ldr	r2, [r1, #16]
 8007600:	693b      	ldr	r3, [r7, #16]
 8007602:	429a      	cmp	r2, r3
 8007604:	bfa8      	it	ge
 8007606:	463b      	movge	r3, r7
 8007608:	4689      	mov	r9, r1
 800760a:	bfa4      	itt	ge
 800760c:	460f      	movge	r7, r1
 800760e:	4699      	movge	r9, r3
 8007610:	693d      	ldr	r5, [r7, #16]
 8007612:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007616:	68bb      	ldr	r3, [r7, #8]
 8007618:	6879      	ldr	r1, [r7, #4]
 800761a:	eb05 060a 	add.w	r6, r5, sl
 800761e:	42b3      	cmp	r3, r6
 8007620:	b085      	sub	sp, #20
 8007622:	bfb8      	it	lt
 8007624:	3101      	addlt	r1, #1
 8007626:	f7ff fedd 	bl	80073e4 <_Balloc>
 800762a:	b930      	cbnz	r0, 800763a <__multiply+0x42>
 800762c:	4602      	mov	r2, r0
 800762e:	4b41      	ldr	r3, [pc, #260]	@ (8007734 <__multiply+0x13c>)
 8007630:	4841      	ldr	r0, [pc, #260]	@ (8007738 <__multiply+0x140>)
 8007632:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8007636:	f000 fb3f 	bl	8007cb8 <__assert_func>
 800763a:	f100 0414 	add.w	r4, r0, #20
 800763e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8007642:	4623      	mov	r3, r4
 8007644:	2200      	movs	r2, #0
 8007646:	4573      	cmp	r3, lr
 8007648:	d320      	bcc.n	800768c <__multiply+0x94>
 800764a:	f107 0814 	add.w	r8, r7, #20
 800764e:	f109 0114 	add.w	r1, r9, #20
 8007652:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8007656:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800765a:	9302      	str	r3, [sp, #8]
 800765c:	1beb      	subs	r3, r5, r7
 800765e:	3b15      	subs	r3, #21
 8007660:	f023 0303 	bic.w	r3, r3, #3
 8007664:	3304      	adds	r3, #4
 8007666:	3715      	adds	r7, #21
 8007668:	42bd      	cmp	r5, r7
 800766a:	bf38      	it	cc
 800766c:	2304      	movcc	r3, #4
 800766e:	9301      	str	r3, [sp, #4]
 8007670:	9b02      	ldr	r3, [sp, #8]
 8007672:	9103      	str	r1, [sp, #12]
 8007674:	428b      	cmp	r3, r1
 8007676:	d80c      	bhi.n	8007692 <__multiply+0x9a>
 8007678:	2e00      	cmp	r6, #0
 800767a:	dd03      	ble.n	8007684 <__multiply+0x8c>
 800767c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007680:	2b00      	cmp	r3, #0
 8007682:	d055      	beq.n	8007730 <__multiply+0x138>
 8007684:	6106      	str	r6, [r0, #16]
 8007686:	b005      	add	sp, #20
 8007688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800768c:	f843 2b04 	str.w	r2, [r3], #4
 8007690:	e7d9      	b.n	8007646 <__multiply+0x4e>
 8007692:	f8b1 a000 	ldrh.w	sl, [r1]
 8007696:	f1ba 0f00 	cmp.w	sl, #0
 800769a:	d01f      	beq.n	80076dc <__multiply+0xe4>
 800769c:	46c4      	mov	ip, r8
 800769e:	46a1      	mov	r9, r4
 80076a0:	2700      	movs	r7, #0
 80076a2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80076a6:	f8d9 3000 	ldr.w	r3, [r9]
 80076aa:	fa1f fb82 	uxth.w	fp, r2
 80076ae:	b29b      	uxth	r3, r3
 80076b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80076b4:	443b      	add	r3, r7
 80076b6:	f8d9 7000 	ldr.w	r7, [r9]
 80076ba:	0c12      	lsrs	r2, r2, #16
 80076bc:	0c3f      	lsrs	r7, r7, #16
 80076be:	fb0a 7202 	mla	r2, sl, r2, r7
 80076c2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80076c6:	b29b      	uxth	r3, r3
 80076c8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80076cc:	4565      	cmp	r5, ip
 80076ce:	f849 3b04 	str.w	r3, [r9], #4
 80076d2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80076d6:	d8e4      	bhi.n	80076a2 <__multiply+0xaa>
 80076d8:	9b01      	ldr	r3, [sp, #4]
 80076da:	50e7      	str	r7, [r4, r3]
 80076dc:	9b03      	ldr	r3, [sp, #12]
 80076de:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80076e2:	3104      	adds	r1, #4
 80076e4:	f1b9 0f00 	cmp.w	r9, #0
 80076e8:	d020      	beq.n	800772c <__multiply+0x134>
 80076ea:	6823      	ldr	r3, [r4, #0]
 80076ec:	4647      	mov	r7, r8
 80076ee:	46a4      	mov	ip, r4
 80076f0:	f04f 0a00 	mov.w	sl, #0
 80076f4:	f8b7 b000 	ldrh.w	fp, [r7]
 80076f8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80076fc:	fb09 220b 	mla	r2, r9, fp, r2
 8007700:	4452      	add	r2, sl
 8007702:	b29b      	uxth	r3, r3
 8007704:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007708:	f84c 3b04 	str.w	r3, [ip], #4
 800770c:	f857 3b04 	ldr.w	r3, [r7], #4
 8007710:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007714:	f8bc 3000 	ldrh.w	r3, [ip]
 8007718:	fb09 330a 	mla	r3, r9, sl, r3
 800771c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007720:	42bd      	cmp	r5, r7
 8007722:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007726:	d8e5      	bhi.n	80076f4 <__multiply+0xfc>
 8007728:	9a01      	ldr	r2, [sp, #4]
 800772a:	50a3      	str	r3, [r4, r2]
 800772c:	3404      	adds	r4, #4
 800772e:	e79f      	b.n	8007670 <__multiply+0x78>
 8007730:	3e01      	subs	r6, #1
 8007732:	e7a1      	b.n	8007678 <__multiply+0x80>
 8007734:	08008490 	.word	0x08008490
 8007738:	080084b2 	.word	0x080084b2

0800773c <__pow5mult>:
 800773c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007740:	4615      	mov	r5, r2
 8007742:	f012 0203 	ands.w	r2, r2, #3
 8007746:	4607      	mov	r7, r0
 8007748:	460e      	mov	r6, r1
 800774a:	d007      	beq.n	800775c <__pow5mult+0x20>
 800774c:	4c25      	ldr	r4, [pc, #148]	@ (80077e4 <__pow5mult+0xa8>)
 800774e:	3a01      	subs	r2, #1
 8007750:	2300      	movs	r3, #0
 8007752:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007756:	f7ff fea7 	bl	80074a8 <__multadd>
 800775a:	4606      	mov	r6, r0
 800775c:	10ad      	asrs	r5, r5, #2
 800775e:	d03d      	beq.n	80077dc <__pow5mult+0xa0>
 8007760:	69fc      	ldr	r4, [r7, #28]
 8007762:	b97c      	cbnz	r4, 8007784 <__pow5mult+0x48>
 8007764:	2010      	movs	r0, #16
 8007766:	f7ff fcdb 	bl	8007120 <malloc>
 800776a:	4602      	mov	r2, r0
 800776c:	61f8      	str	r0, [r7, #28]
 800776e:	b928      	cbnz	r0, 800777c <__pow5mult+0x40>
 8007770:	4b1d      	ldr	r3, [pc, #116]	@ (80077e8 <__pow5mult+0xac>)
 8007772:	481e      	ldr	r0, [pc, #120]	@ (80077ec <__pow5mult+0xb0>)
 8007774:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007778:	f000 fa9e 	bl	8007cb8 <__assert_func>
 800777c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007780:	6004      	str	r4, [r0, #0]
 8007782:	60c4      	str	r4, [r0, #12]
 8007784:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8007788:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800778c:	b94c      	cbnz	r4, 80077a2 <__pow5mult+0x66>
 800778e:	f240 2171 	movw	r1, #625	@ 0x271
 8007792:	4638      	mov	r0, r7
 8007794:	f7ff ff1a 	bl	80075cc <__i2b>
 8007798:	2300      	movs	r3, #0
 800779a:	f8c8 0008 	str.w	r0, [r8, #8]
 800779e:	4604      	mov	r4, r0
 80077a0:	6003      	str	r3, [r0, #0]
 80077a2:	f04f 0900 	mov.w	r9, #0
 80077a6:	07eb      	lsls	r3, r5, #31
 80077a8:	d50a      	bpl.n	80077c0 <__pow5mult+0x84>
 80077aa:	4631      	mov	r1, r6
 80077ac:	4622      	mov	r2, r4
 80077ae:	4638      	mov	r0, r7
 80077b0:	f7ff ff22 	bl	80075f8 <__multiply>
 80077b4:	4631      	mov	r1, r6
 80077b6:	4680      	mov	r8, r0
 80077b8:	4638      	mov	r0, r7
 80077ba:	f7ff fe53 	bl	8007464 <_Bfree>
 80077be:	4646      	mov	r6, r8
 80077c0:	106d      	asrs	r5, r5, #1
 80077c2:	d00b      	beq.n	80077dc <__pow5mult+0xa0>
 80077c4:	6820      	ldr	r0, [r4, #0]
 80077c6:	b938      	cbnz	r0, 80077d8 <__pow5mult+0x9c>
 80077c8:	4622      	mov	r2, r4
 80077ca:	4621      	mov	r1, r4
 80077cc:	4638      	mov	r0, r7
 80077ce:	f7ff ff13 	bl	80075f8 <__multiply>
 80077d2:	6020      	str	r0, [r4, #0]
 80077d4:	f8c0 9000 	str.w	r9, [r0]
 80077d8:	4604      	mov	r4, r0
 80077da:	e7e4      	b.n	80077a6 <__pow5mult+0x6a>
 80077dc:	4630      	mov	r0, r6
 80077de:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80077e2:	bf00      	nop
 80077e4:	08008554 	.word	0x08008554
 80077e8:	08008421 	.word	0x08008421
 80077ec:	080084b2 	.word	0x080084b2

080077f0 <__lshift>:
 80077f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80077f4:	460c      	mov	r4, r1
 80077f6:	6849      	ldr	r1, [r1, #4]
 80077f8:	6923      	ldr	r3, [r4, #16]
 80077fa:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80077fe:	68a3      	ldr	r3, [r4, #8]
 8007800:	4607      	mov	r7, r0
 8007802:	4691      	mov	r9, r2
 8007804:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007808:	f108 0601 	add.w	r6, r8, #1
 800780c:	42b3      	cmp	r3, r6
 800780e:	db0b      	blt.n	8007828 <__lshift+0x38>
 8007810:	4638      	mov	r0, r7
 8007812:	f7ff fde7 	bl	80073e4 <_Balloc>
 8007816:	4605      	mov	r5, r0
 8007818:	b948      	cbnz	r0, 800782e <__lshift+0x3e>
 800781a:	4602      	mov	r2, r0
 800781c:	4b28      	ldr	r3, [pc, #160]	@ (80078c0 <__lshift+0xd0>)
 800781e:	4829      	ldr	r0, [pc, #164]	@ (80078c4 <__lshift+0xd4>)
 8007820:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007824:	f000 fa48 	bl	8007cb8 <__assert_func>
 8007828:	3101      	adds	r1, #1
 800782a:	005b      	lsls	r3, r3, #1
 800782c:	e7ee      	b.n	800780c <__lshift+0x1c>
 800782e:	2300      	movs	r3, #0
 8007830:	f100 0114 	add.w	r1, r0, #20
 8007834:	f100 0210 	add.w	r2, r0, #16
 8007838:	4618      	mov	r0, r3
 800783a:	4553      	cmp	r3, sl
 800783c:	db33      	blt.n	80078a6 <__lshift+0xb6>
 800783e:	6920      	ldr	r0, [r4, #16]
 8007840:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007844:	f104 0314 	add.w	r3, r4, #20
 8007848:	f019 091f 	ands.w	r9, r9, #31
 800784c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007850:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007854:	d02b      	beq.n	80078ae <__lshift+0xbe>
 8007856:	f1c9 0e20 	rsb	lr, r9, #32
 800785a:	468a      	mov	sl, r1
 800785c:	2200      	movs	r2, #0
 800785e:	6818      	ldr	r0, [r3, #0]
 8007860:	fa00 f009 	lsl.w	r0, r0, r9
 8007864:	4310      	orrs	r0, r2
 8007866:	f84a 0b04 	str.w	r0, [sl], #4
 800786a:	f853 2b04 	ldr.w	r2, [r3], #4
 800786e:	459c      	cmp	ip, r3
 8007870:	fa22 f20e 	lsr.w	r2, r2, lr
 8007874:	d8f3      	bhi.n	800785e <__lshift+0x6e>
 8007876:	ebac 0304 	sub.w	r3, ip, r4
 800787a:	3b15      	subs	r3, #21
 800787c:	f023 0303 	bic.w	r3, r3, #3
 8007880:	3304      	adds	r3, #4
 8007882:	f104 0015 	add.w	r0, r4, #21
 8007886:	4560      	cmp	r0, ip
 8007888:	bf88      	it	hi
 800788a:	2304      	movhi	r3, #4
 800788c:	50ca      	str	r2, [r1, r3]
 800788e:	b10a      	cbz	r2, 8007894 <__lshift+0xa4>
 8007890:	f108 0602 	add.w	r6, r8, #2
 8007894:	3e01      	subs	r6, #1
 8007896:	4638      	mov	r0, r7
 8007898:	612e      	str	r6, [r5, #16]
 800789a:	4621      	mov	r1, r4
 800789c:	f7ff fde2 	bl	8007464 <_Bfree>
 80078a0:	4628      	mov	r0, r5
 80078a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80078a6:	f842 0f04 	str.w	r0, [r2, #4]!
 80078aa:	3301      	adds	r3, #1
 80078ac:	e7c5      	b.n	800783a <__lshift+0x4a>
 80078ae:	3904      	subs	r1, #4
 80078b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80078b4:	f841 2f04 	str.w	r2, [r1, #4]!
 80078b8:	459c      	cmp	ip, r3
 80078ba:	d8f9      	bhi.n	80078b0 <__lshift+0xc0>
 80078bc:	e7ea      	b.n	8007894 <__lshift+0xa4>
 80078be:	bf00      	nop
 80078c0:	08008490 	.word	0x08008490
 80078c4:	080084b2 	.word	0x080084b2

080078c8 <__mcmp>:
 80078c8:	690a      	ldr	r2, [r1, #16]
 80078ca:	4603      	mov	r3, r0
 80078cc:	6900      	ldr	r0, [r0, #16]
 80078ce:	1a80      	subs	r0, r0, r2
 80078d0:	b530      	push	{r4, r5, lr}
 80078d2:	d10e      	bne.n	80078f2 <__mcmp+0x2a>
 80078d4:	3314      	adds	r3, #20
 80078d6:	3114      	adds	r1, #20
 80078d8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80078dc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80078e0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80078e4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80078e8:	4295      	cmp	r5, r2
 80078ea:	d003      	beq.n	80078f4 <__mcmp+0x2c>
 80078ec:	d205      	bcs.n	80078fa <__mcmp+0x32>
 80078ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80078f2:	bd30      	pop	{r4, r5, pc}
 80078f4:	42a3      	cmp	r3, r4
 80078f6:	d3f3      	bcc.n	80078e0 <__mcmp+0x18>
 80078f8:	e7fb      	b.n	80078f2 <__mcmp+0x2a>
 80078fa:	2001      	movs	r0, #1
 80078fc:	e7f9      	b.n	80078f2 <__mcmp+0x2a>
	...

08007900 <__mdiff>:
 8007900:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007904:	4689      	mov	r9, r1
 8007906:	4606      	mov	r6, r0
 8007908:	4611      	mov	r1, r2
 800790a:	4648      	mov	r0, r9
 800790c:	4614      	mov	r4, r2
 800790e:	f7ff ffdb 	bl	80078c8 <__mcmp>
 8007912:	1e05      	subs	r5, r0, #0
 8007914:	d112      	bne.n	800793c <__mdiff+0x3c>
 8007916:	4629      	mov	r1, r5
 8007918:	4630      	mov	r0, r6
 800791a:	f7ff fd63 	bl	80073e4 <_Balloc>
 800791e:	4602      	mov	r2, r0
 8007920:	b928      	cbnz	r0, 800792e <__mdiff+0x2e>
 8007922:	4b3f      	ldr	r3, [pc, #252]	@ (8007a20 <__mdiff+0x120>)
 8007924:	f240 2137 	movw	r1, #567	@ 0x237
 8007928:	483e      	ldr	r0, [pc, #248]	@ (8007a24 <__mdiff+0x124>)
 800792a:	f000 f9c5 	bl	8007cb8 <__assert_func>
 800792e:	2301      	movs	r3, #1
 8007930:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007934:	4610      	mov	r0, r2
 8007936:	b003      	add	sp, #12
 8007938:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800793c:	bfbc      	itt	lt
 800793e:	464b      	movlt	r3, r9
 8007940:	46a1      	movlt	r9, r4
 8007942:	4630      	mov	r0, r6
 8007944:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007948:	bfba      	itte	lt
 800794a:	461c      	movlt	r4, r3
 800794c:	2501      	movlt	r5, #1
 800794e:	2500      	movge	r5, #0
 8007950:	f7ff fd48 	bl	80073e4 <_Balloc>
 8007954:	4602      	mov	r2, r0
 8007956:	b918      	cbnz	r0, 8007960 <__mdiff+0x60>
 8007958:	4b31      	ldr	r3, [pc, #196]	@ (8007a20 <__mdiff+0x120>)
 800795a:	f240 2145 	movw	r1, #581	@ 0x245
 800795e:	e7e3      	b.n	8007928 <__mdiff+0x28>
 8007960:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007964:	6926      	ldr	r6, [r4, #16]
 8007966:	60c5      	str	r5, [r0, #12]
 8007968:	f109 0310 	add.w	r3, r9, #16
 800796c:	f109 0514 	add.w	r5, r9, #20
 8007970:	f104 0e14 	add.w	lr, r4, #20
 8007974:	f100 0b14 	add.w	fp, r0, #20
 8007978:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800797c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007980:	9301      	str	r3, [sp, #4]
 8007982:	46d9      	mov	r9, fp
 8007984:	f04f 0c00 	mov.w	ip, #0
 8007988:	9b01      	ldr	r3, [sp, #4]
 800798a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800798e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007992:	9301      	str	r3, [sp, #4]
 8007994:	fa1f f38a 	uxth.w	r3, sl
 8007998:	4619      	mov	r1, r3
 800799a:	b283      	uxth	r3, r0
 800799c:	1acb      	subs	r3, r1, r3
 800799e:	0c00      	lsrs	r0, r0, #16
 80079a0:	4463      	add	r3, ip
 80079a2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80079a6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80079aa:	b29b      	uxth	r3, r3
 80079ac:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80079b0:	4576      	cmp	r6, lr
 80079b2:	f849 3b04 	str.w	r3, [r9], #4
 80079b6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80079ba:	d8e5      	bhi.n	8007988 <__mdiff+0x88>
 80079bc:	1b33      	subs	r3, r6, r4
 80079be:	3b15      	subs	r3, #21
 80079c0:	f023 0303 	bic.w	r3, r3, #3
 80079c4:	3415      	adds	r4, #21
 80079c6:	3304      	adds	r3, #4
 80079c8:	42a6      	cmp	r6, r4
 80079ca:	bf38      	it	cc
 80079cc:	2304      	movcc	r3, #4
 80079ce:	441d      	add	r5, r3
 80079d0:	445b      	add	r3, fp
 80079d2:	461e      	mov	r6, r3
 80079d4:	462c      	mov	r4, r5
 80079d6:	4544      	cmp	r4, r8
 80079d8:	d30e      	bcc.n	80079f8 <__mdiff+0xf8>
 80079da:	f108 0103 	add.w	r1, r8, #3
 80079de:	1b49      	subs	r1, r1, r5
 80079e0:	f021 0103 	bic.w	r1, r1, #3
 80079e4:	3d03      	subs	r5, #3
 80079e6:	45a8      	cmp	r8, r5
 80079e8:	bf38      	it	cc
 80079ea:	2100      	movcc	r1, #0
 80079ec:	440b      	add	r3, r1
 80079ee:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80079f2:	b191      	cbz	r1, 8007a1a <__mdiff+0x11a>
 80079f4:	6117      	str	r7, [r2, #16]
 80079f6:	e79d      	b.n	8007934 <__mdiff+0x34>
 80079f8:	f854 1b04 	ldr.w	r1, [r4], #4
 80079fc:	46e6      	mov	lr, ip
 80079fe:	0c08      	lsrs	r0, r1, #16
 8007a00:	fa1c fc81 	uxtah	ip, ip, r1
 8007a04:	4471      	add	r1, lr
 8007a06:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007a0a:	b289      	uxth	r1, r1
 8007a0c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007a10:	f846 1b04 	str.w	r1, [r6], #4
 8007a14:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007a18:	e7dd      	b.n	80079d6 <__mdiff+0xd6>
 8007a1a:	3f01      	subs	r7, #1
 8007a1c:	e7e7      	b.n	80079ee <__mdiff+0xee>
 8007a1e:	bf00      	nop
 8007a20:	08008490 	.word	0x08008490
 8007a24:	080084b2 	.word	0x080084b2

08007a28 <__d2b>:
 8007a28:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007a2c:	460f      	mov	r7, r1
 8007a2e:	2101      	movs	r1, #1
 8007a30:	ec59 8b10 	vmov	r8, r9, d0
 8007a34:	4616      	mov	r6, r2
 8007a36:	f7ff fcd5 	bl	80073e4 <_Balloc>
 8007a3a:	4604      	mov	r4, r0
 8007a3c:	b930      	cbnz	r0, 8007a4c <__d2b+0x24>
 8007a3e:	4602      	mov	r2, r0
 8007a40:	4b23      	ldr	r3, [pc, #140]	@ (8007ad0 <__d2b+0xa8>)
 8007a42:	4824      	ldr	r0, [pc, #144]	@ (8007ad4 <__d2b+0xac>)
 8007a44:	f240 310f 	movw	r1, #783	@ 0x30f
 8007a48:	f000 f936 	bl	8007cb8 <__assert_func>
 8007a4c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007a50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007a54:	b10d      	cbz	r5, 8007a5a <__d2b+0x32>
 8007a56:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007a5a:	9301      	str	r3, [sp, #4]
 8007a5c:	f1b8 0300 	subs.w	r3, r8, #0
 8007a60:	d023      	beq.n	8007aaa <__d2b+0x82>
 8007a62:	4668      	mov	r0, sp
 8007a64:	9300      	str	r3, [sp, #0]
 8007a66:	f7ff fd84 	bl	8007572 <__lo0bits>
 8007a6a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007a6e:	b1d0      	cbz	r0, 8007aa6 <__d2b+0x7e>
 8007a70:	f1c0 0320 	rsb	r3, r0, #32
 8007a74:	fa02 f303 	lsl.w	r3, r2, r3
 8007a78:	430b      	orrs	r3, r1
 8007a7a:	40c2      	lsrs	r2, r0
 8007a7c:	6163      	str	r3, [r4, #20]
 8007a7e:	9201      	str	r2, [sp, #4]
 8007a80:	9b01      	ldr	r3, [sp, #4]
 8007a82:	61a3      	str	r3, [r4, #24]
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	bf0c      	ite	eq
 8007a88:	2201      	moveq	r2, #1
 8007a8a:	2202      	movne	r2, #2
 8007a8c:	6122      	str	r2, [r4, #16]
 8007a8e:	b1a5      	cbz	r5, 8007aba <__d2b+0x92>
 8007a90:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007a94:	4405      	add	r5, r0
 8007a96:	603d      	str	r5, [r7, #0]
 8007a98:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007a9c:	6030      	str	r0, [r6, #0]
 8007a9e:	4620      	mov	r0, r4
 8007aa0:	b003      	add	sp, #12
 8007aa2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007aa6:	6161      	str	r1, [r4, #20]
 8007aa8:	e7ea      	b.n	8007a80 <__d2b+0x58>
 8007aaa:	a801      	add	r0, sp, #4
 8007aac:	f7ff fd61 	bl	8007572 <__lo0bits>
 8007ab0:	9b01      	ldr	r3, [sp, #4]
 8007ab2:	6163      	str	r3, [r4, #20]
 8007ab4:	3020      	adds	r0, #32
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	e7e8      	b.n	8007a8c <__d2b+0x64>
 8007aba:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007abe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007ac2:	6038      	str	r0, [r7, #0]
 8007ac4:	6918      	ldr	r0, [r3, #16]
 8007ac6:	f7ff fd35 	bl	8007534 <__hi0bits>
 8007aca:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ace:	e7e5      	b.n	8007a9c <__d2b+0x74>
 8007ad0:	08008490 	.word	0x08008490
 8007ad4:	080084b2 	.word	0x080084b2

08007ad8 <__sread>:
 8007ad8:	b510      	push	{r4, lr}
 8007ada:	460c      	mov	r4, r1
 8007adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ae0:	f000 f898 	bl	8007c14 <_read_r>
 8007ae4:	2800      	cmp	r0, #0
 8007ae6:	bfab      	itete	ge
 8007ae8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007aea:	89a3      	ldrhlt	r3, [r4, #12]
 8007aec:	181b      	addge	r3, r3, r0
 8007aee:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007af2:	bfac      	ite	ge
 8007af4:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007af6:	81a3      	strhlt	r3, [r4, #12]
 8007af8:	bd10      	pop	{r4, pc}

08007afa <__swrite>:
 8007afa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007afe:	461f      	mov	r7, r3
 8007b00:	898b      	ldrh	r3, [r1, #12]
 8007b02:	05db      	lsls	r3, r3, #23
 8007b04:	4605      	mov	r5, r0
 8007b06:	460c      	mov	r4, r1
 8007b08:	4616      	mov	r6, r2
 8007b0a:	d505      	bpl.n	8007b18 <__swrite+0x1e>
 8007b0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b10:	2302      	movs	r3, #2
 8007b12:	2200      	movs	r2, #0
 8007b14:	f000 f86c 	bl	8007bf0 <_lseek_r>
 8007b18:	89a3      	ldrh	r3, [r4, #12]
 8007b1a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007b22:	81a3      	strh	r3, [r4, #12]
 8007b24:	4632      	mov	r2, r6
 8007b26:	463b      	mov	r3, r7
 8007b28:	4628      	mov	r0, r5
 8007b2a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b2e:	f000 b893 	b.w	8007c58 <_write_r>

08007b32 <__sseek>:
 8007b32:	b510      	push	{r4, lr}
 8007b34:	460c      	mov	r4, r1
 8007b36:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b3a:	f000 f859 	bl	8007bf0 <_lseek_r>
 8007b3e:	1c43      	adds	r3, r0, #1
 8007b40:	89a3      	ldrh	r3, [r4, #12]
 8007b42:	bf15      	itete	ne
 8007b44:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007b46:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007b4a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007b4e:	81a3      	strheq	r3, [r4, #12]
 8007b50:	bf18      	it	ne
 8007b52:	81a3      	strhne	r3, [r4, #12]
 8007b54:	bd10      	pop	{r4, pc}

08007b56 <__sclose>:
 8007b56:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b5a:	f000 b88f 	b.w	8007c7c <_close_r>

08007b5e <_realloc_r>:
 8007b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b62:	4607      	mov	r7, r0
 8007b64:	4614      	mov	r4, r2
 8007b66:	460d      	mov	r5, r1
 8007b68:	b921      	cbnz	r1, 8007b74 <_realloc_r+0x16>
 8007b6a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b6e:	4611      	mov	r1, r2
 8007b70:	f7ff bb00 	b.w	8007174 <_malloc_r>
 8007b74:	b92a      	cbnz	r2, 8007b82 <_realloc_r+0x24>
 8007b76:	f000 f8d1 	bl	8007d1c <_free_r>
 8007b7a:	4625      	mov	r5, r4
 8007b7c:	4628      	mov	r0, r5
 8007b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007b82:	f000 f927 	bl	8007dd4 <_malloc_usable_size_r>
 8007b86:	4284      	cmp	r4, r0
 8007b88:	4606      	mov	r6, r0
 8007b8a:	d802      	bhi.n	8007b92 <_realloc_r+0x34>
 8007b8c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007b90:	d8f4      	bhi.n	8007b7c <_realloc_r+0x1e>
 8007b92:	4621      	mov	r1, r4
 8007b94:	4638      	mov	r0, r7
 8007b96:	f7ff faed 	bl	8007174 <_malloc_r>
 8007b9a:	4680      	mov	r8, r0
 8007b9c:	b908      	cbnz	r0, 8007ba2 <_realloc_r+0x44>
 8007b9e:	4645      	mov	r5, r8
 8007ba0:	e7ec      	b.n	8007b7c <_realloc_r+0x1e>
 8007ba2:	42b4      	cmp	r4, r6
 8007ba4:	4622      	mov	r2, r4
 8007ba6:	4629      	mov	r1, r5
 8007ba8:	bf28      	it	cs
 8007baa:	4632      	movcs	r2, r6
 8007bac:	f000 f876 	bl	8007c9c <memcpy>
 8007bb0:	4629      	mov	r1, r5
 8007bb2:	4638      	mov	r0, r7
 8007bb4:	f000 f8b2 	bl	8007d1c <_free_r>
 8007bb8:	e7f1      	b.n	8007b9e <_realloc_r+0x40>

08007bba <memmove>:
 8007bba:	4288      	cmp	r0, r1
 8007bbc:	b510      	push	{r4, lr}
 8007bbe:	eb01 0402 	add.w	r4, r1, r2
 8007bc2:	d902      	bls.n	8007bca <memmove+0x10>
 8007bc4:	4284      	cmp	r4, r0
 8007bc6:	4623      	mov	r3, r4
 8007bc8:	d807      	bhi.n	8007bda <memmove+0x20>
 8007bca:	1e43      	subs	r3, r0, #1
 8007bcc:	42a1      	cmp	r1, r4
 8007bce:	d008      	beq.n	8007be2 <memmove+0x28>
 8007bd0:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007bd4:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007bd8:	e7f8      	b.n	8007bcc <memmove+0x12>
 8007bda:	4402      	add	r2, r0
 8007bdc:	4601      	mov	r1, r0
 8007bde:	428a      	cmp	r2, r1
 8007be0:	d100      	bne.n	8007be4 <memmove+0x2a>
 8007be2:	bd10      	pop	{r4, pc}
 8007be4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007be8:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007bec:	e7f7      	b.n	8007bde <memmove+0x24>
	...

08007bf0 <_lseek_r>:
 8007bf0:	b538      	push	{r3, r4, r5, lr}
 8007bf2:	4d07      	ldr	r5, [pc, #28]	@ (8007c10 <_lseek_r+0x20>)
 8007bf4:	4604      	mov	r4, r0
 8007bf6:	4608      	mov	r0, r1
 8007bf8:	4611      	mov	r1, r2
 8007bfa:	2200      	movs	r2, #0
 8007bfc:	602a      	str	r2, [r5, #0]
 8007bfe:	461a      	mov	r2, r3
 8007c00:	f7f9 fcfa 	bl	80015f8 <_lseek>
 8007c04:	1c43      	adds	r3, r0, #1
 8007c06:	d102      	bne.n	8007c0e <_lseek_r+0x1e>
 8007c08:	682b      	ldr	r3, [r5, #0]
 8007c0a:	b103      	cbz	r3, 8007c0e <_lseek_r+0x1e>
 8007c0c:	6023      	str	r3, [r4, #0]
 8007c0e:	bd38      	pop	{r3, r4, r5, pc}
 8007c10:	20000528 	.word	0x20000528

08007c14 <_read_r>:
 8007c14:	b538      	push	{r3, r4, r5, lr}
 8007c16:	4d07      	ldr	r5, [pc, #28]	@ (8007c34 <_read_r+0x20>)
 8007c18:	4604      	mov	r4, r0
 8007c1a:	4608      	mov	r0, r1
 8007c1c:	4611      	mov	r1, r2
 8007c1e:	2200      	movs	r2, #0
 8007c20:	602a      	str	r2, [r5, #0]
 8007c22:	461a      	mov	r2, r3
 8007c24:	f7f9 fc88 	bl	8001538 <_read>
 8007c28:	1c43      	adds	r3, r0, #1
 8007c2a:	d102      	bne.n	8007c32 <_read_r+0x1e>
 8007c2c:	682b      	ldr	r3, [r5, #0]
 8007c2e:	b103      	cbz	r3, 8007c32 <_read_r+0x1e>
 8007c30:	6023      	str	r3, [r4, #0]
 8007c32:	bd38      	pop	{r3, r4, r5, pc}
 8007c34:	20000528 	.word	0x20000528

08007c38 <_sbrk_r>:
 8007c38:	b538      	push	{r3, r4, r5, lr}
 8007c3a:	4d06      	ldr	r5, [pc, #24]	@ (8007c54 <_sbrk_r+0x1c>)
 8007c3c:	2300      	movs	r3, #0
 8007c3e:	4604      	mov	r4, r0
 8007c40:	4608      	mov	r0, r1
 8007c42:	602b      	str	r3, [r5, #0]
 8007c44:	f7f9 fce6 	bl	8001614 <_sbrk>
 8007c48:	1c43      	adds	r3, r0, #1
 8007c4a:	d102      	bne.n	8007c52 <_sbrk_r+0x1a>
 8007c4c:	682b      	ldr	r3, [r5, #0]
 8007c4e:	b103      	cbz	r3, 8007c52 <_sbrk_r+0x1a>
 8007c50:	6023      	str	r3, [r4, #0]
 8007c52:	bd38      	pop	{r3, r4, r5, pc}
 8007c54:	20000528 	.word	0x20000528

08007c58 <_write_r>:
 8007c58:	b538      	push	{r3, r4, r5, lr}
 8007c5a:	4d07      	ldr	r5, [pc, #28]	@ (8007c78 <_write_r+0x20>)
 8007c5c:	4604      	mov	r4, r0
 8007c5e:	4608      	mov	r0, r1
 8007c60:	4611      	mov	r1, r2
 8007c62:	2200      	movs	r2, #0
 8007c64:	602a      	str	r2, [r5, #0]
 8007c66:	461a      	mov	r2, r3
 8007c68:	f7f9 fc83 	bl	8001572 <_write>
 8007c6c:	1c43      	adds	r3, r0, #1
 8007c6e:	d102      	bne.n	8007c76 <_write_r+0x1e>
 8007c70:	682b      	ldr	r3, [r5, #0]
 8007c72:	b103      	cbz	r3, 8007c76 <_write_r+0x1e>
 8007c74:	6023      	str	r3, [r4, #0]
 8007c76:	bd38      	pop	{r3, r4, r5, pc}
 8007c78:	20000528 	.word	0x20000528

08007c7c <_close_r>:
 8007c7c:	b538      	push	{r3, r4, r5, lr}
 8007c7e:	4d06      	ldr	r5, [pc, #24]	@ (8007c98 <_close_r+0x1c>)
 8007c80:	2300      	movs	r3, #0
 8007c82:	4604      	mov	r4, r0
 8007c84:	4608      	mov	r0, r1
 8007c86:	602b      	str	r3, [r5, #0]
 8007c88:	f7f9 fc8f 	bl	80015aa <_close>
 8007c8c:	1c43      	adds	r3, r0, #1
 8007c8e:	d102      	bne.n	8007c96 <_close_r+0x1a>
 8007c90:	682b      	ldr	r3, [r5, #0]
 8007c92:	b103      	cbz	r3, 8007c96 <_close_r+0x1a>
 8007c94:	6023      	str	r3, [r4, #0]
 8007c96:	bd38      	pop	{r3, r4, r5, pc}
 8007c98:	20000528 	.word	0x20000528

08007c9c <memcpy>:
 8007c9c:	440a      	add	r2, r1
 8007c9e:	4291      	cmp	r1, r2
 8007ca0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007ca4:	d100      	bne.n	8007ca8 <memcpy+0xc>
 8007ca6:	4770      	bx	lr
 8007ca8:	b510      	push	{r4, lr}
 8007caa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007cae:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007cb2:	4291      	cmp	r1, r2
 8007cb4:	d1f9      	bne.n	8007caa <memcpy+0xe>
 8007cb6:	bd10      	pop	{r4, pc}

08007cb8 <__assert_func>:
 8007cb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007cba:	4614      	mov	r4, r2
 8007cbc:	461a      	mov	r2, r3
 8007cbe:	4b09      	ldr	r3, [pc, #36]	@ (8007ce4 <__assert_func+0x2c>)
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	4605      	mov	r5, r0
 8007cc4:	68d8      	ldr	r0, [r3, #12]
 8007cc6:	b14c      	cbz	r4, 8007cdc <__assert_func+0x24>
 8007cc8:	4b07      	ldr	r3, [pc, #28]	@ (8007ce8 <__assert_func+0x30>)
 8007cca:	9100      	str	r1, [sp, #0]
 8007ccc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007cd0:	4906      	ldr	r1, [pc, #24]	@ (8007cec <__assert_func+0x34>)
 8007cd2:	462b      	mov	r3, r5
 8007cd4:	f000 f886 	bl	8007de4 <fiprintf>
 8007cd8:	f000 f8a3 	bl	8007e22 <abort>
 8007cdc:	4b04      	ldr	r3, [pc, #16]	@ (8007cf0 <__assert_func+0x38>)
 8007cde:	461c      	mov	r4, r3
 8007ce0:	e7f3      	b.n	8007cca <__assert_func+0x12>
 8007ce2:	bf00      	nop
 8007ce4:	20000018 	.word	0x20000018
 8007ce8:	08008515 	.word	0x08008515
 8007cec:	08008522 	.word	0x08008522
 8007cf0:	08008550 	.word	0x08008550

08007cf4 <_calloc_r>:
 8007cf4:	b570      	push	{r4, r5, r6, lr}
 8007cf6:	fba1 5402 	umull	r5, r4, r1, r2
 8007cfa:	b934      	cbnz	r4, 8007d0a <_calloc_r+0x16>
 8007cfc:	4629      	mov	r1, r5
 8007cfe:	f7ff fa39 	bl	8007174 <_malloc_r>
 8007d02:	4606      	mov	r6, r0
 8007d04:	b928      	cbnz	r0, 8007d12 <_calloc_r+0x1e>
 8007d06:	4630      	mov	r0, r6
 8007d08:	bd70      	pop	{r4, r5, r6, pc}
 8007d0a:	220c      	movs	r2, #12
 8007d0c:	6002      	str	r2, [r0, #0]
 8007d0e:	2600      	movs	r6, #0
 8007d10:	e7f9      	b.n	8007d06 <_calloc_r+0x12>
 8007d12:	462a      	mov	r2, r5
 8007d14:	4621      	mov	r1, r4
 8007d16:	f7fe fa17 	bl	8006148 <memset>
 8007d1a:	e7f4      	b.n	8007d06 <_calloc_r+0x12>

08007d1c <_free_r>:
 8007d1c:	b538      	push	{r3, r4, r5, lr}
 8007d1e:	4605      	mov	r5, r0
 8007d20:	2900      	cmp	r1, #0
 8007d22:	d041      	beq.n	8007da8 <_free_r+0x8c>
 8007d24:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d28:	1f0c      	subs	r4, r1, #4
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	bfb8      	it	lt
 8007d2e:	18e4      	addlt	r4, r4, r3
 8007d30:	f7ff fb4c 	bl	80073cc <__malloc_lock>
 8007d34:	4a1d      	ldr	r2, [pc, #116]	@ (8007dac <_free_r+0x90>)
 8007d36:	6813      	ldr	r3, [r2, #0]
 8007d38:	b933      	cbnz	r3, 8007d48 <_free_r+0x2c>
 8007d3a:	6063      	str	r3, [r4, #4]
 8007d3c:	6014      	str	r4, [r2, #0]
 8007d3e:	4628      	mov	r0, r5
 8007d40:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007d44:	f7ff bb48 	b.w	80073d8 <__malloc_unlock>
 8007d48:	42a3      	cmp	r3, r4
 8007d4a:	d908      	bls.n	8007d5e <_free_r+0x42>
 8007d4c:	6820      	ldr	r0, [r4, #0]
 8007d4e:	1821      	adds	r1, r4, r0
 8007d50:	428b      	cmp	r3, r1
 8007d52:	bf01      	itttt	eq
 8007d54:	6819      	ldreq	r1, [r3, #0]
 8007d56:	685b      	ldreq	r3, [r3, #4]
 8007d58:	1809      	addeq	r1, r1, r0
 8007d5a:	6021      	streq	r1, [r4, #0]
 8007d5c:	e7ed      	b.n	8007d3a <_free_r+0x1e>
 8007d5e:	461a      	mov	r2, r3
 8007d60:	685b      	ldr	r3, [r3, #4]
 8007d62:	b10b      	cbz	r3, 8007d68 <_free_r+0x4c>
 8007d64:	42a3      	cmp	r3, r4
 8007d66:	d9fa      	bls.n	8007d5e <_free_r+0x42>
 8007d68:	6811      	ldr	r1, [r2, #0]
 8007d6a:	1850      	adds	r0, r2, r1
 8007d6c:	42a0      	cmp	r0, r4
 8007d6e:	d10b      	bne.n	8007d88 <_free_r+0x6c>
 8007d70:	6820      	ldr	r0, [r4, #0]
 8007d72:	4401      	add	r1, r0
 8007d74:	1850      	adds	r0, r2, r1
 8007d76:	4283      	cmp	r3, r0
 8007d78:	6011      	str	r1, [r2, #0]
 8007d7a:	d1e0      	bne.n	8007d3e <_free_r+0x22>
 8007d7c:	6818      	ldr	r0, [r3, #0]
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	6053      	str	r3, [r2, #4]
 8007d82:	4408      	add	r0, r1
 8007d84:	6010      	str	r0, [r2, #0]
 8007d86:	e7da      	b.n	8007d3e <_free_r+0x22>
 8007d88:	d902      	bls.n	8007d90 <_free_r+0x74>
 8007d8a:	230c      	movs	r3, #12
 8007d8c:	602b      	str	r3, [r5, #0]
 8007d8e:	e7d6      	b.n	8007d3e <_free_r+0x22>
 8007d90:	6820      	ldr	r0, [r4, #0]
 8007d92:	1821      	adds	r1, r4, r0
 8007d94:	428b      	cmp	r3, r1
 8007d96:	bf04      	itt	eq
 8007d98:	6819      	ldreq	r1, [r3, #0]
 8007d9a:	685b      	ldreq	r3, [r3, #4]
 8007d9c:	6063      	str	r3, [r4, #4]
 8007d9e:	bf04      	itt	eq
 8007da0:	1809      	addeq	r1, r1, r0
 8007da2:	6021      	streq	r1, [r4, #0]
 8007da4:	6054      	str	r4, [r2, #4]
 8007da6:	e7ca      	b.n	8007d3e <_free_r+0x22>
 8007da8:	bd38      	pop	{r3, r4, r5, pc}
 8007daa:	bf00      	nop
 8007dac:	20000524 	.word	0x20000524

08007db0 <__ascii_mbtowc>:
 8007db0:	b082      	sub	sp, #8
 8007db2:	b901      	cbnz	r1, 8007db6 <__ascii_mbtowc+0x6>
 8007db4:	a901      	add	r1, sp, #4
 8007db6:	b142      	cbz	r2, 8007dca <__ascii_mbtowc+0x1a>
 8007db8:	b14b      	cbz	r3, 8007dce <__ascii_mbtowc+0x1e>
 8007dba:	7813      	ldrb	r3, [r2, #0]
 8007dbc:	600b      	str	r3, [r1, #0]
 8007dbe:	7812      	ldrb	r2, [r2, #0]
 8007dc0:	1e10      	subs	r0, r2, #0
 8007dc2:	bf18      	it	ne
 8007dc4:	2001      	movne	r0, #1
 8007dc6:	b002      	add	sp, #8
 8007dc8:	4770      	bx	lr
 8007dca:	4610      	mov	r0, r2
 8007dcc:	e7fb      	b.n	8007dc6 <__ascii_mbtowc+0x16>
 8007dce:	f06f 0001 	mvn.w	r0, #1
 8007dd2:	e7f8      	b.n	8007dc6 <__ascii_mbtowc+0x16>

08007dd4 <_malloc_usable_size_r>:
 8007dd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007dd8:	1f18      	subs	r0, r3, #4
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	bfbc      	itt	lt
 8007dde:	580b      	ldrlt	r3, [r1, r0]
 8007de0:	18c0      	addlt	r0, r0, r3
 8007de2:	4770      	bx	lr

08007de4 <fiprintf>:
 8007de4:	b40e      	push	{r1, r2, r3}
 8007de6:	b503      	push	{r0, r1, lr}
 8007de8:	4601      	mov	r1, r0
 8007dea:	ab03      	add	r3, sp, #12
 8007dec:	4805      	ldr	r0, [pc, #20]	@ (8007e04 <fiprintf+0x20>)
 8007dee:	f853 2b04 	ldr.w	r2, [r3], #4
 8007df2:	6800      	ldr	r0, [r0, #0]
 8007df4:	9301      	str	r3, [sp, #4]
 8007df6:	f000 f845 	bl	8007e84 <_vfiprintf_r>
 8007dfa:	b002      	add	sp, #8
 8007dfc:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e00:	b003      	add	sp, #12
 8007e02:	4770      	bx	lr
 8007e04:	20000018 	.word	0x20000018

08007e08 <__ascii_wctomb>:
 8007e08:	4603      	mov	r3, r0
 8007e0a:	4608      	mov	r0, r1
 8007e0c:	b141      	cbz	r1, 8007e20 <__ascii_wctomb+0x18>
 8007e0e:	2aff      	cmp	r2, #255	@ 0xff
 8007e10:	d904      	bls.n	8007e1c <__ascii_wctomb+0x14>
 8007e12:	228a      	movs	r2, #138	@ 0x8a
 8007e14:	601a      	str	r2, [r3, #0]
 8007e16:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007e1a:	4770      	bx	lr
 8007e1c:	700a      	strb	r2, [r1, #0]
 8007e1e:	2001      	movs	r0, #1
 8007e20:	4770      	bx	lr

08007e22 <abort>:
 8007e22:	b508      	push	{r3, lr}
 8007e24:	2006      	movs	r0, #6
 8007e26:	f000 fa63 	bl	80082f0 <raise>
 8007e2a:	2001      	movs	r0, #1
 8007e2c:	f7f9 fb79 	bl	8001522 <_exit>

08007e30 <__sfputc_r>:
 8007e30:	6893      	ldr	r3, [r2, #8]
 8007e32:	3b01      	subs	r3, #1
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	b410      	push	{r4}
 8007e38:	6093      	str	r3, [r2, #8]
 8007e3a:	da08      	bge.n	8007e4e <__sfputc_r+0x1e>
 8007e3c:	6994      	ldr	r4, [r2, #24]
 8007e3e:	42a3      	cmp	r3, r4
 8007e40:	db01      	blt.n	8007e46 <__sfputc_r+0x16>
 8007e42:	290a      	cmp	r1, #10
 8007e44:	d103      	bne.n	8007e4e <__sfputc_r+0x1e>
 8007e46:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e4a:	f000 b933 	b.w	80080b4 <__swbuf_r>
 8007e4e:	6813      	ldr	r3, [r2, #0]
 8007e50:	1c58      	adds	r0, r3, #1
 8007e52:	6010      	str	r0, [r2, #0]
 8007e54:	7019      	strb	r1, [r3, #0]
 8007e56:	4608      	mov	r0, r1
 8007e58:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007e5c:	4770      	bx	lr

08007e5e <__sfputs_r>:
 8007e5e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e60:	4606      	mov	r6, r0
 8007e62:	460f      	mov	r7, r1
 8007e64:	4614      	mov	r4, r2
 8007e66:	18d5      	adds	r5, r2, r3
 8007e68:	42ac      	cmp	r4, r5
 8007e6a:	d101      	bne.n	8007e70 <__sfputs_r+0x12>
 8007e6c:	2000      	movs	r0, #0
 8007e6e:	e007      	b.n	8007e80 <__sfputs_r+0x22>
 8007e70:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e74:	463a      	mov	r2, r7
 8007e76:	4630      	mov	r0, r6
 8007e78:	f7ff ffda 	bl	8007e30 <__sfputc_r>
 8007e7c:	1c43      	adds	r3, r0, #1
 8007e7e:	d1f3      	bne.n	8007e68 <__sfputs_r+0xa>
 8007e80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007e84 <_vfiprintf_r>:
 8007e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e88:	460d      	mov	r5, r1
 8007e8a:	b09d      	sub	sp, #116	@ 0x74
 8007e8c:	4614      	mov	r4, r2
 8007e8e:	4698      	mov	r8, r3
 8007e90:	4606      	mov	r6, r0
 8007e92:	b118      	cbz	r0, 8007e9c <_vfiprintf_r+0x18>
 8007e94:	6a03      	ldr	r3, [r0, #32]
 8007e96:	b90b      	cbnz	r3, 8007e9c <_vfiprintf_r+0x18>
 8007e98:	f7fe f920 	bl	80060dc <__sinit>
 8007e9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007e9e:	07d9      	lsls	r1, r3, #31
 8007ea0:	d405      	bmi.n	8007eae <_vfiprintf_r+0x2a>
 8007ea2:	89ab      	ldrh	r3, [r5, #12]
 8007ea4:	059a      	lsls	r2, r3, #22
 8007ea6:	d402      	bmi.n	8007eae <_vfiprintf_r+0x2a>
 8007ea8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007eaa:	f7fe f980 	bl	80061ae <__retarget_lock_acquire_recursive>
 8007eae:	89ab      	ldrh	r3, [r5, #12]
 8007eb0:	071b      	lsls	r3, r3, #28
 8007eb2:	d501      	bpl.n	8007eb8 <_vfiprintf_r+0x34>
 8007eb4:	692b      	ldr	r3, [r5, #16]
 8007eb6:	b99b      	cbnz	r3, 8007ee0 <_vfiprintf_r+0x5c>
 8007eb8:	4629      	mov	r1, r5
 8007eba:	4630      	mov	r0, r6
 8007ebc:	f000 f938 	bl	8008130 <__swsetup_r>
 8007ec0:	b170      	cbz	r0, 8007ee0 <_vfiprintf_r+0x5c>
 8007ec2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ec4:	07dc      	lsls	r4, r3, #31
 8007ec6:	d504      	bpl.n	8007ed2 <_vfiprintf_r+0x4e>
 8007ec8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007ecc:	b01d      	add	sp, #116	@ 0x74
 8007ece:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ed2:	89ab      	ldrh	r3, [r5, #12]
 8007ed4:	0598      	lsls	r0, r3, #22
 8007ed6:	d4f7      	bmi.n	8007ec8 <_vfiprintf_r+0x44>
 8007ed8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007eda:	f7fe f969 	bl	80061b0 <__retarget_lock_release_recursive>
 8007ede:	e7f3      	b.n	8007ec8 <_vfiprintf_r+0x44>
 8007ee0:	2300      	movs	r3, #0
 8007ee2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ee4:	2320      	movs	r3, #32
 8007ee6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007eea:	f8cd 800c 	str.w	r8, [sp, #12]
 8007eee:	2330      	movs	r3, #48	@ 0x30
 8007ef0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80080a0 <_vfiprintf_r+0x21c>
 8007ef4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007ef8:	f04f 0901 	mov.w	r9, #1
 8007efc:	4623      	mov	r3, r4
 8007efe:	469a      	mov	sl, r3
 8007f00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007f04:	b10a      	cbz	r2, 8007f0a <_vfiprintf_r+0x86>
 8007f06:	2a25      	cmp	r2, #37	@ 0x25
 8007f08:	d1f9      	bne.n	8007efe <_vfiprintf_r+0x7a>
 8007f0a:	ebba 0b04 	subs.w	fp, sl, r4
 8007f0e:	d00b      	beq.n	8007f28 <_vfiprintf_r+0xa4>
 8007f10:	465b      	mov	r3, fp
 8007f12:	4622      	mov	r2, r4
 8007f14:	4629      	mov	r1, r5
 8007f16:	4630      	mov	r0, r6
 8007f18:	f7ff ffa1 	bl	8007e5e <__sfputs_r>
 8007f1c:	3001      	adds	r0, #1
 8007f1e:	f000 80a7 	beq.w	8008070 <_vfiprintf_r+0x1ec>
 8007f22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007f24:	445a      	add	r2, fp
 8007f26:	9209      	str	r2, [sp, #36]	@ 0x24
 8007f28:	f89a 3000 	ldrb.w	r3, [sl]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f000 809f 	beq.w	8008070 <_vfiprintf_r+0x1ec>
 8007f32:	2300      	movs	r3, #0
 8007f34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007f38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007f3c:	f10a 0a01 	add.w	sl, sl, #1
 8007f40:	9304      	str	r3, [sp, #16]
 8007f42:	9307      	str	r3, [sp, #28]
 8007f44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007f48:	931a      	str	r3, [sp, #104]	@ 0x68
 8007f4a:	4654      	mov	r4, sl
 8007f4c:	2205      	movs	r2, #5
 8007f4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f52:	4853      	ldr	r0, [pc, #332]	@ (80080a0 <_vfiprintf_r+0x21c>)
 8007f54:	f7f8 f93c 	bl	80001d0 <memchr>
 8007f58:	9a04      	ldr	r2, [sp, #16]
 8007f5a:	b9d8      	cbnz	r0, 8007f94 <_vfiprintf_r+0x110>
 8007f5c:	06d1      	lsls	r1, r2, #27
 8007f5e:	bf44      	itt	mi
 8007f60:	2320      	movmi	r3, #32
 8007f62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f66:	0713      	lsls	r3, r2, #28
 8007f68:	bf44      	itt	mi
 8007f6a:	232b      	movmi	r3, #43	@ 0x2b
 8007f6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007f70:	f89a 3000 	ldrb.w	r3, [sl]
 8007f74:	2b2a      	cmp	r3, #42	@ 0x2a
 8007f76:	d015      	beq.n	8007fa4 <_vfiprintf_r+0x120>
 8007f78:	9a07      	ldr	r2, [sp, #28]
 8007f7a:	4654      	mov	r4, sl
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	f04f 0c0a 	mov.w	ip, #10
 8007f82:	4621      	mov	r1, r4
 8007f84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007f88:	3b30      	subs	r3, #48	@ 0x30
 8007f8a:	2b09      	cmp	r3, #9
 8007f8c:	d94b      	bls.n	8008026 <_vfiprintf_r+0x1a2>
 8007f8e:	b1b0      	cbz	r0, 8007fbe <_vfiprintf_r+0x13a>
 8007f90:	9207      	str	r2, [sp, #28]
 8007f92:	e014      	b.n	8007fbe <_vfiprintf_r+0x13a>
 8007f94:	eba0 0308 	sub.w	r3, r0, r8
 8007f98:	fa09 f303 	lsl.w	r3, r9, r3
 8007f9c:	4313      	orrs	r3, r2
 8007f9e:	9304      	str	r3, [sp, #16]
 8007fa0:	46a2      	mov	sl, r4
 8007fa2:	e7d2      	b.n	8007f4a <_vfiprintf_r+0xc6>
 8007fa4:	9b03      	ldr	r3, [sp, #12]
 8007fa6:	1d19      	adds	r1, r3, #4
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	9103      	str	r1, [sp, #12]
 8007fac:	2b00      	cmp	r3, #0
 8007fae:	bfbb      	ittet	lt
 8007fb0:	425b      	neglt	r3, r3
 8007fb2:	f042 0202 	orrlt.w	r2, r2, #2
 8007fb6:	9307      	strge	r3, [sp, #28]
 8007fb8:	9307      	strlt	r3, [sp, #28]
 8007fba:	bfb8      	it	lt
 8007fbc:	9204      	strlt	r2, [sp, #16]
 8007fbe:	7823      	ldrb	r3, [r4, #0]
 8007fc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007fc2:	d10a      	bne.n	8007fda <_vfiprintf_r+0x156>
 8007fc4:	7863      	ldrb	r3, [r4, #1]
 8007fc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007fc8:	d132      	bne.n	8008030 <_vfiprintf_r+0x1ac>
 8007fca:	9b03      	ldr	r3, [sp, #12]
 8007fcc:	1d1a      	adds	r2, r3, #4
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	9203      	str	r2, [sp, #12]
 8007fd2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007fd6:	3402      	adds	r4, #2
 8007fd8:	9305      	str	r3, [sp, #20]
 8007fda:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80080b0 <_vfiprintf_r+0x22c>
 8007fde:	7821      	ldrb	r1, [r4, #0]
 8007fe0:	2203      	movs	r2, #3
 8007fe2:	4650      	mov	r0, sl
 8007fe4:	f7f8 f8f4 	bl	80001d0 <memchr>
 8007fe8:	b138      	cbz	r0, 8007ffa <_vfiprintf_r+0x176>
 8007fea:	9b04      	ldr	r3, [sp, #16]
 8007fec:	eba0 000a 	sub.w	r0, r0, sl
 8007ff0:	2240      	movs	r2, #64	@ 0x40
 8007ff2:	4082      	lsls	r2, r0
 8007ff4:	4313      	orrs	r3, r2
 8007ff6:	3401      	adds	r4, #1
 8007ff8:	9304      	str	r3, [sp, #16]
 8007ffa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ffe:	4829      	ldr	r0, [pc, #164]	@ (80080a4 <_vfiprintf_r+0x220>)
 8008000:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008004:	2206      	movs	r2, #6
 8008006:	f7f8 f8e3 	bl	80001d0 <memchr>
 800800a:	2800      	cmp	r0, #0
 800800c:	d03f      	beq.n	800808e <_vfiprintf_r+0x20a>
 800800e:	4b26      	ldr	r3, [pc, #152]	@ (80080a8 <_vfiprintf_r+0x224>)
 8008010:	bb1b      	cbnz	r3, 800805a <_vfiprintf_r+0x1d6>
 8008012:	9b03      	ldr	r3, [sp, #12]
 8008014:	3307      	adds	r3, #7
 8008016:	f023 0307 	bic.w	r3, r3, #7
 800801a:	3308      	adds	r3, #8
 800801c:	9303      	str	r3, [sp, #12]
 800801e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008020:	443b      	add	r3, r7
 8008022:	9309      	str	r3, [sp, #36]	@ 0x24
 8008024:	e76a      	b.n	8007efc <_vfiprintf_r+0x78>
 8008026:	fb0c 3202 	mla	r2, ip, r2, r3
 800802a:	460c      	mov	r4, r1
 800802c:	2001      	movs	r0, #1
 800802e:	e7a8      	b.n	8007f82 <_vfiprintf_r+0xfe>
 8008030:	2300      	movs	r3, #0
 8008032:	3401      	adds	r4, #1
 8008034:	9305      	str	r3, [sp, #20]
 8008036:	4619      	mov	r1, r3
 8008038:	f04f 0c0a 	mov.w	ip, #10
 800803c:	4620      	mov	r0, r4
 800803e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008042:	3a30      	subs	r2, #48	@ 0x30
 8008044:	2a09      	cmp	r2, #9
 8008046:	d903      	bls.n	8008050 <_vfiprintf_r+0x1cc>
 8008048:	2b00      	cmp	r3, #0
 800804a:	d0c6      	beq.n	8007fda <_vfiprintf_r+0x156>
 800804c:	9105      	str	r1, [sp, #20]
 800804e:	e7c4      	b.n	8007fda <_vfiprintf_r+0x156>
 8008050:	fb0c 2101 	mla	r1, ip, r1, r2
 8008054:	4604      	mov	r4, r0
 8008056:	2301      	movs	r3, #1
 8008058:	e7f0      	b.n	800803c <_vfiprintf_r+0x1b8>
 800805a:	ab03      	add	r3, sp, #12
 800805c:	9300      	str	r3, [sp, #0]
 800805e:	462a      	mov	r2, r5
 8008060:	4b12      	ldr	r3, [pc, #72]	@ (80080ac <_vfiprintf_r+0x228>)
 8008062:	a904      	add	r1, sp, #16
 8008064:	4630      	mov	r0, r6
 8008066:	f7fd fbc1 	bl	80057ec <_printf_float>
 800806a:	4607      	mov	r7, r0
 800806c:	1c78      	adds	r0, r7, #1
 800806e:	d1d6      	bne.n	800801e <_vfiprintf_r+0x19a>
 8008070:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8008072:	07d9      	lsls	r1, r3, #31
 8008074:	d405      	bmi.n	8008082 <_vfiprintf_r+0x1fe>
 8008076:	89ab      	ldrh	r3, [r5, #12]
 8008078:	059a      	lsls	r2, r3, #22
 800807a:	d402      	bmi.n	8008082 <_vfiprintf_r+0x1fe>
 800807c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800807e:	f7fe f897 	bl	80061b0 <__retarget_lock_release_recursive>
 8008082:	89ab      	ldrh	r3, [r5, #12]
 8008084:	065b      	lsls	r3, r3, #25
 8008086:	f53f af1f 	bmi.w	8007ec8 <_vfiprintf_r+0x44>
 800808a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800808c:	e71e      	b.n	8007ecc <_vfiprintf_r+0x48>
 800808e:	ab03      	add	r3, sp, #12
 8008090:	9300      	str	r3, [sp, #0]
 8008092:	462a      	mov	r2, r5
 8008094:	4b05      	ldr	r3, [pc, #20]	@ (80080ac <_vfiprintf_r+0x228>)
 8008096:	a904      	add	r1, sp, #16
 8008098:	4630      	mov	r0, r6
 800809a:	f7fd fe3f 	bl	8005d1c <_printf_i>
 800809e:	e7e4      	b.n	800806a <_vfiprintf_r+0x1e6>
 80080a0:	080084a1 	.word	0x080084a1
 80080a4:	080084ab 	.word	0x080084ab
 80080a8:	080057ed 	.word	0x080057ed
 80080ac:	08007e5f 	.word	0x08007e5f
 80080b0:	080084a7 	.word	0x080084a7

080080b4 <__swbuf_r>:
 80080b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080b6:	460e      	mov	r6, r1
 80080b8:	4614      	mov	r4, r2
 80080ba:	4605      	mov	r5, r0
 80080bc:	b118      	cbz	r0, 80080c6 <__swbuf_r+0x12>
 80080be:	6a03      	ldr	r3, [r0, #32]
 80080c0:	b90b      	cbnz	r3, 80080c6 <__swbuf_r+0x12>
 80080c2:	f7fe f80b 	bl	80060dc <__sinit>
 80080c6:	69a3      	ldr	r3, [r4, #24]
 80080c8:	60a3      	str	r3, [r4, #8]
 80080ca:	89a3      	ldrh	r3, [r4, #12]
 80080cc:	071a      	lsls	r2, r3, #28
 80080ce:	d501      	bpl.n	80080d4 <__swbuf_r+0x20>
 80080d0:	6923      	ldr	r3, [r4, #16]
 80080d2:	b943      	cbnz	r3, 80080e6 <__swbuf_r+0x32>
 80080d4:	4621      	mov	r1, r4
 80080d6:	4628      	mov	r0, r5
 80080d8:	f000 f82a 	bl	8008130 <__swsetup_r>
 80080dc:	b118      	cbz	r0, 80080e6 <__swbuf_r+0x32>
 80080de:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80080e2:	4638      	mov	r0, r7
 80080e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080e6:	6823      	ldr	r3, [r4, #0]
 80080e8:	6922      	ldr	r2, [r4, #16]
 80080ea:	1a98      	subs	r0, r3, r2
 80080ec:	6963      	ldr	r3, [r4, #20]
 80080ee:	b2f6      	uxtb	r6, r6
 80080f0:	4283      	cmp	r3, r0
 80080f2:	4637      	mov	r7, r6
 80080f4:	dc05      	bgt.n	8008102 <__swbuf_r+0x4e>
 80080f6:	4621      	mov	r1, r4
 80080f8:	4628      	mov	r0, r5
 80080fa:	f7ff f93f 	bl	800737c <_fflush_r>
 80080fe:	2800      	cmp	r0, #0
 8008100:	d1ed      	bne.n	80080de <__swbuf_r+0x2a>
 8008102:	68a3      	ldr	r3, [r4, #8]
 8008104:	3b01      	subs	r3, #1
 8008106:	60a3      	str	r3, [r4, #8]
 8008108:	6823      	ldr	r3, [r4, #0]
 800810a:	1c5a      	adds	r2, r3, #1
 800810c:	6022      	str	r2, [r4, #0]
 800810e:	701e      	strb	r6, [r3, #0]
 8008110:	6962      	ldr	r2, [r4, #20]
 8008112:	1c43      	adds	r3, r0, #1
 8008114:	429a      	cmp	r2, r3
 8008116:	d004      	beq.n	8008122 <__swbuf_r+0x6e>
 8008118:	89a3      	ldrh	r3, [r4, #12]
 800811a:	07db      	lsls	r3, r3, #31
 800811c:	d5e1      	bpl.n	80080e2 <__swbuf_r+0x2e>
 800811e:	2e0a      	cmp	r6, #10
 8008120:	d1df      	bne.n	80080e2 <__swbuf_r+0x2e>
 8008122:	4621      	mov	r1, r4
 8008124:	4628      	mov	r0, r5
 8008126:	f7ff f929 	bl	800737c <_fflush_r>
 800812a:	2800      	cmp	r0, #0
 800812c:	d0d9      	beq.n	80080e2 <__swbuf_r+0x2e>
 800812e:	e7d6      	b.n	80080de <__swbuf_r+0x2a>

08008130 <__swsetup_r>:
 8008130:	b538      	push	{r3, r4, r5, lr}
 8008132:	4b29      	ldr	r3, [pc, #164]	@ (80081d8 <__swsetup_r+0xa8>)
 8008134:	4605      	mov	r5, r0
 8008136:	6818      	ldr	r0, [r3, #0]
 8008138:	460c      	mov	r4, r1
 800813a:	b118      	cbz	r0, 8008144 <__swsetup_r+0x14>
 800813c:	6a03      	ldr	r3, [r0, #32]
 800813e:	b90b      	cbnz	r3, 8008144 <__swsetup_r+0x14>
 8008140:	f7fd ffcc 	bl	80060dc <__sinit>
 8008144:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008148:	0719      	lsls	r1, r3, #28
 800814a:	d422      	bmi.n	8008192 <__swsetup_r+0x62>
 800814c:	06da      	lsls	r2, r3, #27
 800814e:	d407      	bmi.n	8008160 <__swsetup_r+0x30>
 8008150:	2209      	movs	r2, #9
 8008152:	602a      	str	r2, [r5, #0]
 8008154:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008158:	81a3      	strh	r3, [r4, #12]
 800815a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800815e:	e033      	b.n	80081c8 <__swsetup_r+0x98>
 8008160:	0758      	lsls	r0, r3, #29
 8008162:	d512      	bpl.n	800818a <__swsetup_r+0x5a>
 8008164:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008166:	b141      	cbz	r1, 800817a <__swsetup_r+0x4a>
 8008168:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800816c:	4299      	cmp	r1, r3
 800816e:	d002      	beq.n	8008176 <__swsetup_r+0x46>
 8008170:	4628      	mov	r0, r5
 8008172:	f7ff fdd3 	bl	8007d1c <_free_r>
 8008176:	2300      	movs	r3, #0
 8008178:	6363      	str	r3, [r4, #52]	@ 0x34
 800817a:	89a3      	ldrh	r3, [r4, #12]
 800817c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008180:	81a3      	strh	r3, [r4, #12]
 8008182:	2300      	movs	r3, #0
 8008184:	6063      	str	r3, [r4, #4]
 8008186:	6923      	ldr	r3, [r4, #16]
 8008188:	6023      	str	r3, [r4, #0]
 800818a:	89a3      	ldrh	r3, [r4, #12]
 800818c:	f043 0308 	orr.w	r3, r3, #8
 8008190:	81a3      	strh	r3, [r4, #12]
 8008192:	6923      	ldr	r3, [r4, #16]
 8008194:	b94b      	cbnz	r3, 80081aa <__swsetup_r+0x7a>
 8008196:	89a3      	ldrh	r3, [r4, #12]
 8008198:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800819c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081a0:	d003      	beq.n	80081aa <__swsetup_r+0x7a>
 80081a2:	4621      	mov	r1, r4
 80081a4:	4628      	mov	r0, r5
 80081a6:	f000 f83f 	bl	8008228 <__smakebuf_r>
 80081aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081ae:	f013 0201 	ands.w	r2, r3, #1
 80081b2:	d00a      	beq.n	80081ca <__swsetup_r+0x9a>
 80081b4:	2200      	movs	r2, #0
 80081b6:	60a2      	str	r2, [r4, #8]
 80081b8:	6962      	ldr	r2, [r4, #20]
 80081ba:	4252      	negs	r2, r2
 80081bc:	61a2      	str	r2, [r4, #24]
 80081be:	6922      	ldr	r2, [r4, #16]
 80081c0:	b942      	cbnz	r2, 80081d4 <__swsetup_r+0xa4>
 80081c2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80081c6:	d1c5      	bne.n	8008154 <__swsetup_r+0x24>
 80081c8:	bd38      	pop	{r3, r4, r5, pc}
 80081ca:	0799      	lsls	r1, r3, #30
 80081cc:	bf58      	it	pl
 80081ce:	6962      	ldrpl	r2, [r4, #20]
 80081d0:	60a2      	str	r2, [r4, #8]
 80081d2:	e7f4      	b.n	80081be <__swsetup_r+0x8e>
 80081d4:	2000      	movs	r0, #0
 80081d6:	e7f7      	b.n	80081c8 <__swsetup_r+0x98>
 80081d8:	20000018 	.word	0x20000018

080081dc <__swhatbuf_r>:
 80081dc:	b570      	push	{r4, r5, r6, lr}
 80081de:	460c      	mov	r4, r1
 80081e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80081e4:	2900      	cmp	r1, #0
 80081e6:	b096      	sub	sp, #88	@ 0x58
 80081e8:	4615      	mov	r5, r2
 80081ea:	461e      	mov	r6, r3
 80081ec:	da0d      	bge.n	800820a <__swhatbuf_r+0x2e>
 80081ee:	89a3      	ldrh	r3, [r4, #12]
 80081f0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80081f4:	f04f 0100 	mov.w	r1, #0
 80081f8:	bf14      	ite	ne
 80081fa:	2340      	movne	r3, #64	@ 0x40
 80081fc:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008200:	2000      	movs	r0, #0
 8008202:	6031      	str	r1, [r6, #0]
 8008204:	602b      	str	r3, [r5, #0]
 8008206:	b016      	add	sp, #88	@ 0x58
 8008208:	bd70      	pop	{r4, r5, r6, pc}
 800820a:	466a      	mov	r2, sp
 800820c:	f000 f89c 	bl	8008348 <_fstat_r>
 8008210:	2800      	cmp	r0, #0
 8008212:	dbec      	blt.n	80081ee <__swhatbuf_r+0x12>
 8008214:	9901      	ldr	r1, [sp, #4]
 8008216:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800821a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800821e:	4259      	negs	r1, r3
 8008220:	4159      	adcs	r1, r3
 8008222:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008226:	e7eb      	b.n	8008200 <__swhatbuf_r+0x24>

08008228 <__smakebuf_r>:
 8008228:	898b      	ldrh	r3, [r1, #12]
 800822a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800822c:	079d      	lsls	r5, r3, #30
 800822e:	4606      	mov	r6, r0
 8008230:	460c      	mov	r4, r1
 8008232:	d507      	bpl.n	8008244 <__smakebuf_r+0x1c>
 8008234:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008238:	6023      	str	r3, [r4, #0]
 800823a:	6123      	str	r3, [r4, #16]
 800823c:	2301      	movs	r3, #1
 800823e:	6163      	str	r3, [r4, #20]
 8008240:	b003      	add	sp, #12
 8008242:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008244:	ab01      	add	r3, sp, #4
 8008246:	466a      	mov	r2, sp
 8008248:	f7ff ffc8 	bl	80081dc <__swhatbuf_r>
 800824c:	9f00      	ldr	r7, [sp, #0]
 800824e:	4605      	mov	r5, r0
 8008250:	4639      	mov	r1, r7
 8008252:	4630      	mov	r0, r6
 8008254:	f7fe ff8e 	bl	8007174 <_malloc_r>
 8008258:	b948      	cbnz	r0, 800826e <__smakebuf_r+0x46>
 800825a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800825e:	059a      	lsls	r2, r3, #22
 8008260:	d4ee      	bmi.n	8008240 <__smakebuf_r+0x18>
 8008262:	f023 0303 	bic.w	r3, r3, #3
 8008266:	f043 0302 	orr.w	r3, r3, #2
 800826a:	81a3      	strh	r3, [r4, #12]
 800826c:	e7e2      	b.n	8008234 <__smakebuf_r+0xc>
 800826e:	89a3      	ldrh	r3, [r4, #12]
 8008270:	6020      	str	r0, [r4, #0]
 8008272:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008276:	81a3      	strh	r3, [r4, #12]
 8008278:	9b01      	ldr	r3, [sp, #4]
 800827a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800827e:	b15b      	cbz	r3, 8008298 <__smakebuf_r+0x70>
 8008280:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008284:	4630      	mov	r0, r6
 8008286:	f000 f83b 	bl	8008300 <_isatty_r>
 800828a:	b128      	cbz	r0, 8008298 <__smakebuf_r+0x70>
 800828c:	89a3      	ldrh	r3, [r4, #12]
 800828e:	f023 0303 	bic.w	r3, r3, #3
 8008292:	f043 0301 	orr.w	r3, r3, #1
 8008296:	81a3      	strh	r3, [r4, #12]
 8008298:	89a3      	ldrh	r3, [r4, #12]
 800829a:	431d      	orrs	r5, r3
 800829c:	81a5      	strh	r5, [r4, #12]
 800829e:	e7cf      	b.n	8008240 <__smakebuf_r+0x18>

080082a0 <_raise_r>:
 80082a0:	291f      	cmp	r1, #31
 80082a2:	b538      	push	{r3, r4, r5, lr}
 80082a4:	4605      	mov	r5, r0
 80082a6:	460c      	mov	r4, r1
 80082a8:	d904      	bls.n	80082b4 <_raise_r+0x14>
 80082aa:	2316      	movs	r3, #22
 80082ac:	6003      	str	r3, [r0, #0]
 80082ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80082b2:	bd38      	pop	{r3, r4, r5, pc}
 80082b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80082b6:	b112      	cbz	r2, 80082be <_raise_r+0x1e>
 80082b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80082bc:	b94b      	cbnz	r3, 80082d2 <_raise_r+0x32>
 80082be:	4628      	mov	r0, r5
 80082c0:	f000 f840 	bl	8008344 <_getpid_r>
 80082c4:	4622      	mov	r2, r4
 80082c6:	4601      	mov	r1, r0
 80082c8:	4628      	mov	r0, r5
 80082ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80082ce:	f000 b827 	b.w	8008320 <_kill_r>
 80082d2:	2b01      	cmp	r3, #1
 80082d4:	d00a      	beq.n	80082ec <_raise_r+0x4c>
 80082d6:	1c59      	adds	r1, r3, #1
 80082d8:	d103      	bne.n	80082e2 <_raise_r+0x42>
 80082da:	2316      	movs	r3, #22
 80082dc:	6003      	str	r3, [r0, #0]
 80082de:	2001      	movs	r0, #1
 80082e0:	e7e7      	b.n	80082b2 <_raise_r+0x12>
 80082e2:	2100      	movs	r1, #0
 80082e4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80082e8:	4620      	mov	r0, r4
 80082ea:	4798      	blx	r3
 80082ec:	2000      	movs	r0, #0
 80082ee:	e7e0      	b.n	80082b2 <_raise_r+0x12>

080082f0 <raise>:
 80082f0:	4b02      	ldr	r3, [pc, #8]	@ (80082fc <raise+0xc>)
 80082f2:	4601      	mov	r1, r0
 80082f4:	6818      	ldr	r0, [r3, #0]
 80082f6:	f7ff bfd3 	b.w	80082a0 <_raise_r>
 80082fa:	bf00      	nop
 80082fc:	20000018 	.word	0x20000018

08008300 <_isatty_r>:
 8008300:	b538      	push	{r3, r4, r5, lr}
 8008302:	4d06      	ldr	r5, [pc, #24]	@ (800831c <_isatty_r+0x1c>)
 8008304:	2300      	movs	r3, #0
 8008306:	4604      	mov	r4, r0
 8008308:	4608      	mov	r0, r1
 800830a:	602b      	str	r3, [r5, #0]
 800830c:	f7f9 f969 	bl	80015e2 <_isatty>
 8008310:	1c43      	adds	r3, r0, #1
 8008312:	d102      	bne.n	800831a <_isatty_r+0x1a>
 8008314:	682b      	ldr	r3, [r5, #0]
 8008316:	b103      	cbz	r3, 800831a <_isatty_r+0x1a>
 8008318:	6023      	str	r3, [r4, #0]
 800831a:	bd38      	pop	{r3, r4, r5, pc}
 800831c:	20000528 	.word	0x20000528

08008320 <_kill_r>:
 8008320:	b538      	push	{r3, r4, r5, lr}
 8008322:	4d07      	ldr	r5, [pc, #28]	@ (8008340 <_kill_r+0x20>)
 8008324:	2300      	movs	r3, #0
 8008326:	4604      	mov	r4, r0
 8008328:	4608      	mov	r0, r1
 800832a:	4611      	mov	r1, r2
 800832c:	602b      	str	r3, [r5, #0]
 800832e:	f7f9 f8e8 	bl	8001502 <_kill>
 8008332:	1c43      	adds	r3, r0, #1
 8008334:	d102      	bne.n	800833c <_kill_r+0x1c>
 8008336:	682b      	ldr	r3, [r5, #0]
 8008338:	b103      	cbz	r3, 800833c <_kill_r+0x1c>
 800833a:	6023      	str	r3, [r4, #0]
 800833c:	bd38      	pop	{r3, r4, r5, pc}
 800833e:	bf00      	nop
 8008340:	20000528 	.word	0x20000528

08008344 <_getpid_r>:
 8008344:	f7f9 b8d5 	b.w	80014f2 <_getpid>

08008348 <_fstat_r>:
 8008348:	b538      	push	{r3, r4, r5, lr}
 800834a:	4d07      	ldr	r5, [pc, #28]	@ (8008368 <_fstat_r+0x20>)
 800834c:	2300      	movs	r3, #0
 800834e:	4604      	mov	r4, r0
 8008350:	4608      	mov	r0, r1
 8008352:	4611      	mov	r1, r2
 8008354:	602b      	str	r3, [r5, #0]
 8008356:	f7f9 f934 	bl	80015c2 <_fstat>
 800835a:	1c43      	adds	r3, r0, #1
 800835c:	d102      	bne.n	8008364 <_fstat_r+0x1c>
 800835e:	682b      	ldr	r3, [r5, #0]
 8008360:	b103      	cbz	r3, 8008364 <_fstat_r+0x1c>
 8008362:	6023      	str	r3, [r4, #0]
 8008364:	bd38      	pop	{r3, r4, r5, pc}
 8008366:	bf00      	nop
 8008368:	20000528 	.word	0x20000528

0800836c <_init>:
 800836c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800836e:	bf00      	nop
 8008370:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008372:	bc08      	pop	{r3}
 8008374:	469e      	mov	lr, r3
 8008376:	4770      	bx	lr

08008378 <_fini>:
 8008378:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800837a:	bf00      	nop
 800837c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800837e:	bc08      	pop	{r3}
 8008380:	469e      	mov	lr, r3
 8008382:	4770      	bx	lr
