{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653634860158 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653634860166 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 19:00:59 2022 " "Processing started: Fri May 27 19:00:59 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653634860166 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634860166 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rfu -c rfu " "Command: quartus_map --read_settings_files=on --write_settings_files=off rfu -c rfu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634860166 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653634860987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653634860987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "TdmaMin/TdmaMinFifo.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872776 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "TdmaMin/TdmaMinFifo.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tdmaminfifo-SYN " "Found design unit 1: tdmaminfifo-SYN" {  } { { "TdmaMin/TdmaMinFifo.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinFifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872778 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFifo " "Found entity 1: TdmaMinFifo" {  } { { "TdmaMin/TdmaMinFifo.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinFifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamintypes.vhd 2 0 " "Found 2 design units, including 0 entities, in source file tdmamin/tdmamintypes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinTypes " "Found design unit 1: TdmaMinTypes" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinTypes.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872778 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 TdmaMinTypes-body " "Found design unit 2: TdmaMinTypes-body" {  } { { "TdmaMin/TdmaMinTypes.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinTypes.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminswitch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminswitch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSwitch-rtl " "Found design unit 1: TdmaMinSwitch-rtl" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinSwitch.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872789 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSwitch " "Found entity 1: TdmaMinSwitch" {  } { { "TdmaMin/TdmaMinSwitch.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinSwitch.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminstage.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminstage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinStage-rtl " "Found design unit 1: TdmaMinStage-rtl" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinStage.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872795 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinStage " "Found entity 1: TdmaMinStage" {  } { { "TdmaMin/TdmaMinStage.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinStage.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminslots.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminslots.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinSlots-rtl " "Found design unit 1: TdmaMinSlots-rtl" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinSlots.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872798 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinSlots " "Found entity 1: TdmaMinSlots" {  } { { "TdmaMin/TdmaMinSlots.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinSlots.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamininterface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamininterface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinInterface-rtl " "Found design unit 1: TdmaMinInterface-rtl" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinInterface.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872802 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinInterface " "Found entity 1: TdmaMinInterface" {  } { { "TdmaMin/TdmaMinInterface.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinInterface.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmaminfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmaminfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMinFabric-rtl " "Found design unit 1: TdmaMinFabric-rtl" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinFabric.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872808 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMinFabric " "Found entity 1: TdmaMinFabric" {  } { { "TdmaMin/TdmaMinFabric.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMinFabric.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tdmamin/tdmamin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tdmamin/tdmamin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TdmaMin-rtl " "Found design unit 1: TdmaMin-rtl" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMin.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872816 ""} { "Info" "ISGN_ENTITY_NAME" "1 TdmaMin " "Found entity 1: TdmaMin" {  } { { "TdmaMin/TdmaMin.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/TdmaMin/TdmaMin.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rfu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rfu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rfu-behaviour " "Found design unit 1: rfu-behaviour" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872819 ""} { "Info" "ISGN_ENTITY_NAME" "1 rfu " "Found entity 1: rfu" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file recop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RecOP-behaviour " "Found design unit 1: RecOP-behaviour" {  } { { "ReCOP.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/ReCOP.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872824 ""} { "Info" "ISGN_ENTITY_NAME" "1 ReCOP " "Found entity 1: ReCOP" {  } { { "ReCOP.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/ReCOP.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipconfig.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipconfig.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PipConfig-behaviour " "Found design unit 1: PipConfig-behaviour" {  } { { "PipConfig.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/PipConfig.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872828 ""} { "Info" "ISGN_ENTITY_NAME" "1 PipConfig " "Found entity 1: PipConfig" {  } { { "PipConfig.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/PipConfig.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653634872828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872828 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "rfu " "Elaborating entity \"rfu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653634872952 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recv rfu.vhd(26) " "VHDL Process Statement warning at rfu.vhd(26): signal \"recv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653634872958 "|rfu"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "recv rfu.vhd(28) " "VHDL Process Statement warning at rfu.vhd(28): signal \"recv\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1653634872958 "|rfu"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "message rfu.vhd(23) " "VHDL Process Statement warning at rfu.vhd(23): inferring latch(es) for signal or variable \"message\", which holds its previous value in one or more paths through the process" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[0\] rfu.vhd(23) " "Inferred latch for \"message.data\[0\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[1\] rfu.vhd(23) " "Inferred latch for \"message.data\[1\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[2\] rfu.vhd(23) " "Inferred latch for \"message.data\[2\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[3\] rfu.vhd(23) " "Inferred latch for \"message.data\[3\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[4\] rfu.vhd(23) " "Inferred latch for \"message.data\[4\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[5\] rfu.vhd(23) " "Inferred latch for \"message.data\[5\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[6\] rfu.vhd(23) " "Inferred latch for \"message.data\[6\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[7\] rfu.vhd(23) " "Inferred latch for \"message.data\[7\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[8\] rfu.vhd(23) " "Inferred latch for \"message.data\[8\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[9\] rfu.vhd(23) " "Inferred latch for \"message.data\[9\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[10\] rfu.vhd(23) " "Inferred latch for \"message.data\[10\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[11\] rfu.vhd(23) " "Inferred latch for \"message.data\[11\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[12\] rfu.vhd(23) " "Inferred latch for \"message.data\[12\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[13\] rfu.vhd(23) " "Inferred latch for \"message.data\[13\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[14\] rfu.vhd(23) " "Inferred latch for \"message.data\[14\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[15\] rfu.vhd(23) " "Inferred latch for \"message.data\[15\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[16\] rfu.vhd(23) " "Inferred latch for \"message.data\[16\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[17\] rfu.vhd(23) " "Inferred latch for \"message.data\[17\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[18\] rfu.vhd(23) " "Inferred latch for \"message.data\[18\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[19\] rfu.vhd(23) " "Inferred latch for \"message.data\[19\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[20\] rfu.vhd(23) " "Inferred latch for \"message.data\[20\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[21\] rfu.vhd(23) " "Inferred latch for \"message.data\[21\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[22\] rfu.vhd(23) " "Inferred latch for \"message.data\[22\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[23\] rfu.vhd(23) " "Inferred latch for \"message.data\[23\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[24\] rfu.vhd(23) " "Inferred latch for \"message.data\[24\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[25\] rfu.vhd(23) " "Inferred latch for \"message.data\[25\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[26\] rfu.vhd(23) " "Inferred latch for \"message.data\[26\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[27\] rfu.vhd(23) " "Inferred latch for \"message.data\[27\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[28\] rfu.vhd(23) " "Inferred latch for \"message.data\[28\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[29\] rfu.vhd(23) " "Inferred latch for \"message.data\[29\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[30\] rfu.vhd(23) " "Inferred latch for \"message.data\[30\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.data\[31\] rfu.vhd(23) " "Inferred latch for \"message.data\[31\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.addr\[0\] rfu.vhd(23) " "Inferred latch for \"message.addr\[0\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.addr\[1\] rfu.vhd(23) " "Inferred latch for \"message.addr\[1\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.addr\[2\] rfu.vhd(23) " "Inferred latch for \"message.addr\[2\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.addr\[3\] rfu.vhd(23) " "Inferred latch for \"message.addr\[3\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.addr\[4\] rfu.vhd(23) " "Inferred latch for \"message.addr\[4\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.addr\[5\] rfu.vhd(23) " "Inferred latch for \"message.addr\[5\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.addr\[6\] rfu.vhd(23) " "Inferred latch for \"message.addr\[6\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "message.addr\[7\] rfu.vhd(23) " "Inferred latch for \"message.addr\[7\]\" at rfu.vhd(23)" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634872960 "|rfu"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "message.data\[20\] GND " "Pin \"message.data\[20\]\" is stuck at GND" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653634873580 "|rfu|message.data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "message.data\[21\] GND " "Pin \"message.data\[21\]\" is stuck at GND" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653634873580 "|rfu|message.data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "message.data\[22\] GND " "Pin \"message.data\[22\]\" is stuck at GND" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653634873580 "|rfu|message.data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "message.data\[23\] VCC " "Pin \"message.data\[23\]\" is stuck at VCC" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653634873580 "|rfu|message.data[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653634873580 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653634873668 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653634874150 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653634874150 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clock " "No output dependent on input pin \"clock\"" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653634874308 "|rfu|clock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clr_irq " "No output dependent on input pin \"clr_irq\"" {  } { { "rfu.vhd" "" { Text "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/rfu.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1653634874308 "|rfu|clr_irq"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1653634874308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "120 " "Implemented 120 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653634874308 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653634874308 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653634874308 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653634874308 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653634874330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 19:01:14 2022 " "Processing ended: Fri May 27 19:01:14 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653634874330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653634874330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653634874330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653634874330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653634876108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653634876114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 19:01:15 2022 " "Processing started: Fri May 27 19:01:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653634876114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653634876114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off rfu -c rfu " "Command: quartus_fit --read_settings_files=off --write_settings_files=off rfu -c rfu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653634876114 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653634877385 ""}
{ "Info" "0" "" "Project  = rfu" {  } {  } 0 0 "Project  = rfu" 0 0 "Fitter" 0 0 1653634877386 ""}
{ "Info" "0" "" "Revision = rfu" {  } {  } 0 0 "Revision = rfu" 0 0 "Fitter" 0 0 1653634877386 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653634877539 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653634877539 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "rfu 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"rfu\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653634877555 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653634877618 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653634877618 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653634878139 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653634878238 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653634878762 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "83 83 " "No exact pin location assignment(s) for 83 pins of 83 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1653634879128 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653634892768 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653634893138 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653634893168 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653634893171 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653634893171 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653634893171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653634893171 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653634893171 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653634893171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1653634893171 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653634893171 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653634893218 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653634898912 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rfu.sdc " "Synopsys Design Constraints File file not found: 'rfu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653634898912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653634898912 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653634898912 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1653634898912 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653634898918 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653634898928 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653634899008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653634906208 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653634910303 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653634911214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653634911214 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653634912923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653634916709 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653634916709 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653634917178 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1653634917178 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653634917178 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653634917189 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653634920786 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653634920902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653634921455 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653634921455 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653634921948 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653634925486 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/output_files/rfu.fit.smsg " "Generated suppressed messages file C:/Users/julia/OneDrive/Desktop/COMPSYS701-GRP-Group-11/project/rfu/output_files/rfu.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653634925957 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7868 " "Peak virtual memory: 7868 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653634926624 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 19:02:06 2022 " "Processing ended: Fri May 27 19:02:06 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653634926624 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653634926624 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:56 " "Total CPU time (on all processors): 00:02:56" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653634926624 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653634926624 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653634928168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653634928176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 19:02:08 2022 " "Processing started: Fri May 27 19:02:08 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653634928176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653634928176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off rfu -c rfu " "Command: quartus_asm --read_settings_files=off --write_settings_files=off rfu -c rfu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653634928176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653634929248 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653634938835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653634939367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 19:02:19 2022 " "Processing ended: Fri May 27 19:02:19 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653634939367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653634939367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653634939367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653634939367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653634940234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653634941164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653634941168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 27 19:02:20 2022 " "Processing started: Fri May 27 19:02:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653634941168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653634941168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rfu -c rfu " "Command: quartus_sta rfu -c rfu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653634941168 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653634941325 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653634942296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653634942296 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653634942349 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653634942349 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "36 " "The Timing Analyzer is analyzing 36 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653634942994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "rfu.sdc " "Synopsys Design Constraints File file not found: 'rfu.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653634943017 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653634943017 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name recv.data\[20\] recv.data\[20\] " "create_clock -period 1.000 -name recv.data\[20\] recv.data\[20\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653634943017 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653634943017 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653634943017 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1653634943017 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653634943017 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653634943037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634943037 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634943049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634943049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634943057 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634943057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.323 " "Worst-case minimum pulse width slack is 0.323" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634943057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634943057 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 recv.data\[20\]  " "    0.323               0.000 recv.data\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634943057 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653634943057 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653634943079 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653634943119 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653634944229 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1653634944289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634944293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634944298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634944299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634944299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634944307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.254 " "Worst-case minimum pulse width slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634944307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634944307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 recv.data\[20\]  " "    0.254               0.000 recv.data\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634944307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653634944307 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653634944322 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653634944583 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653634945518 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1653634945569 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634945577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634945577 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634945585 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634945585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.093 " "Worst-case minimum pulse width slack is 0.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634945590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634945590 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 recv.data\[20\]  " "    0.093               0.000 recv.data\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634945590 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653634945590 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653634945601 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1653634945789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634945838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634945839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634945839 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653634945846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.066 " "Worst-case minimum pulse width slack is 0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634945848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634945848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.066               0.000 recv.data\[20\]  " "    0.066               0.000 recv.data\[20\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653634945848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653634945848 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653634947876 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653634947876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5282 " "Peak virtual memory: 5282 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653634947979 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 27 19:02:27 2022 " "Processing ended: Fri May 27 19:02:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653634947979 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653634947979 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653634947979 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653634947979 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus Prime Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653634948834 ""}
