// Seed: 4011447087
module module_0;
  module_2 modCall_1 ();
  wire id_1, id_2;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  assign id_1 = "";
  module_0 modCall_1 ();
  always_ff $display(id_1);
endmodule
module module_2 ();
  supply1 id_1;
  assign id_2 = -1;
  assign id_1 = 1;
endmodule
module module_3 (
    input wand id_0,
    output tri id_1,
    output wand id_2,
    input tri1 id_3,
    input tri1 id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wand id_8,
    input uwire id_9,
    input wand id_10,
    output logic id_11,
    id_15,
    input supply0 id_12,
    input wor id_13
);
  wire id_16;
  logic [7:0] id_17, id_18, id_19, id_20;
  module_2 modCall_1 ();
  assign modCall_1.id_2 = 0;
  initial if (1) id_11 <= id_20[-1];
endmodule
