
Balance1D.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000072d8  08000200  08000200  00010200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003fc  080074d8  080074d8  000174d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078d4  080078d4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080078d4  080078d4  000178d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078dc  080078dc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078dc  080078dc  000178dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080078e0  080078e0  000178e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080078e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  200001e0  08007ac0  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000340  08007ac0  00020340  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e969  00000000  00000000  0002020a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c54  00000000  00000000  0002eb73  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  000307c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bd0  00000000  00000000  00031450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028e97  00000000  00000000  00032020  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f078  00000000  00000000  0005aeb7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00101c59  00000000  00000000  00069f2f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0016bb88  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000445c  00000000  00000000  0016bbd8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	; (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	; (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	; (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001e0 	.word	0x200001e0
 800021c:	00000000 	.word	0x00000000
 8000220:	080074c0 	.word	0x080074c0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	; (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	; (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	; (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001e4 	.word	0x200001e4
 800023c:	080074c0 	.word	0x080074c0

08000240 <strlen>:
 8000240:	4603      	mov	r3, r0
 8000242:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000246:	2a00      	cmp	r2, #0
 8000248:	d1fb      	bne.n	8000242 <strlen+0x2>
 800024a:	1a18      	subs	r0, r3, r0
 800024c:	3801      	subs	r0, #1
 800024e:	4770      	bx	lr

08000250 <memchr>:
 8000250:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000254:	2a10      	cmp	r2, #16
 8000256:	db2b      	blt.n	80002b0 <memchr+0x60>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	d008      	beq.n	8000270 <memchr+0x20>
 800025e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000262:	3a01      	subs	r2, #1
 8000264:	428b      	cmp	r3, r1
 8000266:	d02d      	beq.n	80002c4 <memchr+0x74>
 8000268:	f010 0f07 	tst.w	r0, #7
 800026c:	b342      	cbz	r2, 80002c0 <memchr+0x70>
 800026e:	d1f6      	bne.n	800025e <memchr+0xe>
 8000270:	b4f0      	push	{r4, r5, r6, r7}
 8000272:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000276:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800027a:	f022 0407 	bic.w	r4, r2, #7
 800027e:	f07f 0700 	mvns.w	r7, #0
 8000282:	2300      	movs	r3, #0
 8000284:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000288:	3c08      	subs	r4, #8
 800028a:	ea85 0501 	eor.w	r5, r5, r1
 800028e:	ea86 0601 	eor.w	r6, r6, r1
 8000292:	fa85 f547 	uadd8	r5, r5, r7
 8000296:	faa3 f587 	sel	r5, r3, r7
 800029a:	fa86 f647 	uadd8	r6, r6, r7
 800029e:	faa5 f687 	sel	r6, r5, r7
 80002a2:	b98e      	cbnz	r6, 80002c8 <memchr+0x78>
 80002a4:	d1ee      	bne.n	8000284 <memchr+0x34>
 80002a6:	bcf0      	pop	{r4, r5, r6, r7}
 80002a8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80002ac:	f002 0207 	and.w	r2, r2, #7
 80002b0:	b132      	cbz	r2, 80002c0 <memchr+0x70>
 80002b2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002b6:	3a01      	subs	r2, #1
 80002b8:	ea83 0301 	eor.w	r3, r3, r1
 80002bc:	b113      	cbz	r3, 80002c4 <memchr+0x74>
 80002be:	d1f8      	bne.n	80002b2 <memchr+0x62>
 80002c0:	2000      	movs	r0, #0
 80002c2:	4770      	bx	lr
 80002c4:	3801      	subs	r0, #1
 80002c6:	4770      	bx	lr
 80002c8:	2d00      	cmp	r5, #0
 80002ca:	bf06      	itte	eq
 80002cc:	4635      	moveq	r5, r6
 80002ce:	3803      	subeq	r0, #3
 80002d0:	3807      	subne	r0, #7
 80002d2:	f015 0f01 	tst.w	r5, #1
 80002d6:	d107      	bne.n	80002e8 <memchr+0x98>
 80002d8:	3001      	adds	r0, #1
 80002da:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002de:	bf02      	ittt	eq
 80002e0:	3001      	addeq	r0, #1
 80002e2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002e6:	3001      	addeq	r0, #1
 80002e8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ea:	3801      	subs	r0, #1
 80002ec:	4770      	bx	lr
 80002ee:	bf00      	nop

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b974 	b.w	80005f0 <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	4604      	mov	r4, r0
 8000328:	468e      	mov	lr, r1
 800032a:	2b00      	cmp	r3, #0
 800032c:	d14d      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032e:	428a      	cmp	r2, r1
 8000330:	4694      	mov	ip, r2
 8000332:	d969      	bls.n	8000408 <__udivmoddi4+0xe8>
 8000334:	fab2 f282 	clz	r2, r2
 8000338:	b152      	cbz	r2, 8000350 <__udivmoddi4+0x30>
 800033a:	fa01 f302 	lsl.w	r3, r1, r2
 800033e:	f1c2 0120 	rsb	r1, r2, #32
 8000342:	fa20 f101 	lsr.w	r1, r0, r1
 8000346:	fa0c fc02 	lsl.w	ip, ip, r2
 800034a:	ea41 0e03 	orr.w	lr, r1, r3
 800034e:	4094      	lsls	r4, r2
 8000350:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000354:	0c21      	lsrs	r1, r4, #16
 8000356:	fbbe f6f8 	udiv	r6, lr, r8
 800035a:	fa1f f78c 	uxth.w	r7, ip
 800035e:	fb08 e316 	mls	r3, r8, r6, lr
 8000362:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000366:	fb06 f107 	mul.w	r1, r6, r7
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f106 30ff 	add.w	r0, r6, #4294967295
 8000376:	f080 811f 	bcs.w	80005b8 <__udivmoddi4+0x298>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 811c 	bls.w	80005b8 <__udivmoddi4+0x298>
 8000380:	3e02      	subs	r6, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a5b      	subs	r3, r3, r1
 8000386:	b2a4      	uxth	r4, r4
 8000388:	fbb3 f0f8 	udiv	r0, r3, r8
 800038c:	fb08 3310 	mls	r3, r8, r0, r3
 8000390:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000394:	fb00 f707 	mul.w	r7, r0, r7
 8000398:	42a7      	cmp	r7, r4
 800039a:	d90a      	bls.n	80003b2 <__udivmoddi4+0x92>
 800039c:	eb1c 0404 	adds.w	r4, ip, r4
 80003a0:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a4:	f080 810a 	bcs.w	80005bc <__udivmoddi4+0x29c>
 80003a8:	42a7      	cmp	r7, r4
 80003aa:	f240 8107 	bls.w	80005bc <__udivmoddi4+0x29c>
 80003ae:	4464      	add	r4, ip
 80003b0:	3802      	subs	r0, #2
 80003b2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003b6:	1be4      	subs	r4, r4, r7
 80003b8:	2600      	movs	r6, #0
 80003ba:	b11d      	cbz	r5, 80003c4 <__udivmoddi4+0xa4>
 80003bc:	40d4      	lsrs	r4, r2
 80003be:	2300      	movs	r3, #0
 80003c0:	e9c5 4300 	strd	r4, r3, [r5]
 80003c4:	4631      	mov	r1, r6
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d909      	bls.n	80003e2 <__udivmoddi4+0xc2>
 80003ce:	2d00      	cmp	r5, #0
 80003d0:	f000 80ef 	beq.w	80005b2 <__udivmoddi4+0x292>
 80003d4:	2600      	movs	r6, #0
 80003d6:	e9c5 0100 	strd	r0, r1, [r5]
 80003da:	4630      	mov	r0, r6
 80003dc:	4631      	mov	r1, r6
 80003de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003e2:	fab3 f683 	clz	r6, r3
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	d14a      	bne.n	8000480 <__udivmoddi4+0x160>
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d302      	bcc.n	80003f4 <__udivmoddi4+0xd4>
 80003ee:	4282      	cmp	r2, r0
 80003f0:	f200 80f9 	bhi.w	80005e6 <__udivmoddi4+0x2c6>
 80003f4:	1a84      	subs	r4, r0, r2
 80003f6:	eb61 0303 	sbc.w	r3, r1, r3
 80003fa:	2001      	movs	r0, #1
 80003fc:	469e      	mov	lr, r3
 80003fe:	2d00      	cmp	r5, #0
 8000400:	d0e0      	beq.n	80003c4 <__udivmoddi4+0xa4>
 8000402:	e9c5 4e00 	strd	r4, lr, [r5]
 8000406:	e7dd      	b.n	80003c4 <__udivmoddi4+0xa4>
 8000408:	b902      	cbnz	r2, 800040c <__udivmoddi4+0xec>
 800040a:	deff      	udf	#255	; 0xff
 800040c:	fab2 f282 	clz	r2, r2
 8000410:	2a00      	cmp	r2, #0
 8000412:	f040 8092 	bne.w	800053a <__udivmoddi4+0x21a>
 8000416:	eba1 010c 	sub.w	r1, r1, ip
 800041a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800041e:	fa1f fe8c 	uxth.w	lr, ip
 8000422:	2601      	movs	r6, #1
 8000424:	0c20      	lsrs	r0, r4, #16
 8000426:	fbb1 f3f7 	udiv	r3, r1, r7
 800042a:	fb07 1113 	mls	r1, r7, r3, r1
 800042e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000432:	fb0e f003 	mul.w	r0, lr, r3
 8000436:	4288      	cmp	r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x12c>
 800043a:	eb1c 0101 	adds.w	r1, ip, r1
 800043e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x12a>
 8000444:	4288      	cmp	r0, r1
 8000446:	f200 80cb 	bhi.w	80005e0 <__udivmoddi4+0x2c0>
 800044a:	4643      	mov	r3, r8
 800044c:	1a09      	subs	r1, r1, r0
 800044e:	b2a4      	uxth	r4, r4
 8000450:	fbb1 f0f7 	udiv	r0, r1, r7
 8000454:	fb07 1110 	mls	r1, r7, r0, r1
 8000458:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800045c:	fb0e fe00 	mul.w	lr, lr, r0
 8000460:	45a6      	cmp	lr, r4
 8000462:	d908      	bls.n	8000476 <__udivmoddi4+0x156>
 8000464:	eb1c 0404 	adds.w	r4, ip, r4
 8000468:	f100 31ff 	add.w	r1, r0, #4294967295
 800046c:	d202      	bcs.n	8000474 <__udivmoddi4+0x154>
 800046e:	45a6      	cmp	lr, r4
 8000470:	f200 80bb 	bhi.w	80005ea <__udivmoddi4+0x2ca>
 8000474:	4608      	mov	r0, r1
 8000476:	eba4 040e 	sub.w	r4, r4, lr
 800047a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800047e:	e79c      	b.n	80003ba <__udivmoddi4+0x9a>
 8000480:	f1c6 0720 	rsb	r7, r6, #32
 8000484:	40b3      	lsls	r3, r6
 8000486:	fa22 fc07 	lsr.w	ip, r2, r7
 800048a:	ea4c 0c03 	orr.w	ip, ip, r3
 800048e:	fa20 f407 	lsr.w	r4, r0, r7
 8000492:	fa01 f306 	lsl.w	r3, r1, r6
 8000496:	431c      	orrs	r4, r3
 8000498:	40f9      	lsrs	r1, r7
 800049a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800049e:	fa00 f306 	lsl.w	r3, r0, r6
 80004a2:	fbb1 f8f9 	udiv	r8, r1, r9
 80004a6:	0c20      	lsrs	r0, r4, #16
 80004a8:	fa1f fe8c 	uxth.w	lr, ip
 80004ac:	fb09 1118 	mls	r1, r9, r8, r1
 80004b0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004b4:	fb08 f00e 	mul.w	r0, r8, lr
 80004b8:	4288      	cmp	r0, r1
 80004ba:	fa02 f206 	lsl.w	r2, r2, r6
 80004be:	d90b      	bls.n	80004d8 <__udivmoddi4+0x1b8>
 80004c0:	eb1c 0101 	adds.w	r1, ip, r1
 80004c4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004c8:	f080 8088 	bcs.w	80005dc <__udivmoddi4+0x2bc>
 80004cc:	4288      	cmp	r0, r1
 80004ce:	f240 8085 	bls.w	80005dc <__udivmoddi4+0x2bc>
 80004d2:	f1a8 0802 	sub.w	r8, r8, #2
 80004d6:	4461      	add	r1, ip
 80004d8:	1a09      	subs	r1, r1, r0
 80004da:	b2a4      	uxth	r4, r4
 80004dc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004e0:	fb09 1110 	mls	r1, r9, r0, r1
 80004e4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004e8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004ec:	458e      	cmp	lr, r1
 80004ee:	d908      	bls.n	8000502 <__udivmoddi4+0x1e2>
 80004f0:	eb1c 0101 	adds.w	r1, ip, r1
 80004f4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004f8:	d26c      	bcs.n	80005d4 <__udivmoddi4+0x2b4>
 80004fa:	458e      	cmp	lr, r1
 80004fc:	d96a      	bls.n	80005d4 <__udivmoddi4+0x2b4>
 80004fe:	3802      	subs	r0, #2
 8000500:	4461      	add	r1, ip
 8000502:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000506:	fba0 9402 	umull	r9, r4, r0, r2
 800050a:	eba1 010e 	sub.w	r1, r1, lr
 800050e:	42a1      	cmp	r1, r4
 8000510:	46c8      	mov	r8, r9
 8000512:	46a6      	mov	lr, r4
 8000514:	d356      	bcc.n	80005c4 <__udivmoddi4+0x2a4>
 8000516:	d053      	beq.n	80005c0 <__udivmoddi4+0x2a0>
 8000518:	b15d      	cbz	r5, 8000532 <__udivmoddi4+0x212>
 800051a:	ebb3 0208 	subs.w	r2, r3, r8
 800051e:	eb61 010e 	sbc.w	r1, r1, lr
 8000522:	fa01 f707 	lsl.w	r7, r1, r7
 8000526:	fa22 f306 	lsr.w	r3, r2, r6
 800052a:	40f1      	lsrs	r1, r6
 800052c:	431f      	orrs	r7, r3
 800052e:	e9c5 7100 	strd	r7, r1, [r5]
 8000532:	2600      	movs	r6, #0
 8000534:	4631      	mov	r1, r6
 8000536:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800053a:	f1c2 0320 	rsb	r3, r2, #32
 800053e:	40d8      	lsrs	r0, r3
 8000540:	fa0c fc02 	lsl.w	ip, ip, r2
 8000544:	fa21 f303 	lsr.w	r3, r1, r3
 8000548:	4091      	lsls	r1, r2
 800054a:	4301      	orrs	r1, r0
 800054c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000550:	fa1f fe8c 	uxth.w	lr, ip
 8000554:	fbb3 f0f7 	udiv	r0, r3, r7
 8000558:	fb07 3610 	mls	r6, r7, r0, r3
 800055c:	0c0b      	lsrs	r3, r1, #16
 800055e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000562:	fb00 f60e 	mul.w	r6, r0, lr
 8000566:	429e      	cmp	r6, r3
 8000568:	fa04 f402 	lsl.w	r4, r4, r2
 800056c:	d908      	bls.n	8000580 <__udivmoddi4+0x260>
 800056e:	eb1c 0303 	adds.w	r3, ip, r3
 8000572:	f100 38ff 	add.w	r8, r0, #4294967295
 8000576:	d22f      	bcs.n	80005d8 <__udivmoddi4+0x2b8>
 8000578:	429e      	cmp	r6, r3
 800057a:	d92d      	bls.n	80005d8 <__udivmoddi4+0x2b8>
 800057c:	3802      	subs	r0, #2
 800057e:	4463      	add	r3, ip
 8000580:	1b9b      	subs	r3, r3, r6
 8000582:	b289      	uxth	r1, r1
 8000584:	fbb3 f6f7 	udiv	r6, r3, r7
 8000588:	fb07 3316 	mls	r3, r7, r6, r3
 800058c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000590:	fb06 f30e 	mul.w	r3, r6, lr
 8000594:	428b      	cmp	r3, r1
 8000596:	d908      	bls.n	80005aa <__udivmoddi4+0x28a>
 8000598:	eb1c 0101 	adds.w	r1, ip, r1
 800059c:	f106 38ff 	add.w	r8, r6, #4294967295
 80005a0:	d216      	bcs.n	80005d0 <__udivmoddi4+0x2b0>
 80005a2:	428b      	cmp	r3, r1
 80005a4:	d914      	bls.n	80005d0 <__udivmoddi4+0x2b0>
 80005a6:	3e02      	subs	r6, #2
 80005a8:	4461      	add	r1, ip
 80005aa:	1ac9      	subs	r1, r1, r3
 80005ac:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005b0:	e738      	b.n	8000424 <__udivmoddi4+0x104>
 80005b2:	462e      	mov	r6, r5
 80005b4:	4628      	mov	r0, r5
 80005b6:	e705      	b.n	80003c4 <__udivmoddi4+0xa4>
 80005b8:	4606      	mov	r6, r0
 80005ba:	e6e3      	b.n	8000384 <__udivmoddi4+0x64>
 80005bc:	4618      	mov	r0, r3
 80005be:	e6f8      	b.n	80003b2 <__udivmoddi4+0x92>
 80005c0:	454b      	cmp	r3, r9
 80005c2:	d2a9      	bcs.n	8000518 <__udivmoddi4+0x1f8>
 80005c4:	ebb9 0802 	subs.w	r8, r9, r2
 80005c8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005cc:	3801      	subs	r0, #1
 80005ce:	e7a3      	b.n	8000518 <__udivmoddi4+0x1f8>
 80005d0:	4646      	mov	r6, r8
 80005d2:	e7ea      	b.n	80005aa <__udivmoddi4+0x28a>
 80005d4:	4620      	mov	r0, r4
 80005d6:	e794      	b.n	8000502 <__udivmoddi4+0x1e2>
 80005d8:	4640      	mov	r0, r8
 80005da:	e7d1      	b.n	8000580 <__udivmoddi4+0x260>
 80005dc:	46d0      	mov	r8, sl
 80005de:	e77b      	b.n	80004d8 <__udivmoddi4+0x1b8>
 80005e0:	3b02      	subs	r3, #2
 80005e2:	4461      	add	r1, ip
 80005e4:	e732      	b.n	800044c <__udivmoddi4+0x12c>
 80005e6:	4630      	mov	r0, r6
 80005e8:	e709      	b.n	80003fe <__udivmoddi4+0xde>
 80005ea:	4464      	add	r4, ip
 80005ec:	3802      	subs	r0, #2
 80005ee:	e742      	b.n	8000476 <__udivmoddi4+0x156>

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <map>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int map(int x, int in_min, int in_max, int out_min, int out_max) {
 80005f4:	b480      	push	{r7}
 80005f6:	b085      	sub	sp, #20
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	60f8      	str	r0, [r7, #12]
 80005fc:	60b9      	str	r1, [r7, #8]
 80005fe:	607a      	str	r2, [r7, #4]
 8000600:	603b      	str	r3, [r7, #0]
  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8000602:	68fa      	ldr	r2, [r7, #12]
 8000604:	68bb      	ldr	r3, [r7, #8]
 8000606:	1ad3      	subs	r3, r2, r3
 8000608:	69b9      	ldr	r1, [r7, #24]
 800060a:	683a      	ldr	r2, [r7, #0]
 800060c:	1a8a      	subs	r2, r1, r2
 800060e:	fb03 f202 	mul.w	r2, r3, r2
 8000612:	6879      	ldr	r1, [r7, #4]
 8000614:	68bb      	ldr	r3, [r7, #8]
 8000616:	1acb      	subs	r3, r1, r3
 8000618:	fb92 f2f3 	sdiv	r2, r2, r3
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	4413      	add	r3, r2
}
 8000620:	4618      	mov	r0, r3
 8000622:	3714      	adds	r7, #20
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	0000      	movs	r0, r0
	...

08000630 <distance>:

int distance() {
 8000630:	b580      	push	{r7, lr}
 8000632:	b082      	sub	sp, #8
 8000634:	af00      	add	r7, sp, #0
	  uint16_t adc;
	  HAL_ADC_Start(&hadc1);
 8000636:	4810      	ldr	r0, [pc, #64]	; (8000678 <distance+0x48>)
 8000638:	f000 fea4 	bl	8001384 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800063c:	f04f 31ff 	mov.w	r1, #4294967295
 8000640:	480d      	ldr	r0, [pc, #52]	; (8000678 <distance+0x48>)
 8000642:	f000 ff6d 	bl	8001520 <HAL_ADC_PollForConversion>
	  adc = (HAL_ADC_GetValue(&hadc1) / 193.561976);	//config ADC to max num 20
 8000646:	480c      	ldr	r0, [pc, #48]	; (8000678 <distance+0x48>)
 8000648:	f000 fff5 	bl	8001636 <HAL_ADC_GetValue>
 800064c:	ee07 0a90 	vmov	s15, r0
 8000650:	eeb8 6b67 	vcvt.f64.u32	d6, s15
 8000654:	ed9f 5b06 	vldr	d5, [pc, #24]	; 8000670 <distance+0x40>
 8000658:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800065c:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000660:	ee17 3a90 	vmov	r3, s15
 8000664:	80fb      	strh	r3, [r7, #6]
//	  adc = HAL_ADC_GetValue(&hadc1);
	  return adc;
 8000666:	88fb      	ldrh	r3, [r7, #6]
}
 8000668:	4618      	mov	r0, r3
 800066a:	3708      	adds	r7, #8
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	b517a461 	.word	0xb517a461
 8000674:	406831fb 	.word	0x406831fb
 8000678:	200001fc 	.word	0x200001fc

0800067c <pid_controller>:

double last_error;
double pid_controller(double setpoint, double feedback, double kp, double ki, double kd) {
 800067c:	b480      	push	{r7}
 800067e:	b091      	sub	sp, #68	; 0x44
 8000680:	af00      	add	r7, sp, #0
 8000682:	ed87 0b08 	vstr	d0, [r7, #32]
 8000686:	ed87 1b06 	vstr	d1, [r7, #24]
 800068a:	ed87 2b04 	vstr	d2, [r7, #16]
 800068e:	ed87 3b02 	vstr	d3, [r7, #8]
 8000692:	ed87 4b00 	vstr	d4, [r7]

  double error = setpoint - feedback;			// Calculate the error
 8000696:	ed97 6b08 	vldr	d6, [r7, #32]
 800069a:	ed97 7b06 	vldr	d7, [r7, #24]
 800069e:	ee36 7b47 	vsub.f64	d7, d6, d7
 80006a2:	ed87 7b0e 	vstr	d7, [r7, #56]	; 0x38

  double p_term = kp * error;					// Calculate the proportional term
 80006a6:	ed97 6b04 	vldr	d6, [r7, #16]
 80006aa:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80006ae:	ee26 7b07 	vmul.f64	d7, d6, d7
 80006b2:	ed87 7b0c 	vstr	d7, [r7, #48]	; 0x30
  static double i_term = 0;						// Calculate the integral term
		 i_term += ki * error;
 80006b6:	ed97 6b02 	vldr	d6, [r7, #8]
 80006ba:	ed97 7b0e 	vldr	d7, [r7, #56]	; 0x38
 80006be:	ee26 6b07 	vmul.f64	d6, d6, d7
 80006c2:	4b16      	ldr	r3, [pc, #88]	; (800071c <pid_controller+0xa0>)
 80006c4:	ed93 7b00 	vldr	d7, [r3]
 80006c8:	ee36 7b07 	vadd.f64	d7, d6, d7
 80006cc:	4b13      	ldr	r3, [pc, #76]	; (800071c <pid_controller+0xa0>)
 80006ce:	ed83 7b00 	vstr	d7, [r3]
  double d_term = kd * (error - last_error);	// Calculate the derivative term
 80006d2:	4b13      	ldr	r3, [pc, #76]	; (8000720 <pid_controller+0xa4>)
 80006d4:	ed93 7b00 	vldr	d7, [r3]
 80006d8:	ed97 6b0e 	vldr	d6, [r7, #56]	; 0x38
 80006dc:	ee36 7b47 	vsub.f64	d7, d6, d7
 80006e0:	ed97 6b00 	vldr	d6, [r7]
 80006e4:	ee26 7b07 	vmul.f64	d7, d6, d7
 80006e8:	ed87 7b0a 	vstr	d7, [r7, #40]	; 0x28
  last_error = error;
 80006ec:	490c      	ldr	r1, [pc, #48]	; (8000720 <pid_controller+0xa4>)
 80006ee:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80006f2:	e9c1 2300 	strd	r2, r3, [r1]

  return p_term + i_term + d_term;				// Return the output of the PID controller
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <pid_controller+0xa0>)
 80006f8:	ed93 6b00 	vldr	d6, [r3]
 80006fc:	ed97 7b0c 	vldr	d7, [r7, #48]	; 0x30
 8000700:	ee36 6b07 	vadd.f64	d6, d6, d7
 8000704:	ed97 7b0a 	vldr	d7, [r7, #40]	; 0x28
 8000708:	ee36 7b07 	vadd.f64	d7, d6, d7
}
 800070c:	eeb0 0b47 	vmov.f64	d0, d7
 8000710:	3744      	adds	r7, #68	; 0x44
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	20000320 	.word	0x20000320
 8000720:	20000318 	.word	0x20000318
 8000724:	00000000 	.word	0x00000000

08000728 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b096      	sub	sp, #88	; 0x58
 800072c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN 1 */
	char sendBuffer [64] = {0};	//buffer for UART
 800072e:	2300      	movs	r3, #0
 8000730:	603b      	str	r3, [r7, #0]
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	223c      	movs	r2, #60	; 0x3c
 8000736:	2100      	movs	r1, #0
 8000738:	4618      	mov	r0, r3
 800073a:	f004 f87d 	bl	8004838 <memset>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800073e:	f000 fd5c 	bl	80011fa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000742:	f000 f8b1 	bl	80008a8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000746:	f000 f9db 	bl	8000b00 <MX_GPIO_Init>
  MX_ADC1_Init();
 800074a:	f000 f909 	bl	8000960 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 800074e:	f000 f9a7 	bl	8000aa0 <MX_USART3_UART_Init>
  MX_TIM11_Init();
 8000752:	f000 f957 	bl	8000a04 <MX_TIM11_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim11, TIM_CHANNEL_1);
 8000756:	2100      	movs	r1, #0
 8000758:	484d      	ldr	r0, [pc, #308]	; (8000890 <main+0x168>)
 800075a:	f002 fe27 	bl	80033ac <HAL_TIM_PWM_Start>
  TIM11->CCR1 = 76;
 800075e:	4b4d      	ldr	r3, [pc, #308]	; (8000894 <main+0x16c>)
 8000760:	224c      	movs	r2, #76	; 0x4c
 8000762:	635a      	str	r2, [r3, #52]	; 0x34
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  double dist = distance();
 8000764:	f7ff ff64 	bl	8000630 <distance>
 8000768:	ee07 0a90 	vmov	s15, r0
 800076c:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000770:	ed87 7b12 	vstr	d7, [r7, #72]	; 0x48
	  if (dist == 12 || dist ==  11)						//filter out 12 and 11 since its noise from Sharp sensor
 8000774:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 8000778:	eeb2 6b08 	vmov.f64	d6, #40	; 0x41400000  12.0
 800077c:	eeb4 7b46 	vcmp.f64	d7, d6
 8000780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000784:	d008      	beq.n	8000798 <main+0x70>
 8000786:	ed97 7b12 	vldr	d7, [r7, #72]	; 0x48
 800078a:	eeb2 6b06 	vmov.f64	d6, #38	; 0x41300000  11.0
 800078e:	eeb4 7b46 	vcmp.f64	d7, d6
 8000792:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000796:	d104      	bne.n	80007a2 <main+0x7a>
	  {
		  dist = 9;
 8000798:	f04f 0200 	mov.w	r2, #0
 800079c:	4b3e      	ldr	r3, [pc, #248]	; (8000898 <main+0x170>)
 800079e:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
	  }
//									  S	  F	     P       I     D
	  double pid_val = pid_controller(9, dist, 1.998, 0.0067, 50);
 80007a2:	ed9f 4b31 	vldr	d4, [pc, #196]	; 8000868 <main+0x140>
 80007a6:	ed9f 3b32 	vldr	d3, [pc, #200]	; 8000870 <main+0x148>
 80007aa:	ed9f 2b33 	vldr	d2, [pc, #204]	; 8000878 <main+0x150>
 80007ae:	ed97 1b12 	vldr	d1, [r7, #72]	; 0x48
 80007b2:	eeb2 0b02 	vmov.f64	d0, #34	; 0x41100000  9.0
 80007b6:	f7ff ff61 	bl	800067c <pid_controller>
 80007ba:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
	  pid_val = map(pid_val, -15, 15, 91, 61);				//value range is +-15, zero becoming the 0 error
 80007be:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80007c2:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 80007c6:	233d      	movs	r3, #61	; 0x3d
 80007c8:	9300      	str	r3, [sp, #0]
 80007ca:	235b      	movs	r3, #91	; 0x5b
 80007cc:	220f      	movs	r2, #15
 80007ce:	f06f 010e 	mvn.w	r1, #14
 80007d2:	ee17 0a90 	vmov	r0, s15
 80007d6:	f7ff ff0d 	bl	80005f4 <map>
 80007da:	ee07 0a90 	vmov	s15, r0
 80007de:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80007e2:	ed87 7b10 	vstr	d7, [r7, #64]	; 0x40

	  if (pid_val < 61)
 80007e6:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 80007ea:	ed9f 6b25 	vldr	d6, [pc, #148]	; 8000880 <main+0x158>
 80007ee:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80007f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80007f6:	d504      	bpl.n	8000802 <main+0xda>
	  {
		  pid_val = 61;										//Limit tilt --> val = 61, rail tilt to left(from our POV)
 80007f8:	f04f 0200 	mov.w	r2, #0
 80007fc:	4b27      	ldr	r3, [pc, #156]	; (800089c <main+0x174>)
 80007fe:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	  }
	  if (pid_val > 91)
 8000802:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8000806:	ed9f 6b20 	vldr	d6, [pc, #128]	; 8000888 <main+0x160>
 800080a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800080e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000812:	dd04      	ble.n	800081e <main+0xf6>
	  {
		  pid_val = 91;										//Limit tilt --> val = 91, rail tilt to right(from our POV)
 8000814:	a31c      	add	r3, pc, #112	; (adr r3, 8000888 <main+0x160>)
 8000816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800081a:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
	  }

	  TIM11->CCR1 = pid_val;								//middle rail --> val = 76
 800081e:	4b1d      	ldr	r3, [pc, #116]	; (8000894 <main+0x16c>)
 8000820:	ed97 7b10 	vldr	d7, [r7, #64]	; 0x40
 8000824:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8000828:	ee17 2a90 	vmov	r2, s15
 800082c:	635a      	str	r2, [r3, #52]	; 0x34

	  memset(sendBuffer, 0x00, 64);							//default serial 0
 800082e:	463b      	mov	r3, r7
 8000830:	2240      	movs	r2, #64	; 0x40
 8000832:	2100      	movs	r1, #0
 8000834:	4618      	mov	r0, r3
 8000836:	f003 ffff 	bl	8004838 <memset>
	  sprintf((char*)sendBuffer, "%.2lf\r\n", dist); 		//PID_val being sent to serial for debug if something happens
 800083a:	4638      	mov	r0, r7
 800083c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8000840:	4917      	ldr	r1, [pc, #92]	; (80008a0 <main+0x178>)
 8000842:	f004 fc43 	bl	80050cc <siprintf>

	  HAL_UART_Transmit(&huart3, (uint8_t*) sendBuffer, strlen((char*)sendBuffer), HAL_MAX_DELAY);
 8000846:	463b      	mov	r3, r7
 8000848:	4618      	mov	r0, r3
 800084a:	f7ff fcf9 	bl	8000240 <strlen>
 800084e:	4603      	mov	r3, r0
 8000850:	b29a      	uxth	r2, r3
 8000852:	4639      	mov	r1, r7
 8000854:	f04f 33ff 	mov.w	r3, #4294967295
 8000858:	4812      	ldr	r0, [pc, #72]	; (80008a4 <main+0x17c>)
 800085a:	f003 fb26 	bl	8003eaa <HAL_UART_Transmit>
	  HAL_Delay(70);										//filters the shaking of the rail
 800085e:	2046      	movs	r0, #70	; 0x46
 8000860:	f000 fd28 	bl	80012b4 <HAL_Delay>
  {
 8000864:	e77e      	b.n	8000764 <main+0x3c>
 8000866:	bf00      	nop
 8000868:	00000000 	.word	0x00000000
 800086c:	40490000 	.word	0x40490000
 8000870:	8e219653 	.word	0x8e219653
 8000874:	3f7b7175 	.word	0x3f7b7175
 8000878:	d916872b 	.word	0xd916872b
 800087c:	3ffff7ce 	.word	0x3ffff7ce
 8000880:	00000000 	.word	0x00000000
 8000884:	404e8000 	.word	0x404e8000
 8000888:	00000000 	.word	0x00000000
 800088c:	4056c000 	.word	0x4056c000
 8000890:	20000244 	.word	0x20000244
 8000894:	40014800 	.word	0x40014800
 8000898:	40220000 	.word	0x40220000
 800089c:	404e8000 	.word	0x404e8000
 80008a0:	080074d8 	.word	0x080074d8
 80008a4:	20000290 	.word	0x20000290

080008a8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	b094      	sub	sp, #80	; 0x50
 80008ac:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80008ae:	f107 031c 	add.w	r3, r7, #28
 80008b2:	2234      	movs	r2, #52	; 0x34
 80008b4:	2100      	movs	r1, #0
 80008b6:	4618      	mov	r0, r3
 80008b8:	f003 ffbe 	bl	8004838 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008bc:	f107 0308 	add.w	r3, r7, #8
 80008c0:	2200      	movs	r2, #0
 80008c2:	601a      	str	r2, [r3, #0]
 80008c4:	605a      	str	r2, [r3, #4]
 80008c6:	609a      	str	r2, [r3, #8]
 80008c8:	60da      	str	r2, [r3, #12]
 80008ca:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80008cc:	4b22      	ldr	r3, [pc, #136]	; (8000958 <SystemClock_Config+0xb0>)
 80008ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008d0:	4a21      	ldr	r2, [pc, #132]	; (8000958 <SystemClock_Config+0xb0>)
 80008d2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008d6:	6413      	str	r3, [r2, #64]	; 0x40
 80008d8:	4b1f      	ldr	r3, [pc, #124]	; (8000958 <SystemClock_Config+0xb0>)
 80008da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008e0:	607b      	str	r3, [r7, #4]
 80008e2:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008e4:	4b1d      	ldr	r3, [pc, #116]	; (800095c <SystemClock_Config+0xb4>)
 80008e6:	681b      	ldr	r3, [r3, #0]
 80008e8:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80008ec:	4a1b      	ldr	r2, [pc, #108]	; (800095c <SystemClock_Config+0xb4>)
 80008ee:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008f2:	6013      	str	r3, [r2, #0]
 80008f4:	4b19      	ldr	r3, [pc, #100]	; (800095c <SystemClock_Config+0xb4>)
 80008f6:	681b      	ldr	r3, [r3, #0]
 80008f8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80008fc:	603b      	str	r3, [r7, #0]
 80008fe:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000900:	2302      	movs	r3, #2
 8000902:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000904:	2301      	movs	r3, #1
 8000906:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000908:	2310      	movs	r3, #16
 800090a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800090c:	2300      	movs	r3, #0
 800090e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000910:	f107 031c 	add.w	r3, r7, #28
 8000914:	4618      	mov	r0, r3
 8000916:	f001 fb97 	bl	8002048 <HAL_RCC_OscConfig>
 800091a:	4603      	mov	r3, r0
 800091c:	2b00      	cmp	r3, #0
 800091e:	d001      	beq.n	8000924 <SystemClock_Config+0x7c>
  {
    Error_Handler();
 8000920:	f000 fa1e 	bl	8000d60 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000924:	230f      	movs	r3, #15
 8000926:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000928:	2300      	movs	r3, #0
 800092a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000930:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000934:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000936:	2300      	movs	r3, #0
 8000938:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800093a:	f107 0308 	add.w	r3, r7, #8
 800093e:	2100      	movs	r1, #0
 8000940:	4618      	mov	r0, r3
 8000942:	f001 fe2f 	bl	80025a4 <HAL_RCC_ClockConfig>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d001      	beq.n	8000950 <SystemClock_Config+0xa8>
  {
    Error_Handler();
 800094c:	f000 fa08 	bl	8000d60 <Error_Handler>
  }
}
 8000950:	bf00      	nop
 8000952:	3750      	adds	r7, #80	; 0x50
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	40023800 	.word	0x40023800
 800095c:	40007000 	.word	0x40007000

08000960 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b084      	sub	sp, #16
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000966:	463b      	mov	r3, r7
 8000968:	2200      	movs	r2, #0
 800096a:	601a      	str	r2, [r3, #0]
 800096c:	605a      	str	r2, [r3, #4]
 800096e:	609a      	str	r2, [r3, #8]
 8000970:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000972:	4b21      	ldr	r3, [pc, #132]	; (80009f8 <MX_ADC1_Init+0x98>)
 8000974:	4a21      	ldr	r2, [pc, #132]	; (80009fc <MX_ADC1_Init+0x9c>)
 8000976:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000978:	4b1f      	ldr	r3, [pc, #124]	; (80009f8 <MX_ADC1_Init+0x98>)
 800097a:	2200      	movs	r2, #0
 800097c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800097e:	4b1e      	ldr	r3, [pc, #120]	; (80009f8 <MX_ADC1_Init+0x98>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000984:	4b1c      	ldr	r3, [pc, #112]	; (80009f8 <MX_ADC1_Init+0x98>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800098a:	4b1b      	ldr	r3, [pc, #108]	; (80009f8 <MX_ADC1_Init+0x98>)
 800098c:	2200      	movs	r2, #0
 800098e:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000990:	4b19      	ldr	r3, [pc, #100]	; (80009f8 <MX_ADC1_Init+0x98>)
 8000992:	2200      	movs	r2, #0
 8000994:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000998:	4b17      	ldr	r3, [pc, #92]	; (80009f8 <MX_ADC1_Init+0x98>)
 800099a:	2200      	movs	r2, #0
 800099c:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800099e:	4b16      	ldr	r3, [pc, #88]	; (80009f8 <MX_ADC1_Init+0x98>)
 80009a0:	4a17      	ldr	r2, [pc, #92]	; (8000a00 <MX_ADC1_Init+0xa0>)
 80009a2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80009a4:	4b14      	ldr	r3, [pc, #80]	; (80009f8 <MX_ADC1_Init+0x98>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80009aa:	4b13      	ldr	r3, [pc, #76]	; (80009f8 <MX_ADC1_Init+0x98>)
 80009ac:	2201      	movs	r2, #1
 80009ae:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80009b0:	4b11      	ldr	r3, [pc, #68]	; (80009f8 <MX_ADC1_Init+0x98>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80009b8:	4b0f      	ldr	r3, [pc, #60]	; (80009f8 <MX_ADC1_Init+0x98>)
 80009ba:	2201      	movs	r2, #1
 80009bc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80009be:	480e      	ldr	r0, [pc, #56]	; (80009f8 <MX_ADC1_Init+0x98>)
 80009c0:	f000 fc9c 	bl	80012fc <HAL_ADC_Init>
 80009c4:	4603      	mov	r3, r0
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d001      	beq.n	80009ce <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80009ca:	f000 f9c9 	bl	8000d60 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 80009ce:	2303      	movs	r3, #3
 80009d0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009d2:	2301      	movs	r3, #1
 80009d4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80009d6:	2300      	movs	r3, #0
 80009d8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80009da:	463b      	mov	r3, r7
 80009dc:	4619      	mov	r1, r3
 80009de:	4806      	ldr	r0, [pc, #24]	; (80009f8 <MX_ADC1_Init+0x98>)
 80009e0:	f000 fe36 	bl	8001650 <HAL_ADC_ConfigChannel>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80009ea:	f000 f9b9 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	3710      	adds	r7, #16
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	200001fc 	.word	0x200001fc
 80009fc:	40012000 	.word	0x40012000
 8000a00:	0f000001 	.word	0x0f000001

08000a04 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b088      	sub	sp, #32
 8000a08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a0a:	1d3b      	adds	r3, r7, #4
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	601a      	str	r2, [r3, #0]
 8000a10:	605a      	str	r2, [r3, #4]
 8000a12:	609a      	str	r2, [r3, #8]
 8000a14:	60da      	str	r2, [r3, #12]
 8000a16:	611a      	str	r2, [r3, #16]
 8000a18:	615a      	str	r2, [r3, #20]
 8000a1a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8000a1c:	4b1e      	ldr	r3, [pc, #120]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a1e:	4a1f      	ldr	r2, [pc, #124]	; (8000a9c <MX_TIM11_Init+0x98>)
 8000a20:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 320-1 ;
 8000a22:	4b1d      	ldr	r3, [pc, #116]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a24:	f240 123f 	movw	r2, #319	; 0x13f
 8000a28:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a2a:	4b1b      	ldr	r3, [pc, #108]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 1000-1 ;
 8000a30:	4b19      	ldr	r3, [pc, #100]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a32:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000a36:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a38:	4b17      	ldr	r3, [pc, #92]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a3e:	4b16      	ldr	r3, [pc, #88]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a40:	2200      	movs	r2, #0
 8000a42:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8000a44:	4814      	ldr	r0, [pc, #80]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a46:	f002 fbf9 	bl	800323c <HAL_TIM_Base_Init>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	d001      	beq.n	8000a54 <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 8000a50:	f000 f986 	bl	8000d60 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8000a54:	4810      	ldr	r0, [pc, #64]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a56:	f002 fc48 	bl	80032ea <HAL_TIM_PWM_Init>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 8000a60:	f000 f97e 	bl	8000d60 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a64:	2360      	movs	r3, #96	; 0x60
 8000a66:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a74:	1d3b      	adds	r3, r7, #4
 8000a76:	2200      	movs	r2, #0
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4807      	ldr	r0, [pc, #28]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a7c:	f002 fd90 	bl	80035a0 <HAL_TIM_PWM_ConfigChannel>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d001      	beq.n	8000a8a <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 8000a86:	f000 f96b 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */
  HAL_TIM_MspPostInit(&htim11);
 8000a8a:	4803      	ldr	r0, [pc, #12]	; (8000a98 <MX_TIM11_Init+0x94>)
 8000a8c:	f000 f9f2 	bl	8000e74 <HAL_TIM_MspPostInit>

}
 8000a90:	bf00      	nop
 8000a92:	3720      	adds	r7, #32
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000244 	.word	0x20000244
 8000a9c:	40014800 	.word	0x40014800

08000aa0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000aa4:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000aa6:	4a15      	ldr	r2, [pc, #84]	; (8000afc <MX_USART3_UART_Init+0x5c>)
 8000aa8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000aaa:	4b13      	ldr	r3, [pc, #76]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000aac:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000ab0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000ab2:	4b11      	ldr	r3, [pc, #68]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000ab8:	4b0f      	ldr	r3, [pc, #60]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000aba:	2200      	movs	r2, #0
 8000abc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000abe:	4b0e      	ldr	r3, [pc, #56]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000ac6:	220c      	movs	r2, #12
 8000ac8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aca:	4b0b      	ldr	r3, [pc, #44]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000acc:	2200      	movs	r2, #0
 8000ace:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ad0:	4b09      	ldr	r3, [pc, #36]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ad6:	4b08      	ldr	r3, [pc, #32]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000ad8:	2200      	movs	r2, #0
 8000ada:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000adc:	4b06      	ldr	r3, [pc, #24]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000ade:	2200      	movs	r2, #0
 8000ae0:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000ae2:	4805      	ldr	r0, [pc, #20]	; (8000af8 <MX_USART3_UART_Init+0x58>)
 8000ae4:	f003 f993 	bl	8003e0e <HAL_UART_Init>
 8000ae8:	4603      	mov	r3, r0
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	d001      	beq.n	8000af2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000aee:	f000 f937 	bl	8000d60 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000af2:	bf00      	nop
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	20000290 	.word	0x20000290
 8000afc:	40004800 	.word	0x40004800

08000b00 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b08c      	sub	sp, #48	; 0x30
 8000b04:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b06:	f107 031c 	add.w	r3, r7, #28
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	601a      	str	r2, [r3, #0]
 8000b0e:	605a      	str	r2, [r3, #4]
 8000b10:	609a      	str	r2, [r3, #8]
 8000b12:	60da      	str	r2, [r3, #12]
 8000b14:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b16:	4b8d      	ldr	r3, [pc, #564]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b1a:	4a8c      	ldr	r2, [pc, #560]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b1c:	f043 0304 	orr.w	r3, r3, #4
 8000b20:	6313      	str	r3, [r2, #48]	; 0x30
 8000b22:	4b8a      	ldr	r3, [pc, #552]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b26:	f003 0304 	and.w	r3, r3, #4
 8000b2a:	61bb      	str	r3, [r7, #24]
 8000b2c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000b2e:	4b87      	ldr	r3, [pc, #540]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	4a86      	ldr	r2, [pc, #536]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b34:	f043 0320 	orr.w	r3, r3, #32
 8000b38:	6313      	str	r3, [r2, #48]	; 0x30
 8000b3a:	4b84      	ldr	r3, [pc, #528]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b3e:	f003 0320 	and.w	r3, r3, #32
 8000b42:	617b      	str	r3, [r7, #20]
 8000b44:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000b46:	4b81      	ldr	r3, [pc, #516]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4a:	4a80      	ldr	r2, [pc, #512]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000b50:	6313      	str	r3, [r2, #48]	; 0x30
 8000b52:	4b7e      	ldr	r3, [pc, #504]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b7b      	ldr	r3, [pc, #492]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b62:	4a7a      	ldr	r2, [pc, #488]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b64:	f043 0301 	orr.w	r3, r3, #1
 8000b68:	6313      	str	r3, [r2, #48]	; 0x30
 8000b6a:	4b78      	ldr	r3, [pc, #480]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b6e:	f003 0301 	and.w	r3, r3, #1
 8000b72:	60fb      	str	r3, [r7, #12]
 8000b74:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b76:	4b75      	ldr	r3, [pc, #468]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b7a:	4a74      	ldr	r2, [pc, #464]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b7c:	f043 0302 	orr.w	r3, r3, #2
 8000b80:	6313      	str	r3, [r2, #48]	; 0x30
 8000b82:	4b72      	ldr	r3, [pc, #456]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b86:	f003 0302 	and.w	r3, r3, #2
 8000b8a:	60bb      	str	r3, [r7, #8]
 8000b8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b8e:	4b6f      	ldr	r3, [pc, #444]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b92:	4a6e      	ldr	r2, [pc, #440]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b94:	f043 0308 	orr.w	r3, r3, #8
 8000b98:	6313      	str	r3, [r2, #48]	; 0x30
 8000b9a:	4b6c      	ldr	r3, [pc, #432]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000b9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b9e:	f003 0308 	and.w	r3, r3, #8
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000ba6:	4b69      	ldr	r3, [pc, #420]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000ba8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000baa:	4a68      	ldr	r2, [pc, #416]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000bac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000bb0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bb2:	4b66      	ldr	r3, [pc, #408]	; (8000d4c <MX_GPIO_Init+0x24c>)
 8000bb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bb6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000bba:	603b      	str	r3, [r7, #0]
 8000bbc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	f244 0181 	movw	r1, #16513	; 0x4081
 8000bc4:	4862      	ldr	r0, [pc, #392]	; (8000d50 <MX_GPIO_Init+0x250>)
 8000bc6:	f001 fa25 	bl	8002014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000bca:	2200      	movs	r2, #0
 8000bcc:	2140      	movs	r1, #64	; 0x40
 8000bce:	4861      	ldr	r0, [pc, #388]	; (8000d54 <MX_GPIO_Init+0x254>)
 8000bd0:	f001 fa20 	bl	8002014 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000bd4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bd8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000bda:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000bde:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be0:	2300      	movs	r3, #0
 8000be2:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000be4:	f107 031c 	add.w	r3, r7, #28
 8000be8:	4619      	mov	r1, r3
 8000bea:	485b      	ldr	r0, [pc, #364]	; (8000d58 <MX_GPIO_Init+0x258>)
 8000bec:	f001 f866 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000bf0:	2332      	movs	r3, #50	; 0x32
 8000bf2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bf8:	2300      	movs	r3, #0
 8000bfa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bfc:	2303      	movs	r3, #3
 8000bfe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c00:	230b      	movs	r3, #11
 8000c02:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000c04:	f107 031c 	add.w	r3, r7, #28
 8000c08:	4619      	mov	r1, r3
 8000c0a:	4853      	ldr	r0, [pc, #332]	; (8000d58 <MX_GPIO_Init+0x258>)
 8000c0c:	f001 f856 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_CRS_DV_Pin;
 8000c10:	2382      	movs	r3, #130	; 0x82
 8000c12:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c14:	2302      	movs	r3, #2
 8000c16:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c1c:	2303      	movs	r3, #3
 8000c1e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c20:	230b      	movs	r3, #11
 8000c22:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c24:	f107 031c 	add.w	r3, r7, #28
 8000c28:	4619      	mov	r1, r3
 8000c2a:	484c      	ldr	r0, [pc, #304]	; (8000d5c <MX_GPIO_Init+0x25c>)
 8000c2c:	f001 f846 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000c30:	2304      	movs	r3, #4
 8000c32:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c34:	2302      	movs	r3, #2
 8000c36:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c38:	2300      	movs	r3, #0
 8000c3a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c3c:	2303      	movs	r3, #3
 8000c3e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000c40:	2307      	movs	r3, #7
 8000c42:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c44:	f107 031c 	add.w	r3, r7, #28
 8000c48:	4619      	mov	r1, r3
 8000c4a:	4844      	ldr	r0, [pc, #272]	; (8000d5c <MX_GPIO_Init+0x25c>)
 8000c4c:	f001 f836 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000c50:	2320      	movs	r3, #32
 8000c52:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c54:	2302      	movs	r3, #2
 8000c56:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000c60:	2301      	movs	r3, #1
 8000c62:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c64:	f107 031c 	add.w	r3, r7, #28
 8000c68:	4619      	mov	r1, r3
 8000c6a:	483c      	ldr	r0, [pc, #240]	; (8000d5c <MX_GPIO_Init+0x25c>)
 8000c6c:	f001 f826 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 8000c70:	f244 0381 	movw	r3, #16513	; 0x4081
 8000c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c76:	2301      	movs	r3, #1
 8000c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c7e:	2300      	movs	r3, #0
 8000c80:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c82:	f107 031c 	add.w	r3, r7, #28
 8000c86:	4619      	mov	r1, r3
 8000c88:	4831      	ldr	r0, [pc, #196]	; (8000d50 <MX_GPIO_Init+0x250>)
 8000c8a:	f001 f817 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c94:	2302      	movs	r3, #2
 8000c96:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c9c:	2303      	movs	r3, #3
 8000c9e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000ca0:	230b      	movs	r3, #11
 8000ca2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000ca4:	f107 031c 	add.w	r3, r7, #28
 8000ca8:	4619      	mov	r1, r3
 8000caa:	4829      	ldr	r0, [pc, #164]	; (8000d50 <MX_GPIO_Init+0x250>)
 8000cac:	f001 f806 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000cb0:	2340      	movs	r3, #64	; 0x40
 8000cb2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cb4:	2301      	movs	r3, #1
 8000cb6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000cc0:	f107 031c 	add.w	r3, r7, #28
 8000cc4:	4619      	mov	r1, r3
 8000cc6:	4823      	ldr	r0, [pc, #140]	; (8000d54 <MX_GPIO_Init+0x254>)
 8000cc8:	f000 fff8 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000ccc:	2380      	movs	r3, #128	; 0x80
 8000cce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000cd8:	f107 031c 	add.w	r3, r7, #28
 8000cdc:	4619      	mov	r1, r3
 8000cde:	481d      	ldr	r0, [pc, #116]	; (8000d54 <MX_GPIO_Init+0x254>)
 8000ce0:	f000 ffec 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000ce4:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8000ce8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cea:	2302      	movs	r3, #2
 8000cec:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cee:	2300      	movs	r3, #0
 8000cf0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf2:	2303      	movs	r3, #3
 8000cf4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000cf6:	230a      	movs	r3, #10
 8000cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cfa:	f107 031c 	add.w	r3, r7, #28
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4816      	ldr	r0, [pc, #88]	; (8000d5c <MX_GPIO_Init+0x25c>)
 8000d02:	f000 ffdb 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000d06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000d0a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d10:	2300      	movs	r3, #0
 8000d12:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000d14:	f107 031c 	add.w	r3, r7, #28
 8000d18:	4619      	mov	r1, r3
 8000d1a:	4810      	ldr	r0, [pc, #64]	; (8000d5c <MX_GPIO_Init+0x25c>)
 8000d1c:	f000 ffce 	bl	8001cbc <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000d20:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8000d24:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d26:	2302      	movs	r3, #2
 8000d28:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d2a:	2300      	movs	r3, #0
 8000d2c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d2e:	2303      	movs	r3, #3
 8000d30:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000d32:	230b      	movs	r3, #11
 8000d34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000d36:	f107 031c 	add.w	r3, r7, #28
 8000d3a:	4619      	mov	r1, r3
 8000d3c:	4805      	ldr	r0, [pc, #20]	; (8000d54 <MX_GPIO_Init+0x254>)
 8000d3e:	f000 ffbd 	bl	8001cbc <HAL_GPIO_Init>

}
 8000d42:	bf00      	nop
 8000d44:	3730      	adds	r7, #48	; 0x30
 8000d46:	46bd      	mov	sp, r7
 8000d48:	bd80      	pop	{r7, pc}
 8000d4a:	bf00      	nop
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40020400 	.word	0x40020400
 8000d54:	40021800 	.word	0x40021800
 8000d58:	40020800 	.word	0x40020800
 8000d5c:	40020000 	.word	0x40020000

08000d60 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d64:	b672      	cpsid	i
}
 8000d66:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d68:	e7fe      	b.n	8000d68 <Error_Handler+0x8>
	...

08000d6c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	b083      	sub	sp, #12
 8000d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d72:	4b0f      	ldr	r3, [pc, #60]	; (8000db0 <HAL_MspInit+0x44>)
 8000d74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d76:	4a0e      	ldr	r2, [pc, #56]	; (8000db0 <HAL_MspInit+0x44>)
 8000d78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d7c:	6413      	str	r3, [r2, #64]	; 0x40
 8000d7e:	4b0c      	ldr	r3, [pc, #48]	; (8000db0 <HAL_MspInit+0x44>)
 8000d80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000d82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d86:	607b      	str	r3, [r7, #4]
 8000d88:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d8a:	4b09      	ldr	r3, [pc, #36]	; (8000db0 <HAL_MspInit+0x44>)
 8000d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d8e:	4a08      	ldr	r2, [pc, #32]	; (8000db0 <HAL_MspInit+0x44>)
 8000d90:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000d94:	6453      	str	r3, [r2, #68]	; 0x44
 8000d96:	4b06      	ldr	r3, [pc, #24]	; (8000db0 <HAL_MspInit+0x44>)
 8000d98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000d9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000d9e:	603b      	str	r3, [r7, #0]
 8000da0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000da2:	bf00      	nop
 8000da4:	370c      	adds	r7, #12
 8000da6:	46bd      	mov	sp, r7
 8000da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dac:	4770      	bx	lr
 8000dae:	bf00      	nop
 8000db0:	40023800 	.word	0x40023800

08000db4 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b08a      	sub	sp, #40	; 0x28
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dbc:	f107 0314 	add.w	r3, r7, #20
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	601a      	str	r2, [r3, #0]
 8000dc4:	605a      	str	r2, [r3, #4]
 8000dc6:	609a      	str	r2, [r3, #8]
 8000dc8:	60da      	str	r2, [r3, #12]
 8000dca:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	4a15      	ldr	r2, [pc, #84]	; (8000e28 <HAL_ADC_MspInit+0x74>)
 8000dd2:	4293      	cmp	r3, r2
 8000dd4:	d123      	bne.n	8000e1e <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000dd6:	4b15      	ldr	r3, [pc, #84]	; (8000e2c <HAL_ADC_MspInit+0x78>)
 8000dd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000dda:	4a14      	ldr	r2, [pc, #80]	; (8000e2c <HAL_ADC_MspInit+0x78>)
 8000ddc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000de0:	6453      	str	r3, [r2, #68]	; 0x44
 8000de2:	4b12      	ldr	r3, [pc, #72]	; (8000e2c <HAL_ADC_MspInit+0x78>)
 8000de4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000de6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000dea:	613b      	str	r3, [r7, #16]
 8000dec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dee:	4b0f      	ldr	r3, [pc, #60]	; (8000e2c <HAL_ADC_MspInit+0x78>)
 8000df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000df2:	4a0e      	ldr	r2, [pc, #56]	; (8000e2c <HAL_ADC_MspInit+0x78>)
 8000df4:	f043 0301 	orr.w	r3, r3, #1
 8000df8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dfa:	4b0c      	ldr	r3, [pc, #48]	; (8000e2c <HAL_ADC_MspInit+0x78>)
 8000dfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfe:	f003 0301 	and.w	r3, r3, #1
 8000e02:	60fb      	str	r3, [r7, #12]
 8000e04:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8000e06:	2308      	movs	r3, #8
 8000e08:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000e0a:	2303      	movs	r3, #3
 8000e0c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e12:	f107 0314 	add.w	r3, r7, #20
 8000e16:	4619      	mov	r1, r3
 8000e18:	4805      	ldr	r0, [pc, #20]	; (8000e30 <HAL_ADC_MspInit+0x7c>)
 8000e1a:	f000 ff4f 	bl	8001cbc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000e1e:	bf00      	nop
 8000e20:	3728      	adds	r7, #40	; 0x28
 8000e22:	46bd      	mov	sp, r7
 8000e24:	bd80      	pop	{r7, pc}
 8000e26:	bf00      	nop
 8000e28:	40012000 	.word	0x40012000
 8000e2c:	40023800 	.word	0x40023800
 8000e30:	40020000 	.word	0x40020000

08000e34 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000e34:	b480      	push	{r7}
 8000e36:	b085      	sub	sp, #20
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM11)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	4a0a      	ldr	r2, [pc, #40]	; (8000e6c <HAL_TIM_Base_MspInit+0x38>)
 8000e42:	4293      	cmp	r3, r2
 8000e44:	d10b      	bne.n	8000e5e <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM11_MspInit 0 */

  /* USER CODE END TIM11_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM11_CLK_ENABLE();
 8000e46:	4b0a      	ldr	r3, [pc, #40]	; (8000e70 <HAL_TIM_Base_MspInit+0x3c>)
 8000e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e4a:	4a09      	ldr	r2, [pc, #36]	; (8000e70 <HAL_TIM_Base_MspInit+0x3c>)
 8000e4c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e50:	6453      	str	r3, [r2, #68]	; 0x44
 8000e52:	4b07      	ldr	r3, [pc, #28]	; (8000e70 <HAL_TIM_Base_MspInit+0x3c>)
 8000e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000e56:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e5a:	60fb      	str	r3, [r7, #12]
 8000e5c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 8000e5e:	bf00      	nop
 8000e60:	3714      	adds	r7, #20
 8000e62:	46bd      	mov	sp, r7
 8000e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e68:	4770      	bx	lr
 8000e6a:	bf00      	nop
 8000e6c:	40014800 	.word	0x40014800
 8000e70:	40023800 	.word	0x40023800

08000e74 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b088      	sub	sp, #32
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e7c:	f107 030c 	add.w	r3, r7, #12
 8000e80:	2200      	movs	r2, #0
 8000e82:	601a      	str	r2, [r3, #0]
 8000e84:	605a      	str	r2, [r3, #4]
 8000e86:	609a      	str	r2, [r3, #8]
 8000e88:	60da      	str	r2, [r3, #12]
 8000e8a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM11)
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	4a11      	ldr	r2, [pc, #68]	; (8000ed8 <HAL_TIM_MspPostInit+0x64>)
 8000e92:	4293      	cmp	r3, r2
 8000e94:	d11b      	bne.n	8000ece <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM11_MspPostInit 0 */

  /* USER CODE END TIM11_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e96:	4b11      	ldr	r3, [pc, #68]	; (8000edc <HAL_TIM_MspPostInit+0x68>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	4a10      	ldr	r2, [pc, #64]	; (8000edc <HAL_TIM_MspPostInit+0x68>)
 8000e9c:	f043 0320 	orr.w	r3, r3, #32
 8000ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea2:	4b0e      	ldr	r3, [pc, #56]	; (8000edc <HAL_TIM_MspPostInit+0x68>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	f003 0320 	and.w	r3, r3, #32
 8000eaa:	60bb      	str	r3, [r7, #8]
 8000eac:	68bb      	ldr	r3, [r7, #8]
    /**TIM11 GPIO Configuration
    PF7     ------> TIM11_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8000eae:	2380      	movs	r3, #128	; 0x80
 8000eb0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000eb2:	2302      	movs	r3, #2
 8000eb4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM11;
 8000ebe:	2303      	movs	r3, #3
 8000ec0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000ec2:	f107 030c 	add.w	r3, r7, #12
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	4805      	ldr	r0, [pc, #20]	; (8000ee0 <HAL_TIM_MspPostInit+0x6c>)
 8000eca:	f000 fef7 	bl	8001cbc <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM11_MspPostInit 1 */

  /* USER CODE END TIM11_MspPostInit 1 */
  }

}
 8000ece:	bf00      	nop
 8000ed0:	3720      	adds	r7, #32
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
 8000ed6:	bf00      	nop
 8000ed8:	40014800 	.word	0x40014800
 8000edc:	40023800 	.word	0x40023800
 8000ee0:	40021400 	.word	0x40021400

08000ee4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b0ae      	sub	sp, #184	; 0xb8
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000eec:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	601a      	str	r2, [r3, #0]
 8000ef4:	605a      	str	r2, [r3, #4]
 8000ef6:	609a      	str	r2, [r3, #8]
 8000ef8:	60da      	str	r2, [r3, #12]
 8000efa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000efc:	f107 0314 	add.w	r3, r7, #20
 8000f00:	2290      	movs	r2, #144	; 0x90
 8000f02:	2100      	movs	r1, #0
 8000f04:	4618      	mov	r0, r3
 8000f06:	f003 fc97 	bl	8004838 <memset>
  if(huart->Instance==USART3)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	4a22      	ldr	r2, [pc, #136]	; (8000f98 <HAL_UART_MspInit+0xb4>)
 8000f10:	4293      	cmp	r3, r2
 8000f12:	d13c      	bne.n	8000f8e <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000f14:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000f18:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000f1a:	2300      	movs	r3, #0
 8000f1c:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f1e:	f107 0314 	add.w	r3, r7, #20
 8000f22:	4618      	mov	r0, r3
 8000f24:	f001 fd62 	bl	80029ec <HAL_RCCEx_PeriphCLKConfig>
 8000f28:	4603      	mov	r3, r0
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	d001      	beq.n	8000f32 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000f2e:	f7ff ff17 	bl	8000d60 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000f32:	4b1a      	ldr	r3, [pc, #104]	; (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f36:	4a19      	ldr	r2, [pc, #100]	; (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f38:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000f3c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f3e:	4b17      	ldr	r3, [pc, #92]	; (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f42:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000f46:	613b      	str	r3, [r7, #16]
 8000f48:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f4a:	4b14      	ldr	r3, [pc, #80]	; (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f4e:	4a13      	ldr	r2, [pc, #76]	; (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f50:	f043 0308 	orr.w	r3, r3, #8
 8000f54:	6313      	str	r3, [r2, #48]	; 0x30
 8000f56:	4b11      	ldr	r3, [pc, #68]	; (8000f9c <HAL_UART_MspInit+0xb8>)
 8000f58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f5a:	f003 0308 	and.w	r3, r3, #8
 8000f5e:	60fb      	str	r3, [r7, #12]
 8000f60:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f62:	f44f 7340 	mov.w	r3, #768	; 0x300
 8000f66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f6a:	2302      	movs	r3, #2
 8000f6c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f70:	2300      	movs	r3, #0
 8000f72:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f76:	2303      	movs	r3, #3
 8000f78:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f7c:	2307      	movs	r3, #7
 8000f7e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f82:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8000f86:	4619      	mov	r1, r3
 8000f88:	4805      	ldr	r0, [pc, #20]	; (8000fa0 <HAL_UART_MspInit+0xbc>)
 8000f8a:	f000 fe97 	bl	8001cbc <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8000f8e:	bf00      	nop
 8000f90:	37b8      	adds	r7, #184	; 0xb8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40004800 	.word	0x40004800
 8000f9c:	40023800 	.word	0x40023800
 8000fa0:	40020c00 	.word	0x40020c00

08000fa4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fa8:	e7fe      	b.n	8000fa8 <NMI_Handler+0x4>

08000faa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000faa:	b480      	push	{r7}
 8000fac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fae:	e7fe      	b.n	8000fae <HardFault_Handler+0x4>

08000fb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb4:	e7fe      	b.n	8000fb4 <MemManage_Handler+0x4>

08000fb6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fba:	e7fe      	b.n	8000fba <BusFault_Handler+0x4>

08000fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <UsageFault_Handler+0x4>

08000fc2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc6:	bf00      	nop
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fce:	4770      	bx	lr

08000fd0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fd0:	b480      	push	{r7}
 8000fd2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd4:	bf00      	nop
 8000fd6:	46bd      	mov	sp, r7
 8000fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fdc:	4770      	bx	lr

08000fde <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fde:	b480      	push	{r7}
 8000fe0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fe2:	bf00      	nop
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fea:	4770      	bx	lr

08000fec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ff0:	f000 f940 	bl	8001274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ff4:	bf00      	nop
 8000ff6:	bd80      	pop	{r7, pc}

08000ff8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ff8:	b480      	push	{r7}
 8000ffa:	af00      	add	r7, sp, #0
	return 1;
 8000ffc:	2301      	movs	r3, #1
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr

08001008 <_kill>:

int _kill(int pid, int sig)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b082      	sub	sp, #8
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
 8001010:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001012:	f003 fbe7 	bl	80047e4 <__errno>
 8001016:	4603      	mov	r3, r0
 8001018:	2216      	movs	r2, #22
 800101a:	601a      	str	r2, [r3, #0]
	return -1;
 800101c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001020:	4618      	mov	r0, r3
 8001022:	3708      	adds	r7, #8
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}

08001028 <_exit>:

void _exit (int status)
{
 8001028:	b580      	push	{r7, lr}
 800102a:	b082      	sub	sp, #8
 800102c:	af00      	add	r7, sp, #0
 800102e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001030:	f04f 31ff 	mov.w	r1, #4294967295
 8001034:	6878      	ldr	r0, [r7, #4]
 8001036:	f7ff ffe7 	bl	8001008 <_kill>
	while (1) {}		/* Make sure we hang here */
 800103a:	e7fe      	b.n	800103a <_exit+0x12>

0800103c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b086      	sub	sp, #24
 8001040:	af00      	add	r7, sp, #0
 8001042:	60f8      	str	r0, [r7, #12]
 8001044:	60b9      	str	r1, [r7, #8]
 8001046:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001048:	2300      	movs	r3, #0
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	e00a      	b.n	8001064 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800104e:	f3af 8000 	nop.w
 8001052:	4601      	mov	r1, r0
 8001054:	68bb      	ldr	r3, [r7, #8]
 8001056:	1c5a      	adds	r2, r3, #1
 8001058:	60ba      	str	r2, [r7, #8]
 800105a:	b2ca      	uxtb	r2, r1
 800105c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800105e:	697b      	ldr	r3, [r7, #20]
 8001060:	3301      	adds	r3, #1
 8001062:	617b      	str	r3, [r7, #20]
 8001064:	697a      	ldr	r2, [r7, #20]
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	429a      	cmp	r2, r3
 800106a:	dbf0      	blt.n	800104e <_read+0x12>
	}

return len;
 800106c:	687b      	ldr	r3, [r7, #4]
}
 800106e:	4618      	mov	r0, r3
 8001070:	3718      	adds	r7, #24
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}

08001076 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001076:	b580      	push	{r7, lr}
 8001078:	b086      	sub	sp, #24
 800107a:	af00      	add	r7, sp, #0
 800107c:	60f8      	str	r0, [r7, #12]
 800107e:	60b9      	str	r1, [r7, #8]
 8001080:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001082:	2300      	movs	r3, #0
 8001084:	617b      	str	r3, [r7, #20]
 8001086:	e009      	b.n	800109c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	1c5a      	adds	r2, r3, #1
 800108c:	60ba      	str	r2, [r7, #8]
 800108e:	781b      	ldrb	r3, [r3, #0]
 8001090:	4618      	mov	r0, r3
 8001092:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001096:	697b      	ldr	r3, [r7, #20]
 8001098:	3301      	adds	r3, #1
 800109a:	617b      	str	r3, [r7, #20]
 800109c:	697a      	ldr	r2, [r7, #20]
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	429a      	cmp	r2, r3
 80010a2:	dbf1      	blt.n	8001088 <_write+0x12>
	}
	return len;
 80010a4:	687b      	ldr	r3, [r7, #4]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3718      	adds	r7, #24
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}

080010ae <_close>:

int _close(int file)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b083      	sub	sp, #12
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
	return -1;
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	370c      	adds	r7, #12
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr

080010c6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80010c6:	b480      	push	{r7}
 80010c8:	b083      	sub	sp, #12
 80010ca:	af00      	add	r7, sp, #0
 80010cc:	6078      	str	r0, [r7, #4]
 80010ce:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80010d0:	683b      	ldr	r3, [r7, #0]
 80010d2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80010d6:	605a      	str	r2, [r3, #4]
	return 0;
 80010d8:	2300      	movs	r3, #0
}
 80010da:	4618      	mov	r0, r3
 80010dc:	370c      	adds	r7, #12
 80010de:	46bd      	mov	sp, r7
 80010e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e4:	4770      	bx	lr

080010e6 <_isatty>:

int _isatty(int file)
{
 80010e6:	b480      	push	{r7}
 80010e8:	b083      	sub	sp, #12
 80010ea:	af00      	add	r7, sp, #0
 80010ec:	6078      	str	r0, [r7, #4]
	return 1;
 80010ee:	2301      	movs	r3, #1
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	370c      	adds	r7, #12
 80010f4:	46bd      	mov	sp, r7
 80010f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fa:	4770      	bx	lr

080010fc <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b085      	sub	sp, #20
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
	return 0;
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
	...

08001118 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b086      	sub	sp, #24
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001120:	4a14      	ldr	r2, [pc, #80]	; (8001174 <_sbrk+0x5c>)
 8001122:	4b15      	ldr	r3, [pc, #84]	; (8001178 <_sbrk+0x60>)
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001128:	697b      	ldr	r3, [r7, #20]
 800112a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800112c:	4b13      	ldr	r3, [pc, #76]	; (800117c <_sbrk+0x64>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	2b00      	cmp	r3, #0
 8001132:	d102      	bne.n	800113a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001134:	4b11      	ldr	r3, [pc, #68]	; (800117c <_sbrk+0x64>)
 8001136:	4a12      	ldr	r2, [pc, #72]	; (8001180 <_sbrk+0x68>)
 8001138:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800113a:	4b10      	ldr	r3, [pc, #64]	; (800117c <_sbrk+0x64>)
 800113c:	681a      	ldr	r2, [r3, #0]
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4413      	add	r3, r2
 8001142:	693a      	ldr	r2, [r7, #16]
 8001144:	429a      	cmp	r2, r3
 8001146:	d207      	bcs.n	8001158 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001148:	f003 fb4c 	bl	80047e4 <__errno>
 800114c:	4603      	mov	r3, r0
 800114e:	220c      	movs	r2, #12
 8001150:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001152:	f04f 33ff 	mov.w	r3, #4294967295
 8001156:	e009      	b.n	800116c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001158:	4b08      	ldr	r3, [pc, #32]	; (800117c <_sbrk+0x64>)
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800115e:	4b07      	ldr	r3, [pc, #28]	; (800117c <_sbrk+0x64>)
 8001160:	681a      	ldr	r2, [r3, #0]
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	4413      	add	r3, r2
 8001166:	4a05      	ldr	r2, [pc, #20]	; (800117c <_sbrk+0x64>)
 8001168:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800116a:	68fb      	ldr	r3, [r7, #12]
}
 800116c:	4618      	mov	r0, r3
 800116e:	3718      	adds	r7, #24
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	20080000 	.word	0x20080000
 8001178:	00000400 	.word	0x00000400
 800117c:	20000328 	.word	0x20000328
 8001180:	20000340 	.word	0x20000340

08001184 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001188:	4b06      	ldr	r3, [pc, #24]	; (80011a4 <SystemInit+0x20>)
 800118a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800118e:	4a05      	ldr	r2, [pc, #20]	; (80011a4 <SystemInit+0x20>)
 8001190:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001194:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001198:	bf00      	nop
 800119a:	46bd      	mov	sp, r7
 800119c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a0:	4770      	bx	lr
 80011a2:	bf00      	nop
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011a8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011e0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011ac:	480d      	ldr	r0, [pc, #52]	; (80011e4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80011ae:	490e      	ldr	r1, [pc, #56]	; (80011e8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80011b0:	4a0e      	ldr	r2, [pc, #56]	; (80011ec <LoopFillZerobss+0x1e>)
  movs r3, #0
 80011b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011b4:	e002      	b.n	80011bc <LoopCopyDataInit>

080011b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011ba:	3304      	adds	r3, #4

080011bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011c0:	d3f9      	bcc.n	80011b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011c2:	4a0b      	ldr	r2, [pc, #44]	; (80011f0 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80011c4:	4c0b      	ldr	r4, [pc, #44]	; (80011f4 <LoopFillZerobss+0x26>)
  movs r3, #0
 80011c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011c8:	e001      	b.n	80011ce <LoopFillZerobss>

080011ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011cc:	3204      	adds	r2, #4

080011ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011d0:	d3fb      	bcc.n	80011ca <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011d2:	f7ff ffd7 	bl	8001184 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011d6:	f003 fb0b 	bl	80047f0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011da:	f7ff faa5 	bl	8000728 <main>
  bx  lr    
 80011de:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80011e0:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80011e4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011e8:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 80011ec:	080078e4 	.word	0x080078e4
  ldr r2, =_sbss
 80011f0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80011f4:	20000340 	.word	0x20000340

080011f8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011f8:	e7fe      	b.n	80011f8 <ADC_IRQHandler>

080011fa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011fa:	b580      	push	{r7, lr}
 80011fc:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011fe:	2003      	movs	r0, #3
 8001200:	f000 fd28 	bl	8001c54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001204:	2000      	movs	r0, #0
 8001206:	f000 f805 	bl	8001214 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800120a:	f7ff fdaf 	bl	8000d6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800120e:	2300      	movs	r3, #0
}
 8001210:	4618      	mov	r0, r3
 8001212:	bd80      	pop	{r7, pc}

08001214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <HAL_InitTick+0x54>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <HAL_InitTick+0x58>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4619      	mov	r1, r3
 8001226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122a:	fbb3 f3f1 	udiv	r3, r3, r1
 800122e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001232:	4618      	mov	r0, r3
 8001234:	f000 fd35 	bl	8001ca2 <HAL_SYSTICK_Config>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e00e      	b.n	8001260 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2b0f      	cmp	r3, #15
 8001246:	d80a      	bhi.n	800125e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001248:	2200      	movs	r2, #0
 800124a:	6879      	ldr	r1, [r7, #4]
 800124c:	f04f 30ff 	mov.w	r0, #4294967295
 8001250:	f000 fd0b 	bl	8001c6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001254:	4a06      	ldr	r2, [pc, #24]	; (8001270 <HAL_InitTick+0x5c>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800125a:	2300      	movs	r3, #0
 800125c:	e000      	b.n	8001260 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000000 	.word	0x20000000
 800126c:	20000008 	.word	0x20000008
 8001270:	20000004 	.word	0x20000004

08001274 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <HAL_IncTick+0x20>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <HAL_IncTick+0x24>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4413      	add	r3, r2
 8001284:	4a04      	ldr	r2, [pc, #16]	; (8001298 <HAL_IncTick+0x24>)
 8001286:	6013      	str	r3, [r2, #0]
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	20000008 	.word	0x20000008
 8001298:	2000032c 	.word	0x2000032c

0800129c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return uwTick;
 80012a0:	4b03      	ldr	r3, [pc, #12]	; (80012b0 <HAL_GetTick+0x14>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	2000032c 	.word	0x2000032c

080012b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012bc:	f7ff ffee 	bl	800129c <HAL_GetTick>
 80012c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012cc:	d005      	beq.n	80012da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <HAL_Delay+0x44>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4413      	add	r3, r2
 80012d8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80012da:	bf00      	nop
 80012dc:	f7ff ffde 	bl	800129c <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d8f7      	bhi.n	80012dc <HAL_Delay+0x28>
  {
  }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000008 	.word	0x20000008

080012fc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001304:	2300      	movs	r3, #0
 8001306:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	2b00      	cmp	r3, #0
 800130c:	d101      	bne.n	8001312 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800130e:	2301      	movs	r3, #1
 8001310:	e031      	b.n	8001376 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001316:	2b00      	cmp	r3, #0
 8001318:	d109      	bne.n	800132e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800131a:	6878      	ldr	r0, [r7, #4]
 800131c:	f7ff fd4a 	bl	8000db4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	2200      	movs	r2, #0
 8001324:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	2200      	movs	r2, #0
 800132a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001332:	f003 0310 	and.w	r3, r3, #16
 8001336:	2b00      	cmp	r3, #0
 8001338:	d116      	bne.n	8001368 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800133e:	4b10      	ldr	r3, [pc, #64]	; (8001380 <HAL_ADC_Init+0x84>)
 8001340:	4013      	ands	r3, r2
 8001342:	f043 0202 	orr.w	r2, r3, #2
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 800134a:	6878      	ldr	r0, [r7, #4]
 800134c:	f000 fad6 	bl	80018fc <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	2200      	movs	r2, #0
 8001354:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800135a:	f023 0303 	bic.w	r3, r3, #3
 800135e:	f043 0201 	orr.w	r2, r3, #1
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	641a      	str	r2, [r3, #64]	; 0x40
 8001366:	e001      	b.n	800136c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2200      	movs	r2, #0
 8001370:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001374:	7bfb      	ldrb	r3, [r7, #15]
}
 8001376:	4618      	mov	r0, r3
 8001378:	3710      	adds	r7, #16
 800137a:	46bd      	mov	sp, r7
 800137c:	bd80      	pop	{r7, pc}
 800137e:	bf00      	nop
 8001380:	ffffeefd 	.word	0xffffeefd

08001384 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001384:	b480      	push	{r7}
 8001386:	b085      	sub	sp, #20
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 800138c:	2300      	movs	r3, #0
 800138e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001396:	2b01      	cmp	r3, #1
 8001398:	d101      	bne.n	800139e <HAL_ADC_Start+0x1a>
 800139a:	2302      	movs	r3, #2
 800139c:	e0ad      	b.n	80014fa <HAL_ADC_Start+0x176>
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	2201      	movs	r2, #1
 80013a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	f003 0301 	and.w	r3, r3, #1
 80013b0:	2b01      	cmp	r3, #1
 80013b2:	d018      	beq.n	80013e6 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	689a      	ldr	r2, [r3, #8]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	f042 0201 	orr.w	r2, r2, #1
 80013c2:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 80013c4:	4b50      	ldr	r3, [pc, #320]	; (8001508 <HAL_ADC_Start+0x184>)
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a50      	ldr	r2, [pc, #320]	; (800150c <HAL_ADC_Start+0x188>)
 80013ca:	fba2 2303 	umull	r2, r3, r2, r3
 80013ce:	0c9a      	lsrs	r2, r3, #18
 80013d0:	4613      	mov	r3, r2
 80013d2:	005b      	lsls	r3, r3, #1
 80013d4:	4413      	add	r3, r2
 80013d6:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80013d8:	e002      	b.n	80013e0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80013da:	68fb      	ldr	r3, [r7, #12]
 80013dc:	3b01      	subs	r3, #1
 80013de:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 80013e0:	68fb      	ldr	r3, [r7, #12]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d1f9      	bne.n	80013da <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	689b      	ldr	r3, [r3, #8]
 80013ec:	f003 0301 	and.w	r3, r3, #1
 80013f0:	2b01      	cmp	r3, #1
 80013f2:	d175      	bne.n	80014e0 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013f8:	4b45      	ldr	r3, [pc, #276]	; (8001510 <HAL_ADC_Start+0x18c>)
 80013fa:	4013      	ands	r3, r2
 80013fc:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800140e:	2b00      	cmp	r3, #0
 8001410:	d007      	beq.n	8001422 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001416:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800141a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001426:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800142a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800142e:	d106      	bne.n	800143e <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001434:	f023 0206 	bic.w	r2, r3, #6
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	645a      	str	r2, [r3, #68]	; 0x44
 800143c:	e002      	b.n	8001444 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	645a      	str	r2, [r3, #68]	; 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	2200      	movs	r2, #0
 8001448:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8001454:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001456:	4b2f      	ldr	r3, [pc, #188]	; (8001514 <HAL_ADC_Start+0x190>)
 8001458:	685b      	ldr	r3, [r3, #4]
 800145a:	f003 031f 	and.w	r3, r3, #31
 800145e:	2b00      	cmp	r3, #0
 8001460:	d10f      	bne.n	8001482 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800146c:	2b00      	cmp	r3, #0
 800146e:	d143      	bne.n	80014f8 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	689a      	ldr	r2, [r3, #8]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800147e:	609a      	str	r2, [r3, #8]
 8001480:	e03a      	b.n	80014f8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a24      	ldr	r2, [pc, #144]	; (8001518 <HAL_ADC_Start+0x194>)
 8001488:	4293      	cmp	r3, r2
 800148a:	d10e      	bne.n	80014aa <HAL_ADC_Start+0x126>
 800148c:	687b      	ldr	r3, [r7, #4]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	689b      	ldr	r3, [r3, #8]
 8001492:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8001496:	2b00      	cmp	r3, #0
 8001498:	d107      	bne.n	80014aa <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	689a      	ldr	r2, [r3, #8]
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	681b      	ldr	r3, [r3, #0]
 80014a4:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014a8:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 80014aa:	4b1a      	ldr	r3, [pc, #104]	; (8001514 <HAL_ADC_Start+0x190>)
 80014ac:	685b      	ldr	r3, [r3, #4]
 80014ae:	f003 0310 	and.w	r3, r3, #16
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d120      	bne.n	80014f8 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a18      	ldr	r2, [pc, #96]	; (800151c <HAL_ADC_Start+0x198>)
 80014bc:	4293      	cmp	r3, r2
 80014be:	d11b      	bne.n	80014f8 <HAL_ADC_Start+0x174>
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	681b      	ldr	r3, [r3, #0]
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d114      	bne.n	80014f8 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	681b      	ldr	r3, [r3, #0]
 80014d2:	689a      	ldr	r2, [r3, #8]
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80014dc:	609a      	str	r2, [r3, #8]
 80014de:	e00b      	b.n	80014f8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e4:	f043 0210 	orr.w	r2, r3, #16
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014f0:	f043 0201 	orr.w	r2, r3, #1
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3714      	adds	r7, #20
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	20000000 	.word	0x20000000
 800150c:	431bde83 	.word	0x431bde83
 8001510:	fffff8fe 	.word	0xfffff8fe
 8001514:	40012300 	.word	0x40012300
 8001518:	40012000 	.word	0x40012000
 800151c:	40012200 	.word	0x40012200

08001520 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
 8001528:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	681b      	ldr	r3, [r3, #0]
 8001532:	689b      	ldr	r3, [r3, #8]
 8001534:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001538:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800153c:	d113      	bne.n	8001566 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	689b      	ldr	r3, [r3, #8]
 8001544:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8001548:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800154c:	d10b      	bne.n	8001566 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001552:	f043 0220 	orr.w	r2, r3, #32
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	2200      	movs	r2, #0
 800155e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e063      	b.n	800162e <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001566:	f7ff fe99 	bl	800129c <HAL_GetTick>
 800156a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800156c:	e021      	b.n	80015b2 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800156e:	683b      	ldr	r3, [r7, #0]
 8001570:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001574:	d01d      	beq.n	80015b2 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001576:	683b      	ldr	r3, [r7, #0]
 8001578:	2b00      	cmp	r3, #0
 800157a:	d007      	beq.n	800158c <HAL_ADC_PollForConversion+0x6c>
 800157c:	f7ff fe8e 	bl	800129c <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	683a      	ldr	r2, [r7, #0]
 8001588:	429a      	cmp	r2, r3
 800158a:	d212      	bcs.n	80015b2 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	f003 0302 	and.w	r3, r3, #2
 8001596:	2b02      	cmp	r3, #2
 8001598:	d00b      	beq.n	80015b2 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800159e:	f043 0204 	orr.w	r2, r3, #4
 80015a2:	687b      	ldr	r3, [r7, #4]
 80015a4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	2200      	movs	r2, #0
 80015aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e03d      	b.n	800162e <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 0302 	and.w	r3, r3, #2
 80015bc:	2b02      	cmp	r3, #2
 80015be:	d1d6      	bne.n	800156e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f06f 0212 	mvn.w	r2, #18
 80015c8:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ce:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	681b      	ldr	r3, [r3, #0]
 80015da:	689b      	ldr	r3, [r3, #8]
 80015dc:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d123      	bne.n	800162c <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d11f      	bne.n	800162c <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015f2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d006      	beq.n	8001608 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	689b      	ldr	r3, [r3, #8]
 8001600:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001604:	2b00      	cmp	r3, #0
 8001606:	d111      	bne.n	800162c <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001618:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800161c:	2b00      	cmp	r3, #0
 800161e:	d105      	bne.n	800162c <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001624:	f043 0201 	orr.w	r2, r3, #1
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 800162c:	2300      	movs	r3, #0
}
 800162e:	4618      	mov	r0, r3
 8001630:	3710      	adds	r7, #16
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}

08001636 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8001636:	b480      	push	{r7}
 8001638:	b083      	sub	sp, #12
 800163a:	af00      	add	r7, sp, #0
 800163c:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8001644:	4618      	mov	r0, r3
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001650:	b480      	push	{r7}
 8001652:	b085      	sub	sp, #20
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
 8001658:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800165a:	2300      	movs	r3, #0
 800165c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001664:	2b01      	cmp	r3, #1
 8001666:	d101      	bne.n	800166c <HAL_ADC_ConfigChannel+0x1c>
 8001668:	2302      	movs	r3, #2
 800166a:	e136      	b.n	80018da <HAL_ADC_ConfigChannel+0x28a>
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	2201      	movs	r2, #1
 8001670:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001674:	683b      	ldr	r3, [r7, #0]
 8001676:	681b      	ldr	r3, [r3, #0]
 8001678:	2b09      	cmp	r3, #9
 800167a:	d93a      	bls.n	80016f2 <HAL_ADC_ConfigChannel+0xa2>
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001684:	d035      	beq.n	80016f2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	68d9      	ldr	r1, [r3, #12]
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	b29b      	uxth	r3, r3
 8001692:	461a      	mov	r2, r3
 8001694:	4613      	mov	r3, r2
 8001696:	005b      	lsls	r3, r3, #1
 8001698:	4413      	add	r3, r2
 800169a:	3b1e      	subs	r3, #30
 800169c:	2207      	movs	r2, #7
 800169e:	fa02 f303 	lsl.w	r3, r2, r3
 80016a2:	43da      	mvns	r2, r3
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	400a      	ands	r2, r1
 80016aa:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016ac:	683b      	ldr	r3, [r7, #0]
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	4a8d      	ldr	r2, [pc, #564]	; (80018e8 <HAL_ADC_ConfigChannel+0x298>)
 80016b2:	4293      	cmp	r3, r2
 80016b4:	d10a      	bne.n	80016cc <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	68d9      	ldr	r1, [r3, #12]
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	689b      	ldr	r3, [r3, #8]
 80016c0:	061a      	lsls	r2, r3, #24
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	430a      	orrs	r2, r1
 80016c8:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016ca:	e035      	b.n	8001738 <HAL_ADC_ConfigChannel+0xe8>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	681b      	ldr	r3, [r3, #0]
 80016d0:	68d9      	ldr	r1, [r3, #12]
 80016d2:	683b      	ldr	r3, [r7, #0]
 80016d4:	689a      	ldr	r2, [r3, #8]
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	b29b      	uxth	r3, r3
 80016dc:	4618      	mov	r0, r3
 80016de:	4603      	mov	r3, r0
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	4403      	add	r3, r0
 80016e4:	3b1e      	subs	r3, #30
 80016e6:	409a      	lsls	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016f0:	e022      	b.n	8001738 <HAL_ADC_ConfigChannel+0xe8>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	6919      	ldr	r1, [r3, #16]
 80016f8:	683b      	ldr	r3, [r7, #0]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	b29b      	uxth	r3, r3
 80016fe:	461a      	mov	r2, r3
 8001700:	4613      	mov	r3, r2
 8001702:	005b      	lsls	r3, r3, #1
 8001704:	4413      	add	r3, r2
 8001706:	2207      	movs	r2, #7
 8001708:	fa02 f303 	lsl.w	r3, r2, r3
 800170c:	43da      	mvns	r2, r3
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	400a      	ands	r2, r1
 8001714:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	6919      	ldr	r1, [r3, #16]
 800171c:	683b      	ldr	r3, [r7, #0]
 800171e:	689a      	ldr	r2, [r3, #8]
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	b29b      	uxth	r3, r3
 8001726:	4618      	mov	r0, r3
 8001728:	4603      	mov	r3, r0
 800172a:	005b      	lsls	r3, r3, #1
 800172c:	4403      	add	r3, r0
 800172e:	409a      	lsls	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	430a      	orrs	r2, r1
 8001736:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 8001738:	683b      	ldr	r3, [r7, #0]
 800173a:	685b      	ldr	r3, [r3, #4]
 800173c:	2b06      	cmp	r3, #6
 800173e:	d824      	bhi.n	800178a <HAL_ADC_ConfigChannel+0x13a>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001746:	683b      	ldr	r3, [r7, #0]
 8001748:	685a      	ldr	r2, [r3, #4]
 800174a:	4613      	mov	r3, r2
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	4413      	add	r3, r2
 8001750:	3b05      	subs	r3, #5
 8001752:	221f      	movs	r2, #31
 8001754:	fa02 f303 	lsl.w	r3, r2, r3
 8001758:	43da      	mvns	r2, r3
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	400a      	ands	r2, r1
 8001760:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	b29b      	uxth	r3, r3
 800176e:	4618      	mov	r0, r3
 8001770:	683b      	ldr	r3, [r7, #0]
 8001772:	685a      	ldr	r2, [r3, #4]
 8001774:	4613      	mov	r3, r2
 8001776:	009b      	lsls	r3, r3, #2
 8001778:	4413      	add	r3, r2
 800177a:	3b05      	subs	r3, #5
 800177c:	fa00 f203 	lsl.w	r2, r0, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	430a      	orrs	r2, r1
 8001786:	635a      	str	r2, [r3, #52]	; 0x34
 8001788:	e04c      	b.n	8001824 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800178a:	683b      	ldr	r3, [r7, #0]
 800178c:	685b      	ldr	r3, [r3, #4]
 800178e:	2b0c      	cmp	r3, #12
 8001790:	d824      	bhi.n	80017dc <HAL_ADC_ConfigChannel+0x18c>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001798:	683b      	ldr	r3, [r7, #0]
 800179a:	685a      	ldr	r2, [r3, #4]
 800179c:	4613      	mov	r3, r2
 800179e:	009b      	lsls	r3, r3, #2
 80017a0:	4413      	add	r3, r2
 80017a2:	3b23      	subs	r3, #35	; 0x23
 80017a4:	221f      	movs	r2, #31
 80017a6:	fa02 f303 	lsl.w	r3, r2, r3
 80017aa:	43da      	mvns	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	400a      	ands	r2, r1
 80017b2:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	b29b      	uxth	r3, r3
 80017c0:	4618      	mov	r0, r3
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	685a      	ldr	r2, [r3, #4]
 80017c6:	4613      	mov	r3, r2
 80017c8:	009b      	lsls	r3, r3, #2
 80017ca:	4413      	add	r3, r2
 80017cc:	3b23      	subs	r3, #35	; 0x23
 80017ce:	fa00 f203 	lsl.w	r2, r0, r3
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	430a      	orrs	r2, r1
 80017d8:	631a      	str	r2, [r3, #48]	; 0x30
 80017da:	e023      	b.n	8001824 <HAL_ADC_ConfigChannel+0x1d4>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80017e2:	683b      	ldr	r3, [r7, #0]
 80017e4:	685a      	ldr	r2, [r3, #4]
 80017e6:	4613      	mov	r3, r2
 80017e8:	009b      	lsls	r3, r3, #2
 80017ea:	4413      	add	r3, r2
 80017ec:	3b41      	subs	r3, #65	; 0x41
 80017ee:	221f      	movs	r2, #31
 80017f0:	fa02 f303 	lsl.w	r3, r2, r3
 80017f4:	43da      	mvns	r2, r3
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	400a      	ands	r2, r1
 80017fc:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	b29b      	uxth	r3, r3
 800180a:	4618      	mov	r0, r3
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	685a      	ldr	r2, [r3, #4]
 8001810:	4613      	mov	r3, r2
 8001812:	009b      	lsls	r3, r3, #2
 8001814:	4413      	add	r3, r2
 8001816:	3b41      	subs	r3, #65	; 0x41
 8001818:	fa00 f203 	lsl.w	r2, r0, r3
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	430a      	orrs	r2, r1
 8001822:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	4a30      	ldr	r2, [pc, #192]	; (80018ec <HAL_ADC_ConfigChannel+0x29c>)
 800182a:	4293      	cmp	r3, r2
 800182c:	d10a      	bne.n	8001844 <HAL_ADC_ConfigChannel+0x1f4>
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001836:	d105      	bne.n	8001844 <HAL_ADC_ConfigChannel+0x1f4>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 8001838:	4b2d      	ldr	r3, [pc, #180]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800183a:	685b      	ldr	r3, [r3, #4]
 800183c:	4a2c      	ldr	r2, [pc, #176]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800183e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001842:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	4a28      	ldr	r2, [pc, #160]	; (80018ec <HAL_ADC_ConfigChannel+0x29c>)
 800184a:	4293      	cmp	r3, r2
 800184c:	d10f      	bne.n	800186e <HAL_ADC_ConfigChannel+0x21e>
 800184e:	683b      	ldr	r3, [r7, #0]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	2b12      	cmp	r3, #18
 8001854:	d10b      	bne.n	800186e <HAL_ADC_ConfigChannel+0x21e>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 8001856:	4b26      	ldr	r3, [pc, #152]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001858:	685b      	ldr	r3, [r3, #4]
 800185a:	4a25      	ldr	r2, [pc, #148]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800185c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8001860:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 8001862:	4b23      	ldr	r3, [pc, #140]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	4a22      	ldr	r2, [pc, #136]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001868:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800186c:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	4a1e      	ldr	r2, [pc, #120]	; (80018ec <HAL_ADC_ConfigChannel+0x29c>)
 8001874:	4293      	cmp	r3, r2
 8001876:	d12b      	bne.n	80018d0 <HAL_ADC_ConfigChannel+0x280>
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4a1a      	ldr	r2, [pc, #104]	; (80018e8 <HAL_ADC_ConfigChannel+0x298>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d003      	beq.n	800188a <HAL_ADC_ConfigChannel+0x23a>
 8001882:	683b      	ldr	r3, [r7, #0]
 8001884:	681b      	ldr	r3, [r3, #0]
 8001886:	2b11      	cmp	r3, #17
 8001888:	d122      	bne.n	80018d0 <HAL_ADC_ConfigChannel+0x280>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 800188a:	4b19      	ldr	r3, [pc, #100]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800188c:	685b      	ldr	r3, [r3, #4]
 800188e:	4a18      	ldr	r2, [pc, #96]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001890:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8001894:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 8001896:	4b16      	ldr	r3, [pc, #88]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	4a15      	ldr	r2, [pc, #84]	; (80018f0 <HAL_ADC_ConfigChannel+0x2a0>)
 800189c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80018a0:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4a10      	ldr	r2, [pc, #64]	; (80018e8 <HAL_ADC_ConfigChannel+0x298>)
 80018a8:	4293      	cmp	r3, r2
 80018aa:	d111      	bne.n	80018d0 <HAL_ADC_ConfigChannel+0x280>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80018ac:	4b11      	ldr	r3, [pc, #68]	; (80018f4 <HAL_ADC_ConfigChannel+0x2a4>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a11      	ldr	r2, [pc, #68]	; (80018f8 <HAL_ADC_ConfigChannel+0x2a8>)
 80018b2:	fba2 2303 	umull	r2, r3, r2, r3
 80018b6:	0c9a      	lsrs	r2, r3, #18
 80018b8:	4613      	mov	r3, r2
 80018ba:	009b      	lsls	r3, r3, #2
 80018bc:	4413      	add	r3, r2
 80018be:	005b      	lsls	r3, r3, #1
 80018c0:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80018c2:	e002      	b.n	80018ca <HAL_ADC_ConfigChannel+0x27a>
      {
        counter--;
 80018c4:	68fb      	ldr	r3, [r7, #12]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1f9      	bne.n	80018c4 <HAL_ADC_ConfigChannel+0x274>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2200      	movs	r2, #0
 80018d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80018d8:	2300      	movs	r3, #0
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3714      	adds	r7, #20
 80018de:	46bd      	mov	sp, r7
 80018e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop
 80018e8:	10000012 	.word	0x10000012
 80018ec:	40012000 	.word	0x40012000
 80018f0:	40012300 	.word	0x40012300
 80018f4:	20000000 	.word	0x20000000
 80018f8:	431bde83 	.word	0x431bde83

080018fc <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018fc:	b480      	push	{r7}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 8001904:	4b78      	ldr	r3, [pc, #480]	; (8001ae8 <ADC_Init+0x1ec>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	4a77      	ldr	r2, [pc, #476]	; (8001ae8 <ADC_Init+0x1ec>)
 800190a:	f423 3340 	bic.w	r3, r3, #196608	; 0x30000
 800190e:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 8001910:	4b75      	ldr	r3, [pc, #468]	; (8001ae8 <ADC_Init+0x1ec>)
 8001912:	685a      	ldr	r2, [r3, #4]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	685b      	ldr	r3, [r3, #4]
 8001918:	4973      	ldr	r1, [pc, #460]	; (8001ae8 <ADC_Init+0x1ec>)
 800191a:	4313      	orrs	r3, r2
 800191c:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	685a      	ldr	r2, [r3, #4]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800192c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	681b      	ldr	r3, [r3, #0]
 8001932:	6859      	ldr	r1, [r3, #4]
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	691b      	ldr	r3, [r3, #16]
 8001938:	021a      	lsls	r2, r3, #8
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	430a      	orrs	r2, r1
 8001940:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	685a      	ldr	r2, [r3, #4]
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8001950:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	6859      	ldr	r1, [r3, #4]
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689a      	ldr	r2, [r3, #8]
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	430a      	orrs	r2, r1
 8001962:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	689a      	ldr	r2, [r3, #8]
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001972:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	6899      	ldr	r1, [r3, #8]
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	68da      	ldr	r2, [r3, #12]
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	681b      	ldr	r3, [r3, #0]
 8001982:	430a      	orrs	r2, r1
 8001984:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800198a:	4a58      	ldr	r2, [pc, #352]	; (8001aec <ADC_Init+0x1f0>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d022      	beq.n	80019d6 <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	689a      	ldr	r2, [r3, #8]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800199e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	6899      	ldr	r1, [r3, #8]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	430a      	orrs	r2, r1
 80019b0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	689a      	ldr	r2, [r3, #8]
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80019c0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	6899      	ldr	r1, [r3, #8]
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	430a      	orrs	r2, r1
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	e00f      	b.n	80019f6 <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	689a      	ldr	r2, [r3, #8]
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80019e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	689a      	ldr	r2, [r3, #8]
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80019f4:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	689a      	ldr	r2, [r3, #8]
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f022 0202 	bic.w	r2, r2, #2
 8001a04:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	6899      	ldr	r1, [r3, #8]
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	699b      	ldr	r3, [r3, #24]
 8001a10:	005a      	lsls	r2, r3, #1
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	430a      	orrs	r2, r1
 8001a18:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d01b      	beq.n	8001a5c <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	685a      	ldr	r2, [r3, #4]
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a32:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	685a      	ldr	r2, [r3, #4]
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8001a42:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	6859      	ldr	r1, [r3, #4]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a4e:	3b01      	subs	r3, #1
 8001a50:	035a      	lsls	r2, r3, #13
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	430a      	orrs	r2, r1
 8001a58:	605a      	str	r2, [r3, #4]
 8001a5a:	e007      	b.n	8001a6c <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	685a      	ldr	r2, [r3, #4]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001a6a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	681b      	ldr	r3, [r3, #0]
 8001a76:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8001a7a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	69db      	ldr	r3, [r3, #28]
 8001a86:	3b01      	subs	r3, #1
 8001a88:	051a      	lsls	r2, r3, #20
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	681b      	ldr	r3, [r3, #0]
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	681b      	ldr	r3, [r3, #0]
 8001a96:	689a      	ldr	r2, [r3, #8]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001aa0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	681b      	ldr	r3, [r3, #0]
 8001aa6:	6899      	ldr	r1, [r3, #8]
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001aae:	025a      	lsls	r2, r3, #9
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	430a      	orrs	r2, r1
 8001ab6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	689a      	ldr	r2, [r3, #8]
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001ac6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	6899      	ldr	r1, [r3, #8]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	695b      	ldr	r3, [r3, #20]
 8001ad2:	029a      	lsls	r2, r3, #10
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	609a      	str	r2, [r3, #8]
}
 8001adc:	bf00      	nop
 8001ade:	370c      	adds	r7, #12
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	40012300 	.word	0x40012300
 8001aec:	0f000001 	.word	0x0f000001

08001af0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	f003 0307 	and.w	r3, r3, #7
 8001afe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b00:	4b0b      	ldr	r3, [pc, #44]	; (8001b30 <__NVIC_SetPriorityGrouping+0x40>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b06:	68ba      	ldr	r2, [r7, #8]
 8001b08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001b18:	4b06      	ldr	r3, [pc, #24]	; (8001b34 <__NVIC_SetPriorityGrouping+0x44>)
 8001b1a:	4313      	orrs	r3, r2
 8001b1c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b1e:	4a04      	ldr	r2, [pc, #16]	; (8001b30 <__NVIC_SetPriorityGrouping+0x40>)
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	60d3      	str	r3, [r2, #12]
}
 8001b24:	bf00      	nop
 8001b26:	3714      	adds	r7, #20
 8001b28:	46bd      	mov	sp, r7
 8001b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2e:	4770      	bx	lr
 8001b30:	e000ed00 	.word	0xe000ed00
 8001b34:	05fa0000 	.word	0x05fa0000

08001b38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b38:	b480      	push	{r7}
 8001b3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b3c:	4b04      	ldr	r3, [pc, #16]	; (8001b50 <__NVIC_GetPriorityGrouping+0x18>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	0a1b      	lsrs	r3, r3, #8
 8001b42:	f003 0307 	and.w	r3, r3, #7
}
 8001b46:	4618      	mov	r0, r3
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr
 8001b50:	e000ed00 	.word	0xe000ed00

08001b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b54:	b480      	push	{r7}
 8001b56:	b083      	sub	sp, #12
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	6039      	str	r1, [r7, #0]
 8001b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	db0a      	blt.n	8001b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	b2da      	uxtb	r2, r3
 8001b6c:	490c      	ldr	r1, [pc, #48]	; (8001ba0 <__NVIC_SetPriority+0x4c>)
 8001b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b72:	0112      	lsls	r2, r2, #4
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	440b      	add	r3, r1
 8001b78:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b7c:	e00a      	b.n	8001b94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	b2da      	uxtb	r2, r3
 8001b82:	4908      	ldr	r1, [pc, #32]	; (8001ba4 <__NVIC_SetPriority+0x50>)
 8001b84:	79fb      	ldrb	r3, [r7, #7]
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	3b04      	subs	r3, #4
 8001b8c:	0112      	lsls	r2, r2, #4
 8001b8e:	b2d2      	uxtb	r2, r2
 8001b90:	440b      	add	r3, r1
 8001b92:	761a      	strb	r2, [r3, #24]
}
 8001b94:	bf00      	nop
 8001b96:	370c      	adds	r7, #12
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b9e:	4770      	bx	lr
 8001ba0:	e000e100 	.word	0xe000e100
 8001ba4:	e000ed00 	.word	0xe000ed00

08001ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b089      	sub	sp, #36	; 0x24
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	f003 0307 	and.w	r3, r3, #7
 8001bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bbc:	69fb      	ldr	r3, [r7, #28]
 8001bbe:	f1c3 0307 	rsb	r3, r3, #7
 8001bc2:	2b04      	cmp	r3, #4
 8001bc4:	bf28      	it	cs
 8001bc6:	2304      	movcs	r3, #4
 8001bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001bca:	69fb      	ldr	r3, [r7, #28]
 8001bcc:	3304      	adds	r3, #4
 8001bce:	2b06      	cmp	r3, #6
 8001bd0:	d902      	bls.n	8001bd8 <NVIC_EncodePriority+0x30>
 8001bd2:	69fb      	ldr	r3, [r7, #28]
 8001bd4:	3b03      	subs	r3, #3
 8001bd6:	e000      	b.n	8001bda <NVIC_EncodePriority+0x32>
 8001bd8:	2300      	movs	r3, #0
 8001bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bdc:	f04f 32ff 	mov.w	r2, #4294967295
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	fa02 f303 	lsl.w	r3, r2, r3
 8001be6:	43da      	mvns	r2, r3
 8001be8:	68bb      	ldr	r3, [r7, #8]
 8001bea:	401a      	ands	r2, r3
 8001bec:	697b      	ldr	r3, [r7, #20]
 8001bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bf0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bf4:	697b      	ldr	r3, [r7, #20]
 8001bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bfa:	43d9      	mvns	r1, r3
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c00:	4313      	orrs	r3, r2
         );
}
 8001c02:	4618      	mov	r0, r3
 8001c04:	3724      	adds	r7, #36	; 0x24
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr
	...

08001c10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c20:	d301      	bcc.n	8001c26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c22:	2301      	movs	r3, #1
 8001c24:	e00f      	b.n	8001c46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c26:	4a0a      	ldr	r2, [pc, #40]	; (8001c50 <SysTick_Config+0x40>)
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	3b01      	subs	r3, #1
 8001c2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c2e:	210f      	movs	r1, #15
 8001c30:	f04f 30ff 	mov.w	r0, #4294967295
 8001c34:	f7ff ff8e 	bl	8001b54 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c38:	4b05      	ldr	r3, [pc, #20]	; (8001c50 <SysTick_Config+0x40>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c3e:	4b04      	ldr	r3, [pc, #16]	; (8001c50 <SysTick_Config+0x40>)
 8001c40:	2207      	movs	r2, #7
 8001c42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	e000e010 	.word	0xe000e010

08001c54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	b082      	sub	sp, #8
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c5c:	6878      	ldr	r0, [r7, #4]
 8001c5e:	f7ff ff47 	bl	8001af0 <__NVIC_SetPriorityGrouping>
}
 8001c62:	bf00      	nop
 8001c64:	3708      	adds	r7, #8
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}

08001c6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c6a:	b580      	push	{r7, lr}
 8001c6c:	b086      	sub	sp, #24
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	4603      	mov	r3, r0
 8001c72:	60b9      	str	r1, [r7, #8]
 8001c74:	607a      	str	r2, [r7, #4]
 8001c76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c7c:	f7ff ff5c 	bl	8001b38 <__NVIC_GetPriorityGrouping>
 8001c80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c82:	687a      	ldr	r2, [r7, #4]
 8001c84:	68b9      	ldr	r1, [r7, #8]
 8001c86:	6978      	ldr	r0, [r7, #20]
 8001c88:	f7ff ff8e 	bl	8001ba8 <NVIC_EncodePriority>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c92:	4611      	mov	r1, r2
 8001c94:	4618      	mov	r0, r3
 8001c96:	f7ff ff5d 	bl	8001b54 <__NVIC_SetPriority>
}
 8001c9a:	bf00      	nop
 8001c9c:	3718      	adds	r7, #24
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bd80      	pop	{r7, pc}

08001ca2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ca2:	b580      	push	{r7, lr}
 8001ca4:	b082      	sub	sp, #8
 8001ca6:	af00      	add	r7, sp, #0
 8001ca8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff ffb0 	bl	8001c10 <SysTick_Config>
 8001cb0:	4603      	mov	r3, r0
}
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	3708      	adds	r7, #8
 8001cb6:	46bd      	mov	sp, r7
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	b089      	sub	sp, #36	; 0x24
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
 8001cc4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0; position < GPIO_NUMBER; position++)
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	61fb      	str	r3, [r7, #28]
 8001cda:	e175      	b.n	8001fc8 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001cdc:	2201      	movs	r2, #1
 8001cde:	69fb      	ldr	r3, [r7, #28]
 8001ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001ce6:	683b      	ldr	r3, [r7, #0]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	697a      	ldr	r2, [r7, #20]
 8001cec:	4013      	ands	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001cf0:	693a      	ldr	r2, [r7, #16]
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	429a      	cmp	r2, r3
 8001cf6:	f040 8164 	bne.w	8001fc2 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cfa:	683b      	ldr	r3, [r7, #0]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	f003 0303 	and.w	r3, r3, #3
 8001d02:	2b01      	cmp	r3, #1
 8001d04:	d005      	beq.n	8001d12 <HAL_GPIO_Init+0x56>
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	685b      	ldr	r3, [r3, #4]
 8001d0a:	f003 0303 	and.w	r3, r3, #3
 8001d0e:	2b02      	cmp	r3, #2
 8001d10:	d130      	bne.n	8001d74 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	689b      	ldr	r3, [r3, #8]
 8001d16:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	005b      	lsls	r3, r3, #1
 8001d1c:	2203      	movs	r2, #3
 8001d1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d22:	43db      	mvns	r3, r3
 8001d24:	69ba      	ldr	r2, [r7, #24]
 8001d26:	4013      	ands	r3, r2
 8001d28:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	68da      	ldr	r2, [r3, #12]
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	fa02 f303 	lsl.w	r3, r2, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4313      	orrs	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	69ba      	ldr	r2, [r7, #24]
 8001d40:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d48:	2201      	movs	r2, #1
 8001d4a:	69fb      	ldr	r3, [r7, #28]
 8001d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d50:	43db      	mvns	r3, r3
 8001d52:	69ba      	ldr	r2, [r7, #24]
 8001d54:	4013      	ands	r3, r2
 8001d56:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d58:	683b      	ldr	r3, [r7, #0]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	091b      	lsrs	r3, r3, #4
 8001d5e:	f003 0201 	and.w	r2, r3, #1
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	69ba      	ldr	r2, [r7, #24]
 8001d6a:	4313      	orrs	r3, r2
 8001d6c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	69ba      	ldr	r2, [r7, #24]
 8001d72:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	685b      	ldr	r3, [r3, #4]
 8001d78:	f003 0303 	and.w	r3, r3, #3
 8001d7c:	2b03      	cmp	r3, #3
 8001d7e:	d017      	beq.n	8001db0 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	68db      	ldr	r3, [r3, #12]
 8001d84:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	005b      	lsls	r3, r3, #1
 8001d8a:	2203      	movs	r2, #3
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4013      	ands	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	689a      	ldr	r2, [r3, #8]
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	005b      	lsls	r3, r3, #1
 8001da0:	fa02 f303 	lsl.w	r3, r2, r3
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	69ba      	ldr	r2, [r7, #24]
 8001dae:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	685b      	ldr	r3, [r3, #4]
 8001db4:	f003 0303 	and.w	r3, r3, #3
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d123      	bne.n	8001e04 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001dbc:	69fb      	ldr	r3, [r7, #28]
 8001dbe:	08da      	lsrs	r2, r3, #3
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	3208      	adds	r2, #8
 8001dc4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001dca:	69fb      	ldr	r3, [r7, #28]
 8001dcc:	f003 0307 	and.w	r3, r3, #7
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	220f      	movs	r2, #15
 8001dd4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	69ba      	ldr	r2, [r7, #24]
 8001ddc:	4013      	ands	r3, r2
 8001dde:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	691a      	ldr	r2, [r3, #16]
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f003 0307 	and.w	r3, r3, #7
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	fa02 f303 	lsl.w	r3, r2, r3
 8001df0:	69ba      	ldr	r2, [r7, #24]
 8001df2:	4313      	orrs	r3, r2
 8001df4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	08da      	lsrs	r2, r3, #3
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	3208      	adds	r2, #8
 8001dfe:	69b9      	ldr	r1, [r7, #24]
 8001e00:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }
      
      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001e0a:	69fb      	ldr	r3, [r7, #28]
 8001e0c:	005b      	lsls	r3, r3, #1
 8001e0e:	2203      	movs	r2, #3
 8001e10:	fa02 f303 	lsl.w	r3, r2, r3
 8001e14:	43db      	mvns	r3, r3
 8001e16:	69ba      	ldr	r2, [r7, #24]
 8001e18:	4013      	ands	r3, r2
 8001e1a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001e1c:	683b      	ldr	r3, [r7, #0]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f003 0203 	and.w	r2, r3, #3
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	005b      	lsls	r3, r3, #1
 8001e28:	fa02 f303 	lsl.w	r3, r2, r3
 8001e2c:	69ba      	ldr	r2, [r7, #24]
 8001e2e:	4313      	orrs	r3, r2
 8001e30:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	685b      	ldr	r3, [r3, #4]
 8001e3c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	f000 80be 	beq.w	8001fc2 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e46:	4b66      	ldr	r3, [pc, #408]	; (8001fe0 <HAL_GPIO_Init+0x324>)
 8001e48:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e4a:	4a65      	ldr	r2, [pc, #404]	; (8001fe0 <HAL_GPIO_Init+0x324>)
 8001e4c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e50:	6453      	str	r3, [r2, #68]	; 0x44
 8001e52:	4b63      	ldr	r3, [pc, #396]	; (8001fe0 <HAL_GPIO_Init+0x324>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e56:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e5a:	60fb      	str	r3, [r7, #12]
 8001e5c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001e5e:	4a61      	ldr	r2, [pc, #388]	; (8001fe4 <HAL_GPIO_Init+0x328>)
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	089b      	lsrs	r3, r3, #2
 8001e64:	3302      	adds	r3, #2
 8001e66:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e6a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001e6c:	69fb      	ldr	r3, [r7, #28]
 8001e6e:	f003 0303 	and.w	r3, r3, #3
 8001e72:	009b      	lsls	r3, r3, #2
 8001e74:	220f      	movs	r2, #15
 8001e76:	fa02 f303 	lsl.w	r3, r2, r3
 8001e7a:	43db      	mvns	r3, r3
 8001e7c:	69ba      	ldr	r2, [r7, #24]
 8001e7e:	4013      	ands	r3, r2
 8001e80:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a58      	ldr	r2, [pc, #352]	; (8001fe8 <HAL_GPIO_Init+0x32c>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d037      	beq.n	8001efa <HAL_GPIO_Init+0x23e>
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	4a57      	ldr	r2, [pc, #348]	; (8001fec <HAL_GPIO_Init+0x330>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d031      	beq.n	8001ef6 <HAL_GPIO_Init+0x23a>
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	4a56      	ldr	r2, [pc, #344]	; (8001ff0 <HAL_GPIO_Init+0x334>)
 8001e96:	4293      	cmp	r3, r2
 8001e98:	d02b      	beq.n	8001ef2 <HAL_GPIO_Init+0x236>
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a55      	ldr	r2, [pc, #340]	; (8001ff4 <HAL_GPIO_Init+0x338>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d025      	beq.n	8001eee <HAL_GPIO_Init+0x232>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a54      	ldr	r2, [pc, #336]	; (8001ff8 <HAL_GPIO_Init+0x33c>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d01f      	beq.n	8001eea <HAL_GPIO_Init+0x22e>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a53      	ldr	r2, [pc, #332]	; (8001ffc <HAL_GPIO_Init+0x340>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d019      	beq.n	8001ee6 <HAL_GPIO_Init+0x22a>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a52      	ldr	r2, [pc, #328]	; (8002000 <HAL_GPIO_Init+0x344>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d013      	beq.n	8001ee2 <HAL_GPIO_Init+0x226>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a51      	ldr	r2, [pc, #324]	; (8002004 <HAL_GPIO_Init+0x348>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d00d      	beq.n	8001ede <HAL_GPIO_Init+0x222>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a50      	ldr	r2, [pc, #320]	; (8002008 <HAL_GPIO_Init+0x34c>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d007      	beq.n	8001eda <HAL_GPIO_Init+0x21e>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a4f      	ldr	r2, [pc, #316]	; (800200c <HAL_GPIO_Init+0x350>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d101      	bne.n	8001ed6 <HAL_GPIO_Init+0x21a>
 8001ed2:	2309      	movs	r3, #9
 8001ed4:	e012      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001ed6:	230a      	movs	r3, #10
 8001ed8:	e010      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001eda:	2308      	movs	r3, #8
 8001edc:	e00e      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001ede:	2307      	movs	r3, #7
 8001ee0:	e00c      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001ee2:	2306      	movs	r3, #6
 8001ee4:	e00a      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001ee6:	2305      	movs	r3, #5
 8001ee8:	e008      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001eea:	2304      	movs	r3, #4
 8001eec:	e006      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001eee:	2303      	movs	r3, #3
 8001ef0:	e004      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001ef2:	2302      	movs	r3, #2
 8001ef4:	e002      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	e000      	b.n	8001efc <HAL_GPIO_Init+0x240>
 8001efa:	2300      	movs	r3, #0
 8001efc:	69fa      	ldr	r2, [r7, #28]
 8001efe:	f002 0203 	and.w	r2, r2, #3
 8001f02:	0092      	lsls	r2, r2, #2
 8001f04:	4093      	lsls	r3, r2
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4313      	orrs	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001f0c:	4935      	ldr	r1, [pc, #212]	; (8001fe4 <HAL_GPIO_Init+0x328>)
 8001f0e:	69fb      	ldr	r3, [r7, #28]
 8001f10:	089b      	lsrs	r3, r3, #2
 8001f12:	3302      	adds	r3, #2
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f1a:	4b3d      	ldr	r3, [pc, #244]	; (8002010 <HAL_GPIO_Init+0x354>)
 8001f1c:	689b      	ldr	r3, [r3, #8]
 8001f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	43db      	mvns	r3, r3
 8001f24:	69ba      	ldr	r2, [r7, #24]
 8001f26:	4013      	ands	r3, r2
 8001f28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	685b      	ldr	r3, [r3, #4]
 8001f2e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d003      	beq.n	8001f3e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001f36:	69ba      	ldr	r2, [r7, #24]
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	4313      	orrs	r3, r2
 8001f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f3e:	4a34      	ldr	r2, [pc, #208]	; (8002010 <HAL_GPIO_Init+0x354>)
 8001f40:	69bb      	ldr	r3, [r7, #24]
 8001f42:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f44:	4b32      	ldr	r3, [pc, #200]	; (8002010 <HAL_GPIO_Init+0x354>)
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f4a:	693b      	ldr	r3, [r7, #16]
 8001f4c:	43db      	mvns	r3, r3
 8001f4e:	69ba      	ldr	r2, [r7, #24]
 8001f50:	4013      	ands	r3, r2
 8001f52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f54:	683b      	ldr	r3, [r7, #0]
 8001f56:	685b      	ldr	r3, [r3, #4]
 8001f58:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d003      	beq.n	8001f68 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001f60:	69ba      	ldr	r2, [r7, #24]
 8001f62:	693b      	ldr	r3, [r7, #16]
 8001f64:	4313      	orrs	r3, r2
 8001f66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f68:	4a29      	ldr	r2, [pc, #164]	; (8002010 <HAL_GPIO_Init+0x354>)
 8001f6a:	69bb      	ldr	r3, [r7, #24]
 8001f6c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f6e:	4b28      	ldr	r3, [pc, #160]	; (8002010 <HAL_GPIO_Init+0x354>)
 8001f70:	685b      	ldr	r3, [r3, #4]
 8001f72:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	43db      	mvns	r3, r3
 8001f78:	69ba      	ldr	r2, [r7, #24]
 8001f7a:	4013      	ands	r3, r2
 8001f7c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001f8a:	69ba      	ldr	r2, [r7, #24]
 8001f8c:	693b      	ldr	r3, [r7, #16]
 8001f8e:	4313      	orrs	r3, r2
 8001f90:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f92:	4a1f      	ldr	r2, [pc, #124]	; (8002010 <HAL_GPIO_Init+0x354>)
 8001f94:	69bb      	ldr	r3, [r7, #24]
 8001f96:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f98:	4b1d      	ldr	r3, [pc, #116]	; (8002010 <HAL_GPIO_Init+0x354>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fbc:	4a14      	ldr	r2, [pc, #80]	; (8002010 <HAL_GPIO_Init+0x354>)
 8001fbe:	69bb      	ldr	r3, [r7, #24]
 8001fc0:	6013      	str	r3, [r2, #0]
  for(position = 0; position < GPIO_NUMBER; position++)
 8001fc2:	69fb      	ldr	r3, [r7, #28]
 8001fc4:	3301      	adds	r3, #1
 8001fc6:	61fb      	str	r3, [r7, #28]
 8001fc8:	69fb      	ldr	r3, [r7, #28]
 8001fca:	2b0f      	cmp	r3, #15
 8001fcc:	f67f ae86 	bls.w	8001cdc <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001fd0:	bf00      	nop
 8001fd2:	bf00      	nop
 8001fd4:	3724      	adds	r7, #36	; 0x24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40013800 	.word	0x40013800
 8001fe8:	40020000 	.word	0x40020000
 8001fec:	40020400 	.word	0x40020400
 8001ff0:	40020800 	.word	0x40020800
 8001ff4:	40020c00 	.word	0x40020c00
 8001ff8:	40021000 	.word	0x40021000
 8001ffc:	40021400 	.word	0x40021400
 8002000:	40021800 	.word	0x40021800
 8002004:	40021c00 	.word	0x40021c00
 8002008:	40022000 	.word	0x40022000
 800200c:	40022400 	.word	0x40022400
 8002010:	40013c00 	.word	0x40013c00

08002014 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002014:	b480      	push	{r7}
 8002016:	b083      	sub	sp, #12
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
 800201c:	460b      	mov	r3, r1
 800201e:	807b      	strh	r3, [r7, #2]
 8002020:	4613      	mov	r3, r2
 8002022:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002024:	787b      	ldrb	r3, [r7, #1]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d003      	beq.n	8002032 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800202a:	887a      	ldrh	r2, [r7, #2]
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8002030:	e003      	b.n	800203a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8002032:	887b      	ldrh	r3, [r7, #2]
 8002034:	041a      	lsls	r2, r3, #16
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	619a      	str	r2, [r3, #24]
}
 800203a:	bf00      	nop
 800203c:	370c      	adds	r7, #12
 800203e:	46bd      	mov	sp, r7
 8002040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002044:	4770      	bx	lr
	...

08002048 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002050:	2300      	movs	r3, #0
 8002052:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d101      	bne.n	800205e <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 800205a:	2301      	movs	r3, #1
 800205c:	e29b      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	681b      	ldr	r3, [r3, #0]
 8002062:	f003 0301 	and.w	r3, r3, #1
 8002066:	2b00      	cmp	r3, #0
 8002068:	f000 8087 	beq.w	800217a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800206c:	4b96      	ldr	r3, [pc, #600]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 800206e:	689b      	ldr	r3, [r3, #8]
 8002070:	f003 030c 	and.w	r3, r3, #12
 8002074:	2b04      	cmp	r3, #4
 8002076:	d00c      	beq.n	8002092 <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002078:	4b93      	ldr	r3, [pc, #588]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	f003 030c 	and.w	r3, r3, #12
 8002080:	2b08      	cmp	r3, #8
 8002082:	d112      	bne.n	80020aa <HAL_RCC_OscConfig+0x62>
 8002084:	4b90      	ldr	r3, [pc, #576]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002086:	685b      	ldr	r3, [r3, #4]
 8002088:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800208c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002090:	d10b      	bne.n	80020aa <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002092:	4b8d      	ldr	r3, [pc, #564]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800209a:	2b00      	cmp	r3, #0
 800209c:	d06c      	beq.n	8002178 <HAL_RCC_OscConfig+0x130>
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	685b      	ldr	r3, [r3, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d168      	bne.n	8002178 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e275      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80020b2:	d106      	bne.n	80020c2 <HAL_RCC_OscConfig+0x7a>
 80020b4:	4b84      	ldr	r3, [pc, #528]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4a83      	ldr	r2, [pc, #524]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020ba:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80020be:	6013      	str	r3, [r2, #0]
 80020c0:	e02e      	b.n	8002120 <HAL_RCC_OscConfig+0xd8>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	d10c      	bne.n	80020e4 <HAL_RCC_OscConfig+0x9c>
 80020ca:	4b7f      	ldr	r3, [pc, #508]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	4a7e      	ldr	r2, [pc, #504]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80020d4:	6013      	str	r3, [r2, #0]
 80020d6:	4b7c      	ldr	r3, [pc, #496]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	4a7b      	ldr	r2, [pc, #492]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80020e0:	6013      	str	r3, [r2, #0]
 80020e2:	e01d      	b.n	8002120 <HAL_RCC_OscConfig+0xd8>
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80020ec:	d10c      	bne.n	8002108 <HAL_RCC_OscConfig+0xc0>
 80020ee:	4b76      	ldr	r3, [pc, #472]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	4a75      	ldr	r2, [pc, #468]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020f4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80020f8:	6013      	str	r3, [r2, #0]
 80020fa:	4b73      	ldr	r3, [pc, #460]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	4a72      	ldr	r2, [pc, #456]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002100:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002104:	6013      	str	r3, [r2, #0]
 8002106:	e00b      	b.n	8002120 <HAL_RCC_OscConfig+0xd8>
 8002108:	4b6f      	ldr	r3, [pc, #444]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	4a6e      	ldr	r2, [pc, #440]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 800210e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002112:	6013      	str	r3, [r2, #0]
 8002114:	4b6c      	ldr	r3, [pc, #432]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a6b      	ldr	r2, [pc, #428]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 800211a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800211e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	685b      	ldr	r3, [r3, #4]
 8002124:	2b00      	cmp	r3, #0
 8002126:	d013      	beq.n	8002150 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002128:	f7ff f8b8 	bl	800129c <HAL_GetTick>
 800212c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800212e:	e008      	b.n	8002142 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002130:	f7ff f8b4 	bl	800129c <HAL_GetTick>
 8002134:	4602      	mov	r2, r0
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	2b64      	cmp	r3, #100	; 0x64
 800213c:	d901      	bls.n	8002142 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800213e:	2303      	movs	r3, #3
 8002140:	e229      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002142:	4b61      	ldr	r3, [pc, #388]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800214a:	2b00      	cmp	r3, #0
 800214c:	d0f0      	beq.n	8002130 <HAL_RCC_OscConfig+0xe8>
 800214e:	e014      	b.n	800217a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002150:	f7ff f8a4 	bl	800129c <HAL_GetTick>
 8002154:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002156:	e008      	b.n	800216a <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002158:	f7ff f8a0 	bl	800129c <HAL_GetTick>
 800215c:	4602      	mov	r2, r0
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	1ad3      	subs	r3, r2, r3
 8002162:	2b64      	cmp	r3, #100	; 0x64
 8002164:	d901      	bls.n	800216a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002166:	2303      	movs	r3, #3
 8002168:	e215      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800216a:	4b57      	ldr	r3, [pc, #348]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002172:	2b00      	cmp	r3, #0
 8002174:	d1f0      	bne.n	8002158 <HAL_RCC_OscConfig+0x110>
 8002176:	e000      	b.n	800217a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002178:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f003 0302 	and.w	r3, r3, #2
 8002182:	2b00      	cmp	r3, #0
 8002184:	d069      	beq.n	800225a <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002186:	4b50      	ldr	r3, [pc, #320]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002188:	689b      	ldr	r3, [r3, #8]
 800218a:	f003 030c 	and.w	r3, r3, #12
 800218e:	2b00      	cmp	r3, #0
 8002190:	d00b      	beq.n	80021aa <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002192:	4b4d      	ldr	r3, [pc, #308]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002194:	689b      	ldr	r3, [r3, #8]
 8002196:	f003 030c 	and.w	r3, r3, #12
 800219a:	2b08      	cmp	r3, #8
 800219c:	d11c      	bne.n	80021d8 <HAL_RCC_OscConfig+0x190>
 800219e:	4b4a      	ldr	r3, [pc, #296]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d116      	bne.n	80021d8 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021aa:	4b47      	ldr	r3, [pc, #284]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80021ac:	681b      	ldr	r3, [r3, #0]
 80021ae:	f003 0302 	and.w	r3, r3, #2
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d005      	beq.n	80021c2 <HAL_RCC_OscConfig+0x17a>
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	68db      	ldr	r3, [r3, #12]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d001      	beq.n	80021c2 <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e1e9      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021c2:	4b41      	ldr	r3, [pc, #260]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	691b      	ldr	r3, [r3, #16]
 80021ce:	00db      	lsls	r3, r3, #3
 80021d0:	493d      	ldr	r1, [pc, #244]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80021d2:	4313      	orrs	r3, r2
 80021d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80021d6:	e040      	b.n	800225a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	68db      	ldr	r3, [r3, #12]
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d023      	beq.n	8002228 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80021e0:	4b39      	ldr	r3, [pc, #228]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a38      	ldr	r2, [pc, #224]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80021e6:	f043 0301 	orr.w	r3, r3, #1
 80021ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ec:	f7ff f856 	bl	800129c <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021f4:	f7ff f852 	bl	800129c <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e1c7      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002206:	4b30      	ldr	r3, [pc, #192]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d0f0      	beq.n	80021f4 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002212:	4b2d      	ldr	r3, [pc, #180]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	691b      	ldr	r3, [r3, #16]
 800221e:	00db      	lsls	r3, r3, #3
 8002220:	4929      	ldr	r1, [pc, #164]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002222:	4313      	orrs	r3, r2
 8002224:	600b      	str	r3, [r1, #0]
 8002226:	e018      	b.n	800225a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002228:	4b27      	ldr	r3, [pc, #156]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4a26      	ldr	r2, [pc, #152]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 800222e:	f023 0301 	bic.w	r3, r3, #1
 8002232:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002234:	f7ff f832 	bl	800129c <HAL_GetTick>
 8002238:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800223a:	e008      	b.n	800224e <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800223c:	f7ff f82e 	bl	800129c <HAL_GetTick>
 8002240:	4602      	mov	r2, r0
 8002242:	693b      	ldr	r3, [r7, #16]
 8002244:	1ad3      	subs	r3, r2, r3
 8002246:	2b02      	cmp	r3, #2
 8002248:	d901      	bls.n	800224e <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800224a:	2303      	movs	r3, #3
 800224c:	e1a3      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800224e:	4b1e      	ldr	r3, [pc, #120]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0302 	and.w	r3, r3, #2
 8002256:	2b00      	cmp	r3, #0
 8002258:	d1f0      	bne.n	800223c <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	f003 0308 	and.w	r3, r3, #8
 8002262:	2b00      	cmp	r3, #0
 8002264:	d038      	beq.n	80022d8 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	695b      	ldr	r3, [r3, #20]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d019      	beq.n	80022a2 <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800226e:	4b16      	ldr	r3, [pc, #88]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002270:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002272:	4a15      	ldr	r2, [pc, #84]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002274:	f043 0301 	orr.w	r3, r3, #1
 8002278:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800227a:	f7ff f80f 	bl	800129c <HAL_GetTick>
 800227e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002280:	e008      	b.n	8002294 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002282:	f7ff f80b 	bl	800129c <HAL_GetTick>
 8002286:	4602      	mov	r2, r0
 8002288:	693b      	ldr	r3, [r7, #16]
 800228a:	1ad3      	subs	r3, r2, r3
 800228c:	2b02      	cmp	r3, #2
 800228e:	d901      	bls.n	8002294 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002290:	2303      	movs	r3, #3
 8002292:	e180      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002294:	4b0c      	ldr	r3, [pc, #48]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 8002296:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002298:	f003 0302 	and.w	r3, r3, #2
 800229c:	2b00      	cmp	r3, #0
 800229e:	d0f0      	beq.n	8002282 <HAL_RCC_OscConfig+0x23a>
 80022a0:	e01a      	b.n	80022d8 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80022a2:	4b09      	ldr	r3, [pc, #36]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80022a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022a6:	4a08      	ldr	r2, [pc, #32]	; (80022c8 <HAL_RCC_OscConfig+0x280>)
 80022a8:	f023 0301 	bic.w	r3, r3, #1
 80022ac:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80022ae:	f7fe fff5 	bl	800129c <HAL_GetTick>
 80022b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022b4:	e00a      	b.n	80022cc <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80022b6:	f7fe fff1 	bl	800129c <HAL_GetTick>
 80022ba:	4602      	mov	r2, r0
 80022bc:	693b      	ldr	r3, [r7, #16]
 80022be:	1ad3      	subs	r3, r2, r3
 80022c0:	2b02      	cmp	r3, #2
 80022c2:	d903      	bls.n	80022cc <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80022c4:	2303      	movs	r3, #3
 80022c6:	e166      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
 80022c8:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80022cc:	4b92      	ldr	r3, [pc, #584]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80022ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80022d0:	f003 0302 	and.w	r3, r3, #2
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1ee      	bne.n	80022b6 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f003 0304 	and.w	r3, r3, #4
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	f000 80a4 	beq.w	800242e <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80022e6:	4b8c      	ldr	r3, [pc, #560]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80022e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d10d      	bne.n	800230e <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80022f2:	4b89      	ldr	r3, [pc, #548]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80022f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022f6:	4a88      	ldr	r2, [pc, #544]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80022f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80022fc:	6413      	str	r3, [r2, #64]	; 0x40
 80022fe:	4b86      	ldr	r3, [pc, #536]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002306:	60bb      	str	r3, [r7, #8]
 8002308:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800230a:	2301      	movs	r3, #1
 800230c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800230e:	4b83      	ldr	r3, [pc, #524]	; (800251c <HAL_RCC_OscConfig+0x4d4>)
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002316:	2b00      	cmp	r3, #0
 8002318:	d118      	bne.n	800234c <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 800231a:	4b80      	ldr	r3, [pc, #512]	; (800251c <HAL_RCC_OscConfig+0x4d4>)
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a7f      	ldr	r2, [pc, #508]	; (800251c <HAL_RCC_OscConfig+0x4d4>)
 8002320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002324:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002326:	f7fe ffb9 	bl	800129c <HAL_GetTick>
 800232a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800232c:	e008      	b.n	8002340 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800232e:	f7fe ffb5 	bl	800129c <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	693b      	ldr	r3, [r7, #16]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	2b64      	cmp	r3, #100	; 0x64
 800233a:	d901      	bls.n	8002340 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 800233c:	2303      	movs	r3, #3
 800233e:	e12a      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002340:	4b76      	ldr	r3, [pc, #472]	; (800251c <HAL_RCC_OscConfig+0x4d4>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002348:	2b00      	cmp	r3, #0
 800234a:	d0f0      	beq.n	800232e <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	689b      	ldr	r3, [r3, #8]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d106      	bne.n	8002362 <HAL_RCC_OscConfig+0x31a>
 8002354:	4b70      	ldr	r3, [pc, #448]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002356:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002358:	4a6f      	ldr	r2, [pc, #444]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800235a:	f043 0301 	orr.w	r3, r3, #1
 800235e:	6713      	str	r3, [r2, #112]	; 0x70
 8002360:	e02d      	b.n	80023be <HAL_RCC_OscConfig+0x376>
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	689b      	ldr	r3, [r3, #8]
 8002366:	2b00      	cmp	r3, #0
 8002368:	d10c      	bne.n	8002384 <HAL_RCC_OscConfig+0x33c>
 800236a:	4b6b      	ldr	r3, [pc, #428]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800236c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800236e:	4a6a      	ldr	r2, [pc, #424]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002370:	f023 0301 	bic.w	r3, r3, #1
 8002374:	6713      	str	r3, [r2, #112]	; 0x70
 8002376:	4b68      	ldr	r3, [pc, #416]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002378:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800237a:	4a67      	ldr	r2, [pc, #412]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800237c:	f023 0304 	bic.w	r3, r3, #4
 8002380:	6713      	str	r3, [r2, #112]	; 0x70
 8002382:	e01c      	b.n	80023be <HAL_RCC_OscConfig+0x376>
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	2b05      	cmp	r3, #5
 800238a:	d10c      	bne.n	80023a6 <HAL_RCC_OscConfig+0x35e>
 800238c:	4b62      	ldr	r3, [pc, #392]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800238e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002390:	4a61      	ldr	r2, [pc, #388]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002392:	f043 0304 	orr.w	r3, r3, #4
 8002396:	6713      	str	r3, [r2, #112]	; 0x70
 8002398:	4b5f      	ldr	r3, [pc, #380]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800239a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800239c:	4a5e      	ldr	r2, [pc, #376]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800239e:	f043 0301 	orr.w	r3, r3, #1
 80023a2:	6713      	str	r3, [r2, #112]	; 0x70
 80023a4:	e00b      	b.n	80023be <HAL_RCC_OscConfig+0x376>
 80023a6:	4b5c      	ldr	r3, [pc, #368]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80023a8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023aa:	4a5b      	ldr	r2, [pc, #364]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80023ac:	f023 0301 	bic.w	r3, r3, #1
 80023b0:	6713      	str	r3, [r2, #112]	; 0x70
 80023b2:	4b59      	ldr	r3, [pc, #356]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80023b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023b6:	4a58      	ldr	r2, [pc, #352]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80023b8:	f023 0304 	bic.w	r3, r3, #4
 80023bc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	689b      	ldr	r3, [r3, #8]
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d015      	beq.n	80023f2 <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023c6:	f7fe ff69 	bl	800129c <HAL_GetTick>
 80023ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023cc:	e00a      	b.n	80023e4 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023ce:	f7fe ff65 	bl	800129c <HAL_GetTick>
 80023d2:	4602      	mov	r2, r0
 80023d4:	693b      	ldr	r3, [r7, #16]
 80023d6:	1ad3      	subs	r3, r2, r3
 80023d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80023dc:	4293      	cmp	r3, r2
 80023de:	d901      	bls.n	80023e4 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 80023e0:	2303      	movs	r3, #3
 80023e2:	e0d8      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80023e4:	4b4c      	ldr	r3, [pc, #304]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80023e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80023e8:	f003 0302 	and.w	r3, r3, #2
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d0ee      	beq.n	80023ce <HAL_RCC_OscConfig+0x386>
 80023f0:	e014      	b.n	800241c <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023f2:	f7fe ff53 	bl	800129c <HAL_GetTick>
 80023f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023f8:	e00a      	b.n	8002410 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023fa:	f7fe ff4f 	bl	800129c <HAL_GetTick>
 80023fe:	4602      	mov	r2, r0
 8002400:	693b      	ldr	r3, [r7, #16]
 8002402:	1ad3      	subs	r3, r2, r3
 8002404:	f241 3288 	movw	r2, #5000	; 0x1388
 8002408:	4293      	cmp	r3, r2
 800240a:	d901      	bls.n	8002410 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 800240c:	2303      	movs	r3, #3
 800240e:	e0c2      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002410:	4b41      	ldr	r3, [pc, #260]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002414:	f003 0302 	and.w	r3, r3, #2
 8002418:	2b00      	cmp	r3, #0
 800241a:	d1ee      	bne.n	80023fa <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800241c:	7dfb      	ldrb	r3, [r7, #23]
 800241e:	2b01      	cmp	r3, #1
 8002420:	d105      	bne.n	800242e <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002422:	4b3d      	ldr	r3, [pc, #244]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002426:	4a3c      	ldr	r2, [pc, #240]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002428:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800242c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	2b00      	cmp	r3, #0
 8002434:	f000 80ae 	beq.w	8002594 <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002438:	4b37      	ldr	r3, [pc, #220]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	f003 030c 	and.w	r3, r3, #12
 8002440:	2b08      	cmp	r3, #8
 8002442:	d06d      	beq.n	8002520 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	699b      	ldr	r3, [r3, #24]
 8002448:	2b02      	cmp	r3, #2
 800244a:	d14b      	bne.n	80024e4 <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800244c:	4b32      	ldr	r3, [pc, #200]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a31      	ldr	r2, [pc, #196]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002452:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002456:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002458:	f7fe ff20 	bl	800129c <HAL_GetTick>
 800245c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800245e:	e008      	b.n	8002472 <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002460:	f7fe ff1c 	bl	800129c <HAL_GetTick>
 8002464:	4602      	mov	r2, r0
 8002466:	693b      	ldr	r3, [r7, #16]
 8002468:	1ad3      	subs	r3, r2, r3
 800246a:	2b02      	cmp	r3, #2
 800246c:	d901      	bls.n	8002472 <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800246e:	2303      	movs	r3, #3
 8002470:	e091      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002472:	4b29      	ldr	r3, [pc, #164]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800247a:	2b00      	cmp	r3, #0
 800247c:	d1f0      	bne.n	8002460 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	69da      	ldr	r2, [r3, #28]
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a1b      	ldr	r3, [r3, #32]
 8002486:	431a      	orrs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800248c:	019b      	lsls	r3, r3, #6
 800248e:	431a      	orrs	r2, r3
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002494:	085b      	lsrs	r3, r3, #1
 8002496:	3b01      	subs	r3, #1
 8002498:	041b      	lsls	r3, r3, #16
 800249a:	431a      	orrs	r2, r3
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80024a0:	061b      	lsls	r3, r3, #24
 80024a2:	431a      	orrs	r2, r3
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a8:	071b      	lsls	r3, r3, #28
 80024aa:	491b      	ldr	r1, [pc, #108]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80024ac:	4313      	orrs	r3, r2
 80024ae:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80024b0:	4b19      	ldr	r3, [pc, #100]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a18      	ldr	r2, [pc, #96]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80024b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80024ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024bc:	f7fe feee 	bl	800129c <HAL_GetTick>
 80024c0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024c2:	e008      	b.n	80024d6 <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024c4:	f7fe feea 	bl	800129c <HAL_GetTick>
 80024c8:	4602      	mov	r2, r0
 80024ca:	693b      	ldr	r3, [r7, #16]
 80024cc:	1ad3      	subs	r3, r2, r3
 80024ce:	2b02      	cmp	r3, #2
 80024d0:	d901      	bls.n	80024d6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80024d2:	2303      	movs	r3, #3
 80024d4:	e05f      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80024d6:	4b10      	ldr	r3, [pc, #64]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d0f0      	beq.n	80024c4 <HAL_RCC_OscConfig+0x47c>
 80024e2:	e057      	b.n	8002594 <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80024e4:	4b0c      	ldr	r3, [pc, #48]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4a0b      	ldr	r2, [pc, #44]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 80024ea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80024ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f0:	f7fe fed4 	bl	800129c <HAL_GetTick>
 80024f4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024f6:	e008      	b.n	800250a <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024f8:	f7fe fed0 	bl	800129c <HAL_GetTick>
 80024fc:	4602      	mov	r2, r0
 80024fe:	693b      	ldr	r3, [r7, #16]
 8002500:	1ad3      	subs	r3, r2, r3
 8002502:	2b02      	cmp	r3, #2
 8002504:	d901      	bls.n	800250a <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8002506:	2303      	movs	r3, #3
 8002508:	e045      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800250a:	4b03      	ldr	r3, [pc, #12]	; (8002518 <HAL_RCC_OscConfig+0x4d0>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002512:	2b00      	cmp	r3, #0
 8002514:	d1f0      	bne.n	80024f8 <HAL_RCC_OscConfig+0x4b0>
 8002516:	e03d      	b.n	8002594 <HAL_RCC_OscConfig+0x54c>
 8002518:	40023800 	.word	0x40023800
 800251c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8002520:	4b1f      	ldr	r3, [pc, #124]	; (80025a0 <HAL_RCC_OscConfig+0x558>)
 8002522:	685b      	ldr	r3, [r3, #4]
 8002524:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	699b      	ldr	r3, [r3, #24]
 800252a:	2b01      	cmp	r3, #1
 800252c:	d030      	beq.n	8002590 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002538:	429a      	cmp	r2, r3
 800253a:	d129      	bne.n	8002590 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002546:	429a      	cmp	r2, r3
 8002548:	d122      	bne.n	8002590 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800254a:	68fa      	ldr	r2, [r7, #12]
 800254c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002550:	4013      	ands	r3, r2
 8002552:	687a      	ldr	r2, [r7, #4]
 8002554:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002556:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002558:	4293      	cmp	r3, r2
 800255a:	d119      	bne.n	8002590 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002566:	085b      	lsrs	r3, r3, #1
 8002568:	3b01      	subs	r3, #1
 800256a:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800256c:	429a      	cmp	r2, r3
 800256e:	d10f      	bne.n	8002590 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800257a:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 800257c:	429a      	cmp	r2, r3
 800257e:	d107      	bne.n	8002590 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800258a:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800258c:	429a      	cmp	r2, r3
 800258e:	d001      	beq.n	8002594 <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002590:	2301      	movs	r3, #1
 8002592:	e000      	b.n	8002596 <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8002594:	2300      	movs	r3, #0
}
 8002596:	4618      	mov	r0, r3
 8002598:	3718      	adds	r7, #24
 800259a:	46bd      	mov	sp, r7
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	40023800 	.word	0x40023800

080025a4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	b084      	sub	sp, #16
 80025a8:	af00      	add	r7, sp, #0
 80025aa:	6078      	str	r0, [r7, #4]
 80025ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80025ae:	2300      	movs	r3, #0
 80025b0:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d101      	bne.n	80025bc <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80025b8:	2301      	movs	r3, #1
 80025ba:	e0d0      	b.n	800275e <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80025bc:	4b6a      	ldr	r3, [pc, #424]	; (8002768 <HAL_RCC_ClockConfig+0x1c4>)
 80025be:	681b      	ldr	r3, [r3, #0]
 80025c0:	f003 030f 	and.w	r3, r3, #15
 80025c4:	683a      	ldr	r2, [r7, #0]
 80025c6:	429a      	cmp	r2, r3
 80025c8:	d910      	bls.n	80025ec <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80025ca:	4b67      	ldr	r3, [pc, #412]	; (8002768 <HAL_RCC_ClockConfig+0x1c4>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f023 020f 	bic.w	r2, r3, #15
 80025d2:	4965      	ldr	r1, [pc, #404]	; (8002768 <HAL_RCC_ClockConfig+0x1c4>)
 80025d4:	683b      	ldr	r3, [r7, #0]
 80025d6:	4313      	orrs	r3, r2
 80025d8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80025da:	4b63      	ldr	r3, [pc, #396]	; (8002768 <HAL_RCC_ClockConfig+0x1c4>)
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f003 030f 	and.w	r3, r3, #15
 80025e2:	683a      	ldr	r2, [r7, #0]
 80025e4:	429a      	cmp	r2, r3
 80025e6:	d001      	beq.n	80025ec <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e0b8      	b.n	800275e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f003 0302 	and.w	r3, r3, #2
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	d020      	beq.n	800263a <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	f003 0304 	and.w	r3, r3, #4
 8002600:	2b00      	cmp	r3, #0
 8002602:	d005      	beq.n	8002610 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002604:	4b59      	ldr	r3, [pc, #356]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002606:	689b      	ldr	r3, [r3, #8]
 8002608:	4a58      	ldr	r2, [pc, #352]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 800260a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800260e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f003 0308 	and.w	r3, r3, #8
 8002618:	2b00      	cmp	r3, #0
 800261a:	d005      	beq.n	8002628 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800261c:	4b53      	ldr	r3, [pc, #332]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	4a52      	ldr	r2, [pc, #328]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002622:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002626:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002628:	4b50      	ldr	r3, [pc, #320]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 800262a:	689b      	ldr	r3, [r3, #8]
 800262c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	494d      	ldr	r1, [pc, #308]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002636:	4313      	orrs	r3, r2
 8002638:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	f003 0301 	and.w	r3, r3, #1
 8002642:	2b00      	cmp	r3, #0
 8002644:	d040      	beq.n	80026c8 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d107      	bne.n	800265e <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800264e:	4b47      	ldr	r3, [pc, #284]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002656:	2b00      	cmp	r3, #0
 8002658:	d115      	bne.n	8002686 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800265a:	2301      	movs	r3, #1
 800265c:	e07f      	b.n	800275e <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	685b      	ldr	r3, [r3, #4]
 8002662:	2b02      	cmp	r3, #2
 8002664:	d107      	bne.n	8002676 <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002666:	4b41      	ldr	r3, [pc, #260]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800266e:	2b00      	cmp	r3, #0
 8002670:	d109      	bne.n	8002686 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002672:	2301      	movs	r3, #1
 8002674:	e073      	b.n	800275e <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002676:	4b3d      	ldr	r3, [pc, #244]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f003 0302 	and.w	r3, r3, #2
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e06b      	b.n	800275e <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002686:	4b39      	ldr	r3, [pc, #228]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	f023 0203 	bic.w	r2, r3, #3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	4936      	ldr	r1, [pc, #216]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002694:	4313      	orrs	r3, r2
 8002696:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002698:	f7fe fe00 	bl	800129c <HAL_GetTick>
 800269c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800269e:	e00a      	b.n	80026b6 <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80026a0:	f7fe fdfc 	bl	800129c <HAL_GetTick>
 80026a4:	4602      	mov	r2, r0
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	1ad3      	subs	r3, r2, r3
 80026aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d901      	bls.n	80026b6 <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e053      	b.n	800275e <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80026b6:	4b2d      	ldr	r3, [pc, #180]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 80026b8:	689b      	ldr	r3, [r3, #8]
 80026ba:	f003 020c 	and.w	r2, r3, #12
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	685b      	ldr	r3, [r3, #4]
 80026c2:	009b      	lsls	r3, r3, #2
 80026c4:	429a      	cmp	r2, r3
 80026c6:	d1eb      	bne.n	80026a0 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80026c8:	4b27      	ldr	r3, [pc, #156]	; (8002768 <HAL_RCC_ClockConfig+0x1c4>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 030f 	and.w	r3, r3, #15
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d210      	bcs.n	80026f8 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80026d6:	4b24      	ldr	r3, [pc, #144]	; (8002768 <HAL_RCC_ClockConfig+0x1c4>)
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f023 020f 	bic.w	r2, r3, #15
 80026de:	4922      	ldr	r1, [pc, #136]	; (8002768 <HAL_RCC_ClockConfig+0x1c4>)
 80026e0:	683b      	ldr	r3, [r7, #0]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80026e6:	4b20      	ldr	r3, [pc, #128]	; (8002768 <HAL_RCC_ClockConfig+0x1c4>)
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f003 030f 	and.w	r3, r3, #15
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	429a      	cmp	r2, r3
 80026f2:	d001      	beq.n	80026f8 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80026f4:	2301      	movs	r3, #1
 80026f6:	e032      	b.n	800275e <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	f003 0304 	and.w	r3, r3, #4
 8002700:	2b00      	cmp	r3, #0
 8002702:	d008      	beq.n	8002716 <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002704:	4b19      	ldr	r3, [pc, #100]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002706:	689b      	ldr	r3, [r3, #8]
 8002708:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	4916      	ldr	r1, [pc, #88]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002712:	4313      	orrs	r3, r2
 8002714:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	f003 0308 	and.w	r3, r3, #8
 800271e:	2b00      	cmp	r3, #0
 8002720:	d009      	beq.n	8002736 <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002722:	4b12      	ldr	r3, [pc, #72]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002724:	689b      	ldr	r3, [r3, #8]
 8002726:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	691b      	ldr	r3, [r3, #16]
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	490e      	ldr	r1, [pc, #56]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 8002732:	4313      	orrs	r3, r2
 8002734:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002736:	f000 f821 	bl	800277c <HAL_RCC_GetSysClockFreq>
 800273a:	4602      	mov	r2, r0
 800273c:	4b0b      	ldr	r3, [pc, #44]	; (800276c <HAL_RCC_ClockConfig+0x1c8>)
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	091b      	lsrs	r3, r3, #4
 8002742:	f003 030f 	and.w	r3, r3, #15
 8002746:	490a      	ldr	r1, [pc, #40]	; (8002770 <HAL_RCC_ClockConfig+0x1cc>)
 8002748:	5ccb      	ldrb	r3, [r1, r3]
 800274a:	fa22 f303 	lsr.w	r3, r2, r3
 800274e:	4a09      	ldr	r2, [pc, #36]	; (8002774 <HAL_RCC_ClockConfig+0x1d0>)
 8002750:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002752:	4b09      	ldr	r3, [pc, #36]	; (8002778 <HAL_RCC_ClockConfig+0x1d4>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	4618      	mov	r0, r3
 8002758:	f7fe fd5c 	bl	8001214 <HAL_InitTick>

  return HAL_OK;
 800275c:	2300      	movs	r3, #0
}
 800275e:	4618      	mov	r0, r3
 8002760:	3710      	adds	r7, #16
 8002762:	46bd      	mov	sp, r7
 8002764:	bd80      	pop	{r7, pc}
 8002766:	bf00      	nop
 8002768:	40023c00 	.word	0x40023c00
 800276c:	40023800 	.word	0x40023800
 8002770:	080074e0 	.word	0x080074e0
 8002774:	20000000 	.word	0x20000000
 8002778:	20000004 	.word	0x20000004

0800277c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800277c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002780:	b094      	sub	sp, #80	; 0x50
 8002782:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 8002784:	2300      	movs	r3, #0
 8002786:	647b      	str	r3, [r7, #68]	; 0x44
 8002788:	2300      	movs	r3, #0
 800278a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800278c:	2300      	movs	r3, #0
 800278e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0;
 8002790:	2300      	movs	r3, #0
 8002792:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002794:	4b79      	ldr	r3, [pc, #484]	; (800297c <HAL_RCC_GetSysClockFreq+0x200>)
 8002796:	689b      	ldr	r3, [r3, #8]
 8002798:	f003 030c 	and.w	r3, r3, #12
 800279c:	2b08      	cmp	r3, #8
 800279e:	d00d      	beq.n	80027bc <HAL_RCC_GetSysClockFreq+0x40>
 80027a0:	2b08      	cmp	r3, #8
 80027a2:	f200 80e1 	bhi.w	8002968 <HAL_RCC_GetSysClockFreq+0x1ec>
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d002      	beq.n	80027b0 <HAL_RCC_GetSysClockFreq+0x34>
 80027aa:	2b04      	cmp	r3, #4
 80027ac:	d003      	beq.n	80027b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80027ae:	e0db      	b.n	8002968 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80027b0:	4b73      	ldr	r3, [pc, #460]	; (8002980 <HAL_RCC_GetSysClockFreq+0x204>)
 80027b2:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027b4:	e0db      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80027b6:	4b72      	ldr	r3, [pc, #456]	; (8002980 <HAL_RCC_GetSysClockFreq+0x204>)
 80027b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80027ba:	e0d8      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80027bc:	4b6f      	ldr	r3, [pc, #444]	; (800297c <HAL_RCC_GetSysClockFreq+0x200>)
 80027be:	685b      	ldr	r3, [r3, #4]
 80027c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80027c4:	647b      	str	r3, [r7, #68]	; 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 80027c6:	4b6d      	ldr	r3, [pc, #436]	; (800297c <HAL_RCC_GetSysClockFreq+0x200>)
 80027c8:	685b      	ldr	r3, [r3, #4]
 80027ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d063      	beq.n	800289a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80027d2:	4b6a      	ldr	r3, [pc, #424]	; (800297c <HAL_RCC_GetSysClockFreq+0x200>)
 80027d4:	685b      	ldr	r3, [r3, #4]
 80027d6:	099b      	lsrs	r3, r3, #6
 80027d8:	2200      	movs	r2, #0
 80027da:	63bb      	str	r3, [r7, #56]	; 0x38
 80027dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80027de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80027e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80027e4:	633b      	str	r3, [r7, #48]	; 0x30
 80027e6:	2300      	movs	r3, #0
 80027e8:	637b      	str	r3, [r7, #52]	; 0x34
 80027ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80027ee:	4622      	mov	r2, r4
 80027f0:	462b      	mov	r3, r5
 80027f2:	f04f 0000 	mov.w	r0, #0
 80027f6:	f04f 0100 	mov.w	r1, #0
 80027fa:	0159      	lsls	r1, r3, #5
 80027fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002800:	0150      	lsls	r0, r2, #5
 8002802:	4602      	mov	r2, r0
 8002804:	460b      	mov	r3, r1
 8002806:	4621      	mov	r1, r4
 8002808:	1a51      	subs	r1, r2, r1
 800280a:	6139      	str	r1, [r7, #16]
 800280c:	4629      	mov	r1, r5
 800280e:	eb63 0301 	sbc.w	r3, r3, r1
 8002812:	617b      	str	r3, [r7, #20]
 8002814:	f04f 0200 	mov.w	r2, #0
 8002818:	f04f 0300 	mov.w	r3, #0
 800281c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002820:	4659      	mov	r1, fp
 8002822:	018b      	lsls	r3, r1, #6
 8002824:	4651      	mov	r1, sl
 8002826:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800282a:	4651      	mov	r1, sl
 800282c:	018a      	lsls	r2, r1, #6
 800282e:	4651      	mov	r1, sl
 8002830:	ebb2 0801 	subs.w	r8, r2, r1
 8002834:	4659      	mov	r1, fp
 8002836:	eb63 0901 	sbc.w	r9, r3, r1
 800283a:	f04f 0200 	mov.w	r2, #0
 800283e:	f04f 0300 	mov.w	r3, #0
 8002842:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002846:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800284a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800284e:	4690      	mov	r8, r2
 8002850:	4699      	mov	r9, r3
 8002852:	4623      	mov	r3, r4
 8002854:	eb18 0303 	adds.w	r3, r8, r3
 8002858:	60bb      	str	r3, [r7, #8]
 800285a:	462b      	mov	r3, r5
 800285c:	eb49 0303 	adc.w	r3, r9, r3
 8002860:	60fb      	str	r3, [r7, #12]
 8002862:	f04f 0200 	mov.w	r2, #0
 8002866:	f04f 0300 	mov.w	r3, #0
 800286a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800286e:	4629      	mov	r1, r5
 8002870:	028b      	lsls	r3, r1, #10
 8002872:	4621      	mov	r1, r4
 8002874:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002878:	4621      	mov	r1, r4
 800287a:	028a      	lsls	r2, r1, #10
 800287c:	4610      	mov	r0, r2
 800287e:	4619      	mov	r1, r3
 8002880:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002882:	2200      	movs	r2, #0
 8002884:	62bb      	str	r3, [r7, #40]	; 0x28
 8002886:	62fa      	str	r2, [r7, #44]	; 0x2c
 8002888:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800288c:	f7fd fd30 	bl	80002f0 <__aeabi_uldivmod>
 8002890:	4602      	mov	r2, r0
 8002892:	460b      	mov	r3, r1
 8002894:	4613      	mov	r3, r2
 8002896:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002898:	e058      	b.n	800294c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800289a:	4b38      	ldr	r3, [pc, #224]	; (800297c <HAL_RCC_GetSysClockFreq+0x200>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	099b      	lsrs	r3, r3, #6
 80028a0:	2200      	movs	r2, #0
 80028a2:	4618      	mov	r0, r3
 80028a4:	4611      	mov	r1, r2
 80028a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80028aa:	623b      	str	r3, [r7, #32]
 80028ac:	2300      	movs	r3, #0
 80028ae:	627b      	str	r3, [r7, #36]	; 0x24
 80028b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80028b4:	4642      	mov	r2, r8
 80028b6:	464b      	mov	r3, r9
 80028b8:	f04f 0000 	mov.w	r0, #0
 80028bc:	f04f 0100 	mov.w	r1, #0
 80028c0:	0159      	lsls	r1, r3, #5
 80028c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028c6:	0150      	lsls	r0, r2, #5
 80028c8:	4602      	mov	r2, r0
 80028ca:	460b      	mov	r3, r1
 80028cc:	4641      	mov	r1, r8
 80028ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80028d2:	4649      	mov	r1, r9
 80028d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80028d8:	f04f 0200 	mov.w	r2, #0
 80028dc:	f04f 0300 	mov.w	r3, #0
 80028e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80028e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028ec:	ebb2 040a 	subs.w	r4, r2, sl
 80028f0:	eb63 050b 	sbc.w	r5, r3, fp
 80028f4:	f04f 0200 	mov.w	r2, #0
 80028f8:	f04f 0300 	mov.w	r3, #0
 80028fc:	00eb      	lsls	r3, r5, #3
 80028fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002902:	00e2      	lsls	r2, r4, #3
 8002904:	4614      	mov	r4, r2
 8002906:	461d      	mov	r5, r3
 8002908:	4643      	mov	r3, r8
 800290a:	18e3      	adds	r3, r4, r3
 800290c:	603b      	str	r3, [r7, #0]
 800290e:	464b      	mov	r3, r9
 8002910:	eb45 0303 	adc.w	r3, r5, r3
 8002914:	607b      	str	r3, [r7, #4]
 8002916:	f04f 0200 	mov.w	r2, #0
 800291a:	f04f 0300 	mov.w	r3, #0
 800291e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002922:	4629      	mov	r1, r5
 8002924:	028b      	lsls	r3, r1, #10
 8002926:	4621      	mov	r1, r4
 8002928:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800292c:	4621      	mov	r1, r4
 800292e:	028a      	lsls	r2, r1, #10
 8002930:	4610      	mov	r0, r2
 8002932:	4619      	mov	r1, r3
 8002934:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002936:	2200      	movs	r2, #0
 8002938:	61bb      	str	r3, [r7, #24]
 800293a:	61fa      	str	r2, [r7, #28]
 800293c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002940:	f7fd fcd6 	bl	80002f0 <__aeabi_uldivmod>
 8002944:	4602      	mov	r2, r0
 8002946:	460b      	mov	r3, r1
 8002948:	4613      	mov	r3, r2
 800294a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 800294c:	4b0b      	ldr	r3, [pc, #44]	; (800297c <HAL_RCC_GetSysClockFreq+0x200>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	0c1b      	lsrs	r3, r3, #16
 8002952:	f003 0303 	and.w	r3, r3, #3
 8002956:	3301      	adds	r3, #1
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco / pllp;
 800295c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800295e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002960:	fbb2 f3f3 	udiv	r3, r2, r3
 8002964:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8002966:	e002      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002968:	4b05      	ldr	r3, [pc, #20]	; (8002980 <HAL_RCC_GetSysClockFreq+0x204>)
 800296a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800296c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800296e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8002970:	4618      	mov	r0, r3
 8002972:	3750      	adds	r7, #80	; 0x50
 8002974:	46bd      	mov	sp, r7
 8002976:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800297a:	bf00      	nop
 800297c:	40023800 	.word	0x40023800
 8002980:	00f42400 	.word	0x00f42400

08002984 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002984:	b480      	push	{r7}
 8002986:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002988:	4b03      	ldr	r3, [pc, #12]	; (8002998 <HAL_RCC_GetHCLKFreq+0x14>)
 800298a:	681b      	ldr	r3, [r3, #0]
}
 800298c:	4618      	mov	r0, r3
 800298e:	46bd      	mov	sp, r7
 8002990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002994:	4770      	bx	lr
 8002996:	bf00      	nop
 8002998:	20000000 	.word	0x20000000

0800299c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80029a0:	f7ff fff0 	bl	8002984 <HAL_RCC_GetHCLKFreq>
 80029a4:	4602      	mov	r2, r0
 80029a6:	4b05      	ldr	r3, [pc, #20]	; (80029bc <HAL_RCC_GetPCLK1Freq+0x20>)
 80029a8:	689b      	ldr	r3, [r3, #8]
 80029aa:	0a9b      	lsrs	r3, r3, #10
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	4903      	ldr	r1, [pc, #12]	; (80029c0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80029b2:	5ccb      	ldrb	r3, [r1, r3]
 80029b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029b8:	4618      	mov	r0, r3
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	40023800 	.word	0x40023800
 80029c0:	080074f0 	.word	0x080074f0

080029c4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80029c8:	f7ff ffdc 	bl	8002984 <HAL_RCC_GetHCLKFreq>
 80029cc:	4602      	mov	r2, r0
 80029ce:	4b05      	ldr	r3, [pc, #20]	; (80029e4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	0b5b      	lsrs	r3, r3, #13
 80029d4:	f003 0307 	and.w	r3, r3, #7
 80029d8:	4903      	ldr	r1, [pc, #12]	; (80029e8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80029da:	5ccb      	ldrb	r3, [r1, r3]
 80029dc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	bd80      	pop	{r7, pc}
 80029e4:	40023800 	.word	0x40023800
 80029e8:	080074f0 	.word	0x080074f0

080029ec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029ec:	b580      	push	{r7, lr}
 80029ee:	b088      	sub	sp, #32
 80029f0:	af00      	add	r7, sp, #0
 80029f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80029f4:	2300      	movs	r3, #0
 80029f6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80029f8:	2300      	movs	r3, #0
 80029fa:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80029fc:	2300      	movs	r3, #0
 80029fe:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 8002a00:	2300      	movs	r3, #0
 8002a02:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8002a04:	2300      	movs	r3, #0
 8002a06:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d012      	beq.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8002a14:	4b69      	ldr	r3, [pc, #420]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a16:	689b      	ldr	r3, [r3, #8]
 8002a18:	4a68      	ldr	r2, [pc, #416]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a1a:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8002a1e:	6093      	str	r3, [r2, #8]
 8002a20:	4b66      	ldr	r3, [pc, #408]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a22:	689a      	ldr	r2, [r3, #8]
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a28:	4964      	ldr	r1, [pc, #400]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a2a:	4313      	orrs	r3, r2
 8002a2c:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d101      	bne.n	8002a3a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 8002a36:	2301      	movs	r3, #1
 8002a38:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d017      	beq.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8002a46:	4b5d      	ldr	r3, [pc, #372]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a48:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a4c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a54:	4959      	ldr	r1, [pc, #356]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a56:	4313      	orrs	r3, r2
 8002a58:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a60:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002a64:	d101      	bne.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002a66:	2301      	movs	r3, #1
 8002a68:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d101      	bne.n	8002a76 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002a72:	2301      	movs	r3, #1
 8002a74:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d017      	beq.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a82:	4b4e      	ldr	r3, [pc, #312]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a84:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002a88:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a90:	494a      	ldr	r1, [pc, #296]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002aa0:	d101      	bne.n	8002aa6 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002aa2:	2301      	movs	r3, #1
 8002aa4:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d101      	bne.n	8002ab2 <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002aae:	2301      	movs	r3, #1
 8002ab0:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d001      	beq.n	8002ac2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002abe:	2301      	movs	r3, #1
 8002ac0:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f003 0320 	and.w	r3, r3, #32
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f000 808b 	beq.w	8002be6 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002ad0:	4b3a      	ldr	r3, [pc, #232]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad4:	4a39      	ldr	r2, [pc, #228]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002ada:	6413      	str	r3, [r2, #64]	; 0x40
 8002adc:	4b37      	ldr	r3, [pc, #220]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ade:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ae0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ae4:	60bb      	str	r3, [r7, #8]
 8002ae6:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002ae8:	4b35      	ldr	r3, [pc, #212]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a34      	ldr	r2, [pc, #208]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002af2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002af4:	f7fe fbd2 	bl	800129c <HAL_GetTick>
 8002af8:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002afa:	e008      	b.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002afc:	f7fe fbce 	bl	800129c <HAL_GetTick>
 8002b00:	4602      	mov	r2, r0
 8002b02:	697b      	ldr	r3, [r7, #20]
 8002b04:	1ad3      	subs	r3, r2, r3
 8002b06:	2b64      	cmp	r3, #100	; 0x64
 8002b08:	d901      	bls.n	8002b0e <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002b0a:	2303      	movs	r3, #3
 8002b0c:	e38f      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002b0e:	4b2c      	ldr	r3, [pc, #176]	; (8002bc0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d0f0      	beq.n	8002afc <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002b1a:	4b28      	ldr	r3, [pc, #160]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b22:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002b24:	693b      	ldr	r3, [r7, #16]
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d035      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	429a      	cmp	r2, r3
 8002b36:	d02e      	beq.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002b38:	4b20      	ldr	r3, [pc, #128]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002b40:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002b42:	4b1e      	ldr	r3, [pc, #120]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b44:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b46:	4a1d      	ldr	r2, [pc, #116]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002b4c:	6713      	str	r3, [r2, #112]	; 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b4e:	4b1b      	ldr	r3, [pc, #108]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b52:	4a1a      	ldr	r2, [pc, #104]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b54:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002b58:	6713      	str	r3, [r2, #112]	; 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002b5a:	4a18      	ldr	r2, [pc, #96]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002b60:	4b16      	ldr	r3, [pc, #88]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b62:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b64:	f003 0301 	and.w	r3, r3, #1
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d114      	bne.n	8002b96 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b6c:	f7fe fb96 	bl	800129c <HAL_GetTick>
 8002b70:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b72:	e00a      	b.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b74:	f7fe fb92 	bl	800129c <HAL_GetTick>
 8002b78:	4602      	mov	r2, r0
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	1ad3      	subs	r3, r2, r3
 8002b7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e351      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b8a:	4b0c      	ldr	r3, [pc, #48]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002b8e:	f003 0302 	and.w	r3, r3, #2
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d0ee      	beq.n	8002b74 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b9a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002b9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002ba2:	d111      	bne.n	8002bc8 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002ba4:	4b05      	ldr	r3, [pc, #20]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002bb0:	4b04      	ldr	r3, [pc, #16]	; (8002bc4 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002bb2:	400b      	ands	r3, r1
 8002bb4:	4901      	ldr	r1, [pc, #4]	; (8002bbc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	608b      	str	r3, [r1, #8]
 8002bba:	e00b      	b.n	8002bd4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002bbc:	40023800 	.word	0x40023800
 8002bc0:	40007000 	.word	0x40007000
 8002bc4:	0ffffcff 	.word	0x0ffffcff
 8002bc8:	4bac      	ldr	r3, [pc, #688]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bca:	689b      	ldr	r3, [r3, #8]
 8002bcc:	4aab      	ldr	r2, [pc, #684]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bce:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8002bd2:	6093      	str	r3, [r2, #8]
 8002bd4:	4ba9      	ldr	r3, [pc, #676]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bd6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bdc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002be0:	49a6      	ldr	r1, [pc, #664]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002be2:	4313      	orrs	r3, r2
 8002be4:	670b      	str	r3, [r1, #112]	; 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0310 	and.w	r3, r3, #16
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d010      	beq.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002bf2:	4ba2      	ldr	r3, [pc, #648]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bf4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002bf8:	4aa0      	ldr	r2, [pc, #640]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bfa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002bfe:	f8c2 308c 	str.w	r3, [r2, #140]	; 0x8c
 8002c02:	4b9e      	ldr	r3, [pc, #632]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c04:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002c0c:	499b      	ldr	r1, [pc, #620]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d00a      	beq.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002c20:	4b96      	ldr	r3, [pc, #600]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c22:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c26:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002c2e:	4993      	ldr	r1, [pc, #588]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d00a      	beq.n	8002c58 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002c42:	4b8e      	ldr	r3, [pc, #568]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c44:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c48:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8002c50:	498a      	ldr	r1, [pc, #552]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c52:	4313      	orrs	r3, r2
 8002c54:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00a      	beq.n	8002c7a <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c64:	4b85      	ldr	r3, [pc, #532]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c66:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c6a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8002c72:	4982      	ldr	r1, [pc, #520]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c74:	4313      	orrs	r3, r2
 8002c76:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d00a      	beq.n	8002c9c <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002c86:	4b7d      	ldr	r3, [pc, #500]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002c8c:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002c94:	4979      	ldr	r1, [pc, #484]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c96:	4313      	orrs	r3, r2
 8002c98:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d00a      	beq.n	8002cbe <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002ca8:	4b74      	ldr	r3, [pc, #464]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002caa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cae:	f023 0203 	bic.w	r2, r3, #3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002cb6:	4971      	ldr	r1, [pc, #452]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cb8:	4313      	orrs	r3, r2
 8002cba:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d00a      	beq.n	8002ce0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002cca:	4b6c      	ldr	r3, [pc, #432]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cd0:	f023 020c 	bic.w	r2, r3, #12
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002cd8:	4968      	ldr	r1, [pc, #416]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d00a      	beq.n	8002d02 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002cec:	4b63      	ldr	r3, [pc, #396]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002cf2:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002cfa:	4960      	ldr	r1, [pc, #384]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cfc:	4313      	orrs	r3, r2
 8002cfe:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d00a      	beq.n	8002d24 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002d0e:	4b5b      	ldr	r3, [pc, #364]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d10:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d14:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d1c:	4957      	ldr	r1, [pc, #348]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d00a      	beq.n	8002d46 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002d30:	4b52      	ldr	r3, [pc, #328]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d36:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002d3e:	494f      	ldr	r1, [pc, #316]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d40:	4313      	orrs	r3, r2
 8002d42:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d00a      	beq.n	8002d68 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002d52:	4b4a      	ldr	r3, [pc, #296]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d54:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d58:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d60:	4946      	ldr	r1, [pc, #280]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d62:	4313      	orrs	r3, r2
 8002d64:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d00a      	beq.n	8002d8a <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002d74:	4b41      	ldr	r3, [pc, #260]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d76:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d7a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d82:	493e      	ldr	r1, [pc, #248]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d00a      	beq.n	8002dac <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002d96:	4b39      	ldr	r3, [pc, #228]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002d9c:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002da4:	4935      	ldr	r1, [pc, #212]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002da6:	4313      	orrs	r3, r2
 8002da8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d00a      	beq.n	8002dce <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002db8:	4b30      	ldr	r3, [pc, #192]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002dbe:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002dc6:	492d      	ldr	r1, [pc, #180]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dc8:	4313      	orrs	r3, r2
 8002dca:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d011      	beq.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002dda:	4b28      	ldr	r3, [pc, #160]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ddc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002de0:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002de8:	4924      	ldr	r1, [pc, #144]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dea:	4313      	orrs	r3, r2
 8002dec:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002df4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8002df8:	d101      	bne.n	8002dfe <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	f003 0308 	and.w	r3, r3, #8
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d001      	beq.n	8002e0e <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002e0a:	2301      	movs	r3, #1
 8002e0c:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d00a      	beq.n	8002e30 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002e1a:	4b18      	ldr	r3, [pc, #96]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e20:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002e28:	4914      	ldr	r1, [pc, #80]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d00b      	beq.n	8002e54 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002e3c:	4b0f      	ldr	r3, [pc, #60]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e42:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002e4c:	490b      	ldr	r1, [pc, #44]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d00f      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002e60:	4b06      	ldr	r3, [pc, #24]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002e66:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002e70:	4902      	ldr	r1, [pc, #8]	; (8002e7c <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8002e78:	e002      	b.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002e7a:	bf00      	nop
 8002e7c:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00b      	beq.n	8002ea4 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e8c:	4b8a      	ldr	r3, [pc, #552]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e8e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002e92:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002e9c:	4986      	ldr	r1, [pc, #536]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d00b      	beq.n	8002ec8 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002eb0:	4b81      	ldr	r3, [pc, #516]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002eb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002eb6:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002ec0:	497d      	ldr	r1, [pc, #500]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002ec8:	69fb      	ldr	r3, [r7, #28]
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d006      	beq.n	8002edc <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	f000 80d6 	beq.w	8003088 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002edc:	4b76      	ldr	r3, [pc, #472]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	4a75      	ldr	r2, [pc, #468]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ee2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8002ee6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ee8:	f7fe f9d8 	bl	800129c <HAL_GetTick>
 8002eec:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002eee:	e008      	b.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ef0:	f7fe f9d4 	bl	800129c <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	697b      	ldr	r3, [r7, #20]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b64      	cmp	r3, #100	; 0x64
 8002efc:	d901      	bls.n	8002f02 <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e195      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002f02:	4b6d      	ldr	r3, [pc, #436]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f0      	bne.n	8002ef0 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d021      	beq.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d11d      	bne.n	8002f5e <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002f22:	4b65      	ldr	r3, [pc, #404]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f24:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f28:	0c1b      	lsrs	r3, r3, #16
 8002f2a:	f003 0303 	and.w	r3, r3, #3
 8002f2e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002f30:	4b61      	ldr	r3, [pc, #388]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f32:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f36:	0e1b      	lsrs	r3, r3, #24
 8002f38:	f003 030f 	and.w	r3, r3, #15
 8002f3c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	019a      	lsls	r2, r3, #6
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	041b      	lsls	r3, r3, #16
 8002f48:	431a      	orrs	r2, r3
 8002f4a:	68fb      	ldr	r3, [r7, #12]
 8002f4c:	061b      	lsls	r3, r3, #24
 8002f4e:	431a      	orrs	r2, r3
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	689b      	ldr	r3, [r3, #8]
 8002f54:	071b      	lsls	r3, r3, #28
 8002f56:	4958      	ldr	r1, [pc, #352]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d004      	beq.n	8002f74 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f6e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8002f72:	d00a      	beq.n	8002f8a <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d02e      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f84:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002f88:	d129      	bne.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002f8a:	4b4b      	ldr	r3, [pc, #300]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f8c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f90:	0c1b      	lsrs	r3, r3, #16
 8002f92:	f003 0303 	and.w	r3, r3, #3
 8002f96:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f98:	4b47      	ldr	r3, [pc, #284]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f9a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002f9e:	0f1b      	lsrs	r3, r3, #28
 8002fa0:	f003 0307 	and.w	r3, r3, #7
 8002fa4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	019a      	lsls	r2, r3, #6
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	041b      	lsls	r3, r3, #16
 8002fb0:	431a      	orrs	r2, r3
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	68db      	ldr	r3, [r3, #12]
 8002fb6:	061b      	lsls	r3, r3, #24
 8002fb8:	431a      	orrs	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	071b      	lsls	r3, r3, #28
 8002fbe:	493e      	ldr	r1, [pc, #248]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002fc6:	4b3c      	ldr	r3, [pc, #240]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fc8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002fcc:	f023 021f 	bic.w	r2, r3, #31
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fd4:	3b01      	subs	r3, #1
 8002fd6:	4938      	ldr	r1, [pc, #224]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d01d      	beq.n	8003026 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fea:	4b33      	ldr	r3, [pc, #204]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ff0:	0e1b      	lsrs	r3, r3, #24
 8002ff2:	f003 030f 	and.w	r3, r3, #15
 8002ff6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002ff8:	4b2f      	ldr	r3, [pc, #188]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ffa:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8002ffe:	0f1b      	lsrs	r3, r3, #28
 8003000:	f003 0307 	and.w	r3, r3, #7
 8003004:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	019a      	lsls	r2, r3, #6
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	691b      	ldr	r3, [r3, #16]
 8003010:	041b      	lsls	r3, r3, #16
 8003012:	431a      	orrs	r2, r3
 8003014:	693b      	ldr	r3, [r7, #16]
 8003016:	061b      	lsls	r3, r3, #24
 8003018:	431a      	orrs	r2, r3
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	071b      	lsls	r3, r3, #28
 800301e:	4926      	ldr	r1, [pc, #152]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003020:	4313      	orrs	r3, r2
 8003022:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800302e:	2b00      	cmp	r3, #0
 8003030:	d011      	beq.n	8003056 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	019a      	lsls	r2, r3, #6
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	691b      	ldr	r3, [r3, #16]
 800303c:	041b      	lsls	r3, r3, #16
 800303e:	431a      	orrs	r2, r3
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	68db      	ldr	r3, [r3, #12]
 8003044:	061b      	lsls	r3, r3, #24
 8003046:	431a      	orrs	r2, r3
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	689b      	ldr	r3, [r3, #8]
 800304c:	071b      	lsls	r3, r3, #28
 800304e:	491a      	ldr	r1, [pc, #104]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003050:	4313      	orrs	r3, r2
 8003052:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003056:	4b18      	ldr	r3, [pc, #96]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a17      	ldr	r2, [pc, #92]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800305c:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003060:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003062:	f7fe f91b 	bl	800129c <HAL_GetTick>
 8003066:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003068:	e008      	b.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800306a:	f7fe f917 	bl	800129c <HAL_GetTick>
 800306e:	4602      	mov	r2, r0
 8003070:	697b      	ldr	r3, [r7, #20]
 8003072:	1ad3      	subs	r3, r2, r3
 8003074:	2b64      	cmp	r3, #100	; 0x64
 8003076:	d901      	bls.n	800307c <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003078:	2303      	movs	r3, #3
 800307a:	e0d8      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800307c:	4b0e      	ldr	r3, [pc, #56]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003084:	2b00      	cmp	r3, #0
 8003086:	d0f0      	beq.n	800306a <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003088:	69bb      	ldr	r3, [r7, #24]
 800308a:	2b01      	cmp	r3, #1
 800308c:	f040 80ce 	bne.w	800322c <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003090:	4b09      	ldr	r3, [pc, #36]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	4a08      	ldr	r2, [pc, #32]	; (80030b8 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003096:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800309a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800309c:	f7fe f8fe 	bl	800129c <HAL_GetTick>
 80030a0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80030a2:	e00b      	b.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80030a4:	f7fe f8fa 	bl	800129c <HAL_GetTick>
 80030a8:	4602      	mov	r2, r0
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	1ad3      	subs	r3, r2, r3
 80030ae:	2b64      	cmp	r3, #100	; 0x64
 80030b0:	d904      	bls.n	80030bc <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80030b2:	2303      	movs	r3, #3
 80030b4:	e0bb      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x842>
 80030b6:	bf00      	nop
 80030b8:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80030bc:	4b5e      	ldr	r3, [pc, #376]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80030c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80030c8:	d0ec      	beq.n	80030a4 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d003      	beq.n	80030de <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d009      	beq.n	80030f2 <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d02e      	beq.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d12a      	bne.n	8003148 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80030f2:	4b51      	ldr	r3, [pc, #324]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030f4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80030f8:	0c1b      	lsrs	r3, r3, #16
 80030fa:	f003 0303 	and.w	r3, r3, #3
 80030fe:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003100:	4b4d      	ldr	r3, [pc, #308]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003102:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003106:	0f1b      	lsrs	r3, r3, #28
 8003108:	f003 0307 	and.w	r3, r3, #7
 800310c:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	695b      	ldr	r3, [r3, #20]
 8003112:	019a      	lsls	r2, r3, #6
 8003114:	693b      	ldr	r3, [r7, #16]
 8003116:	041b      	lsls	r3, r3, #16
 8003118:	431a      	orrs	r2, r3
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	699b      	ldr	r3, [r3, #24]
 800311e:	061b      	lsls	r3, r3, #24
 8003120:	431a      	orrs	r2, r3
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	071b      	lsls	r3, r3, #28
 8003126:	4944      	ldr	r1, [pc, #272]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003128:	4313      	orrs	r3, r2
 800312a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800312e:	4b42      	ldr	r3, [pc, #264]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003130:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003134:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800313c:	3b01      	subs	r3, #1
 800313e:	021b      	lsls	r3, r3, #8
 8003140:	493d      	ldr	r1, [pc, #244]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003142:	4313      	orrs	r3, r2
 8003144:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003150:	2b00      	cmp	r3, #0
 8003152:	d022      	beq.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003158:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800315c:	d11d      	bne.n	800319a <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800315e:	4b36      	ldr	r3, [pc, #216]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003164:	0e1b      	lsrs	r3, r3, #24
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800316c:	4b32      	ldr	r3, [pc, #200]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800316e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003172:	0f1b      	lsrs	r3, r3, #28
 8003174:	f003 0307 	and.w	r3, r3, #7
 8003178:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	019a      	lsls	r2, r3, #6
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	6a1b      	ldr	r3, [r3, #32]
 8003184:	041b      	lsls	r3, r3, #16
 8003186:	431a      	orrs	r2, r3
 8003188:	693b      	ldr	r3, [r7, #16]
 800318a:	061b      	lsls	r3, r3, #24
 800318c:	431a      	orrs	r2, r3
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	071b      	lsls	r3, r3, #28
 8003192:	4929      	ldr	r1, [pc, #164]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003194:	4313      	orrs	r3, r2
 8003196:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0308 	and.w	r3, r3, #8
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d028      	beq.n	80031f8 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80031a6:	4b24      	ldr	r3, [pc, #144]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ac:	0e1b      	lsrs	r3, r3, #24
 80031ae:	f003 030f 	and.w	r3, r3, #15
 80031b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80031b4:	4b20      	ldr	r3, [pc, #128]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80031ba:	0c1b      	lsrs	r3, r3, #16
 80031bc:	f003 0303 	and.w	r3, r3, #3
 80031c0:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	695b      	ldr	r3, [r3, #20]
 80031c6:	019a      	lsls	r2, r3, #6
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	041b      	lsls	r3, r3, #16
 80031cc:	431a      	orrs	r2, r3
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	061b      	lsls	r3, r3, #24
 80031d2:	431a      	orrs	r2, r3
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	071b      	lsls	r3, r3, #28
 80031da:	4917      	ldr	r1, [pc, #92]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031dc:	4313      	orrs	r3, r2
 80031de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80031e2:	4b15      	ldr	r3, [pc, #84]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031e4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80031e8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031f0:	4911      	ldr	r1, [pc, #68]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80031f8:	4b0f      	ldr	r3, [pc, #60]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a0e      	ldr	r2, [pc, #56]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031fe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003202:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003204:	f7fe f84a 	bl	800129c <HAL_GetTick>
 8003208:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800320a:	e008      	b.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800320c:	f7fe f846 	bl	800129c <HAL_GetTick>
 8003210:	4602      	mov	r2, r0
 8003212:	697b      	ldr	r3, [r7, #20]
 8003214:	1ad3      	subs	r3, r2, r3
 8003216:	2b64      	cmp	r3, #100	; 0x64
 8003218:	d901      	bls.n	800321e <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800321a:	2303      	movs	r3, #3
 800321c:	e007      	b.n	800322e <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800321e:	4b06      	ldr	r3, [pc, #24]	; (8003238 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003226:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800322a:	d1ef      	bne.n	800320c <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3720      	adds	r7, #32
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}
 8003236:	bf00      	nop
 8003238:	40023800 	.word	0x40023800

0800323c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b082      	sub	sp, #8
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2b00      	cmp	r3, #0
 8003248:	d101      	bne.n	800324e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800324a:	2301      	movs	r3, #1
 800324c:	e049      	b.n	80032e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d106      	bne.n	8003268 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	2200      	movs	r2, #0
 800325e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003262:	6878      	ldr	r0, [r7, #4]
 8003264:	f7fd fde6 	bl	8000e34 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2202      	movs	r2, #2
 800326c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	3304      	adds	r3, #4
 8003278:	4619      	mov	r1, r3
 800327a:	4610      	mov	r0, r2
 800327c:	f000 faa4 	bl	80037c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	2201      	movs	r2, #1
 800329c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2201      	movs	r2, #1
 80032a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2201      	movs	r2, #1
 80032b4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	2201      	movs	r2, #1
 80032bc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2201      	movs	r2, #1
 80032c4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	2201      	movs	r2, #1
 80032cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2201      	movs	r2, #1
 80032d4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	2201      	movs	r2, #1
 80032dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80032e0:	2300      	movs	r3, #0
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3708      	adds	r7, #8
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b082      	sub	sp, #8
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d101      	bne.n	80032fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80032f8:	2301      	movs	r3, #1
 80032fa:	e049      	b.n	8003390 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003302:	b2db      	uxtb	r3, r3
 8003304:	2b00      	cmp	r3, #0
 8003306:	d106      	bne.n	8003316 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	2200      	movs	r2, #0
 800330c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 f841 	bl	8003398 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2202      	movs	r2, #2
 800331a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681a      	ldr	r2, [r3, #0]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	3304      	adds	r3, #4
 8003326:	4619      	mov	r1, r3
 8003328:	4610      	mov	r0, r2
 800332a:	f000 fa4d 	bl	80037c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2201      	movs	r2, #1
 800334a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	2201      	movs	r2, #1
 8003352:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	2201      	movs	r2, #1
 800335a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	2201      	movs	r2, #1
 8003362:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	2201      	movs	r2, #1
 800336a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	2201      	movs	r2, #1
 8003372:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	2201      	movs	r2, #1
 800337a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	2201      	movs	r2, #1
 8003382:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	2201      	movs	r2, #1
 800338a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800338e:	2300      	movs	r3, #0
}
 8003390:	4618      	mov	r0, r3
 8003392:	3708      	adds	r7, #8
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}

08003398 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003398:	b480      	push	{r7}
 800339a:	b083      	sub	sp, #12
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80033b6:	683b      	ldr	r3, [r7, #0]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d109      	bne.n	80033d0 <HAL_TIM_PWM_Start+0x24>
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80033c2:	b2db      	uxtb	r3, r3
 80033c4:	2b01      	cmp	r3, #1
 80033c6:	bf14      	ite	ne
 80033c8:	2301      	movne	r3, #1
 80033ca:	2300      	moveq	r3, #0
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	e03c      	b.n	800344a <HAL_TIM_PWM_Start+0x9e>
 80033d0:	683b      	ldr	r3, [r7, #0]
 80033d2:	2b04      	cmp	r3, #4
 80033d4:	d109      	bne.n	80033ea <HAL_TIM_PWM_Start+0x3e>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80033dc:	b2db      	uxtb	r3, r3
 80033de:	2b01      	cmp	r3, #1
 80033e0:	bf14      	ite	ne
 80033e2:	2301      	movne	r3, #1
 80033e4:	2300      	moveq	r3, #0
 80033e6:	b2db      	uxtb	r3, r3
 80033e8:	e02f      	b.n	800344a <HAL_TIM_PWM_Start+0x9e>
 80033ea:	683b      	ldr	r3, [r7, #0]
 80033ec:	2b08      	cmp	r3, #8
 80033ee:	d109      	bne.n	8003404 <HAL_TIM_PWM_Start+0x58>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	bf14      	ite	ne
 80033fc:	2301      	movne	r3, #1
 80033fe:	2300      	moveq	r3, #0
 8003400:	b2db      	uxtb	r3, r3
 8003402:	e022      	b.n	800344a <HAL_TIM_PWM_Start+0x9e>
 8003404:	683b      	ldr	r3, [r7, #0]
 8003406:	2b0c      	cmp	r3, #12
 8003408:	d109      	bne.n	800341e <HAL_TIM_PWM_Start+0x72>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003410:	b2db      	uxtb	r3, r3
 8003412:	2b01      	cmp	r3, #1
 8003414:	bf14      	ite	ne
 8003416:	2301      	movne	r3, #1
 8003418:	2300      	moveq	r3, #0
 800341a:	b2db      	uxtb	r3, r3
 800341c:	e015      	b.n	800344a <HAL_TIM_PWM_Start+0x9e>
 800341e:	683b      	ldr	r3, [r7, #0]
 8003420:	2b10      	cmp	r3, #16
 8003422:	d109      	bne.n	8003438 <HAL_TIM_PWM_Start+0x8c>
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b01      	cmp	r3, #1
 800342e:	bf14      	ite	ne
 8003430:	2301      	movne	r3, #1
 8003432:	2300      	moveq	r3, #0
 8003434:	b2db      	uxtb	r3, r3
 8003436:	e008      	b.n	800344a <HAL_TIM_PWM_Start+0x9e>
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 800343e:	b2db      	uxtb	r3, r3
 8003440:	2b01      	cmp	r3, #1
 8003442:	bf14      	ite	ne
 8003444:	2301      	movne	r3, #1
 8003446:	2300      	moveq	r3, #0
 8003448:	b2db      	uxtb	r3, r3
 800344a:	2b00      	cmp	r3, #0
 800344c:	d001      	beq.n	8003452 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e092      	b.n	8003578 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003452:	683b      	ldr	r3, [r7, #0]
 8003454:	2b00      	cmp	r3, #0
 8003456:	d104      	bne.n	8003462 <HAL_TIM_PWM_Start+0xb6>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2202      	movs	r2, #2
 800345c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003460:	e023      	b.n	80034aa <HAL_TIM_PWM_Start+0xfe>
 8003462:	683b      	ldr	r3, [r7, #0]
 8003464:	2b04      	cmp	r3, #4
 8003466:	d104      	bne.n	8003472 <HAL_TIM_PWM_Start+0xc6>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	2202      	movs	r2, #2
 800346c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003470:	e01b      	b.n	80034aa <HAL_TIM_PWM_Start+0xfe>
 8003472:	683b      	ldr	r3, [r7, #0]
 8003474:	2b08      	cmp	r3, #8
 8003476:	d104      	bne.n	8003482 <HAL_TIM_PWM_Start+0xd6>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	2202      	movs	r2, #2
 800347c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003480:	e013      	b.n	80034aa <HAL_TIM_PWM_Start+0xfe>
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	2b0c      	cmp	r3, #12
 8003486:	d104      	bne.n	8003492 <HAL_TIM_PWM_Start+0xe6>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2202      	movs	r2, #2
 800348c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003490:	e00b      	b.n	80034aa <HAL_TIM_PWM_Start+0xfe>
 8003492:	683b      	ldr	r3, [r7, #0]
 8003494:	2b10      	cmp	r3, #16
 8003496:	d104      	bne.n	80034a2 <HAL_TIM_PWM_Start+0xf6>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	2202      	movs	r2, #2
 800349c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80034a0:	e003      	b.n	80034aa <HAL_TIM_PWM_Start+0xfe>
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	2202      	movs	r2, #2
 80034a6:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	2201      	movs	r2, #1
 80034b0:	6839      	ldr	r1, [r7, #0]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fc86 	bl	8003dc4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	4a30      	ldr	r2, [pc, #192]	; (8003580 <HAL_TIM_PWM_Start+0x1d4>)
 80034be:	4293      	cmp	r3, r2
 80034c0:	d004      	beq.n	80034cc <HAL_TIM_PWM_Start+0x120>
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a2f      	ldr	r2, [pc, #188]	; (8003584 <HAL_TIM_PWM_Start+0x1d8>)
 80034c8:	4293      	cmp	r3, r2
 80034ca:	d101      	bne.n	80034d0 <HAL_TIM_PWM_Start+0x124>
 80034cc:	2301      	movs	r3, #1
 80034ce:	e000      	b.n	80034d2 <HAL_TIM_PWM_Start+0x126>
 80034d0:	2300      	movs	r3, #0
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d007      	beq.n	80034e6 <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80034e4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a25      	ldr	r2, [pc, #148]	; (8003580 <HAL_TIM_PWM_Start+0x1d4>)
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d022      	beq.n	8003536 <HAL_TIM_PWM_Start+0x18a>
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80034f8:	d01d      	beq.n	8003536 <HAL_TIM_PWM_Start+0x18a>
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4a22      	ldr	r2, [pc, #136]	; (8003588 <HAL_TIM_PWM_Start+0x1dc>)
 8003500:	4293      	cmp	r3, r2
 8003502:	d018      	beq.n	8003536 <HAL_TIM_PWM_Start+0x18a>
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	4a20      	ldr	r2, [pc, #128]	; (800358c <HAL_TIM_PWM_Start+0x1e0>)
 800350a:	4293      	cmp	r3, r2
 800350c:	d013      	beq.n	8003536 <HAL_TIM_PWM_Start+0x18a>
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	4a1f      	ldr	r2, [pc, #124]	; (8003590 <HAL_TIM_PWM_Start+0x1e4>)
 8003514:	4293      	cmp	r3, r2
 8003516:	d00e      	beq.n	8003536 <HAL_TIM_PWM_Start+0x18a>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a19      	ldr	r2, [pc, #100]	; (8003584 <HAL_TIM_PWM_Start+0x1d8>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d009      	beq.n	8003536 <HAL_TIM_PWM_Start+0x18a>
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	4a1b      	ldr	r2, [pc, #108]	; (8003594 <HAL_TIM_PWM_Start+0x1e8>)
 8003528:	4293      	cmp	r3, r2
 800352a:	d004      	beq.n	8003536 <HAL_TIM_PWM_Start+0x18a>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a19      	ldr	r2, [pc, #100]	; (8003598 <HAL_TIM_PWM_Start+0x1ec>)
 8003532:	4293      	cmp	r3, r2
 8003534:	d115      	bne.n	8003562 <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	689a      	ldr	r2, [r3, #8]
 800353c:	4b17      	ldr	r3, [pc, #92]	; (800359c <HAL_TIM_PWM_Start+0x1f0>)
 800353e:	4013      	ands	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	2b06      	cmp	r3, #6
 8003546:	d015      	beq.n	8003574 <HAL_TIM_PWM_Start+0x1c8>
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800354e:	d011      	beq.n	8003574 <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	681a      	ldr	r2, [r3, #0]
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f042 0201 	orr.w	r2, r2, #1
 800355e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003560:	e008      	b.n	8003574 <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	681a      	ldr	r2, [r3, #0]
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	f042 0201 	orr.w	r2, r2, #1
 8003570:	601a      	str	r2, [r3, #0]
 8003572:	e000      	b.n	8003576 <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003574:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8003576:	2300      	movs	r3, #0
}
 8003578:	4618      	mov	r0, r3
 800357a:	3710      	adds	r7, #16
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	40010000 	.word	0x40010000
 8003584:	40010400 	.word	0x40010400
 8003588:	40000400 	.word	0x40000400
 800358c:	40000800 	.word	0x40000800
 8003590:	40000c00 	.word	0x40000c00
 8003594:	40014000 	.word	0x40014000
 8003598:	40001800 	.word	0x40001800
 800359c:	00010007 	.word	0x00010007

080035a0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b086      	sub	sp, #24
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	60f8      	str	r0, [r7, #12]
 80035a8:	60b9      	str	r1, [r7, #8]
 80035aa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035ac:	2300      	movs	r3, #0
 80035ae:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80035b6:	2b01      	cmp	r3, #1
 80035b8:	d101      	bne.n	80035be <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035ba:	2302      	movs	r3, #2
 80035bc:	e0ff      	b.n	80037be <HAL_TIM_PWM_ConfigChannel+0x21e>
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2201      	movs	r2, #1
 80035c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	2b14      	cmp	r3, #20
 80035ca:	f200 80f0 	bhi.w	80037ae <HAL_TIM_PWM_ConfigChannel+0x20e>
 80035ce:	a201      	add	r2, pc, #4	; (adr r2, 80035d4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80035d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035d4:	08003629 	.word	0x08003629
 80035d8:	080037af 	.word	0x080037af
 80035dc:	080037af 	.word	0x080037af
 80035e0:	080037af 	.word	0x080037af
 80035e4:	08003669 	.word	0x08003669
 80035e8:	080037af 	.word	0x080037af
 80035ec:	080037af 	.word	0x080037af
 80035f0:	080037af 	.word	0x080037af
 80035f4:	080036ab 	.word	0x080036ab
 80035f8:	080037af 	.word	0x080037af
 80035fc:	080037af 	.word	0x080037af
 8003600:	080037af 	.word	0x080037af
 8003604:	080036eb 	.word	0x080036eb
 8003608:	080037af 	.word	0x080037af
 800360c:	080037af 	.word	0x080037af
 8003610:	080037af 	.word	0x080037af
 8003614:	0800372d 	.word	0x0800372d
 8003618:	080037af 	.word	0x080037af
 800361c:	080037af 	.word	0x080037af
 8003620:	080037af 	.word	0x080037af
 8003624:	0800376d 	.word	0x0800376d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	68b9      	ldr	r1, [r7, #8]
 800362e:	4618      	mov	r0, r3
 8003630:	f000 f96a 	bl	8003908 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003634:	68fb      	ldr	r3, [r7, #12]
 8003636:	681b      	ldr	r3, [r3, #0]
 8003638:	699a      	ldr	r2, [r3, #24]
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f042 0208 	orr.w	r2, r2, #8
 8003642:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	699a      	ldr	r2, [r3, #24]
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f022 0204 	bic.w	r2, r2, #4
 8003652:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	6999      	ldr	r1, [r3, #24]
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	691a      	ldr	r2, [r3, #16]
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	430a      	orrs	r2, r1
 8003664:	619a      	str	r2, [r3, #24]
      break;
 8003666:	e0a5      	b.n	80037b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	68b9      	ldr	r1, [r7, #8]
 800366e:	4618      	mov	r0, r3
 8003670:	f000 f9bc 	bl	80039ec <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	699a      	ldr	r2, [r3, #24]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003682:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	699a      	ldr	r2, [r3, #24]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003692:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6999      	ldr	r1, [r3, #24]
 800369a:	68bb      	ldr	r3, [r7, #8]
 800369c:	691b      	ldr	r3, [r3, #16]
 800369e:	021a      	lsls	r2, r3, #8
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	430a      	orrs	r2, r1
 80036a6:	619a      	str	r2, [r3, #24]
      break;
 80036a8:	e084      	b.n	80037b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68b9      	ldr	r1, [r7, #8]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f000 fa13 	bl	8003adc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	69da      	ldr	r2, [r3, #28]
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f042 0208 	orr.w	r2, r2, #8
 80036c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	69da      	ldr	r2, [r3, #28]
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	f022 0204 	bic.w	r2, r2, #4
 80036d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	69d9      	ldr	r1, [r3, #28]
 80036dc:	68bb      	ldr	r3, [r7, #8]
 80036de:	691a      	ldr	r2, [r3, #16]
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	430a      	orrs	r2, r1
 80036e6:	61da      	str	r2, [r3, #28]
      break;
 80036e8:	e064      	b.n	80037b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	68b9      	ldr	r1, [r7, #8]
 80036f0:	4618      	mov	r0, r3
 80036f2:	f000 fa69 	bl	8003bc8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	69da      	ldr	r2, [r3, #28]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003704:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	69da      	ldr	r2, [r3, #28]
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003714:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	69d9      	ldr	r1, [r3, #28]
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	691b      	ldr	r3, [r3, #16]
 8003720:	021a      	lsls	r2, r3, #8
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	430a      	orrs	r2, r1
 8003728:	61da      	str	r2, [r3, #28]
      break;
 800372a:	e043      	b.n	80037b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800372c:	68fb      	ldr	r3, [r7, #12]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	68b9      	ldr	r1, [r7, #8]
 8003732:	4618      	mov	r0, r3
 8003734:	f000 faa0 	bl	8003c78 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	681b      	ldr	r3, [r3, #0]
 800373c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f042 0208 	orr.w	r2, r2, #8
 8003746:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f022 0204 	bic.w	r2, r2, #4
 8003756:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003758:	68fb      	ldr	r3, [r7, #12]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	691a      	ldr	r2, [r3, #16]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	430a      	orrs	r2, r1
 8003768:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800376a:	e023      	b.n	80037b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	68b9      	ldr	r1, [r7, #8]
 8003772:	4618      	mov	r0, r3
 8003774:	f000 fad2 	bl	8003d1c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003786:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003788:	68fb      	ldr	r3, [r7, #12]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003796:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800379e:	68bb      	ldr	r3, [r7, #8]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	021a      	lsls	r2, r3, #8
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	430a      	orrs	r2, r1
 80037aa:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80037ac:	e002      	b.n	80037b4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	75fb      	strb	r3, [r7, #23]
      break;
 80037b2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	2200      	movs	r2, #0
 80037b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80037bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80037be:	4618      	mov	r0, r3
 80037c0:	3718      	adds	r7, #24
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}
 80037c6:	bf00      	nop

080037c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80037c8:	b480      	push	{r7}
 80037ca:	b085      	sub	sp, #20
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	6078      	str	r0, [r7, #4]
 80037d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	4a40      	ldr	r2, [pc, #256]	; (80038dc <TIM_Base_SetConfig+0x114>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d013      	beq.n	8003808 <TIM_Base_SetConfig+0x40>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80037e6:	d00f      	beq.n	8003808 <TIM_Base_SetConfig+0x40>
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	4a3d      	ldr	r2, [pc, #244]	; (80038e0 <TIM_Base_SetConfig+0x118>)
 80037ec:	4293      	cmp	r3, r2
 80037ee:	d00b      	beq.n	8003808 <TIM_Base_SetConfig+0x40>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	4a3c      	ldr	r2, [pc, #240]	; (80038e4 <TIM_Base_SetConfig+0x11c>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d007      	beq.n	8003808 <TIM_Base_SetConfig+0x40>
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	4a3b      	ldr	r2, [pc, #236]	; (80038e8 <TIM_Base_SetConfig+0x120>)
 80037fc:	4293      	cmp	r3, r2
 80037fe:	d003      	beq.n	8003808 <TIM_Base_SetConfig+0x40>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	4a3a      	ldr	r2, [pc, #232]	; (80038ec <TIM_Base_SetConfig+0x124>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d108      	bne.n	800381a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800380e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	685b      	ldr	r3, [r3, #4]
 8003814:	68fa      	ldr	r2, [r7, #12]
 8003816:	4313      	orrs	r3, r2
 8003818:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	4a2f      	ldr	r2, [pc, #188]	; (80038dc <TIM_Base_SetConfig+0x114>)
 800381e:	4293      	cmp	r3, r2
 8003820:	d02b      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003828:	d027      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	4a2c      	ldr	r2, [pc, #176]	; (80038e0 <TIM_Base_SetConfig+0x118>)
 800382e:	4293      	cmp	r3, r2
 8003830:	d023      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	4a2b      	ldr	r2, [pc, #172]	; (80038e4 <TIM_Base_SetConfig+0x11c>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d01f      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	4a2a      	ldr	r2, [pc, #168]	; (80038e8 <TIM_Base_SetConfig+0x120>)
 800383e:	4293      	cmp	r3, r2
 8003840:	d01b      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	4a29      	ldr	r2, [pc, #164]	; (80038ec <TIM_Base_SetConfig+0x124>)
 8003846:	4293      	cmp	r3, r2
 8003848:	d017      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	4a28      	ldr	r2, [pc, #160]	; (80038f0 <TIM_Base_SetConfig+0x128>)
 800384e:	4293      	cmp	r3, r2
 8003850:	d013      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	4a27      	ldr	r2, [pc, #156]	; (80038f4 <TIM_Base_SetConfig+0x12c>)
 8003856:	4293      	cmp	r3, r2
 8003858:	d00f      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	4a26      	ldr	r2, [pc, #152]	; (80038f8 <TIM_Base_SetConfig+0x130>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d00b      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a25      	ldr	r2, [pc, #148]	; (80038fc <TIM_Base_SetConfig+0x134>)
 8003866:	4293      	cmp	r3, r2
 8003868:	d007      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4a24      	ldr	r2, [pc, #144]	; (8003900 <TIM_Base_SetConfig+0x138>)
 800386e:	4293      	cmp	r3, r2
 8003870:	d003      	beq.n	800387a <TIM_Base_SetConfig+0xb2>
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	4a23      	ldr	r2, [pc, #140]	; (8003904 <TIM_Base_SetConfig+0x13c>)
 8003876:	4293      	cmp	r3, r2
 8003878:	d108      	bne.n	800388c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003880:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	68fa      	ldr	r2, [r7, #12]
 8003888:	4313      	orrs	r3, r2
 800388a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	695b      	ldr	r3, [r3, #20]
 8003896:	4313      	orrs	r3, r2
 8003898:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	68fa      	ldr	r2, [r7, #12]
 800389e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	689a      	ldr	r2, [r3, #8]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	4a0a      	ldr	r2, [pc, #40]	; (80038dc <TIM_Base_SetConfig+0x114>)
 80038b4:	4293      	cmp	r3, r2
 80038b6:	d003      	beq.n	80038c0 <TIM_Base_SetConfig+0xf8>
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	4a0c      	ldr	r2, [pc, #48]	; (80038ec <TIM_Base_SetConfig+0x124>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d103      	bne.n	80038c8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	691a      	ldr	r2, [r3, #16]
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2201      	movs	r2, #1
 80038cc:	615a      	str	r2, [r3, #20]
}
 80038ce:	bf00      	nop
 80038d0:	3714      	adds	r7, #20
 80038d2:	46bd      	mov	sp, r7
 80038d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d8:	4770      	bx	lr
 80038da:	bf00      	nop
 80038dc:	40010000 	.word	0x40010000
 80038e0:	40000400 	.word	0x40000400
 80038e4:	40000800 	.word	0x40000800
 80038e8:	40000c00 	.word	0x40000c00
 80038ec:	40010400 	.word	0x40010400
 80038f0:	40014000 	.word	0x40014000
 80038f4:	40014400 	.word	0x40014400
 80038f8:	40014800 	.word	0x40014800
 80038fc:	40001800 	.word	0x40001800
 8003900:	40001c00 	.word	0x40001c00
 8003904:	40002000 	.word	0x40002000

08003908 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003908:	b480      	push	{r7}
 800390a:	b087      	sub	sp, #28
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	6a1b      	ldr	r3, [r3, #32]
 8003916:	f023 0201 	bic.w	r2, r3, #1
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6a1b      	ldr	r3, [r3, #32]
 8003922:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	699b      	ldr	r3, [r3, #24]
 800392e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003930:	68fa      	ldr	r2, [r7, #12]
 8003932:	4b2b      	ldr	r3, [pc, #172]	; (80039e0 <TIM_OC1_SetConfig+0xd8>)
 8003934:	4013      	ands	r3, r2
 8003936:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	f023 0303 	bic.w	r3, r3, #3
 800393e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	68fa      	ldr	r2, [r7, #12]
 8003946:	4313      	orrs	r3, r2
 8003948:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800394a:	697b      	ldr	r3, [r7, #20]
 800394c:	f023 0302 	bic.w	r3, r3, #2
 8003950:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	689b      	ldr	r3, [r3, #8]
 8003956:	697a      	ldr	r2, [r7, #20]
 8003958:	4313      	orrs	r3, r2
 800395a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	4a21      	ldr	r2, [pc, #132]	; (80039e4 <TIM_OC1_SetConfig+0xdc>)
 8003960:	4293      	cmp	r3, r2
 8003962:	d003      	beq.n	800396c <TIM_OC1_SetConfig+0x64>
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	4a20      	ldr	r2, [pc, #128]	; (80039e8 <TIM_OC1_SetConfig+0xe0>)
 8003968:	4293      	cmp	r3, r2
 800396a:	d10c      	bne.n	8003986 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800396c:	697b      	ldr	r3, [r7, #20]
 800396e:	f023 0308 	bic.w	r3, r3, #8
 8003972:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003974:	683b      	ldr	r3, [r7, #0]
 8003976:	68db      	ldr	r3, [r3, #12]
 8003978:	697a      	ldr	r2, [r7, #20]
 800397a:	4313      	orrs	r3, r2
 800397c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	f023 0304 	bic.w	r3, r3, #4
 8003984:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a16      	ldr	r2, [pc, #88]	; (80039e4 <TIM_OC1_SetConfig+0xdc>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d003      	beq.n	8003996 <TIM_OC1_SetConfig+0x8e>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a15      	ldr	r2, [pc, #84]	; (80039e8 <TIM_OC1_SetConfig+0xe0>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d111      	bne.n	80039ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003996:	693b      	ldr	r3, [r7, #16]
 8003998:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800399c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80039a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	695b      	ldr	r3, [r3, #20]
 80039aa:	693a      	ldr	r2, [r7, #16]
 80039ac:	4313      	orrs	r3, r2
 80039ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	699b      	ldr	r3, [r3, #24]
 80039b4:	693a      	ldr	r2, [r7, #16]
 80039b6:	4313      	orrs	r3, r2
 80039b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	693a      	ldr	r2, [r7, #16]
 80039be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	68fa      	ldr	r2, [r7, #12]
 80039c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	685a      	ldr	r2, [r3, #4]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	697a      	ldr	r2, [r7, #20]
 80039d2:	621a      	str	r2, [r3, #32]
}
 80039d4:	bf00      	nop
 80039d6:	371c      	adds	r7, #28
 80039d8:	46bd      	mov	sp, r7
 80039da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039de:	4770      	bx	lr
 80039e0:	fffeff8f 	.word	0xfffeff8f
 80039e4:	40010000 	.word	0x40010000
 80039e8:	40010400 	.word	0x40010400

080039ec <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b087      	sub	sp, #28
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	6078      	str	r0, [r7, #4]
 80039f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6a1b      	ldr	r3, [r3, #32]
 80039fa:	f023 0210 	bic.w	r2, r3, #16
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	6a1b      	ldr	r3, [r3, #32]
 8003a06:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	685b      	ldr	r3, [r3, #4]
 8003a0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	699b      	ldr	r3, [r3, #24]
 8003a12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003a14:	68fa      	ldr	r2, [r7, #12]
 8003a16:	4b2e      	ldr	r3, [pc, #184]	; (8003ad0 <TIM_OC2_SetConfig+0xe4>)
 8003a18:	4013      	ands	r3, r2
 8003a1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003a22:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003a24:	683b      	ldr	r3, [r7, #0]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	021b      	lsls	r3, r3, #8
 8003a2a:	68fa      	ldr	r2, [r7, #12]
 8003a2c:	4313      	orrs	r3, r2
 8003a2e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	f023 0320 	bic.w	r3, r3, #32
 8003a36:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003a38:	683b      	ldr	r3, [r7, #0]
 8003a3a:	689b      	ldr	r3, [r3, #8]
 8003a3c:	011b      	lsls	r3, r3, #4
 8003a3e:	697a      	ldr	r2, [r7, #20]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	4a23      	ldr	r2, [pc, #140]	; (8003ad4 <TIM_OC2_SetConfig+0xe8>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d003      	beq.n	8003a54 <TIM_OC2_SetConfig+0x68>
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	4a22      	ldr	r2, [pc, #136]	; (8003ad8 <TIM_OC2_SetConfig+0xec>)
 8003a50:	4293      	cmp	r3, r2
 8003a52:	d10d      	bne.n	8003a70 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003a54:	697b      	ldr	r3, [r7, #20]
 8003a56:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	68db      	ldr	r3, [r3, #12]
 8003a60:	011b      	lsls	r3, r3, #4
 8003a62:	697a      	ldr	r2, [r7, #20]
 8003a64:	4313      	orrs	r3, r2
 8003a66:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003a68:	697b      	ldr	r3, [r7, #20]
 8003a6a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a6e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	4a18      	ldr	r2, [pc, #96]	; (8003ad4 <TIM_OC2_SetConfig+0xe8>)
 8003a74:	4293      	cmp	r3, r2
 8003a76:	d003      	beq.n	8003a80 <TIM_OC2_SetConfig+0x94>
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	4a17      	ldr	r2, [pc, #92]	; (8003ad8 <TIM_OC2_SetConfig+0xec>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d113      	bne.n	8003aa8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003a80:	693b      	ldr	r3, [r7, #16]
 8003a82:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003a86:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003a8e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	695b      	ldr	r3, [r3, #20]
 8003a94:	009b      	lsls	r3, r3, #2
 8003a96:	693a      	ldr	r2, [r7, #16]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003a9c:	683b      	ldr	r3, [r7, #0]
 8003a9e:	699b      	ldr	r3, [r3, #24]
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	693a      	ldr	r2, [r7, #16]
 8003aa4:	4313      	orrs	r3, r2
 8003aa6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	693a      	ldr	r2, [r7, #16]
 8003aac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	68fa      	ldr	r2, [r7, #12]
 8003ab2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ab4:	683b      	ldr	r3, [r7, #0]
 8003ab6:	685a      	ldr	r2, [r3, #4]
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	697a      	ldr	r2, [r7, #20]
 8003ac0:	621a      	str	r2, [r3, #32]
}
 8003ac2:	bf00      	nop
 8003ac4:	371c      	adds	r7, #28
 8003ac6:	46bd      	mov	sp, r7
 8003ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003acc:	4770      	bx	lr
 8003ace:	bf00      	nop
 8003ad0:	feff8fff 	.word	0xfeff8fff
 8003ad4:	40010000 	.word	0x40010000
 8003ad8:	40010400 	.word	0x40010400

08003adc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003adc:	b480      	push	{r7}
 8003ade:	b087      	sub	sp, #28
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
 8003ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6a1b      	ldr	r3, [r3, #32]
 8003aea:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a1b      	ldr	r3, [r3, #32]
 8003af6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	685b      	ldr	r3, [r3, #4]
 8003afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	69db      	ldr	r3, [r3, #28]
 8003b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	4b2d      	ldr	r3, [pc, #180]	; (8003bbc <TIM_OC3_SetConfig+0xe0>)
 8003b08:	4013      	ands	r3, r2
 8003b0a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	f023 0303 	bic.w	r3, r3, #3
 8003b12:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	68fa      	ldr	r2, [r7, #12]
 8003b1a:	4313      	orrs	r3, r2
 8003b1c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003b1e:	697b      	ldr	r3, [r7, #20]
 8003b20:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003b24:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003b26:	683b      	ldr	r3, [r7, #0]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	021b      	lsls	r3, r3, #8
 8003b2c:	697a      	ldr	r2, [r7, #20]
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	4a22      	ldr	r2, [pc, #136]	; (8003bc0 <TIM_OC3_SetConfig+0xe4>)
 8003b36:	4293      	cmp	r3, r2
 8003b38:	d003      	beq.n	8003b42 <TIM_OC3_SetConfig+0x66>
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a21      	ldr	r2, [pc, #132]	; (8003bc4 <TIM_OC3_SetConfig+0xe8>)
 8003b3e:	4293      	cmp	r3, r2
 8003b40:	d10d      	bne.n	8003b5e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003b48:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	68db      	ldr	r3, [r3, #12]
 8003b4e:	021b      	lsls	r3, r3, #8
 8003b50:	697a      	ldr	r2, [r7, #20]
 8003b52:	4313      	orrs	r3, r2
 8003b54:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003b56:	697b      	ldr	r3, [r7, #20]
 8003b58:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003b5c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	4a17      	ldr	r2, [pc, #92]	; (8003bc0 <TIM_OC3_SetConfig+0xe4>)
 8003b62:	4293      	cmp	r3, r2
 8003b64:	d003      	beq.n	8003b6e <TIM_OC3_SetConfig+0x92>
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	4a16      	ldr	r2, [pc, #88]	; (8003bc4 <TIM_OC3_SetConfig+0xe8>)
 8003b6a:	4293      	cmp	r3, r2
 8003b6c:	d113      	bne.n	8003b96 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003b6e:	693b      	ldr	r3, [r7, #16]
 8003b70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003b74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003b76:	693b      	ldr	r3, [r7, #16]
 8003b78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003b7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003b7e:	683b      	ldr	r3, [r7, #0]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	011b      	lsls	r3, r3, #4
 8003b84:	693a      	ldr	r2, [r7, #16]
 8003b86:	4313      	orrs	r3, r2
 8003b88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	699b      	ldr	r3, [r3, #24]
 8003b8e:	011b      	lsls	r3, r3, #4
 8003b90:	693a      	ldr	r2, [r7, #16]
 8003b92:	4313      	orrs	r3, r2
 8003b94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	693a      	ldr	r2, [r7, #16]
 8003b9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	68fa      	ldr	r2, [r7, #12]
 8003ba0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003ba2:	683b      	ldr	r3, [r7, #0]
 8003ba4:	685a      	ldr	r2, [r3, #4]
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	697a      	ldr	r2, [r7, #20]
 8003bae:	621a      	str	r2, [r3, #32]
}
 8003bb0:	bf00      	nop
 8003bb2:	371c      	adds	r7, #28
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr
 8003bbc:	fffeff8f 	.word	0xfffeff8f
 8003bc0:	40010000 	.word	0x40010000
 8003bc4:	40010400 	.word	0x40010400

08003bc8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b087      	sub	sp, #28
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
 8003bd0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6a1b      	ldr	r3, [r3, #32]
 8003bd6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a1b      	ldr	r3, [r3, #32]
 8003be2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	685b      	ldr	r3, [r3, #4]
 8003be8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	69db      	ldr	r3, [r3, #28]
 8003bee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	4b1e      	ldr	r3, [pc, #120]	; (8003c6c <TIM_OC4_SetConfig+0xa4>)
 8003bf4:	4013      	ands	r3, r2
 8003bf6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bfe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	021b      	lsls	r3, r3, #8
 8003c06:	68fa      	ldr	r2, [r7, #12]
 8003c08:	4313      	orrs	r3, r2
 8003c0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003c0c:	693b      	ldr	r3, [r7, #16]
 8003c0e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003c12:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	031b      	lsls	r3, r3, #12
 8003c1a:	693a      	ldr	r2, [r7, #16]
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a13      	ldr	r2, [pc, #76]	; (8003c70 <TIM_OC4_SetConfig+0xa8>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d003      	beq.n	8003c30 <TIM_OC4_SetConfig+0x68>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a12      	ldr	r2, [pc, #72]	; (8003c74 <TIM_OC4_SetConfig+0xac>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d109      	bne.n	8003c44 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003c30:	697b      	ldr	r3, [r7, #20]
 8003c32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003c36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	695b      	ldr	r3, [r3, #20]
 8003c3c:	019b      	lsls	r3, r3, #6
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	697a      	ldr	r2, [r7, #20]
 8003c48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68fa      	ldr	r2, [r7, #12]
 8003c4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	685a      	ldr	r2, [r3, #4]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	693a      	ldr	r2, [r7, #16]
 8003c5c:	621a      	str	r2, [r3, #32]
}
 8003c5e:	bf00      	nop
 8003c60:	371c      	adds	r7, #28
 8003c62:	46bd      	mov	sp, r7
 8003c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	feff8fff 	.word	0xfeff8fff
 8003c70:	40010000 	.word	0x40010000
 8003c74:	40010400 	.word	0x40010400

08003c78 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003c78:	b480      	push	{r7}
 8003c7a:	b087      	sub	sp, #28
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	6a1b      	ldr	r3, [r3, #32]
 8003c92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003ca0:	68fa      	ldr	r2, [r7, #12]
 8003ca2:	4b1b      	ldr	r3, [pc, #108]	; (8003d10 <TIM_OC5_SetConfig+0x98>)
 8003ca4:	4013      	ands	r3, r2
 8003ca6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68fa      	ldr	r2, [r7, #12]
 8003cae:	4313      	orrs	r3, r2
 8003cb0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003cb8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003cba:	683b      	ldr	r3, [r7, #0]
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	041b      	lsls	r3, r3, #16
 8003cc0:	693a      	ldr	r2, [r7, #16]
 8003cc2:	4313      	orrs	r3, r2
 8003cc4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	4a12      	ldr	r2, [pc, #72]	; (8003d14 <TIM_OC5_SetConfig+0x9c>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d003      	beq.n	8003cd6 <TIM_OC5_SetConfig+0x5e>
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	4a11      	ldr	r2, [pc, #68]	; (8003d18 <TIM_OC5_SetConfig+0xa0>)
 8003cd2:	4293      	cmp	r3, r2
 8003cd4:	d109      	bne.n	8003cea <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003cdc:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003cde:	683b      	ldr	r3, [r7, #0]
 8003ce0:	695b      	ldr	r3, [r3, #20]
 8003ce2:	021b      	lsls	r3, r3, #8
 8003ce4:	697a      	ldr	r2, [r7, #20]
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	697a      	ldr	r2, [r7, #20]
 8003cee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	68fa      	ldr	r2, [r7, #12]
 8003cf4:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003cf6:	683b      	ldr	r3, [r7, #0]
 8003cf8:	685a      	ldr	r2, [r3, #4]
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	621a      	str	r2, [r3, #32]
}
 8003d04:	bf00      	nop
 8003d06:	371c      	adds	r7, #28
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	fffeff8f 	.word	0xfffeff8f
 8003d14:	40010000 	.word	0x40010000
 8003d18:	40010400 	.word	0x40010400

08003d1c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003d1c:	b480      	push	{r7}
 8003d1e:	b087      	sub	sp, #28
 8003d20:	af00      	add	r7, sp, #0
 8003d22:	6078      	str	r0, [r7, #4]
 8003d24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6a1b      	ldr	r3, [r3, #32]
 8003d36:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	685b      	ldr	r3, [r3, #4]
 8003d3c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003d44:	68fa      	ldr	r2, [r7, #12]
 8003d46:	4b1c      	ldr	r3, [pc, #112]	; (8003db8 <TIM_OC6_SetConfig+0x9c>)
 8003d48:	4013      	ands	r3, r2
 8003d4a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d4c:	683b      	ldr	r3, [r7, #0]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	021b      	lsls	r3, r3, #8
 8003d52:	68fa      	ldr	r2, [r7, #12]
 8003d54:	4313      	orrs	r3, r2
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003d5e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	051b      	lsls	r3, r3, #20
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	4313      	orrs	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	4a13      	ldr	r2, [pc, #76]	; (8003dbc <TIM_OC6_SetConfig+0xa0>)
 8003d70:	4293      	cmp	r3, r2
 8003d72:	d003      	beq.n	8003d7c <TIM_OC6_SetConfig+0x60>
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	4a12      	ldr	r2, [pc, #72]	; (8003dc0 <TIM_OC6_SetConfig+0xa4>)
 8003d78:	4293      	cmp	r3, r2
 8003d7a:	d109      	bne.n	8003d90 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003d7c:	697b      	ldr	r3, [r7, #20]
 8003d7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d82:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003d84:	683b      	ldr	r3, [r7, #0]
 8003d86:	695b      	ldr	r3, [r3, #20]
 8003d88:	029b      	lsls	r3, r3, #10
 8003d8a:	697a      	ldr	r2, [r7, #20]
 8003d8c:	4313      	orrs	r3, r2
 8003d8e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	697a      	ldr	r2, [r7, #20]
 8003d94:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	685a      	ldr	r2, [r3, #4]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	621a      	str	r2, [r3, #32]
}
 8003daa:	bf00      	nop
 8003dac:	371c      	adds	r7, #28
 8003dae:	46bd      	mov	sp, r7
 8003db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003db4:	4770      	bx	lr
 8003db6:	bf00      	nop
 8003db8:	feff8fff 	.word	0xfeff8fff
 8003dbc:	40010000 	.word	0x40010000
 8003dc0:	40010400 	.word	0x40010400

08003dc4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	b087      	sub	sp, #28
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	60f8      	str	r0, [r7, #12]
 8003dcc:	60b9      	str	r1, [r7, #8]
 8003dce:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	f003 031f 	and.w	r3, r3, #31
 8003dd6:	2201      	movs	r2, #1
 8003dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ddc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	6a1a      	ldr	r2, [r3, #32]
 8003de2:	697b      	ldr	r3, [r7, #20]
 8003de4:	43db      	mvns	r3, r3
 8003de6:	401a      	ands	r2, r3
 8003de8:	68fb      	ldr	r3, [r7, #12]
 8003dea:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	6a1a      	ldr	r2, [r3, #32]
 8003df0:	68bb      	ldr	r3, [r7, #8]
 8003df2:	f003 031f 	and.w	r3, r3, #31
 8003df6:	6879      	ldr	r1, [r7, #4]
 8003df8:	fa01 f303 	lsl.w	r3, r1, r3
 8003dfc:	431a      	orrs	r2, r3
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	621a      	str	r2, [r3, #32]
}
 8003e02:	bf00      	nop
 8003e04:	371c      	adds	r7, #28
 8003e06:	46bd      	mov	sp, r7
 8003e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0c:	4770      	bx	lr

08003e0e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e0e:	b580      	push	{r7, lr}
 8003e10:	b082      	sub	sp, #8
 8003e12:	af00      	add	r7, sp, #0
 8003e14:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	d101      	bne.n	8003e20 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e1c:	2301      	movs	r3, #1
 8003e1e:	e040      	b.n	8003ea2 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d106      	bne.n	8003e36 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e30:	6878      	ldr	r0, [r7, #4]
 8003e32:	f7fd f857 	bl	8000ee4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	2224      	movs	r2, #36	; 0x24
 8003e3a:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0201 	bic.w	r2, r2, #1
 8003e4a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e4c:	6878      	ldr	r0, [r7, #4]
 8003e4e:	f000 f8af 	bl	8003fb0 <UART_SetConfig>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b01      	cmp	r3, #1
 8003e56:	d101      	bne.n	8003e5c <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8003e58:	2301      	movs	r3, #1
 8003e5a:	e022      	b.n	8003ea2 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d002      	beq.n	8003e6a <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f000 fb07 	bl	8004478 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003e78:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	689a      	ldr	r2, [r3, #8]
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003e88:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	681a      	ldr	r2, [r3, #0]
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	f042 0201 	orr.w	r2, r2, #1
 8003e98:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	f000 fb8e 	bl	80045bc <UART_CheckIdleState>
 8003ea0:	4603      	mov	r3, r0
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}

08003eaa <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003eaa:	b580      	push	{r7, lr}
 8003eac:	b08a      	sub	sp, #40	; 0x28
 8003eae:	af02      	add	r7, sp, #8
 8003eb0:	60f8      	str	r0, [r7, #12]
 8003eb2:	60b9      	str	r1, [r7, #8]
 8003eb4:	603b      	str	r3, [r7, #0]
 8003eb6:	4613      	mov	r3, r2
 8003eb8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003ebe:	2b20      	cmp	r3, #32
 8003ec0:	d171      	bne.n	8003fa6 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ec2:	68bb      	ldr	r3, [r7, #8]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d002      	beq.n	8003ece <HAL_UART_Transmit+0x24>
 8003ec8:	88fb      	ldrh	r3, [r7, #6]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e06a      	b.n	8003fa8 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2221      	movs	r2, #33	; 0x21
 8003ede:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ee0:	f7fd f9dc 	bl	800129c <HAL_GetTick>
 8003ee4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	88fa      	ldrh	r2, [r7, #6]
 8003eea:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	88fa      	ldrh	r2, [r7, #6]
 8003ef2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	689b      	ldr	r3, [r3, #8]
 8003efa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003efe:	d108      	bne.n	8003f12 <HAL_UART_Transmit+0x68>
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	691b      	ldr	r3, [r3, #16]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d104      	bne.n	8003f12 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8003f08:	2300      	movs	r3, #0
 8003f0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	61bb      	str	r3, [r7, #24]
 8003f10:	e003      	b.n	8003f1a <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8003f12:	68bb      	ldr	r3, [r7, #8]
 8003f14:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003f16:	2300      	movs	r3, #0
 8003f18:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f1a:	e02c      	b.n	8003f76 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	9300      	str	r3, [sp, #0]
 8003f20:	697b      	ldr	r3, [r7, #20]
 8003f22:	2200      	movs	r2, #0
 8003f24:	2180      	movs	r1, #128	; 0x80
 8003f26:	68f8      	ldr	r0, [r7, #12]
 8003f28:	f000 fb95 	bl	8004656 <UART_WaitOnFlagUntilTimeout>
 8003f2c:	4603      	mov	r3, r0
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d001      	beq.n	8003f36 <HAL_UART_Transmit+0x8c>
      {
        return HAL_TIMEOUT;
 8003f32:	2303      	movs	r3, #3
 8003f34:	e038      	b.n	8003fa8 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8003f36:	69fb      	ldr	r3, [r7, #28]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d10b      	bne.n	8003f54 <HAL_UART_Transmit+0xaa>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f3c:	69bb      	ldr	r3, [r7, #24]
 8003f3e:	881b      	ldrh	r3, [r3, #0]
 8003f40:	461a      	mov	r2, r3
 8003f42:	68fb      	ldr	r3, [r7, #12]
 8003f44:	681b      	ldr	r3, [r3, #0]
 8003f46:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f4a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8003f4c:	69bb      	ldr	r3, [r7, #24]
 8003f4e:	3302      	adds	r3, #2
 8003f50:	61bb      	str	r3, [r7, #24]
 8003f52:	e007      	b.n	8003f64 <HAL_UART_Transmit+0xba>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f54:	69fb      	ldr	r3, [r7, #28]
 8003f56:	781a      	ldrb	r2, [r3, #0]
 8003f58:	68fb      	ldr	r3, [r7, #12]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	3301      	adds	r3, #1
 8003f62:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	3b01      	subs	r3, #1
 8003f6e:	b29a      	uxth	r2, r3
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8003f7c:	b29b      	uxth	r3, r3
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d1cc      	bne.n	8003f1c <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	9300      	str	r3, [sp, #0]
 8003f86:	697b      	ldr	r3, [r7, #20]
 8003f88:	2200      	movs	r2, #0
 8003f8a:	2140      	movs	r1, #64	; 0x40
 8003f8c:	68f8      	ldr	r0, [r7, #12]
 8003f8e:	f000 fb62 	bl	8004656 <UART_WaitOnFlagUntilTimeout>
 8003f92:	4603      	mov	r3, r0
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d001      	beq.n	8003f9c <HAL_UART_Transmit+0xf2>
    {
      return HAL_TIMEOUT;
 8003f98:	2303      	movs	r3, #3
 8003f9a:	e005      	b.n	8003fa8 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2220      	movs	r2, #32
 8003fa0:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	e000      	b.n	8003fa8 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8003fa6:	2302      	movs	r3, #2
  }
}
 8003fa8:	4618      	mov	r0, r3
 8003faa:	3720      	adds	r7, #32
 8003fac:	46bd      	mov	sp, r7
 8003fae:	bd80      	pop	{r7, pc}

08003fb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b088      	sub	sp, #32
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	689a      	ldr	r2, [r3, #8]
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	691b      	ldr	r3, [r3, #16]
 8003fc4:	431a      	orrs	r2, r3
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	69db      	ldr	r3, [r3, #28]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	681a      	ldr	r2, [r3, #0]
 8003fda:	4ba6      	ldr	r3, [pc, #664]	; (8004274 <UART_SetConfig+0x2c4>)
 8003fdc:	4013      	ands	r3, r2
 8003fde:	687a      	ldr	r2, [r7, #4]
 8003fe0:	6812      	ldr	r2, [r2, #0]
 8003fe2:	6979      	ldr	r1, [r7, #20]
 8003fe4:	430b      	orrs	r3, r1
 8003fe6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	68da      	ldr	r2, [r3, #12]
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	430a      	orrs	r2, r1
 8003ffc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	699b      	ldr	r3, [r3, #24]
 8004002:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a1b      	ldr	r3, [r3, #32]
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	4313      	orrs	r3, r2
 800400c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	689b      	ldr	r3, [r3, #8]
 8004014:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	697a      	ldr	r2, [r7, #20]
 800401e:	430a      	orrs	r2, r1
 8004020:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a94      	ldr	r2, [pc, #592]	; (8004278 <UART_SetConfig+0x2c8>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d120      	bne.n	800406e <UART_SetConfig+0xbe>
 800402c:	4b93      	ldr	r3, [pc, #588]	; (800427c <UART_SetConfig+0x2cc>)
 800402e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004032:	f003 0303 	and.w	r3, r3, #3
 8004036:	2b03      	cmp	r3, #3
 8004038:	d816      	bhi.n	8004068 <UART_SetConfig+0xb8>
 800403a:	a201      	add	r2, pc, #4	; (adr r2, 8004040 <UART_SetConfig+0x90>)
 800403c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004040:	08004051 	.word	0x08004051
 8004044:	0800405d 	.word	0x0800405d
 8004048:	08004057 	.word	0x08004057
 800404c:	08004063 	.word	0x08004063
 8004050:	2301      	movs	r3, #1
 8004052:	77fb      	strb	r3, [r7, #31]
 8004054:	e150      	b.n	80042f8 <UART_SetConfig+0x348>
 8004056:	2302      	movs	r3, #2
 8004058:	77fb      	strb	r3, [r7, #31]
 800405a:	e14d      	b.n	80042f8 <UART_SetConfig+0x348>
 800405c:	2304      	movs	r3, #4
 800405e:	77fb      	strb	r3, [r7, #31]
 8004060:	e14a      	b.n	80042f8 <UART_SetConfig+0x348>
 8004062:	2308      	movs	r3, #8
 8004064:	77fb      	strb	r3, [r7, #31]
 8004066:	e147      	b.n	80042f8 <UART_SetConfig+0x348>
 8004068:	2310      	movs	r3, #16
 800406a:	77fb      	strb	r3, [r7, #31]
 800406c:	e144      	b.n	80042f8 <UART_SetConfig+0x348>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	4a83      	ldr	r2, [pc, #524]	; (8004280 <UART_SetConfig+0x2d0>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d132      	bne.n	80040de <UART_SetConfig+0x12e>
 8004078:	4b80      	ldr	r3, [pc, #512]	; (800427c <UART_SetConfig+0x2cc>)
 800407a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800407e:	f003 030c 	and.w	r3, r3, #12
 8004082:	2b0c      	cmp	r3, #12
 8004084:	d828      	bhi.n	80040d8 <UART_SetConfig+0x128>
 8004086:	a201      	add	r2, pc, #4	; (adr r2, 800408c <UART_SetConfig+0xdc>)
 8004088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800408c:	080040c1 	.word	0x080040c1
 8004090:	080040d9 	.word	0x080040d9
 8004094:	080040d9 	.word	0x080040d9
 8004098:	080040d9 	.word	0x080040d9
 800409c:	080040cd 	.word	0x080040cd
 80040a0:	080040d9 	.word	0x080040d9
 80040a4:	080040d9 	.word	0x080040d9
 80040a8:	080040d9 	.word	0x080040d9
 80040ac:	080040c7 	.word	0x080040c7
 80040b0:	080040d9 	.word	0x080040d9
 80040b4:	080040d9 	.word	0x080040d9
 80040b8:	080040d9 	.word	0x080040d9
 80040bc:	080040d3 	.word	0x080040d3
 80040c0:	2300      	movs	r3, #0
 80040c2:	77fb      	strb	r3, [r7, #31]
 80040c4:	e118      	b.n	80042f8 <UART_SetConfig+0x348>
 80040c6:	2302      	movs	r3, #2
 80040c8:	77fb      	strb	r3, [r7, #31]
 80040ca:	e115      	b.n	80042f8 <UART_SetConfig+0x348>
 80040cc:	2304      	movs	r3, #4
 80040ce:	77fb      	strb	r3, [r7, #31]
 80040d0:	e112      	b.n	80042f8 <UART_SetConfig+0x348>
 80040d2:	2308      	movs	r3, #8
 80040d4:	77fb      	strb	r3, [r7, #31]
 80040d6:	e10f      	b.n	80042f8 <UART_SetConfig+0x348>
 80040d8:	2310      	movs	r3, #16
 80040da:	77fb      	strb	r3, [r7, #31]
 80040dc:	e10c      	b.n	80042f8 <UART_SetConfig+0x348>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a68      	ldr	r2, [pc, #416]	; (8004284 <UART_SetConfig+0x2d4>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d120      	bne.n	800412a <UART_SetConfig+0x17a>
 80040e8:	4b64      	ldr	r3, [pc, #400]	; (800427c <UART_SetConfig+0x2cc>)
 80040ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80040ee:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80040f2:	2b30      	cmp	r3, #48	; 0x30
 80040f4:	d013      	beq.n	800411e <UART_SetConfig+0x16e>
 80040f6:	2b30      	cmp	r3, #48	; 0x30
 80040f8:	d814      	bhi.n	8004124 <UART_SetConfig+0x174>
 80040fa:	2b20      	cmp	r3, #32
 80040fc:	d009      	beq.n	8004112 <UART_SetConfig+0x162>
 80040fe:	2b20      	cmp	r3, #32
 8004100:	d810      	bhi.n	8004124 <UART_SetConfig+0x174>
 8004102:	2b00      	cmp	r3, #0
 8004104:	d002      	beq.n	800410c <UART_SetConfig+0x15c>
 8004106:	2b10      	cmp	r3, #16
 8004108:	d006      	beq.n	8004118 <UART_SetConfig+0x168>
 800410a:	e00b      	b.n	8004124 <UART_SetConfig+0x174>
 800410c:	2300      	movs	r3, #0
 800410e:	77fb      	strb	r3, [r7, #31]
 8004110:	e0f2      	b.n	80042f8 <UART_SetConfig+0x348>
 8004112:	2302      	movs	r3, #2
 8004114:	77fb      	strb	r3, [r7, #31]
 8004116:	e0ef      	b.n	80042f8 <UART_SetConfig+0x348>
 8004118:	2304      	movs	r3, #4
 800411a:	77fb      	strb	r3, [r7, #31]
 800411c:	e0ec      	b.n	80042f8 <UART_SetConfig+0x348>
 800411e:	2308      	movs	r3, #8
 8004120:	77fb      	strb	r3, [r7, #31]
 8004122:	e0e9      	b.n	80042f8 <UART_SetConfig+0x348>
 8004124:	2310      	movs	r3, #16
 8004126:	77fb      	strb	r3, [r7, #31]
 8004128:	e0e6      	b.n	80042f8 <UART_SetConfig+0x348>
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	4a56      	ldr	r2, [pc, #344]	; (8004288 <UART_SetConfig+0x2d8>)
 8004130:	4293      	cmp	r3, r2
 8004132:	d120      	bne.n	8004176 <UART_SetConfig+0x1c6>
 8004134:	4b51      	ldr	r3, [pc, #324]	; (800427c <UART_SetConfig+0x2cc>)
 8004136:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800413a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800413e:	2bc0      	cmp	r3, #192	; 0xc0
 8004140:	d013      	beq.n	800416a <UART_SetConfig+0x1ba>
 8004142:	2bc0      	cmp	r3, #192	; 0xc0
 8004144:	d814      	bhi.n	8004170 <UART_SetConfig+0x1c0>
 8004146:	2b80      	cmp	r3, #128	; 0x80
 8004148:	d009      	beq.n	800415e <UART_SetConfig+0x1ae>
 800414a:	2b80      	cmp	r3, #128	; 0x80
 800414c:	d810      	bhi.n	8004170 <UART_SetConfig+0x1c0>
 800414e:	2b00      	cmp	r3, #0
 8004150:	d002      	beq.n	8004158 <UART_SetConfig+0x1a8>
 8004152:	2b40      	cmp	r3, #64	; 0x40
 8004154:	d006      	beq.n	8004164 <UART_SetConfig+0x1b4>
 8004156:	e00b      	b.n	8004170 <UART_SetConfig+0x1c0>
 8004158:	2300      	movs	r3, #0
 800415a:	77fb      	strb	r3, [r7, #31]
 800415c:	e0cc      	b.n	80042f8 <UART_SetConfig+0x348>
 800415e:	2302      	movs	r3, #2
 8004160:	77fb      	strb	r3, [r7, #31]
 8004162:	e0c9      	b.n	80042f8 <UART_SetConfig+0x348>
 8004164:	2304      	movs	r3, #4
 8004166:	77fb      	strb	r3, [r7, #31]
 8004168:	e0c6      	b.n	80042f8 <UART_SetConfig+0x348>
 800416a:	2308      	movs	r3, #8
 800416c:	77fb      	strb	r3, [r7, #31]
 800416e:	e0c3      	b.n	80042f8 <UART_SetConfig+0x348>
 8004170:	2310      	movs	r3, #16
 8004172:	77fb      	strb	r3, [r7, #31]
 8004174:	e0c0      	b.n	80042f8 <UART_SetConfig+0x348>
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	4a44      	ldr	r2, [pc, #272]	; (800428c <UART_SetConfig+0x2dc>)
 800417c:	4293      	cmp	r3, r2
 800417e:	d125      	bne.n	80041cc <UART_SetConfig+0x21c>
 8004180:	4b3e      	ldr	r3, [pc, #248]	; (800427c <UART_SetConfig+0x2cc>)
 8004182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004186:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800418a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800418e:	d017      	beq.n	80041c0 <UART_SetConfig+0x210>
 8004190:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004194:	d817      	bhi.n	80041c6 <UART_SetConfig+0x216>
 8004196:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800419a:	d00b      	beq.n	80041b4 <UART_SetConfig+0x204>
 800419c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80041a0:	d811      	bhi.n	80041c6 <UART_SetConfig+0x216>
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d003      	beq.n	80041ae <UART_SetConfig+0x1fe>
 80041a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80041aa:	d006      	beq.n	80041ba <UART_SetConfig+0x20a>
 80041ac:	e00b      	b.n	80041c6 <UART_SetConfig+0x216>
 80041ae:	2300      	movs	r3, #0
 80041b0:	77fb      	strb	r3, [r7, #31]
 80041b2:	e0a1      	b.n	80042f8 <UART_SetConfig+0x348>
 80041b4:	2302      	movs	r3, #2
 80041b6:	77fb      	strb	r3, [r7, #31]
 80041b8:	e09e      	b.n	80042f8 <UART_SetConfig+0x348>
 80041ba:	2304      	movs	r3, #4
 80041bc:	77fb      	strb	r3, [r7, #31]
 80041be:	e09b      	b.n	80042f8 <UART_SetConfig+0x348>
 80041c0:	2308      	movs	r3, #8
 80041c2:	77fb      	strb	r3, [r7, #31]
 80041c4:	e098      	b.n	80042f8 <UART_SetConfig+0x348>
 80041c6:	2310      	movs	r3, #16
 80041c8:	77fb      	strb	r3, [r7, #31]
 80041ca:	e095      	b.n	80042f8 <UART_SetConfig+0x348>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a2f      	ldr	r2, [pc, #188]	; (8004290 <UART_SetConfig+0x2e0>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d125      	bne.n	8004222 <UART_SetConfig+0x272>
 80041d6:	4b29      	ldr	r3, [pc, #164]	; (800427c <UART_SetConfig+0x2cc>)
 80041d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80041dc:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80041e0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041e4:	d017      	beq.n	8004216 <UART_SetConfig+0x266>
 80041e6:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80041ea:	d817      	bhi.n	800421c <UART_SetConfig+0x26c>
 80041ec:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041f0:	d00b      	beq.n	800420a <UART_SetConfig+0x25a>
 80041f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80041f6:	d811      	bhi.n	800421c <UART_SetConfig+0x26c>
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d003      	beq.n	8004204 <UART_SetConfig+0x254>
 80041fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004200:	d006      	beq.n	8004210 <UART_SetConfig+0x260>
 8004202:	e00b      	b.n	800421c <UART_SetConfig+0x26c>
 8004204:	2301      	movs	r3, #1
 8004206:	77fb      	strb	r3, [r7, #31]
 8004208:	e076      	b.n	80042f8 <UART_SetConfig+0x348>
 800420a:	2302      	movs	r3, #2
 800420c:	77fb      	strb	r3, [r7, #31]
 800420e:	e073      	b.n	80042f8 <UART_SetConfig+0x348>
 8004210:	2304      	movs	r3, #4
 8004212:	77fb      	strb	r3, [r7, #31]
 8004214:	e070      	b.n	80042f8 <UART_SetConfig+0x348>
 8004216:	2308      	movs	r3, #8
 8004218:	77fb      	strb	r3, [r7, #31]
 800421a:	e06d      	b.n	80042f8 <UART_SetConfig+0x348>
 800421c:	2310      	movs	r3, #16
 800421e:	77fb      	strb	r3, [r7, #31]
 8004220:	e06a      	b.n	80042f8 <UART_SetConfig+0x348>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a1b      	ldr	r2, [pc, #108]	; (8004294 <UART_SetConfig+0x2e4>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d138      	bne.n	800429e <UART_SetConfig+0x2ee>
 800422c:	4b13      	ldr	r3, [pc, #76]	; (800427c <UART_SetConfig+0x2cc>)
 800422e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004232:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8004236:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800423a:	d017      	beq.n	800426c <UART_SetConfig+0x2bc>
 800423c:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004240:	d82a      	bhi.n	8004298 <UART_SetConfig+0x2e8>
 8004242:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004246:	d00b      	beq.n	8004260 <UART_SetConfig+0x2b0>
 8004248:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800424c:	d824      	bhi.n	8004298 <UART_SetConfig+0x2e8>
 800424e:	2b00      	cmp	r3, #0
 8004250:	d003      	beq.n	800425a <UART_SetConfig+0x2aa>
 8004252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004256:	d006      	beq.n	8004266 <UART_SetConfig+0x2b6>
 8004258:	e01e      	b.n	8004298 <UART_SetConfig+0x2e8>
 800425a:	2300      	movs	r3, #0
 800425c:	77fb      	strb	r3, [r7, #31]
 800425e:	e04b      	b.n	80042f8 <UART_SetConfig+0x348>
 8004260:	2302      	movs	r3, #2
 8004262:	77fb      	strb	r3, [r7, #31]
 8004264:	e048      	b.n	80042f8 <UART_SetConfig+0x348>
 8004266:	2304      	movs	r3, #4
 8004268:	77fb      	strb	r3, [r7, #31]
 800426a:	e045      	b.n	80042f8 <UART_SetConfig+0x348>
 800426c:	2308      	movs	r3, #8
 800426e:	77fb      	strb	r3, [r7, #31]
 8004270:	e042      	b.n	80042f8 <UART_SetConfig+0x348>
 8004272:	bf00      	nop
 8004274:	efff69f3 	.word	0xefff69f3
 8004278:	40011000 	.word	0x40011000
 800427c:	40023800 	.word	0x40023800
 8004280:	40004400 	.word	0x40004400
 8004284:	40004800 	.word	0x40004800
 8004288:	40004c00 	.word	0x40004c00
 800428c:	40005000 	.word	0x40005000
 8004290:	40011400 	.word	0x40011400
 8004294:	40007800 	.word	0x40007800
 8004298:	2310      	movs	r3, #16
 800429a:	77fb      	strb	r3, [r7, #31]
 800429c:	e02c      	b.n	80042f8 <UART_SetConfig+0x348>
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	4a72      	ldr	r2, [pc, #456]	; (800446c <UART_SetConfig+0x4bc>)
 80042a4:	4293      	cmp	r3, r2
 80042a6:	d125      	bne.n	80042f4 <UART_SetConfig+0x344>
 80042a8:	4b71      	ldr	r3, [pc, #452]	; (8004470 <UART_SetConfig+0x4c0>)
 80042aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042ae:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80042b2:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80042b6:	d017      	beq.n	80042e8 <UART_SetConfig+0x338>
 80042b8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 80042bc:	d817      	bhi.n	80042ee <UART_SetConfig+0x33e>
 80042be:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042c2:	d00b      	beq.n	80042dc <UART_SetConfig+0x32c>
 80042c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80042c8:	d811      	bhi.n	80042ee <UART_SetConfig+0x33e>
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d003      	beq.n	80042d6 <UART_SetConfig+0x326>
 80042ce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80042d2:	d006      	beq.n	80042e2 <UART_SetConfig+0x332>
 80042d4:	e00b      	b.n	80042ee <UART_SetConfig+0x33e>
 80042d6:	2300      	movs	r3, #0
 80042d8:	77fb      	strb	r3, [r7, #31]
 80042da:	e00d      	b.n	80042f8 <UART_SetConfig+0x348>
 80042dc:	2302      	movs	r3, #2
 80042de:	77fb      	strb	r3, [r7, #31]
 80042e0:	e00a      	b.n	80042f8 <UART_SetConfig+0x348>
 80042e2:	2304      	movs	r3, #4
 80042e4:	77fb      	strb	r3, [r7, #31]
 80042e6:	e007      	b.n	80042f8 <UART_SetConfig+0x348>
 80042e8:	2308      	movs	r3, #8
 80042ea:	77fb      	strb	r3, [r7, #31]
 80042ec:	e004      	b.n	80042f8 <UART_SetConfig+0x348>
 80042ee:	2310      	movs	r3, #16
 80042f0:	77fb      	strb	r3, [r7, #31]
 80042f2:	e001      	b.n	80042f8 <UART_SetConfig+0x348>
 80042f4:	2310      	movs	r3, #16
 80042f6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	69db      	ldr	r3, [r3, #28]
 80042fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004300:	d15b      	bne.n	80043ba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8004302:	7ffb      	ldrb	r3, [r7, #31]
 8004304:	2b08      	cmp	r3, #8
 8004306:	d828      	bhi.n	800435a <UART_SetConfig+0x3aa>
 8004308:	a201      	add	r2, pc, #4	; (adr r2, 8004310 <UART_SetConfig+0x360>)
 800430a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800430e:	bf00      	nop
 8004310:	08004335 	.word	0x08004335
 8004314:	0800433d 	.word	0x0800433d
 8004318:	08004345 	.word	0x08004345
 800431c:	0800435b 	.word	0x0800435b
 8004320:	0800434b 	.word	0x0800434b
 8004324:	0800435b 	.word	0x0800435b
 8004328:	0800435b 	.word	0x0800435b
 800432c:	0800435b 	.word	0x0800435b
 8004330:	08004353 	.word	0x08004353
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004334:	f7fe fb32 	bl	800299c <HAL_RCC_GetPCLK1Freq>
 8004338:	61b8      	str	r0, [r7, #24]
        break;
 800433a:	e013      	b.n	8004364 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800433c:	f7fe fb42 	bl	80029c4 <HAL_RCC_GetPCLK2Freq>
 8004340:	61b8      	str	r0, [r7, #24]
        break;
 8004342:	e00f      	b.n	8004364 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004344:	4b4b      	ldr	r3, [pc, #300]	; (8004474 <UART_SetConfig+0x4c4>)
 8004346:	61bb      	str	r3, [r7, #24]
        break;
 8004348:	e00c      	b.n	8004364 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800434a:	f7fe fa17 	bl	800277c <HAL_RCC_GetSysClockFreq>
 800434e:	61b8      	str	r0, [r7, #24]
        break;
 8004350:	e008      	b.n	8004364 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004352:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004356:	61bb      	str	r3, [r7, #24]
        break;
 8004358:	e004      	b.n	8004364 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800435a:	2300      	movs	r3, #0
 800435c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 800435e:	2301      	movs	r3, #1
 8004360:	77bb      	strb	r3, [r7, #30]
        break;
 8004362:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004364:	69bb      	ldr	r3, [r7, #24]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d074      	beq.n	8004454 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800436a:	69bb      	ldr	r3, [r7, #24]
 800436c:	005a      	lsls	r2, r3, #1
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	085b      	lsrs	r3, r3, #1
 8004374:	441a      	add	r2, r3
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	685b      	ldr	r3, [r3, #4]
 800437a:	fbb2 f3f3 	udiv	r3, r2, r3
 800437e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004380:	693b      	ldr	r3, [r7, #16]
 8004382:	2b0f      	cmp	r3, #15
 8004384:	d916      	bls.n	80043b4 <UART_SetConfig+0x404>
 8004386:	693b      	ldr	r3, [r7, #16]
 8004388:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800438c:	d212      	bcs.n	80043b4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800438e:	693b      	ldr	r3, [r7, #16]
 8004390:	b29b      	uxth	r3, r3
 8004392:	f023 030f 	bic.w	r3, r3, #15
 8004396:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004398:	693b      	ldr	r3, [r7, #16]
 800439a:	085b      	lsrs	r3, r3, #1
 800439c:	b29b      	uxth	r3, r3
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	b29a      	uxth	r2, r3
 80043a4:	89fb      	ldrh	r3, [r7, #14]
 80043a6:	4313      	orrs	r3, r2
 80043a8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	89fa      	ldrh	r2, [r7, #14]
 80043b0:	60da      	str	r2, [r3, #12]
 80043b2:	e04f      	b.n	8004454 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 80043b4:	2301      	movs	r3, #1
 80043b6:	77bb      	strb	r3, [r7, #30]
 80043b8:	e04c      	b.n	8004454 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 80043ba:	7ffb      	ldrb	r3, [r7, #31]
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d828      	bhi.n	8004412 <UART_SetConfig+0x462>
 80043c0:	a201      	add	r2, pc, #4	; (adr r2, 80043c8 <UART_SetConfig+0x418>)
 80043c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043c6:	bf00      	nop
 80043c8:	080043ed 	.word	0x080043ed
 80043cc:	080043f5 	.word	0x080043f5
 80043d0:	080043fd 	.word	0x080043fd
 80043d4:	08004413 	.word	0x08004413
 80043d8:	08004403 	.word	0x08004403
 80043dc:	08004413 	.word	0x08004413
 80043e0:	08004413 	.word	0x08004413
 80043e4:	08004413 	.word	0x08004413
 80043e8:	0800440b 	.word	0x0800440b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043ec:	f7fe fad6 	bl	800299c <HAL_RCC_GetPCLK1Freq>
 80043f0:	61b8      	str	r0, [r7, #24]
        break;
 80043f2:	e013      	b.n	800441c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043f4:	f7fe fae6 	bl	80029c4 <HAL_RCC_GetPCLK2Freq>
 80043f8:	61b8      	str	r0, [r7, #24]
        break;
 80043fa:	e00f      	b.n	800441c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043fc:	4b1d      	ldr	r3, [pc, #116]	; (8004474 <UART_SetConfig+0x4c4>)
 80043fe:	61bb      	str	r3, [r7, #24]
        break;
 8004400:	e00c      	b.n	800441c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004402:	f7fe f9bb 	bl	800277c <HAL_RCC_GetSysClockFreq>
 8004406:	61b8      	str	r0, [r7, #24]
        break;
 8004408:	e008      	b.n	800441c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800440a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800440e:	61bb      	str	r3, [r7, #24]
        break;
 8004410:	e004      	b.n	800441c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8004412:	2300      	movs	r3, #0
 8004414:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	77bb      	strb	r3, [r7, #30]
        break;
 800441a:	bf00      	nop
    }

    if (pclk != 0U)
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	2b00      	cmp	r3, #0
 8004420:	d018      	beq.n	8004454 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	085a      	lsrs	r2, r3, #1
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	441a      	add	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	fbb2 f3f3 	udiv	r3, r2, r3
 8004434:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	2b0f      	cmp	r3, #15
 800443a:	d909      	bls.n	8004450 <UART_SetConfig+0x4a0>
 800443c:	693b      	ldr	r3, [r7, #16]
 800443e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004442:	d205      	bcs.n	8004450 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004444:	693b      	ldr	r3, [r7, #16]
 8004446:	b29a      	uxth	r2, r3
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	60da      	str	r2, [r3, #12]
 800444e:	e001      	b.n	8004454 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004450:	2301      	movs	r3, #1
 8004452:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8004460:	7fbb      	ldrb	r3, [r7, #30]
}
 8004462:	4618      	mov	r0, r3
 8004464:	3720      	adds	r7, #32
 8004466:	46bd      	mov	sp, r7
 8004468:	bd80      	pop	{r7, pc}
 800446a:	bf00      	nop
 800446c:	40007c00 	.word	0x40007c00
 8004470:	40023800 	.word	0x40023800
 8004474:	00f42400 	.word	0x00f42400

08004478 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004478:	b480      	push	{r7}
 800447a:	b083      	sub	sp, #12
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004484:	f003 0301 	and.w	r3, r3, #1
 8004488:	2b00      	cmp	r3, #0
 800448a:	d00a      	beq.n	80044a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	685b      	ldr	r3, [r3, #4]
 8004492:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	430a      	orrs	r2, r1
 80044a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044a6:	f003 0302 	and.w	r3, r3, #2
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d00a      	beq.n	80044c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	430a      	orrs	r2, r1
 80044c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044c8:	f003 0304 	and.w	r3, r3, #4
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d00a      	beq.n	80044e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	685b      	ldr	r3, [r3, #4]
 80044d6:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	430a      	orrs	r2, r1
 80044e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044ea:	f003 0308 	and.w	r3, r3, #8
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00a      	beq.n	8004508 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	430a      	orrs	r2, r1
 8004506:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800450c:	f003 0310 	and.w	r3, r3, #16
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00a      	beq.n	800452a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	689b      	ldr	r3, [r3, #8]
 800451a:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	430a      	orrs	r2, r1
 8004528:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800452e:	f003 0320 	and.w	r3, r3, #32
 8004532:	2b00      	cmp	r3, #0
 8004534:	d00a      	beq.n	800454c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	430a      	orrs	r2, r1
 800454a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004550:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004554:	2b00      	cmp	r3, #0
 8004556:	d01a      	beq.n	800458e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	430a      	orrs	r2, r1
 800456c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004572:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004576:	d10a      	bne.n	800458e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	430a      	orrs	r2, r1
 800458c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004596:	2b00      	cmp	r3, #0
 8004598:	d00a      	beq.n	80045b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	685b      	ldr	r3, [r3, #4]
 80045a0:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	430a      	orrs	r2, r1
 80045ae:	605a      	str	r2, [r3, #4]
  }
}
 80045b0:	bf00      	nop
 80045b2:	370c      	adds	r7, #12
 80045b4:	46bd      	mov	sp, r7
 80045b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ba:	4770      	bx	lr

080045bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80045bc:	b580      	push	{r7, lr}
 80045be:	b086      	sub	sp, #24
 80045c0:	af02      	add	r7, sp, #8
 80045c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	2200      	movs	r2, #0
 80045c8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80045cc:	f7fc fe66 	bl	800129c <HAL_GetTick>
 80045d0:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0308 	and.w	r3, r3, #8
 80045dc:	2b08      	cmp	r3, #8
 80045de:	d10e      	bne.n	80045fe <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80045e0:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80045e4:	9300      	str	r3, [sp, #0]
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80045ee:	6878      	ldr	r0, [r7, #4]
 80045f0:	f000 f831 	bl	8004656 <UART_WaitOnFlagUntilTimeout>
 80045f4:	4603      	mov	r3, r0
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d001      	beq.n	80045fe <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80045fa:	2303      	movs	r3, #3
 80045fc:	e027      	b.n	800464e <UART_CheckIdleState+0x92>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	f003 0304 	and.w	r3, r3, #4
 8004608:	2b04      	cmp	r3, #4
 800460a:	d10e      	bne.n	800462a <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800460c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004610:	9300      	str	r3, [sp, #0]
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	2200      	movs	r2, #0
 8004616:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800461a:	6878      	ldr	r0, [r7, #4]
 800461c:	f000 f81b 	bl	8004656 <UART_WaitOnFlagUntilTimeout>
 8004620:	4603      	mov	r3, r0
 8004622:	2b00      	cmp	r3, #0
 8004624:	d001      	beq.n	800462a <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004626:	2303      	movs	r3, #3
 8004628:	e011      	b.n	800464e <UART_CheckIdleState+0x92>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	2220      	movs	r2, #32
 800462e:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	2220      	movs	r2, #32
 8004634:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	2200      	movs	r2, #0
 800463c:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	2200      	movs	r2, #0
 8004642:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 800464c:	2300      	movs	r3, #0
}
 800464e:	4618      	mov	r0, r3
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b09c      	sub	sp, #112	; 0x70
 800465a:	af00      	add	r7, sp, #0
 800465c:	60f8      	str	r0, [r7, #12]
 800465e:	60b9      	str	r1, [r7, #8]
 8004660:	603b      	str	r3, [r7, #0]
 8004662:	4613      	mov	r3, r2
 8004664:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004666:	e0a7      	b.n	80047b8 <UART_WaitOnFlagUntilTimeout+0x162>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004668:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800466a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800466e:	f000 80a3 	beq.w	80047b8 <UART_WaitOnFlagUntilTimeout+0x162>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004672:	f7fc fe13 	bl	800129c <HAL_GetTick>
 8004676:	4602      	mov	r2, r0
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	1ad3      	subs	r3, r2, r3
 800467c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800467e:	429a      	cmp	r2, r3
 8004680:	d302      	bcc.n	8004688 <UART_WaitOnFlagUntilTimeout+0x32>
 8004682:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004684:	2b00      	cmp	r3, #0
 8004686:	d13f      	bne.n	8004708 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800468e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004690:	e853 3f00 	ldrex	r3, [r3]
 8004694:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004698:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800469c:	667b      	str	r3, [r7, #100]	; 0x64
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	461a      	mov	r2, r3
 80046a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80046a6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80046a8:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046aa:	6db9      	ldr	r1, [r7, #88]	; 0x58
 80046ac:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 80046ae:	e841 2300 	strex	r3, r2, [r1]
 80046b2:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 80046b4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d1e6      	bne.n	8004688 <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	3308      	adds	r3, #8
 80046c0:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80046c4:	e853 3f00 	ldrex	r3, [r3]
 80046c8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80046ca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046cc:	f023 0301 	bic.w	r3, r3, #1
 80046d0:	663b      	str	r3, [r7, #96]	; 0x60
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	3308      	adds	r3, #8
 80046d8:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80046da:	64ba      	str	r2, [r7, #72]	; 0x48
 80046dc:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046de:	6c79      	ldr	r1, [r7, #68]	; 0x44
 80046e0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80046e2:	e841 2300 	strex	r3, r2, [r1]
 80046e6:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 80046e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d1e5      	bne.n	80046ba <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2220      	movs	r2, #32
 80046f2:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->RxState = HAL_UART_STATE_READY;
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

        return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e068      	b.n	80047da <UART_WaitOnFlagUntilTimeout+0x184>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b00      	cmp	r3, #0
 8004714:	d050      	beq.n	80047b8 <UART_WaitOnFlagUntilTimeout+0x162>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	69db      	ldr	r3, [r3, #28]
 800471c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004720:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004724:	d148      	bne.n	80047b8 <UART_WaitOnFlagUntilTimeout+0x162>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800472e:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004736:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004738:	e853 3f00 	ldrex	r3, [r3]
 800473c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800473e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004740:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004744:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800474e:	637b      	str	r3, [r7, #52]	; 0x34
 8004750:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004752:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004754:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004756:	e841 2300 	strex	r3, r2, [r1]
 800475a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800475c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1e6      	bne.n	8004730 <UART_WaitOnFlagUntilTimeout+0xda>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	3308      	adds	r3, #8
 8004768:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476a:	697b      	ldr	r3, [r7, #20]
 800476c:	e853 3f00 	ldrex	r3, [r3]
 8004770:	613b      	str	r3, [r7, #16]
   return(result);
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	f023 0301 	bic.w	r3, r3, #1
 8004778:	66bb      	str	r3, [r7, #104]	; 0x68
 800477a:	68fb      	ldr	r3, [r7, #12]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	3308      	adds	r3, #8
 8004780:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8004782:	623a      	str	r2, [r7, #32]
 8004784:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004786:	69f9      	ldr	r1, [r7, #28]
 8004788:	6a3a      	ldr	r2, [r7, #32]
 800478a:	e841 2300 	strex	r3, r2, [r1]
 800478e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1e5      	bne.n	8004762 <UART_WaitOnFlagUntilTimeout+0x10c>

          huart->gState = HAL_UART_STATE_READY;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2220      	movs	r2, #32
 800479a:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->RxState = HAL_UART_STATE_READY;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2220      	movs	r2, #32
 80047a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2220      	movs	r2, #32
 80047a8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 80047b4:	2303      	movs	r3, #3
 80047b6:	e010      	b.n	80047da <UART_WaitOnFlagUntilTimeout+0x184>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	69da      	ldr	r2, [r3, #28]
 80047be:	68bb      	ldr	r3, [r7, #8]
 80047c0:	4013      	ands	r3, r2
 80047c2:	68ba      	ldr	r2, [r7, #8]
 80047c4:	429a      	cmp	r2, r3
 80047c6:	bf0c      	ite	eq
 80047c8:	2301      	moveq	r3, #1
 80047ca:	2300      	movne	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	461a      	mov	r2, r3
 80047d0:	79fb      	ldrb	r3, [r7, #7]
 80047d2:	429a      	cmp	r2, r3
 80047d4:	f43f af48 	beq.w	8004668 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047d8:	2300      	movs	r3, #0
}
 80047da:	4618      	mov	r0, r3
 80047dc:	3770      	adds	r7, #112	; 0x70
 80047de:	46bd      	mov	sp, r7
 80047e0:	bd80      	pop	{r7, pc}
	...

080047e4 <__errno>:
 80047e4:	4b01      	ldr	r3, [pc, #4]	; (80047ec <__errno+0x8>)
 80047e6:	6818      	ldr	r0, [r3, #0]
 80047e8:	4770      	bx	lr
 80047ea:	bf00      	nop
 80047ec:	2000000c 	.word	0x2000000c

080047f0 <__libc_init_array>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	4d0d      	ldr	r5, [pc, #52]	; (8004828 <__libc_init_array+0x38>)
 80047f4:	4c0d      	ldr	r4, [pc, #52]	; (800482c <__libc_init_array+0x3c>)
 80047f6:	1b64      	subs	r4, r4, r5
 80047f8:	10a4      	asrs	r4, r4, #2
 80047fa:	2600      	movs	r6, #0
 80047fc:	42a6      	cmp	r6, r4
 80047fe:	d109      	bne.n	8004814 <__libc_init_array+0x24>
 8004800:	4d0b      	ldr	r5, [pc, #44]	; (8004830 <__libc_init_array+0x40>)
 8004802:	4c0c      	ldr	r4, [pc, #48]	; (8004834 <__libc_init_array+0x44>)
 8004804:	f002 fe5c 	bl	80074c0 <_init>
 8004808:	1b64      	subs	r4, r4, r5
 800480a:	10a4      	asrs	r4, r4, #2
 800480c:	2600      	movs	r6, #0
 800480e:	42a6      	cmp	r6, r4
 8004810:	d105      	bne.n	800481e <__libc_init_array+0x2e>
 8004812:	bd70      	pop	{r4, r5, r6, pc}
 8004814:	f855 3b04 	ldr.w	r3, [r5], #4
 8004818:	4798      	blx	r3
 800481a:	3601      	adds	r6, #1
 800481c:	e7ee      	b.n	80047fc <__libc_init_array+0xc>
 800481e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004822:	4798      	blx	r3
 8004824:	3601      	adds	r6, #1
 8004826:	e7f2      	b.n	800480e <__libc_init_array+0x1e>
 8004828:	080078dc 	.word	0x080078dc
 800482c:	080078dc 	.word	0x080078dc
 8004830:	080078dc 	.word	0x080078dc
 8004834:	080078e0 	.word	0x080078e0

08004838 <memset>:
 8004838:	4402      	add	r2, r0
 800483a:	4603      	mov	r3, r0
 800483c:	4293      	cmp	r3, r2
 800483e:	d100      	bne.n	8004842 <memset+0xa>
 8004840:	4770      	bx	lr
 8004842:	f803 1b01 	strb.w	r1, [r3], #1
 8004846:	e7f9      	b.n	800483c <memset+0x4>

08004848 <__cvt>:
 8004848:	b5f0      	push	{r4, r5, r6, r7, lr}
 800484a:	ed2d 8b02 	vpush	{d8}
 800484e:	eeb0 8b40 	vmov.f64	d8, d0
 8004852:	b085      	sub	sp, #20
 8004854:	4617      	mov	r7, r2
 8004856:	9d0d      	ldr	r5, [sp, #52]	; 0x34
 8004858:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800485a:	ee18 2a90 	vmov	r2, s17
 800485e:	f025 0520 	bic.w	r5, r5, #32
 8004862:	2a00      	cmp	r2, #0
 8004864:	bfb6      	itet	lt
 8004866:	222d      	movlt	r2, #45	; 0x2d
 8004868:	2200      	movge	r2, #0
 800486a:	eeb1 8b40 	vneglt.f64	d8, d0
 800486e:	2d46      	cmp	r5, #70	; 0x46
 8004870:	460c      	mov	r4, r1
 8004872:	701a      	strb	r2, [r3, #0]
 8004874:	d004      	beq.n	8004880 <__cvt+0x38>
 8004876:	2d45      	cmp	r5, #69	; 0x45
 8004878:	d100      	bne.n	800487c <__cvt+0x34>
 800487a:	3401      	adds	r4, #1
 800487c:	2102      	movs	r1, #2
 800487e:	e000      	b.n	8004882 <__cvt+0x3a>
 8004880:	2103      	movs	r1, #3
 8004882:	ab03      	add	r3, sp, #12
 8004884:	9301      	str	r3, [sp, #4]
 8004886:	ab02      	add	r3, sp, #8
 8004888:	9300      	str	r3, [sp, #0]
 800488a:	4622      	mov	r2, r4
 800488c:	4633      	mov	r3, r6
 800488e:	eeb0 0b48 	vmov.f64	d0, d8
 8004892:	f000 fcc9 	bl	8005228 <_dtoa_r>
 8004896:	2d47      	cmp	r5, #71	; 0x47
 8004898:	d101      	bne.n	800489e <__cvt+0x56>
 800489a:	07fb      	lsls	r3, r7, #31
 800489c:	d51a      	bpl.n	80048d4 <__cvt+0x8c>
 800489e:	2d46      	cmp	r5, #70	; 0x46
 80048a0:	eb00 0204 	add.w	r2, r0, r4
 80048a4:	d10c      	bne.n	80048c0 <__cvt+0x78>
 80048a6:	7803      	ldrb	r3, [r0, #0]
 80048a8:	2b30      	cmp	r3, #48	; 0x30
 80048aa:	d107      	bne.n	80048bc <__cvt+0x74>
 80048ac:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80048b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048b4:	bf1c      	itt	ne
 80048b6:	f1c4 0401 	rsbne	r4, r4, #1
 80048ba:	6034      	strne	r4, [r6, #0]
 80048bc:	6833      	ldr	r3, [r6, #0]
 80048be:	441a      	add	r2, r3
 80048c0:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80048c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80048c8:	bf08      	it	eq
 80048ca:	9203      	streq	r2, [sp, #12]
 80048cc:	2130      	movs	r1, #48	; 0x30
 80048ce:	9b03      	ldr	r3, [sp, #12]
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d307      	bcc.n	80048e4 <__cvt+0x9c>
 80048d4:	9b03      	ldr	r3, [sp, #12]
 80048d6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80048d8:	1a1b      	subs	r3, r3, r0
 80048da:	6013      	str	r3, [r2, #0]
 80048dc:	b005      	add	sp, #20
 80048de:	ecbd 8b02 	vpop	{d8}
 80048e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048e4:	1c5c      	adds	r4, r3, #1
 80048e6:	9403      	str	r4, [sp, #12]
 80048e8:	7019      	strb	r1, [r3, #0]
 80048ea:	e7f0      	b.n	80048ce <__cvt+0x86>

080048ec <__exponent>:
 80048ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048ee:	4603      	mov	r3, r0
 80048f0:	2900      	cmp	r1, #0
 80048f2:	bfb8      	it	lt
 80048f4:	4249      	neglt	r1, r1
 80048f6:	f803 2b02 	strb.w	r2, [r3], #2
 80048fa:	bfb4      	ite	lt
 80048fc:	222d      	movlt	r2, #45	; 0x2d
 80048fe:	222b      	movge	r2, #43	; 0x2b
 8004900:	2909      	cmp	r1, #9
 8004902:	7042      	strb	r2, [r0, #1]
 8004904:	dd2a      	ble.n	800495c <__exponent+0x70>
 8004906:	f10d 0407 	add.w	r4, sp, #7
 800490a:	46a4      	mov	ip, r4
 800490c:	270a      	movs	r7, #10
 800490e:	46a6      	mov	lr, r4
 8004910:	460a      	mov	r2, r1
 8004912:	fb91 f6f7 	sdiv	r6, r1, r7
 8004916:	fb07 1516 	mls	r5, r7, r6, r1
 800491a:	3530      	adds	r5, #48	; 0x30
 800491c:	2a63      	cmp	r2, #99	; 0x63
 800491e:	f104 34ff 	add.w	r4, r4, #4294967295
 8004922:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8004926:	4631      	mov	r1, r6
 8004928:	dcf1      	bgt.n	800490e <__exponent+0x22>
 800492a:	3130      	adds	r1, #48	; 0x30
 800492c:	f1ae 0502 	sub.w	r5, lr, #2
 8004930:	f804 1c01 	strb.w	r1, [r4, #-1]
 8004934:	1c44      	adds	r4, r0, #1
 8004936:	4629      	mov	r1, r5
 8004938:	4561      	cmp	r1, ip
 800493a:	d30a      	bcc.n	8004952 <__exponent+0x66>
 800493c:	f10d 0209 	add.w	r2, sp, #9
 8004940:	eba2 020e 	sub.w	r2, r2, lr
 8004944:	4565      	cmp	r5, ip
 8004946:	bf88      	it	hi
 8004948:	2200      	movhi	r2, #0
 800494a:	4413      	add	r3, r2
 800494c:	1a18      	subs	r0, r3, r0
 800494e:	b003      	add	sp, #12
 8004950:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004952:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004956:	f804 2f01 	strb.w	r2, [r4, #1]!
 800495a:	e7ed      	b.n	8004938 <__exponent+0x4c>
 800495c:	2330      	movs	r3, #48	; 0x30
 800495e:	3130      	adds	r1, #48	; 0x30
 8004960:	7083      	strb	r3, [r0, #2]
 8004962:	70c1      	strb	r1, [r0, #3]
 8004964:	1d03      	adds	r3, r0, #4
 8004966:	e7f1      	b.n	800494c <__exponent+0x60>

08004968 <_printf_float>:
 8004968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800496c:	b08b      	sub	sp, #44	; 0x2c
 800496e:	460c      	mov	r4, r1
 8004970:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
 8004974:	4616      	mov	r6, r2
 8004976:	461f      	mov	r7, r3
 8004978:	4605      	mov	r5, r0
 800497a:	f001 f9c3 	bl	8005d04 <_localeconv_r>
 800497e:	f8d0 b000 	ldr.w	fp, [r0]
 8004982:	4658      	mov	r0, fp
 8004984:	f7fb fc5c 	bl	8000240 <strlen>
 8004988:	2300      	movs	r3, #0
 800498a:	9308      	str	r3, [sp, #32]
 800498c:	f8d8 3000 	ldr.w	r3, [r8]
 8004990:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004994:	6822      	ldr	r2, [r4, #0]
 8004996:	3307      	adds	r3, #7
 8004998:	f023 0307 	bic.w	r3, r3, #7
 800499c:	f103 0108 	add.w	r1, r3, #8
 80049a0:	f8c8 1000 	str.w	r1, [r8]
 80049a4:	4682      	mov	sl, r0
 80049a6:	e9d3 0100 	ldrd	r0, r1, [r3]
 80049aa:	e9c4 0112 	strd	r0, r1, [r4, #72]	; 0x48
 80049ae:	ed9f 7b98 	vldr	d7, [pc, #608]	; 8004c10 <_printf_float+0x2a8>
 80049b2:	ed94 0b12 	vldr	d0, [r4, #72]	; 0x48
 80049b6:	eeb0 6bc0 	vabs.f64	d6, d0
 80049ba:	eeb4 6b47 	vcmp.f64	d6, d7
 80049be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049c2:	dd24      	ble.n	8004a0e <_printf_float+0xa6>
 80049c4:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80049c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80049cc:	d502      	bpl.n	80049d4 <_printf_float+0x6c>
 80049ce:	232d      	movs	r3, #45	; 0x2d
 80049d0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049d4:	4b90      	ldr	r3, [pc, #576]	; (8004c18 <_printf_float+0x2b0>)
 80049d6:	4891      	ldr	r0, [pc, #580]	; (8004c1c <_printf_float+0x2b4>)
 80049d8:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80049dc:	bf94      	ite	ls
 80049de:	4698      	movls	r8, r3
 80049e0:	4680      	movhi	r8, r0
 80049e2:	2303      	movs	r3, #3
 80049e4:	6123      	str	r3, [r4, #16]
 80049e6:	f022 0204 	bic.w	r2, r2, #4
 80049ea:	2300      	movs	r3, #0
 80049ec:	6022      	str	r2, [r4, #0]
 80049ee:	9304      	str	r3, [sp, #16]
 80049f0:	9700      	str	r7, [sp, #0]
 80049f2:	4633      	mov	r3, r6
 80049f4:	aa09      	add	r2, sp, #36	; 0x24
 80049f6:	4621      	mov	r1, r4
 80049f8:	4628      	mov	r0, r5
 80049fa:	f000 f9d3 	bl	8004da4 <_printf_common>
 80049fe:	3001      	adds	r0, #1
 8004a00:	f040 808a 	bne.w	8004b18 <_printf_float+0x1b0>
 8004a04:	f04f 30ff 	mov.w	r0, #4294967295
 8004a08:	b00b      	add	sp, #44	; 0x2c
 8004a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004a0e:	eeb4 0b40 	vcmp.f64	d0, d0
 8004a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a16:	d709      	bvc.n	8004a2c <_printf_float+0xc4>
 8004a18:	ee10 3a90 	vmov	r3, s1
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	bfbc      	itt	lt
 8004a20:	232d      	movlt	r3, #45	; 0x2d
 8004a22:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004a26:	487e      	ldr	r0, [pc, #504]	; (8004c20 <_printf_float+0x2b8>)
 8004a28:	4b7e      	ldr	r3, [pc, #504]	; (8004c24 <_printf_float+0x2bc>)
 8004a2a:	e7d5      	b.n	80049d8 <_printf_float+0x70>
 8004a2c:	6863      	ldr	r3, [r4, #4]
 8004a2e:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004a32:	9104      	str	r1, [sp, #16]
 8004a34:	1c59      	adds	r1, r3, #1
 8004a36:	d13c      	bne.n	8004ab2 <_printf_float+0x14a>
 8004a38:	2306      	movs	r3, #6
 8004a3a:	6063      	str	r3, [r4, #4]
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	9303      	str	r3, [sp, #12]
 8004a40:	ab08      	add	r3, sp, #32
 8004a42:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004a46:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004a4a:	ab07      	add	r3, sp, #28
 8004a4c:	6861      	ldr	r1, [r4, #4]
 8004a4e:	9300      	str	r3, [sp, #0]
 8004a50:	6022      	str	r2, [r4, #0]
 8004a52:	f10d 031b 	add.w	r3, sp, #27
 8004a56:	4628      	mov	r0, r5
 8004a58:	f7ff fef6 	bl	8004848 <__cvt>
 8004a5c:	9b04      	ldr	r3, [sp, #16]
 8004a5e:	9907      	ldr	r1, [sp, #28]
 8004a60:	2b47      	cmp	r3, #71	; 0x47
 8004a62:	4680      	mov	r8, r0
 8004a64:	d108      	bne.n	8004a78 <_printf_float+0x110>
 8004a66:	1cc8      	adds	r0, r1, #3
 8004a68:	db02      	blt.n	8004a70 <_printf_float+0x108>
 8004a6a:	6863      	ldr	r3, [r4, #4]
 8004a6c:	4299      	cmp	r1, r3
 8004a6e:	dd41      	ble.n	8004af4 <_printf_float+0x18c>
 8004a70:	f1a9 0902 	sub.w	r9, r9, #2
 8004a74:	fa5f f989 	uxtb.w	r9, r9
 8004a78:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004a7c:	d820      	bhi.n	8004ac0 <_printf_float+0x158>
 8004a7e:	3901      	subs	r1, #1
 8004a80:	464a      	mov	r2, r9
 8004a82:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004a86:	9107      	str	r1, [sp, #28]
 8004a88:	f7ff ff30 	bl	80048ec <__exponent>
 8004a8c:	9a08      	ldr	r2, [sp, #32]
 8004a8e:	9004      	str	r0, [sp, #16]
 8004a90:	1813      	adds	r3, r2, r0
 8004a92:	2a01      	cmp	r2, #1
 8004a94:	6123      	str	r3, [r4, #16]
 8004a96:	dc02      	bgt.n	8004a9e <_printf_float+0x136>
 8004a98:	6822      	ldr	r2, [r4, #0]
 8004a9a:	07d2      	lsls	r2, r2, #31
 8004a9c:	d501      	bpl.n	8004aa2 <_printf_float+0x13a>
 8004a9e:	3301      	adds	r3, #1
 8004aa0:	6123      	str	r3, [r4, #16]
 8004aa2:	f89d 301b 	ldrb.w	r3, [sp, #27]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d0a2      	beq.n	80049f0 <_printf_float+0x88>
 8004aaa:	232d      	movs	r3, #45	; 0x2d
 8004aac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab0:	e79e      	b.n	80049f0 <_printf_float+0x88>
 8004ab2:	9904      	ldr	r1, [sp, #16]
 8004ab4:	2947      	cmp	r1, #71	; 0x47
 8004ab6:	d1c1      	bne.n	8004a3c <_printf_float+0xd4>
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d1bf      	bne.n	8004a3c <_printf_float+0xd4>
 8004abc:	2301      	movs	r3, #1
 8004abe:	e7bc      	b.n	8004a3a <_printf_float+0xd2>
 8004ac0:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8004ac4:	d118      	bne.n	8004af8 <_printf_float+0x190>
 8004ac6:	2900      	cmp	r1, #0
 8004ac8:	6863      	ldr	r3, [r4, #4]
 8004aca:	dd0b      	ble.n	8004ae4 <_printf_float+0x17c>
 8004acc:	6121      	str	r1, [r4, #16]
 8004ace:	b913      	cbnz	r3, 8004ad6 <_printf_float+0x16e>
 8004ad0:	6822      	ldr	r2, [r4, #0]
 8004ad2:	07d0      	lsls	r0, r2, #31
 8004ad4:	d502      	bpl.n	8004adc <_printf_float+0x174>
 8004ad6:	3301      	adds	r3, #1
 8004ad8:	440b      	add	r3, r1
 8004ada:	6123      	str	r3, [r4, #16]
 8004adc:	2300      	movs	r3, #0
 8004ade:	65a1      	str	r1, [r4, #88]	; 0x58
 8004ae0:	9304      	str	r3, [sp, #16]
 8004ae2:	e7de      	b.n	8004aa2 <_printf_float+0x13a>
 8004ae4:	b913      	cbnz	r3, 8004aec <_printf_float+0x184>
 8004ae6:	6822      	ldr	r2, [r4, #0]
 8004ae8:	07d2      	lsls	r2, r2, #31
 8004aea:	d501      	bpl.n	8004af0 <_printf_float+0x188>
 8004aec:	3302      	adds	r3, #2
 8004aee:	e7f4      	b.n	8004ada <_printf_float+0x172>
 8004af0:	2301      	movs	r3, #1
 8004af2:	e7f2      	b.n	8004ada <_printf_float+0x172>
 8004af4:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004af8:	9b08      	ldr	r3, [sp, #32]
 8004afa:	4299      	cmp	r1, r3
 8004afc:	db05      	blt.n	8004b0a <_printf_float+0x1a2>
 8004afe:	6823      	ldr	r3, [r4, #0]
 8004b00:	6121      	str	r1, [r4, #16]
 8004b02:	07d8      	lsls	r0, r3, #31
 8004b04:	d5ea      	bpl.n	8004adc <_printf_float+0x174>
 8004b06:	1c4b      	adds	r3, r1, #1
 8004b08:	e7e7      	b.n	8004ada <_printf_float+0x172>
 8004b0a:	2900      	cmp	r1, #0
 8004b0c:	bfd4      	ite	le
 8004b0e:	f1c1 0202 	rsble	r2, r1, #2
 8004b12:	2201      	movgt	r2, #1
 8004b14:	4413      	add	r3, r2
 8004b16:	e7e0      	b.n	8004ada <_printf_float+0x172>
 8004b18:	6823      	ldr	r3, [r4, #0]
 8004b1a:	055a      	lsls	r2, r3, #21
 8004b1c:	d407      	bmi.n	8004b2e <_printf_float+0x1c6>
 8004b1e:	6923      	ldr	r3, [r4, #16]
 8004b20:	4642      	mov	r2, r8
 8004b22:	4631      	mov	r1, r6
 8004b24:	4628      	mov	r0, r5
 8004b26:	47b8      	blx	r7
 8004b28:	3001      	adds	r0, #1
 8004b2a:	d12a      	bne.n	8004b82 <_printf_float+0x21a>
 8004b2c:	e76a      	b.n	8004a04 <_printf_float+0x9c>
 8004b2e:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8004b32:	f240 80e2 	bls.w	8004cfa <_printf_float+0x392>
 8004b36:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004b3a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b42:	d133      	bne.n	8004bac <_printf_float+0x244>
 8004b44:	4a38      	ldr	r2, [pc, #224]	; (8004c28 <_printf_float+0x2c0>)
 8004b46:	2301      	movs	r3, #1
 8004b48:	4631      	mov	r1, r6
 8004b4a:	4628      	mov	r0, r5
 8004b4c:	47b8      	blx	r7
 8004b4e:	3001      	adds	r0, #1
 8004b50:	f43f af58 	beq.w	8004a04 <_printf_float+0x9c>
 8004b54:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004b58:	429a      	cmp	r2, r3
 8004b5a:	db02      	blt.n	8004b62 <_printf_float+0x1fa>
 8004b5c:	6823      	ldr	r3, [r4, #0]
 8004b5e:	07d8      	lsls	r0, r3, #31
 8004b60:	d50f      	bpl.n	8004b82 <_printf_float+0x21a>
 8004b62:	4653      	mov	r3, sl
 8004b64:	465a      	mov	r2, fp
 8004b66:	4631      	mov	r1, r6
 8004b68:	4628      	mov	r0, r5
 8004b6a:	47b8      	blx	r7
 8004b6c:	3001      	adds	r0, #1
 8004b6e:	f43f af49 	beq.w	8004a04 <_printf_float+0x9c>
 8004b72:	f04f 0800 	mov.w	r8, #0
 8004b76:	f104 091a 	add.w	r9, r4, #26
 8004b7a:	9b08      	ldr	r3, [sp, #32]
 8004b7c:	3b01      	subs	r3, #1
 8004b7e:	4543      	cmp	r3, r8
 8004b80:	dc09      	bgt.n	8004b96 <_printf_float+0x22e>
 8004b82:	6823      	ldr	r3, [r4, #0]
 8004b84:	079b      	lsls	r3, r3, #30
 8004b86:	f100 8108 	bmi.w	8004d9a <_printf_float+0x432>
 8004b8a:	68e0      	ldr	r0, [r4, #12]
 8004b8c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004b8e:	4298      	cmp	r0, r3
 8004b90:	bfb8      	it	lt
 8004b92:	4618      	movlt	r0, r3
 8004b94:	e738      	b.n	8004a08 <_printf_float+0xa0>
 8004b96:	2301      	movs	r3, #1
 8004b98:	464a      	mov	r2, r9
 8004b9a:	4631      	mov	r1, r6
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	47b8      	blx	r7
 8004ba0:	3001      	adds	r0, #1
 8004ba2:	f43f af2f 	beq.w	8004a04 <_printf_float+0x9c>
 8004ba6:	f108 0801 	add.w	r8, r8, #1
 8004baa:	e7e6      	b.n	8004b7a <_printf_float+0x212>
 8004bac:	9b07      	ldr	r3, [sp, #28]
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	dc3c      	bgt.n	8004c2c <_printf_float+0x2c4>
 8004bb2:	4a1d      	ldr	r2, [pc, #116]	; (8004c28 <_printf_float+0x2c0>)
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	4631      	mov	r1, r6
 8004bb8:	4628      	mov	r0, r5
 8004bba:	47b8      	blx	r7
 8004bbc:	3001      	adds	r0, #1
 8004bbe:	f43f af21 	beq.w	8004a04 <_printf_float+0x9c>
 8004bc2:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004bc6:	4313      	orrs	r3, r2
 8004bc8:	d102      	bne.n	8004bd0 <_printf_float+0x268>
 8004bca:	6823      	ldr	r3, [r4, #0]
 8004bcc:	07d9      	lsls	r1, r3, #31
 8004bce:	d5d8      	bpl.n	8004b82 <_printf_float+0x21a>
 8004bd0:	4653      	mov	r3, sl
 8004bd2:	465a      	mov	r2, fp
 8004bd4:	4631      	mov	r1, r6
 8004bd6:	4628      	mov	r0, r5
 8004bd8:	47b8      	blx	r7
 8004bda:	3001      	adds	r0, #1
 8004bdc:	f43f af12 	beq.w	8004a04 <_printf_float+0x9c>
 8004be0:	f04f 0900 	mov.w	r9, #0
 8004be4:	f104 0a1a 	add.w	sl, r4, #26
 8004be8:	9b07      	ldr	r3, [sp, #28]
 8004bea:	425b      	negs	r3, r3
 8004bec:	454b      	cmp	r3, r9
 8004bee:	dc01      	bgt.n	8004bf4 <_printf_float+0x28c>
 8004bf0:	9b08      	ldr	r3, [sp, #32]
 8004bf2:	e795      	b.n	8004b20 <_printf_float+0x1b8>
 8004bf4:	2301      	movs	r3, #1
 8004bf6:	4652      	mov	r2, sl
 8004bf8:	4631      	mov	r1, r6
 8004bfa:	4628      	mov	r0, r5
 8004bfc:	47b8      	blx	r7
 8004bfe:	3001      	adds	r0, #1
 8004c00:	f43f af00 	beq.w	8004a04 <_printf_float+0x9c>
 8004c04:	f109 0901 	add.w	r9, r9, #1
 8004c08:	e7ee      	b.n	8004be8 <_printf_float+0x280>
 8004c0a:	bf00      	nop
 8004c0c:	f3af 8000 	nop.w
 8004c10:	ffffffff 	.word	0xffffffff
 8004c14:	7fefffff 	.word	0x7fefffff
 8004c18:	080074fc 	.word	0x080074fc
 8004c1c:	08007500 	.word	0x08007500
 8004c20:	08007508 	.word	0x08007508
 8004c24:	08007504 	.word	0x08007504
 8004c28:	0800750c 	.word	0x0800750c
 8004c2c:	9a08      	ldr	r2, [sp, #32]
 8004c2e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c30:	429a      	cmp	r2, r3
 8004c32:	bfa8      	it	ge
 8004c34:	461a      	movge	r2, r3
 8004c36:	2a00      	cmp	r2, #0
 8004c38:	4691      	mov	r9, r2
 8004c3a:	dc38      	bgt.n	8004cae <_printf_float+0x346>
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	9305      	str	r3, [sp, #20]
 8004c40:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c44:	f104 021a 	add.w	r2, r4, #26
 8004c48:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004c4a:	9905      	ldr	r1, [sp, #20]
 8004c4c:	9304      	str	r3, [sp, #16]
 8004c4e:	eba3 0309 	sub.w	r3, r3, r9
 8004c52:	428b      	cmp	r3, r1
 8004c54:	dc33      	bgt.n	8004cbe <_printf_float+0x356>
 8004c56:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	db3c      	blt.n	8004cd8 <_printf_float+0x370>
 8004c5e:	6823      	ldr	r3, [r4, #0]
 8004c60:	07da      	lsls	r2, r3, #31
 8004c62:	d439      	bmi.n	8004cd8 <_printf_float+0x370>
 8004c64:	9b08      	ldr	r3, [sp, #32]
 8004c66:	9a04      	ldr	r2, [sp, #16]
 8004c68:	9907      	ldr	r1, [sp, #28]
 8004c6a:	1a9a      	subs	r2, r3, r2
 8004c6c:	eba3 0901 	sub.w	r9, r3, r1
 8004c70:	4591      	cmp	r9, r2
 8004c72:	bfa8      	it	ge
 8004c74:	4691      	movge	r9, r2
 8004c76:	f1b9 0f00 	cmp.w	r9, #0
 8004c7a:	dc35      	bgt.n	8004ce8 <_printf_float+0x380>
 8004c7c:	f04f 0800 	mov.w	r8, #0
 8004c80:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004c84:	f104 0a1a 	add.w	sl, r4, #26
 8004c88:	e9dd 2307 	ldrd	r2, r3, [sp, #28]
 8004c8c:	1a9b      	subs	r3, r3, r2
 8004c8e:	eba3 0309 	sub.w	r3, r3, r9
 8004c92:	4543      	cmp	r3, r8
 8004c94:	f77f af75 	ble.w	8004b82 <_printf_float+0x21a>
 8004c98:	2301      	movs	r3, #1
 8004c9a:	4652      	mov	r2, sl
 8004c9c:	4631      	mov	r1, r6
 8004c9e:	4628      	mov	r0, r5
 8004ca0:	47b8      	blx	r7
 8004ca2:	3001      	adds	r0, #1
 8004ca4:	f43f aeae 	beq.w	8004a04 <_printf_float+0x9c>
 8004ca8:	f108 0801 	add.w	r8, r8, #1
 8004cac:	e7ec      	b.n	8004c88 <_printf_float+0x320>
 8004cae:	4613      	mov	r3, r2
 8004cb0:	4631      	mov	r1, r6
 8004cb2:	4642      	mov	r2, r8
 8004cb4:	4628      	mov	r0, r5
 8004cb6:	47b8      	blx	r7
 8004cb8:	3001      	adds	r0, #1
 8004cba:	d1bf      	bne.n	8004c3c <_printf_float+0x2d4>
 8004cbc:	e6a2      	b.n	8004a04 <_printf_float+0x9c>
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	4631      	mov	r1, r6
 8004cc2:	4628      	mov	r0, r5
 8004cc4:	9204      	str	r2, [sp, #16]
 8004cc6:	47b8      	blx	r7
 8004cc8:	3001      	adds	r0, #1
 8004cca:	f43f ae9b 	beq.w	8004a04 <_printf_float+0x9c>
 8004cce:	9b05      	ldr	r3, [sp, #20]
 8004cd0:	9a04      	ldr	r2, [sp, #16]
 8004cd2:	3301      	adds	r3, #1
 8004cd4:	9305      	str	r3, [sp, #20]
 8004cd6:	e7b7      	b.n	8004c48 <_printf_float+0x2e0>
 8004cd8:	4653      	mov	r3, sl
 8004cda:	465a      	mov	r2, fp
 8004cdc:	4631      	mov	r1, r6
 8004cde:	4628      	mov	r0, r5
 8004ce0:	47b8      	blx	r7
 8004ce2:	3001      	adds	r0, #1
 8004ce4:	d1be      	bne.n	8004c64 <_printf_float+0x2fc>
 8004ce6:	e68d      	b.n	8004a04 <_printf_float+0x9c>
 8004ce8:	9a04      	ldr	r2, [sp, #16]
 8004cea:	464b      	mov	r3, r9
 8004cec:	4442      	add	r2, r8
 8004cee:	4631      	mov	r1, r6
 8004cf0:	4628      	mov	r0, r5
 8004cf2:	47b8      	blx	r7
 8004cf4:	3001      	adds	r0, #1
 8004cf6:	d1c1      	bne.n	8004c7c <_printf_float+0x314>
 8004cf8:	e684      	b.n	8004a04 <_printf_float+0x9c>
 8004cfa:	9a08      	ldr	r2, [sp, #32]
 8004cfc:	2a01      	cmp	r2, #1
 8004cfe:	dc01      	bgt.n	8004d04 <_printf_float+0x39c>
 8004d00:	07db      	lsls	r3, r3, #31
 8004d02:	d537      	bpl.n	8004d74 <_printf_float+0x40c>
 8004d04:	2301      	movs	r3, #1
 8004d06:	4642      	mov	r2, r8
 8004d08:	4631      	mov	r1, r6
 8004d0a:	4628      	mov	r0, r5
 8004d0c:	47b8      	blx	r7
 8004d0e:	3001      	adds	r0, #1
 8004d10:	f43f ae78 	beq.w	8004a04 <_printf_float+0x9c>
 8004d14:	4653      	mov	r3, sl
 8004d16:	465a      	mov	r2, fp
 8004d18:	4631      	mov	r1, r6
 8004d1a:	4628      	mov	r0, r5
 8004d1c:	47b8      	blx	r7
 8004d1e:	3001      	adds	r0, #1
 8004d20:	f43f ae70 	beq.w	8004a04 <_printf_float+0x9c>
 8004d24:	ed94 7b12 	vldr	d7, [r4, #72]	; 0x48
 8004d28:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8004d2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d30:	d01b      	beq.n	8004d6a <_printf_float+0x402>
 8004d32:	9b08      	ldr	r3, [sp, #32]
 8004d34:	f108 0201 	add.w	r2, r8, #1
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	4631      	mov	r1, r6
 8004d3c:	4628      	mov	r0, r5
 8004d3e:	47b8      	blx	r7
 8004d40:	3001      	adds	r0, #1
 8004d42:	d10e      	bne.n	8004d62 <_printf_float+0x3fa>
 8004d44:	e65e      	b.n	8004a04 <_printf_float+0x9c>
 8004d46:	2301      	movs	r3, #1
 8004d48:	464a      	mov	r2, r9
 8004d4a:	4631      	mov	r1, r6
 8004d4c:	4628      	mov	r0, r5
 8004d4e:	47b8      	blx	r7
 8004d50:	3001      	adds	r0, #1
 8004d52:	f43f ae57 	beq.w	8004a04 <_printf_float+0x9c>
 8004d56:	f108 0801 	add.w	r8, r8, #1
 8004d5a:	9b08      	ldr	r3, [sp, #32]
 8004d5c:	3b01      	subs	r3, #1
 8004d5e:	4543      	cmp	r3, r8
 8004d60:	dcf1      	bgt.n	8004d46 <_printf_float+0x3de>
 8004d62:	9b04      	ldr	r3, [sp, #16]
 8004d64:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004d68:	e6db      	b.n	8004b22 <_printf_float+0x1ba>
 8004d6a:	f04f 0800 	mov.w	r8, #0
 8004d6e:	f104 091a 	add.w	r9, r4, #26
 8004d72:	e7f2      	b.n	8004d5a <_printf_float+0x3f2>
 8004d74:	2301      	movs	r3, #1
 8004d76:	4642      	mov	r2, r8
 8004d78:	e7df      	b.n	8004d3a <_printf_float+0x3d2>
 8004d7a:	2301      	movs	r3, #1
 8004d7c:	464a      	mov	r2, r9
 8004d7e:	4631      	mov	r1, r6
 8004d80:	4628      	mov	r0, r5
 8004d82:	47b8      	blx	r7
 8004d84:	3001      	adds	r0, #1
 8004d86:	f43f ae3d 	beq.w	8004a04 <_printf_float+0x9c>
 8004d8a:	f108 0801 	add.w	r8, r8, #1
 8004d8e:	68e3      	ldr	r3, [r4, #12]
 8004d90:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d92:	1a5b      	subs	r3, r3, r1
 8004d94:	4543      	cmp	r3, r8
 8004d96:	dcf0      	bgt.n	8004d7a <_printf_float+0x412>
 8004d98:	e6f7      	b.n	8004b8a <_printf_float+0x222>
 8004d9a:	f04f 0800 	mov.w	r8, #0
 8004d9e:	f104 0919 	add.w	r9, r4, #25
 8004da2:	e7f4      	b.n	8004d8e <_printf_float+0x426>

08004da4 <_printf_common>:
 8004da4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004da8:	4616      	mov	r6, r2
 8004daa:	4699      	mov	r9, r3
 8004dac:	688a      	ldr	r2, [r1, #8]
 8004dae:	690b      	ldr	r3, [r1, #16]
 8004db0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004db4:	4293      	cmp	r3, r2
 8004db6:	bfb8      	it	lt
 8004db8:	4613      	movlt	r3, r2
 8004dba:	6033      	str	r3, [r6, #0]
 8004dbc:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004dc0:	4607      	mov	r7, r0
 8004dc2:	460c      	mov	r4, r1
 8004dc4:	b10a      	cbz	r2, 8004dca <_printf_common+0x26>
 8004dc6:	3301      	adds	r3, #1
 8004dc8:	6033      	str	r3, [r6, #0]
 8004dca:	6823      	ldr	r3, [r4, #0]
 8004dcc:	0699      	lsls	r1, r3, #26
 8004dce:	bf42      	ittt	mi
 8004dd0:	6833      	ldrmi	r3, [r6, #0]
 8004dd2:	3302      	addmi	r3, #2
 8004dd4:	6033      	strmi	r3, [r6, #0]
 8004dd6:	6825      	ldr	r5, [r4, #0]
 8004dd8:	f015 0506 	ands.w	r5, r5, #6
 8004ddc:	d106      	bne.n	8004dec <_printf_common+0x48>
 8004dde:	f104 0a19 	add.w	sl, r4, #25
 8004de2:	68e3      	ldr	r3, [r4, #12]
 8004de4:	6832      	ldr	r2, [r6, #0]
 8004de6:	1a9b      	subs	r3, r3, r2
 8004de8:	42ab      	cmp	r3, r5
 8004dea:	dc26      	bgt.n	8004e3a <_printf_common+0x96>
 8004dec:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004df0:	1e13      	subs	r3, r2, #0
 8004df2:	6822      	ldr	r2, [r4, #0]
 8004df4:	bf18      	it	ne
 8004df6:	2301      	movne	r3, #1
 8004df8:	0692      	lsls	r2, r2, #26
 8004dfa:	d42b      	bmi.n	8004e54 <_printf_common+0xb0>
 8004dfc:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004e00:	4649      	mov	r1, r9
 8004e02:	4638      	mov	r0, r7
 8004e04:	47c0      	blx	r8
 8004e06:	3001      	adds	r0, #1
 8004e08:	d01e      	beq.n	8004e48 <_printf_common+0xa4>
 8004e0a:	6823      	ldr	r3, [r4, #0]
 8004e0c:	68e5      	ldr	r5, [r4, #12]
 8004e0e:	6832      	ldr	r2, [r6, #0]
 8004e10:	f003 0306 	and.w	r3, r3, #6
 8004e14:	2b04      	cmp	r3, #4
 8004e16:	bf08      	it	eq
 8004e18:	1aad      	subeq	r5, r5, r2
 8004e1a:	68a3      	ldr	r3, [r4, #8]
 8004e1c:	6922      	ldr	r2, [r4, #16]
 8004e1e:	bf0c      	ite	eq
 8004e20:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e24:	2500      	movne	r5, #0
 8004e26:	4293      	cmp	r3, r2
 8004e28:	bfc4      	itt	gt
 8004e2a:	1a9b      	subgt	r3, r3, r2
 8004e2c:	18ed      	addgt	r5, r5, r3
 8004e2e:	2600      	movs	r6, #0
 8004e30:	341a      	adds	r4, #26
 8004e32:	42b5      	cmp	r5, r6
 8004e34:	d11a      	bne.n	8004e6c <_printf_common+0xc8>
 8004e36:	2000      	movs	r0, #0
 8004e38:	e008      	b.n	8004e4c <_printf_common+0xa8>
 8004e3a:	2301      	movs	r3, #1
 8004e3c:	4652      	mov	r2, sl
 8004e3e:	4649      	mov	r1, r9
 8004e40:	4638      	mov	r0, r7
 8004e42:	47c0      	blx	r8
 8004e44:	3001      	adds	r0, #1
 8004e46:	d103      	bne.n	8004e50 <_printf_common+0xac>
 8004e48:	f04f 30ff 	mov.w	r0, #4294967295
 8004e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e50:	3501      	adds	r5, #1
 8004e52:	e7c6      	b.n	8004de2 <_printf_common+0x3e>
 8004e54:	18e1      	adds	r1, r4, r3
 8004e56:	1c5a      	adds	r2, r3, #1
 8004e58:	2030      	movs	r0, #48	; 0x30
 8004e5a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e5e:	4422      	add	r2, r4
 8004e60:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e64:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e68:	3302      	adds	r3, #2
 8004e6a:	e7c7      	b.n	8004dfc <_printf_common+0x58>
 8004e6c:	2301      	movs	r3, #1
 8004e6e:	4622      	mov	r2, r4
 8004e70:	4649      	mov	r1, r9
 8004e72:	4638      	mov	r0, r7
 8004e74:	47c0      	blx	r8
 8004e76:	3001      	adds	r0, #1
 8004e78:	d0e6      	beq.n	8004e48 <_printf_common+0xa4>
 8004e7a:	3601      	adds	r6, #1
 8004e7c:	e7d9      	b.n	8004e32 <_printf_common+0x8e>
	...

08004e80 <_printf_i>:
 8004e80:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004e84:	7e0f      	ldrb	r7, [r1, #24]
 8004e86:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004e88:	2f78      	cmp	r7, #120	; 0x78
 8004e8a:	4691      	mov	r9, r2
 8004e8c:	4680      	mov	r8, r0
 8004e8e:	460c      	mov	r4, r1
 8004e90:	469a      	mov	sl, r3
 8004e92:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004e96:	d807      	bhi.n	8004ea8 <_printf_i+0x28>
 8004e98:	2f62      	cmp	r7, #98	; 0x62
 8004e9a:	d80a      	bhi.n	8004eb2 <_printf_i+0x32>
 8004e9c:	2f00      	cmp	r7, #0
 8004e9e:	f000 80d8 	beq.w	8005052 <_printf_i+0x1d2>
 8004ea2:	2f58      	cmp	r7, #88	; 0x58
 8004ea4:	f000 80a3 	beq.w	8004fee <_printf_i+0x16e>
 8004ea8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004eac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004eb0:	e03a      	b.n	8004f28 <_printf_i+0xa8>
 8004eb2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004eb6:	2b15      	cmp	r3, #21
 8004eb8:	d8f6      	bhi.n	8004ea8 <_printf_i+0x28>
 8004eba:	a101      	add	r1, pc, #4	; (adr r1, 8004ec0 <_printf_i+0x40>)
 8004ebc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004ec0:	08004f19 	.word	0x08004f19
 8004ec4:	08004f2d 	.word	0x08004f2d
 8004ec8:	08004ea9 	.word	0x08004ea9
 8004ecc:	08004ea9 	.word	0x08004ea9
 8004ed0:	08004ea9 	.word	0x08004ea9
 8004ed4:	08004ea9 	.word	0x08004ea9
 8004ed8:	08004f2d 	.word	0x08004f2d
 8004edc:	08004ea9 	.word	0x08004ea9
 8004ee0:	08004ea9 	.word	0x08004ea9
 8004ee4:	08004ea9 	.word	0x08004ea9
 8004ee8:	08004ea9 	.word	0x08004ea9
 8004eec:	08005039 	.word	0x08005039
 8004ef0:	08004f5d 	.word	0x08004f5d
 8004ef4:	0800501b 	.word	0x0800501b
 8004ef8:	08004ea9 	.word	0x08004ea9
 8004efc:	08004ea9 	.word	0x08004ea9
 8004f00:	0800505b 	.word	0x0800505b
 8004f04:	08004ea9 	.word	0x08004ea9
 8004f08:	08004f5d 	.word	0x08004f5d
 8004f0c:	08004ea9 	.word	0x08004ea9
 8004f10:	08004ea9 	.word	0x08004ea9
 8004f14:	08005023 	.word	0x08005023
 8004f18:	682b      	ldr	r3, [r5, #0]
 8004f1a:	1d1a      	adds	r2, r3, #4
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	602a      	str	r2, [r5, #0]
 8004f20:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f24:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f28:	2301      	movs	r3, #1
 8004f2a:	e0a3      	b.n	8005074 <_printf_i+0x1f4>
 8004f2c:	6820      	ldr	r0, [r4, #0]
 8004f2e:	6829      	ldr	r1, [r5, #0]
 8004f30:	0606      	lsls	r6, r0, #24
 8004f32:	f101 0304 	add.w	r3, r1, #4
 8004f36:	d50a      	bpl.n	8004f4e <_printf_i+0xce>
 8004f38:	680e      	ldr	r6, [r1, #0]
 8004f3a:	602b      	str	r3, [r5, #0]
 8004f3c:	2e00      	cmp	r6, #0
 8004f3e:	da03      	bge.n	8004f48 <_printf_i+0xc8>
 8004f40:	232d      	movs	r3, #45	; 0x2d
 8004f42:	4276      	negs	r6, r6
 8004f44:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004f48:	485e      	ldr	r0, [pc, #376]	; (80050c4 <_printf_i+0x244>)
 8004f4a:	230a      	movs	r3, #10
 8004f4c:	e019      	b.n	8004f82 <_printf_i+0x102>
 8004f4e:	680e      	ldr	r6, [r1, #0]
 8004f50:	602b      	str	r3, [r5, #0]
 8004f52:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f56:	bf18      	it	ne
 8004f58:	b236      	sxthne	r6, r6
 8004f5a:	e7ef      	b.n	8004f3c <_printf_i+0xbc>
 8004f5c:	682b      	ldr	r3, [r5, #0]
 8004f5e:	6820      	ldr	r0, [r4, #0]
 8004f60:	1d19      	adds	r1, r3, #4
 8004f62:	6029      	str	r1, [r5, #0]
 8004f64:	0601      	lsls	r1, r0, #24
 8004f66:	d501      	bpl.n	8004f6c <_printf_i+0xec>
 8004f68:	681e      	ldr	r6, [r3, #0]
 8004f6a:	e002      	b.n	8004f72 <_printf_i+0xf2>
 8004f6c:	0646      	lsls	r6, r0, #25
 8004f6e:	d5fb      	bpl.n	8004f68 <_printf_i+0xe8>
 8004f70:	881e      	ldrh	r6, [r3, #0]
 8004f72:	4854      	ldr	r0, [pc, #336]	; (80050c4 <_printf_i+0x244>)
 8004f74:	2f6f      	cmp	r7, #111	; 0x6f
 8004f76:	bf0c      	ite	eq
 8004f78:	2308      	moveq	r3, #8
 8004f7a:	230a      	movne	r3, #10
 8004f7c:	2100      	movs	r1, #0
 8004f7e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f82:	6865      	ldr	r5, [r4, #4]
 8004f84:	60a5      	str	r5, [r4, #8]
 8004f86:	2d00      	cmp	r5, #0
 8004f88:	bfa2      	ittt	ge
 8004f8a:	6821      	ldrge	r1, [r4, #0]
 8004f8c:	f021 0104 	bicge.w	r1, r1, #4
 8004f90:	6021      	strge	r1, [r4, #0]
 8004f92:	b90e      	cbnz	r6, 8004f98 <_printf_i+0x118>
 8004f94:	2d00      	cmp	r5, #0
 8004f96:	d04d      	beq.n	8005034 <_printf_i+0x1b4>
 8004f98:	4615      	mov	r5, r2
 8004f9a:	fbb6 f1f3 	udiv	r1, r6, r3
 8004f9e:	fb03 6711 	mls	r7, r3, r1, r6
 8004fa2:	5dc7      	ldrb	r7, [r0, r7]
 8004fa4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8004fa8:	4637      	mov	r7, r6
 8004faa:	42bb      	cmp	r3, r7
 8004fac:	460e      	mov	r6, r1
 8004fae:	d9f4      	bls.n	8004f9a <_printf_i+0x11a>
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d10b      	bne.n	8004fcc <_printf_i+0x14c>
 8004fb4:	6823      	ldr	r3, [r4, #0]
 8004fb6:	07de      	lsls	r6, r3, #31
 8004fb8:	d508      	bpl.n	8004fcc <_printf_i+0x14c>
 8004fba:	6923      	ldr	r3, [r4, #16]
 8004fbc:	6861      	ldr	r1, [r4, #4]
 8004fbe:	4299      	cmp	r1, r3
 8004fc0:	bfde      	ittt	le
 8004fc2:	2330      	movle	r3, #48	; 0x30
 8004fc4:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004fc8:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004fcc:	1b52      	subs	r2, r2, r5
 8004fce:	6122      	str	r2, [r4, #16]
 8004fd0:	f8cd a000 	str.w	sl, [sp]
 8004fd4:	464b      	mov	r3, r9
 8004fd6:	aa03      	add	r2, sp, #12
 8004fd8:	4621      	mov	r1, r4
 8004fda:	4640      	mov	r0, r8
 8004fdc:	f7ff fee2 	bl	8004da4 <_printf_common>
 8004fe0:	3001      	adds	r0, #1
 8004fe2:	d14c      	bne.n	800507e <_printf_i+0x1fe>
 8004fe4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fe8:	b004      	add	sp, #16
 8004fea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004fee:	4835      	ldr	r0, [pc, #212]	; (80050c4 <_printf_i+0x244>)
 8004ff0:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8004ff4:	6829      	ldr	r1, [r5, #0]
 8004ff6:	6823      	ldr	r3, [r4, #0]
 8004ff8:	f851 6b04 	ldr.w	r6, [r1], #4
 8004ffc:	6029      	str	r1, [r5, #0]
 8004ffe:	061d      	lsls	r5, r3, #24
 8005000:	d514      	bpl.n	800502c <_printf_i+0x1ac>
 8005002:	07df      	lsls	r7, r3, #31
 8005004:	bf44      	itt	mi
 8005006:	f043 0320 	orrmi.w	r3, r3, #32
 800500a:	6023      	strmi	r3, [r4, #0]
 800500c:	b91e      	cbnz	r6, 8005016 <_printf_i+0x196>
 800500e:	6823      	ldr	r3, [r4, #0]
 8005010:	f023 0320 	bic.w	r3, r3, #32
 8005014:	6023      	str	r3, [r4, #0]
 8005016:	2310      	movs	r3, #16
 8005018:	e7b0      	b.n	8004f7c <_printf_i+0xfc>
 800501a:	6823      	ldr	r3, [r4, #0]
 800501c:	f043 0320 	orr.w	r3, r3, #32
 8005020:	6023      	str	r3, [r4, #0]
 8005022:	2378      	movs	r3, #120	; 0x78
 8005024:	4828      	ldr	r0, [pc, #160]	; (80050c8 <_printf_i+0x248>)
 8005026:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800502a:	e7e3      	b.n	8004ff4 <_printf_i+0x174>
 800502c:	0659      	lsls	r1, r3, #25
 800502e:	bf48      	it	mi
 8005030:	b2b6      	uxthmi	r6, r6
 8005032:	e7e6      	b.n	8005002 <_printf_i+0x182>
 8005034:	4615      	mov	r5, r2
 8005036:	e7bb      	b.n	8004fb0 <_printf_i+0x130>
 8005038:	682b      	ldr	r3, [r5, #0]
 800503a:	6826      	ldr	r6, [r4, #0]
 800503c:	6961      	ldr	r1, [r4, #20]
 800503e:	1d18      	adds	r0, r3, #4
 8005040:	6028      	str	r0, [r5, #0]
 8005042:	0635      	lsls	r5, r6, #24
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	d501      	bpl.n	800504c <_printf_i+0x1cc>
 8005048:	6019      	str	r1, [r3, #0]
 800504a:	e002      	b.n	8005052 <_printf_i+0x1d2>
 800504c:	0670      	lsls	r0, r6, #25
 800504e:	d5fb      	bpl.n	8005048 <_printf_i+0x1c8>
 8005050:	8019      	strh	r1, [r3, #0]
 8005052:	2300      	movs	r3, #0
 8005054:	6123      	str	r3, [r4, #16]
 8005056:	4615      	mov	r5, r2
 8005058:	e7ba      	b.n	8004fd0 <_printf_i+0x150>
 800505a:	682b      	ldr	r3, [r5, #0]
 800505c:	1d1a      	adds	r2, r3, #4
 800505e:	602a      	str	r2, [r5, #0]
 8005060:	681d      	ldr	r5, [r3, #0]
 8005062:	6862      	ldr	r2, [r4, #4]
 8005064:	2100      	movs	r1, #0
 8005066:	4628      	mov	r0, r5
 8005068:	f7fb f8f2 	bl	8000250 <memchr>
 800506c:	b108      	cbz	r0, 8005072 <_printf_i+0x1f2>
 800506e:	1b40      	subs	r0, r0, r5
 8005070:	6060      	str	r0, [r4, #4]
 8005072:	6863      	ldr	r3, [r4, #4]
 8005074:	6123      	str	r3, [r4, #16]
 8005076:	2300      	movs	r3, #0
 8005078:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800507c:	e7a8      	b.n	8004fd0 <_printf_i+0x150>
 800507e:	6923      	ldr	r3, [r4, #16]
 8005080:	462a      	mov	r2, r5
 8005082:	4649      	mov	r1, r9
 8005084:	4640      	mov	r0, r8
 8005086:	47d0      	blx	sl
 8005088:	3001      	adds	r0, #1
 800508a:	d0ab      	beq.n	8004fe4 <_printf_i+0x164>
 800508c:	6823      	ldr	r3, [r4, #0]
 800508e:	079b      	lsls	r3, r3, #30
 8005090:	d413      	bmi.n	80050ba <_printf_i+0x23a>
 8005092:	68e0      	ldr	r0, [r4, #12]
 8005094:	9b03      	ldr	r3, [sp, #12]
 8005096:	4298      	cmp	r0, r3
 8005098:	bfb8      	it	lt
 800509a:	4618      	movlt	r0, r3
 800509c:	e7a4      	b.n	8004fe8 <_printf_i+0x168>
 800509e:	2301      	movs	r3, #1
 80050a0:	4632      	mov	r2, r6
 80050a2:	4649      	mov	r1, r9
 80050a4:	4640      	mov	r0, r8
 80050a6:	47d0      	blx	sl
 80050a8:	3001      	adds	r0, #1
 80050aa:	d09b      	beq.n	8004fe4 <_printf_i+0x164>
 80050ac:	3501      	adds	r5, #1
 80050ae:	68e3      	ldr	r3, [r4, #12]
 80050b0:	9903      	ldr	r1, [sp, #12]
 80050b2:	1a5b      	subs	r3, r3, r1
 80050b4:	42ab      	cmp	r3, r5
 80050b6:	dcf2      	bgt.n	800509e <_printf_i+0x21e>
 80050b8:	e7eb      	b.n	8005092 <_printf_i+0x212>
 80050ba:	2500      	movs	r5, #0
 80050bc:	f104 0619 	add.w	r6, r4, #25
 80050c0:	e7f5      	b.n	80050ae <_printf_i+0x22e>
 80050c2:	bf00      	nop
 80050c4:	0800750e 	.word	0x0800750e
 80050c8:	0800751f 	.word	0x0800751f

080050cc <siprintf>:
 80050cc:	b40e      	push	{r1, r2, r3}
 80050ce:	b500      	push	{lr}
 80050d0:	b09c      	sub	sp, #112	; 0x70
 80050d2:	ab1d      	add	r3, sp, #116	; 0x74
 80050d4:	9002      	str	r0, [sp, #8]
 80050d6:	9006      	str	r0, [sp, #24]
 80050d8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80050dc:	4809      	ldr	r0, [pc, #36]	; (8005104 <siprintf+0x38>)
 80050de:	9107      	str	r1, [sp, #28]
 80050e0:	9104      	str	r1, [sp, #16]
 80050e2:	4909      	ldr	r1, [pc, #36]	; (8005108 <siprintf+0x3c>)
 80050e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80050e8:	9105      	str	r1, [sp, #20]
 80050ea:	6800      	ldr	r0, [r0, #0]
 80050ec:	9301      	str	r3, [sp, #4]
 80050ee:	a902      	add	r1, sp, #8
 80050f0:	f001 faf8 	bl	80066e4 <_svfiprintf_r>
 80050f4:	9b02      	ldr	r3, [sp, #8]
 80050f6:	2200      	movs	r2, #0
 80050f8:	701a      	strb	r2, [r3, #0]
 80050fa:	b01c      	add	sp, #112	; 0x70
 80050fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8005100:	b003      	add	sp, #12
 8005102:	4770      	bx	lr
 8005104:	2000000c 	.word	0x2000000c
 8005108:	ffff0208 	.word	0xffff0208

0800510c <quorem>:
 800510c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005110:	6903      	ldr	r3, [r0, #16]
 8005112:	690c      	ldr	r4, [r1, #16]
 8005114:	42a3      	cmp	r3, r4
 8005116:	4607      	mov	r7, r0
 8005118:	f2c0 8081 	blt.w	800521e <quorem+0x112>
 800511c:	3c01      	subs	r4, #1
 800511e:	f101 0814 	add.w	r8, r1, #20
 8005122:	f100 0514 	add.w	r5, r0, #20
 8005126:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800512a:	9301      	str	r3, [sp, #4]
 800512c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005130:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005134:	3301      	adds	r3, #1
 8005136:	429a      	cmp	r2, r3
 8005138:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800513c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005140:	fbb2 f6f3 	udiv	r6, r2, r3
 8005144:	d331      	bcc.n	80051aa <quorem+0x9e>
 8005146:	f04f 0e00 	mov.w	lr, #0
 800514a:	4640      	mov	r0, r8
 800514c:	46ac      	mov	ip, r5
 800514e:	46f2      	mov	sl, lr
 8005150:	f850 2b04 	ldr.w	r2, [r0], #4
 8005154:	b293      	uxth	r3, r2
 8005156:	fb06 e303 	mla	r3, r6, r3, lr
 800515a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800515e:	b29b      	uxth	r3, r3
 8005160:	ebaa 0303 	sub.w	r3, sl, r3
 8005164:	f8dc a000 	ldr.w	sl, [ip]
 8005168:	0c12      	lsrs	r2, r2, #16
 800516a:	fa13 f38a 	uxtah	r3, r3, sl
 800516e:	fb06 e202 	mla	r2, r6, r2, lr
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	9b00      	ldr	r3, [sp, #0]
 8005176:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800517a:	b292      	uxth	r2, r2
 800517c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005180:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005184:	f8bd 3000 	ldrh.w	r3, [sp]
 8005188:	4581      	cmp	r9, r0
 800518a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800518e:	f84c 3b04 	str.w	r3, [ip], #4
 8005192:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005196:	d2db      	bcs.n	8005150 <quorem+0x44>
 8005198:	f855 300b 	ldr.w	r3, [r5, fp]
 800519c:	b92b      	cbnz	r3, 80051aa <quorem+0x9e>
 800519e:	9b01      	ldr	r3, [sp, #4]
 80051a0:	3b04      	subs	r3, #4
 80051a2:	429d      	cmp	r5, r3
 80051a4:	461a      	mov	r2, r3
 80051a6:	d32e      	bcc.n	8005206 <quorem+0xfa>
 80051a8:	613c      	str	r4, [r7, #16]
 80051aa:	4638      	mov	r0, r7
 80051ac:	f001 f846 	bl	800623c <__mcmp>
 80051b0:	2800      	cmp	r0, #0
 80051b2:	db24      	blt.n	80051fe <quorem+0xf2>
 80051b4:	3601      	adds	r6, #1
 80051b6:	4628      	mov	r0, r5
 80051b8:	f04f 0c00 	mov.w	ip, #0
 80051bc:	f858 2b04 	ldr.w	r2, [r8], #4
 80051c0:	f8d0 e000 	ldr.w	lr, [r0]
 80051c4:	b293      	uxth	r3, r2
 80051c6:	ebac 0303 	sub.w	r3, ip, r3
 80051ca:	0c12      	lsrs	r2, r2, #16
 80051cc:	fa13 f38e 	uxtah	r3, r3, lr
 80051d0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80051d4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80051d8:	b29b      	uxth	r3, r3
 80051da:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80051de:	45c1      	cmp	r9, r8
 80051e0:	f840 3b04 	str.w	r3, [r0], #4
 80051e4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80051e8:	d2e8      	bcs.n	80051bc <quorem+0xb0>
 80051ea:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80051ee:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80051f2:	b922      	cbnz	r2, 80051fe <quorem+0xf2>
 80051f4:	3b04      	subs	r3, #4
 80051f6:	429d      	cmp	r5, r3
 80051f8:	461a      	mov	r2, r3
 80051fa:	d30a      	bcc.n	8005212 <quorem+0x106>
 80051fc:	613c      	str	r4, [r7, #16]
 80051fe:	4630      	mov	r0, r6
 8005200:	b003      	add	sp, #12
 8005202:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005206:	6812      	ldr	r2, [r2, #0]
 8005208:	3b04      	subs	r3, #4
 800520a:	2a00      	cmp	r2, #0
 800520c:	d1cc      	bne.n	80051a8 <quorem+0x9c>
 800520e:	3c01      	subs	r4, #1
 8005210:	e7c7      	b.n	80051a2 <quorem+0x96>
 8005212:	6812      	ldr	r2, [r2, #0]
 8005214:	3b04      	subs	r3, #4
 8005216:	2a00      	cmp	r2, #0
 8005218:	d1f0      	bne.n	80051fc <quorem+0xf0>
 800521a:	3c01      	subs	r4, #1
 800521c:	e7eb      	b.n	80051f6 <quorem+0xea>
 800521e:	2000      	movs	r0, #0
 8005220:	e7ee      	b.n	8005200 <quorem+0xf4>
 8005222:	0000      	movs	r0, r0
 8005224:	0000      	movs	r0, r0
	...

08005228 <_dtoa_r>:
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	ed2d 8b02 	vpush	{d8}
 8005230:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005232:	b091      	sub	sp, #68	; 0x44
 8005234:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005238:	ec59 8b10 	vmov	r8, r9, d0
 800523c:	9c1c      	ldr	r4, [sp, #112]	; 0x70
 800523e:	9106      	str	r1, [sp, #24]
 8005240:	4606      	mov	r6, r0
 8005242:	9208      	str	r2, [sp, #32]
 8005244:	930c      	str	r3, [sp, #48]	; 0x30
 8005246:	b975      	cbnz	r5, 8005266 <_dtoa_r+0x3e>
 8005248:	2010      	movs	r0, #16
 800524a:	f000 fd5f 	bl	8005d0c <malloc>
 800524e:	4602      	mov	r2, r0
 8005250:	6270      	str	r0, [r6, #36]	; 0x24
 8005252:	b920      	cbnz	r0, 800525e <_dtoa_r+0x36>
 8005254:	4baa      	ldr	r3, [pc, #680]	; (8005500 <_dtoa_r+0x2d8>)
 8005256:	21ea      	movs	r1, #234	; 0xea
 8005258:	48aa      	ldr	r0, [pc, #680]	; (8005504 <_dtoa_r+0x2dc>)
 800525a:	f001 fb53 	bl	8006904 <__assert_func>
 800525e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005262:	6005      	str	r5, [r0, #0]
 8005264:	60c5      	str	r5, [r0, #12]
 8005266:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8005268:	6819      	ldr	r1, [r3, #0]
 800526a:	b151      	cbz	r1, 8005282 <_dtoa_r+0x5a>
 800526c:	685a      	ldr	r2, [r3, #4]
 800526e:	604a      	str	r2, [r1, #4]
 8005270:	2301      	movs	r3, #1
 8005272:	4093      	lsls	r3, r2
 8005274:	608b      	str	r3, [r1, #8]
 8005276:	4630      	mov	r0, r6
 8005278:	f000 fd9e 	bl	8005db8 <_Bfree>
 800527c:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800527e:	2200      	movs	r2, #0
 8005280:	601a      	str	r2, [r3, #0]
 8005282:	f1b9 0300 	subs.w	r3, r9, #0
 8005286:	bfbb      	ittet	lt
 8005288:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800528c:	9303      	strlt	r3, [sp, #12]
 800528e:	2300      	movge	r3, #0
 8005290:	2201      	movlt	r2, #1
 8005292:	bfac      	ite	ge
 8005294:	6023      	strge	r3, [r4, #0]
 8005296:	6022      	strlt	r2, [r4, #0]
 8005298:	4b9b      	ldr	r3, [pc, #620]	; (8005508 <_dtoa_r+0x2e0>)
 800529a:	9c03      	ldr	r4, [sp, #12]
 800529c:	43a3      	bics	r3, r4
 800529e:	d11c      	bne.n	80052da <_dtoa_r+0xb2>
 80052a0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052a2:	f242 730f 	movw	r3, #9999	; 0x270f
 80052a6:	6013      	str	r3, [r2, #0]
 80052a8:	f3c4 0313 	ubfx	r3, r4, #0, #20
 80052ac:	ea53 0308 	orrs.w	r3, r3, r8
 80052b0:	f000 84fd 	beq.w	8005cae <_dtoa_r+0xa86>
 80052b4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80052b6:	b963      	cbnz	r3, 80052d2 <_dtoa_r+0xaa>
 80052b8:	4b94      	ldr	r3, [pc, #592]	; (800550c <_dtoa_r+0x2e4>)
 80052ba:	e01f      	b.n	80052fc <_dtoa_r+0xd4>
 80052bc:	4b94      	ldr	r3, [pc, #592]	; (8005510 <_dtoa_r+0x2e8>)
 80052be:	9301      	str	r3, [sp, #4]
 80052c0:	3308      	adds	r3, #8
 80052c2:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 80052c4:	6013      	str	r3, [r2, #0]
 80052c6:	9801      	ldr	r0, [sp, #4]
 80052c8:	b011      	add	sp, #68	; 0x44
 80052ca:	ecbd 8b02 	vpop	{d8}
 80052ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052d2:	4b8e      	ldr	r3, [pc, #568]	; (800550c <_dtoa_r+0x2e4>)
 80052d4:	9301      	str	r3, [sp, #4]
 80052d6:	3303      	adds	r3, #3
 80052d8:	e7f3      	b.n	80052c2 <_dtoa_r+0x9a>
 80052da:	ed9d 8b02 	vldr	d8, [sp, #8]
 80052de:	eeb5 8b40 	vcmp.f64	d8, #0.0
 80052e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80052e6:	d10b      	bne.n	8005300 <_dtoa_r+0xd8>
 80052e8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80052ea:	2301      	movs	r3, #1
 80052ec:	6013      	str	r3, [r2, #0]
 80052ee:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 84d9 	beq.w	8005ca8 <_dtoa_r+0xa80>
 80052f6:	4887      	ldr	r0, [pc, #540]	; (8005514 <_dtoa_r+0x2ec>)
 80052f8:	6018      	str	r0, [r3, #0]
 80052fa:	1e43      	subs	r3, r0, #1
 80052fc:	9301      	str	r3, [sp, #4]
 80052fe:	e7e2      	b.n	80052c6 <_dtoa_r+0x9e>
 8005300:	a90f      	add	r1, sp, #60	; 0x3c
 8005302:	aa0e      	add	r2, sp, #56	; 0x38
 8005304:	4630      	mov	r0, r6
 8005306:	eeb0 0b48 	vmov.f64	d0, d8
 800530a:	f001 f83d 	bl	8006388 <__d2b>
 800530e:	f3c4 510a 	ubfx	r1, r4, #20, #11
 8005312:	4605      	mov	r5, r0
 8005314:	980e      	ldr	r0, [sp, #56]	; 0x38
 8005316:	2900      	cmp	r1, #0
 8005318:	d046      	beq.n	80053a8 <_dtoa_r+0x180>
 800531a:	ee18 4a90 	vmov	r4, s17
 800531e:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005322:	ec53 2b18 	vmov	r2, r3, d8
 8005326:	f044 537f 	orr.w	r3, r4, #1069547520	; 0x3fc00000
 800532a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800532e:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 8005332:	2400      	movs	r4, #0
 8005334:	ec43 2b16 	vmov	d6, r2, r3
 8005338:	eeb7 7b08 	vmov.f64	d7, #120	; 0x3fc00000  1.5
 800533c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80054e8 <_dtoa_r+0x2c0>
 8005340:	ee36 7b47 	vsub.f64	d7, d6, d7
 8005344:	ed9f 6b6a 	vldr	d6, [pc, #424]	; 80054f0 <_dtoa_r+0x2c8>
 8005348:	eea7 6b05 	vfma.f64	d6, d7, d5
 800534c:	ed9f 5b6a 	vldr	d5, [pc, #424]	; 80054f8 <_dtoa_r+0x2d0>
 8005350:	ee07 1a90 	vmov	s15, r1
 8005354:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005358:	eeb0 7b46 	vmov.f64	d7, d6
 800535c:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005360:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005364:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005368:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800536c:	ee16 ba90 	vmov	fp, s13
 8005370:	940a      	str	r4, [sp, #40]	; 0x28
 8005372:	d508      	bpl.n	8005386 <_dtoa_r+0x15e>
 8005374:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005378:	eeb4 6b47 	vcmp.f64	d6, d7
 800537c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005380:	bf18      	it	ne
 8005382:	f10b 3bff 	addne.w	fp, fp, #4294967295
 8005386:	f1bb 0f16 	cmp.w	fp, #22
 800538a:	d82f      	bhi.n	80053ec <_dtoa_r+0x1c4>
 800538c:	4b62      	ldr	r3, [pc, #392]	; (8005518 <_dtoa_r+0x2f0>)
 800538e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005392:	ed93 7b00 	vldr	d7, [r3]
 8005396:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800539a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800539e:	d501      	bpl.n	80053a4 <_dtoa_r+0x17c>
 80053a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80053a4:	2300      	movs	r3, #0
 80053a6:	e022      	b.n	80053ee <_dtoa_r+0x1c6>
 80053a8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80053aa:	4401      	add	r1, r0
 80053ac:	f201 4332 	addw	r3, r1, #1074	; 0x432
 80053b0:	2b20      	cmp	r3, #32
 80053b2:	bfc1      	itttt	gt
 80053b4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80053b8:	fa04 f303 	lslgt.w	r3, r4, r3
 80053bc:	f201 4412 	addwgt	r4, r1, #1042	; 0x412
 80053c0:	fa28 f804 	lsrgt.w	r8, r8, r4
 80053c4:	bfd6      	itet	le
 80053c6:	f1c3 0320 	rsble	r3, r3, #32
 80053ca:	ea43 0808 	orrgt.w	r8, r3, r8
 80053ce:	fa08 f803 	lslle.w	r8, r8, r3
 80053d2:	ee07 8a90 	vmov	s15, r8
 80053d6:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 80053da:	3901      	subs	r1, #1
 80053dc:	ee17 4a90 	vmov	r4, s15
 80053e0:	ec53 2b17 	vmov	r2, r3, d7
 80053e4:	f1a4 73f8 	sub.w	r3, r4, #32505856	; 0x1f00000
 80053e8:	2401      	movs	r4, #1
 80053ea:	e7a3      	b.n	8005334 <_dtoa_r+0x10c>
 80053ec:	2301      	movs	r3, #1
 80053ee:	930b      	str	r3, [sp, #44]	; 0x2c
 80053f0:	1a43      	subs	r3, r0, r1
 80053f2:	1e5a      	subs	r2, r3, #1
 80053f4:	bf45      	ittet	mi
 80053f6:	f1c3 0301 	rsbmi	r3, r3, #1
 80053fa:	9304      	strmi	r3, [sp, #16]
 80053fc:	2300      	movpl	r3, #0
 80053fe:	2300      	movmi	r3, #0
 8005400:	9205      	str	r2, [sp, #20]
 8005402:	bf54      	ite	pl
 8005404:	9304      	strpl	r3, [sp, #16]
 8005406:	9305      	strmi	r3, [sp, #20]
 8005408:	f1bb 0f00 	cmp.w	fp, #0
 800540c:	db18      	blt.n	8005440 <_dtoa_r+0x218>
 800540e:	9b05      	ldr	r3, [sp, #20]
 8005410:	f8cd b024 	str.w	fp, [sp, #36]	; 0x24
 8005414:	445b      	add	r3, fp
 8005416:	9305      	str	r3, [sp, #20]
 8005418:	2300      	movs	r3, #0
 800541a:	9a06      	ldr	r2, [sp, #24]
 800541c:	2a09      	cmp	r2, #9
 800541e:	d849      	bhi.n	80054b4 <_dtoa_r+0x28c>
 8005420:	2a05      	cmp	r2, #5
 8005422:	bfc4      	itt	gt
 8005424:	3a04      	subgt	r2, #4
 8005426:	9206      	strgt	r2, [sp, #24]
 8005428:	9a06      	ldr	r2, [sp, #24]
 800542a:	f1a2 0202 	sub.w	r2, r2, #2
 800542e:	bfcc      	ite	gt
 8005430:	2400      	movgt	r4, #0
 8005432:	2401      	movle	r4, #1
 8005434:	2a03      	cmp	r2, #3
 8005436:	d848      	bhi.n	80054ca <_dtoa_r+0x2a2>
 8005438:	e8df f002 	tbb	[pc, r2]
 800543c:	3a2c2e0b 	.word	0x3a2c2e0b
 8005440:	9b04      	ldr	r3, [sp, #16]
 8005442:	2200      	movs	r2, #0
 8005444:	eba3 030b 	sub.w	r3, r3, fp
 8005448:	9304      	str	r3, [sp, #16]
 800544a:	9209      	str	r2, [sp, #36]	; 0x24
 800544c:	f1cb 0300 	rsb	r3, fp, #0
 8005450:	e7e3      	b.n	800541a <_dtoa_r+0x1f2>
 8005452:	2200      	movs	r2, #0
 8005454:	9207      	str	r2, [sp, #28]
 8005456:	9a08      	ldr	r2, [sp, #32]
 8005458:	2a00      	cmp	r2, #0
 800545a:	dc39      	bgt.n	80054d0 <_dtoa_r+0x2a8>
 800545c:	f04f 0a01 	mov.w	sl, #1
 8005460:	46d1      	mov	r9, sl
 8005462:	4652      	mov	r2, sl
 8005464:	f8cd a020 	str.w	sl, [sp, #32]
 8005468:	6a77      	ldr	r7, [r6, #36]	; 0x24
 800546a:	2100      	movs	r1, #0
 800546c:	6079      	str	r1, [r7, #4]
 800546e:	2004      	movs	r0, #4
 8005470:	f100 0c14 	add.w	ip, r0, #20
 8005474:	4594      	cmp	ip, r2
 8005476:	6879      	ldr	r1, [r7, #4]
 8005478:	d92f      	bls.n	80054da <_dtoa_r+0x2b2>
 800547a:	4630      	mov	r0, r6
 800547c:	930d      	str	r3, [sp, #52]	; 0x34
 800547e:	f000 fc5b 	bl	8005d38 <_Balloc>
 8005482:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005484:	9001      	str	r0, [sp, #4]
 8005486:	4602      	mov	r2, r0
 8005488:	2800      	cmp	r0, #0
 800548a:	d149      	bne.n	8005520 <_dtoa_r+0x2f8>
 800548c:	4b23      	ldr	r3, [pc, #140]	; (800551c <_dtoa_r+0x2f4>)
 800548e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005492:	e6e1      	b.n	8005258 <_dtoa_r+0x30>
 8005494:	2201      	movs	r2, #1
 8005496:	e7dd      	b.n	8005454 <_dtoa_r+0x22c>
 8005498:	2200      	movs	r2, #0
 800549a:	9207      	str	r2, [sp, #28]
 800549c:	9a08      	ldr	r2, [sp, #32]
 800549e:	eb0b 0a02 	add.w	sl, fp, r2
 80054a2:	f10a 0901 	add.w	r9, sl, #1
 80054a6:	464a      	mov	r2, r9
 80054a8:	2a01      	cmp	r2, #1
 80054aa:	bfb8      	it	lt
 80054ac:	2201      	movlt	r2, #1
 80054ae:	e7db      	b.n	8005468 <_dtoa_r+0x240>
 80054b0:	2201      	movs	r2, #1
 80054b2:	e7f2      	b.n	800549a <_dtoa_r+0x272>
 80054b4:	2401      	movs	r4, #1
 80054b6:	2200      	movs	r2, #0
 80054b8:	e9cd 2406 	strd	r2, r4, [sp, #24]
 80054bc:	f04f 3aff 	mov.w	sl, #4294967295
 80054c0:	2100      	movs	r1, #0
 80054c2:	46d1      	mov	r9, sl
 80054c4:	2212      	movs	r2, #18
 80054c6:	9108      	str	r1, [sp, #32]
 80054c8:	e7ce      	b.n	8005468 <_dtoa_r+0x240>
 80054ca:	2201      	movs	r2, #1
 80054cc:	9207      	str	r2, [sp, #28]
 80054ce:	e7f5      	b.n	80054bc <_dtoa_r+0x294>
 80054d0:	f8dd a020 	ldr.w	sl, [sp, #32]
 80054d4:	46d1      	mov	r9, sl
 80054d6:	4652      	mov	r2, sl
 80054d8:	e7c6      	b.n	8005468 <_dtoa_r+0x240>
 80054da:	3101      	adds	r1, #1
 80054dc:	6079      	str	r1, [r7, #4]
 80054de:	0040      	lsls	r0, r0, #1
 80054e0:	e7c6      	b.n	8005470 <_dtoa_r+0x248>
 80054e2:	bf00      	nop
 80054e4:	f3af 8000 	nop.w
 80054e8:	636f4361 	.word	0x636f4361
 80054ec:	3fd287a7 	.word	0x3fd287a7
 80054f0:	8b60c8b3 	.word	0x8b60c8b3
 80054f4:	3fc68a28 	.word	0x3fc68a28
 80054f8:	509f79fb 	.word	0x509f79fb
 80054fc:	3fd34413 	.word	0x3fd34413
 8005500:	0800753d 	.word	0x0800753d
 8005504:	08007554 	.word	0x08007554
 8005508:	7ff00000 	.word	0x7ff00000
 800550c:	08007539 	.word	0x08007539
 8005510:	08007530 	.word	0x08007530
 8005514:	0800750d 	.word	0x0800750d
 8005518:	08007648 	.word	0x08007648
 800551c:	080075af 	.word	0x080075af
 8005520:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8005522:	9901      	ldr	r1, [sp, #4]
 8005524:	6011      	str	r1, [r2, #0]
 8005526:	f1b9 0f0e 	cmp.w	r9, #14
 800552a:	d86c      	bhi.n	8005606 <_dtoa_r+0x3de>
 800552c:	2c00      	cmp	r4, #0
 800552e:	d06a      	beq.n	8005606 <_dtoa_r+0x3de>
 8005530:	f1bb 0f00 	cmp.w	fp, #0
 8005534:	f340 80a0 	ble.w	8005678 <_dtoa_r+0x450>
 8005538:	49c1      	ldr	r1, [pc, #772]	; (8005840 <_dtoa_r+0x618>)
 800553a:	f00b 020f 	and.w	r2, fp, #15
 800553e:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
 8005542:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8005546:	ed92 7b00 	vldr	d7, [r2]
 800554a:	ea4f 112b 	mov.w	r1, fp, asr #4
 800554e:	f000 8087 	beq.w	8005660 <_dtoa_r+0x438>
 8005552:	4abc      	ldr	r2, [pc, #752]	; (8005844 <_dtoa_r+0x61c>)
 8005554:	ed92 6b08 	vldr	d6, [r2, #32]
 8005558:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800555c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005560:	f001 010f 	and.w	r1, r1, #15
 8005564:	2203      	movs	r2, #3
 8005566:	48b7      	ldr	r0, [pc, #732]	; (8005844 <_dtoa_r+0x61c>)
 8005568:	2900      	cmp	r1, #0
 800556a:	d17b      	bne.n	8005664 <_dtoa_r+0x43c>
 800556c:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005570:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005574:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005578:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800557a:	2900      	cmp	r1, #0
 800557c:	f000 80a2 	beq.w	80056c4 <_dtoa_r+0x49c>
 8005580:	eeb7 6b00 	vmov.f64	d6, #112	; 0x3f800000  1.0
 8005584:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005588:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800558c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005590:	f140 8098 	bpl.w	80056c4 <_dtoa_r+0x49c>
 8005594:	f1b9 0f00 	cmp.w	r9, #0
 8005598:	f000 8094 	beq.w	80056c4 <_dtoa_r+0x49c>
 800559c:	f1ba 0f00 	cmp.w	sl, #0
 80055a0:	dd2f      	ble.n	8005602 <_dtoa_r+0x3da>
 80055a2:	eeb2 6b04 	vmov.f64	d6, #36	; 0x41200000  10.0
 80055a6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80055aa:	ed8d 7b02 	vstr	d7, [sp, #8]
 80055ae:	f10b 37ff 	add.w	r7, fp, #4294967295
 80055b2:	3201      	adds	r2, #1
 80055b4:	4650      	mov	r0, sl
 80055b6:	ed9d 6b02 	vldr	d6, [sp, #8]
 80055ba:	eeb1 5b0c 	vmov.f64	d5, #28	; 0x40e00000  7.0
 80055be:	ee07 2a90 	vmov	s15, r2
 80055c2:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80055c6:	eea7 5b06 	vfma.f64	d5, d7, d6
 80055ca:	ee15 4a90 	vmov	r4, s11
 80055ce:	ec52 1b15 	vmov	r1, r2, d5
 80055d2:	f1a4 7250 	sub.w	r2, r4, #54525952	; 0x3400000
 80055d6:	2800      	cmp	r0, #0
 80055d8:	d177      	bne.n	80056ca <_dtoa_r+0x4a2>
 80055da:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 80055de:	ee36 6b47 	vsub.f64	d6, d6, d7
 80055e2:	ec42 1b17 	vmov	d7, r1, r2
 80055e6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80055ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055ee:	f300 8263 	bgt.w	8005ab8 <_dtoa_r+0x890>
 80055f2:	eeb1 7b47 	vneg.f64	d7, d7
 80055f6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80055fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055fe:	f100 8258 	bmi.w	8005ab2 <_dtoa_r+0x88a>
 8005602:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005606:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005608:	2a00      	cmp	r2, #0
 800560a:	f2c0 811d 	blt.w	8005848 <_dtoa_r+0x620>
 800560e:	f1bb 0f0e 	cmp.w	fp, #14
 8005612:	f300 8119 	bgt.w	8005848 <_dtoa_r+0x620>
 8005616:	4b8a      	ldr	r3, [pc, #552]	; (8005840 <_dtoa_r+0x618>)
 8005618:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800561c:	ed93 6b00 	vldr	d6, [r3]
 8005620:	9b08      	ldr	r3, [sp, #32]
 8005622:	2b00      	cmp	r3, #0
 8005624:	f280 80b7 	bge.w	8005796 <_dtoa_r+0x56e>
 8005628:	f1b9 0f00 	cmp.w	r9, #0
 800562c:	f300 80b3 	bgt.w	8005796 <_dtoa_r+0x56e>
 8005630:	f040 823f 	bne.w	8005ab2 <_dtoa_r+0x88a>
 8005634:	eeb1 7b04 	vmov.f64	d7, #20	; 0x40a00000  5.0
 8005638:	ee26 6b07 	vmul.f64	d6, d6, d7
 800563c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005640:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005644:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005648:	464c      	mov	r4, r9
 800564a:	464f      	mov	r7, r9
 800564c:	f280 8215 	bge.w	8005a7a <_dtoa_r+0x852>
 8005650:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005654:	2331      	movs	r3, #49	; 0x31
 8005656:	f808 3b01 	strb.w	r3, [r8], #1
 800565a:	f10b 0b01 	add.w	fp, fp, #1
 800565e:	e211      	b.n	8005a84 <_dtoa_r+0x85c>
 8005660:	2202      	movs	r2, #2
 8005662:	e780      	b.n	8005566 <_dtoa_r+0x33e>
 8005664:	07cc      	lsls	r4, r1, #31
 8005666:	d504      	bpl.n	8005672 <_dtoa_r+0x44a>
 8005668:	ed90 6b00 	vldr	d6, [r0]
 800566c:	3201      	adds	r2, #1
 800566e:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005672:	1049      	asrs	r1, r1, #1
 8005674:	3008      	adds	r0, #8
 8005676:	e777      	b.n	8005568 <_dtoa_r+0x340>
 8005678:	d022      	beq.n	80056c0 <_dtoa_r+0x498>
 800567a:	f1cb 0100 	rsb	r1, fp, #0
 800567e:	4a70      	ldr	r2, [pc, #448]	; (8005840 <_dtoa_r+0x618>)
 8005680:	f001 000f 	and.w	r0, r1, #15
 8005684:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005688:	ed92 7b00 	vldr	d7, [r2]
 800568c:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005690:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005694:	486b      	ldr	r0, [pc, #428]	; (8005844 <_dtoa_r+0x61c>)
 8005696:	1109      	asrs	r1, r1, #4
 8005698:	2400      	movs	r4, #0
 800569a:	2202      	movs	r2, #2
 800569c:	b929      	cbnz	r1, 80056aa <_dtoa_r+0x482>
 800569e:	2c00      	cmp	r4, #0
 80056a0:	f43f af6a 	beq.w	8005578 <_dtoa_r+0x350>
 80056a4:	ed8d 7b02 	vstr	d7, [sp, #8]
 80056a8:	e766      	b.n	8005578 <_dtoa_r+0x350>
 80056aa:	07cf      	lsls	r7, r1, #31
 80056ac:	d505      	bpl.n	80056ba <_dtoa_r+0x492>
 80056ae:	ed90 6b00 	vldr	d6, [r0]
 80056b2:	3201      	adds	r2, #1
 80056b4:	2401      	movs	r4, #1
 80056b6:	ee27 7b06 	vmul.f64	d7, d7, d6
 80056ba:	1049      	asrs	r1, r1, #1
 80056bc:	3008      	adds	r0, #8
 80056be:	e7ed      	b.n	800569c <_dtoa_r+0x474>
 80056c0:	2202      	movs	r2, #2
 80056c2:	e759      	b.n	8005578 <_dtoa_r+0x350>
 80056c4:	465f      	mov	r7, fp
 80056c6:	4648      	mov	r0, r9
 80056c8:	e775      	b.n	80055b6 <_dtoa_r+0x38e>
 80056ca:	ec42 1b17 	vmov	d7, r1, r2
 80056ce:	4a5c      	ldr	r2, [pc, #368]	; (8005840 <_dtoa_r+0x618>)
 80056d0:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 80056d4:	ed12 4b02 	vldr	d4, [r2, #-8]
 80056d8:	9a01      	ldr	r2, [sp, #4]
 80056da:	1814      	adds	r4, r2, r0
 80056dc:	9a07      	ldr	r2, [sp, #28]
 80056de:	b352      	cbz	r2, 8005736 <_dtoa_r+0x50e>
 80056e0:	eeb6 3b00 	vmov.f64	d3, #96	; 0x3f000000  0.5
 80056e4:	eeb7 2b00 	vmov.f64	d2, #112	; 0x3f800000  1.0
 80056e8:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80056ec:	ee83 5b04 	vdiv.f64	d5, d3, d4
 80056f0:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 80056f4:	ee35 7b47 	vsub.f64	d7, d5, d7
 80056f8:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 80056fc:	ee14 2a90 	vmov	r2, s9
 8005700:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005704:	3230      	adds	r2, #48	; 0x30
 8005706:	ee36 6b45 	vsub.f64	d6, d6, d5
 800570a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800570e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005712:	f808 2b01 	strb.w	r2, [r8], #1
 8005716:	d439      	bmi.n	800578c <_dtoa_r+0x564>
 8005718:	ee32 5b46 	vsub.f64	d5, d2, d6
 800571c:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005720:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005724:	d472      	bmi.n	800580c <_dtoa_r+0x5e4>
 8005726:	45a0      	cmp	r8, r4
 8005728:	f43f af6b 	beq.w	8005602 <_dtoa_r+0x3da>
 800572c:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005730:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005734:	e7e0      	b.n	80056f8 <_dtoa_r+0x4d0>
 8005736:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800573a:	ee27 7b04 	vmul.f64	d7, d7, d4
 800573e:	4621      	mov	r1, r4
 8005740:	eeb2 3b04 	vmov.f64	d3, #36	; 0x41200000  10.0
 8005744:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005748:	ee14 2a90 	vmov	r2, s9
 800574c:	3230      	adds	r2, #48	; 0x30
 800574e:	f808 2b01 	strb.w	r2, [r8], #1
 8005752:	45a0      	cmp	r8, r4
 8005754:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005758:	ee36 6b45 	vsub.f64	d6, d6, d5
 800575c:	d118      	bne.n	8005790 <_dtoa_r+0x568>
 800575e:	eeb6 5b00 	vmov.f64	d5, #96	; 0x3f000000  0.5
 8005762:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005766:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800576a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800576e:	dc4d      	bgt.n	800580c <_dtoa_r+0x5e4>
 8005770:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005774:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005778:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800577c:	f57f af41 	bpl.w	8005602 <_dtoa_r+0x3da>
 8005780:	4688      	mov	r8, r1
 8005782:	3901      	subs	r1, #1
 8005784:	f818 3c01 	ldrb.w	r3, [r8, #-1]
 8005788:	2b30      	cmp	r3, #48	; 0x30
 800578a:	d0f9      	beq.n	8005780 <_dtoa_r+0x558>
 800578c:	46bb      	mov	fp, r7
 800578e:	e02a      	b.n	80057e6 <_dtoa_r+0x5be>
 8005790:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005794:	e7d6      	b.n	8005744 <_dtoa_r+0x51c>
 8005796:	ed9d 7b02 	vldr	d7, [sp, #8]
 800579a:	eeb2 4b04 	vmov.f64	d4, #36	; 0x41200000  10.0
 800579e:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80057a2:	ee87 5b06 	vdiv.f64	d5, d7, d6
 80057a6:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 80057aa:	ee15 3a10 	vmov	r3, s10
 80057ae:	3330      	adds	r3, #48	; 0x30
 80057b0:	f808 3b01 	strb.w	r3, [r8], #1
 80057b4:	9b01      	ldr	r3, [sp, #4]
 80057b6:	eba8 0303 	sub.w	r3, r8, r3
 80057ba:	4599      	cmp	r9, r3
 80057bc:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 80057c0:	eea3 7b46 	vfms.f64	d7, d3, d6
 80057c4:	d133      	bne.n	800582e <_dtoa_r+0x606>
 80057c6:	ee37 7b07 	vadd.f64	d7, d7, d7
 80057ca:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80057ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057d2:	dc1a      	bgt.n	800580a <_dtoa_r+0x5e2>
 80057d4:	eeb4 7b46 	vcmp.f64	d7, d6
 80057d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80057dc:	d103      	bne.n	80057e6 <_dtoa_r+0x5be>
 80057de:	ee15 3a10 	vmov	r3, s10
 80057e2:	07d9      	lsls	r1, r3, #31
 80057e4:	d411      	bmi.n	800580a <_dtoa_r+0x5e2>
 80057e6:	4629      	mov	r1, r5
 80057e8:	4630      	mov	r0, r6
 80057ea:	f000 fae5 	bl	8005db8 <_Bfree>
 80057ee:	2300      	movs	r3, #0
 80057f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80057f2:	f888 3000 	strb.w	r3, [r8]
 80057f6:	f10b 0301 	add.w	r3, fp, #1
 80057fa:	6013      	str	r3, [r2, #0]
 80057fc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f43f ad61 	beq.w	80052c6 <_dtoa_r+0x9e>
 8005804:	f8c3 8000 	str.w	r8, [r3]
 8005808:	e55d      	b.n	80052c6 <_dtoa_r+0x9e>
 800580a:	465f      	mov	r7, fp
 800580c:	4643      	mov	r3, r8
 800580e:	4698      	mov	r8, r3
 8005810:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005814:	2a39      	cmp	r2, #57	; 0x39
 8005816:	d106      	bne.n	8005826 <_dtoa_r+0x5fe>
 8005818:	9a01      	ldr	r2, [sp, #4]
 800581a:	429a      	cmp	r2, r3
 800581c:	d1f7      	bne.n	800580e <_dtoa_r+0x5e6>
 800581e:	9901      	ldr	r1, [sp, #4]
 8005820:	2230      	movs	r2, #48	; 0x30
 8005822:	3701      	adds	r7, #1
 8005824:	700a      	strb	r2, [r1, #0]
 8005826:	781a      	ldrb	r2, [r3, #0]
 8005828:	3201      	adds	r2, #1
 800582a:	701a      	strb	r2, [r3, #0]
 800582c:	e7ae      	b.n	800578c <_dtoa_r+0x564>
 800582e:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005832:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800583a:	d1b2      	bne.n	80057a2 <_dtoa_r+0x57a>
 800583c:	e7d3      	b.n	80057e6 <_dtoa_r+0x5be>
 800583e:	bf00      	nop
 8005840:	08007648 	.word	0x08007648
 8005844:	08007620 	.word	0x08007620
 8005848:	9907      	ldr	r1, [sp, #28]
 800584a:	2900      	cmp	r1, #0
 800584c:	f000 80d0 	beq.w	80059f0 <_dtoa_r+0x7c8>
 8005850:	9906      	ldr	r1, [sp, #24]
 8005852:	2901      	cmp	r1, #1
 8005854:	f300 80b4 	bgt.w	80059c0 <_dtoa_r+0x798>
 8005858:	990a      	ldr	r1, [sp, #40]	; 0x28
 800585a:	2900      	cmp	r1, #0
 800585c:	f000 80ac 	beq.w	80059b8 <_dtoa_r+0x790>
 8005860:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8005864:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005868:	461c      	mov	r4, r3
 800586a:	930a      	str	r3, [sp, #40]	; 0x28
 800586c:	9b04      	ldr	r3, [sp, #16]
 800586e:	4413      	add	r3, r2
 8005870:	9304      	str	r3, [sp, #16]
 8005872:	9b05      	ldr	r3, [sp, #20]
 8005874:	2101      	movs	r1, #1
 8005876:	4413      	add	r3, r2
 8005878:	4630      	mov	r0, r6
 800587a:	9305      	str	r3, [sp, #20]
 800587c:	f000 fb54 	bl	8005f28 <__i2b>
 8005880:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005882:	4607      	mov	r7, r0
 8005884:	f1b8 0f00 	cmp.w	r8, #0
 8005888:	dd0d      	ble.n	80058a6 <_dtoa_r+0x67e>
 800588a:	9a05      	ldr	r2, [sp, #20]
 800588c:	2a00      	cmp	r2, #0
 800588e:	dd0a      	ble.n	80058a6 <_dtoa_r+0x67e>
 8005890:	4542      	cmp	r2, r8
 8005892:	9904      	ldr	r1, [sp, #16]
 8005894:	bfa8      	it	ge
 8005896:	4642      	movge	r2, r8
 8005898:	1a89      	subs	r1, r1, r2
 800589a:	9104      	str	r1, [sp, #16]
 800589c:	9905      	ldr	r1, [sp, #20]
 800589e:	eba8 0802 	sub.w	r8, r8, r2
 80058a2:	1a8a      	subs	r2, r1, r2
 80058a4:	9205      	str	r2, [sp, #20]
 80058a6:	b303      	cbz	r3, 80058ea <_dtoa_r+0x6c2>
 80058a8:	9a07      	ldr	r2, [sp, #28]
 80058aa:	2a00      	cmp	r2, #0
 80058ac:	f000 80a5 	beq.w	80059fa <_dtoa_r+0x7d2>
 80058b0:	2c00      	cmp	r4, #0
 80058b2:	dd13      	ble.n	80058dc <_dtoa_r+0x6b4>
 80058b4:	4639      	mov	r1, r7
 80058b6:	4622      	mov	r2, r4
 80058b8:	4630      	mov	r0, r6
 80058ba:	930d      	str	r3, [sp, #52]	; 0x34
 80058bc:	f000 fbf4 	bl	80060a8 <__pow5mult>
 80058c0:	462a      	mov	r2, r5
 80058c2:	4601      	mov	r1, r0
 80058c4:	4607      	mov	r7, r0
 80058c6:	4630      	mov	r0, r6
 80058c8:	f000 fb44 	bl	8005f54 <__multiply>
 80058cc:	4629      	mov	r1, r5
 80058ce:	900a      	str	r0, [sp, #40]	; 0x28
 80058d0:	4630      	mov	r0, r6
 80058d2:	f000 fa71 	bl	8005db8 <_Bfree>
 80058d6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80058d8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80058da:	4615      	mov	r5, r2
 80058dc:	1b1a      	subs	r2, r3, r4
 80058de:	d004      	beq.n	80058ea <_dtoa_r+0x6c2>
 80058e0:	4629      	mov	r1, r5
 80058e2:	4630      	mov	r0, r6
 80058e4:	f000 fbe0 	bl	80060a8 <__pow5mult>
 80058e8:	4605      	mov	r5, r0
 80058ea:	2101      	movs	r1, #1
 80058ec:	4630      	mov	r0, r6
 80058ee:	f000 fb1b 	bl	8005f28 <__i2b>
 80058f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	4604      	mov	r4, r0
 80058f8:	f340 8081 	ble.w	80059fe <_dtoa_r+0x7d6>
 80058fc:	461a      	mov	r2, r3
 80058fe:	4601      	mov	r1, r0
 8005900:	4630      	mov	r0, r6
 8005902:	f000 fbd1 	bl	80060a8 <__pow5mult>
 8005906:	9b06      	ldr	r3, [sp, #24]
 8005908:	2b01      	cmp	r3, #1
 800590a:	4604      	mov	r4, r0
 800590c:	dd7a      	ble.n	8005a04 <_dtoa_r+0x7dc>
 800590e:	2300      	movs	r3, #0
 8005910:	930a      	str	r3, [sp, #40]	; 0x28
 8005912:	6922      	ldr	r2, [r4, #16]
 8005914:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8005918:	6910      	ldr	r0, [r2, #16]
 800591a:	f000 fab5 	bl	8005e88 <__hi0bits>
 800591e:	f1c0 0020 	rsb	r0, r0, #32
 8005922:	9b05      	ldr	r3, [sp, #20]
 8005924:	4418      	add	r0, r3
 8005926:	f010 001f 	ands.w	r0, r0, #31
 800592a:	f000 808c 	beq.w	8005a46 <_dtoa_r+0x81e>
 800592e:	f1c0 0220 	rsb	r2, r0, #32
 8005932:	2a04      	cmp	r2, #4
 8005934:	f340 8085 	ble.w	8005a42 <_dtoa_r+0x81a>
 8005938:	f1c0 001c 	rsb	r0, r0, #28
 800593c:	9b04      	ldr	r3, [sp, #16]
 800593e:	4403      	add	r3, r0
 8005940:	9304      	str	r3, [sp, #16]
 8005942:	9b05      	ldr	r3, [sp, #20]
 8005944:	4403      	add	r3, r0
 8005946:	4480      	add	r8, r0
 8005948:	9305      	str	r3, [sp, #20]
 800594a:	9b04      	ldr	r3, [sp, #16]
 800594c:	2b00      	cmp	r3, #0
 800594e:	dd05      	ble.n	800595c <_dtoa_r+0x734>
 8005950:	4629      	mov	r1, r5
 8005952:	461a      	mov	r2, r3
 8005954:	4630      	mov	r0, r6
 8005956:	f000 fc01 	bl	800615c <__lshift>
 800595a:	4605      	mov	r5, r0
 800595c:	9b05      	ldr	r3, [sp, #20]
 800595e:	2b00      	cmp	r3, #0
 8005960:	dd05      	ble.n	800596e <_dtoa_r+0x746>
 8005962:	4621      	mov	r1, r4
 8005964:	461a      	mov	r2, r3
 8005966:	4630      	mov	r0, r6
 8005968:	f000 fbf8 	bl	800615c <__lshift>
 800596c:	4604      	mov	r4, r0
 800596e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005970:	2b00      	cmp	r3, #0
 8005972:	d06a      	beq.n	8005a4a <_dtoa_r+0x822>
 8005974:	4621      	mov	r1, r4
 8005976:	4628      	mov	r0, r5
 8005978:	f000 fc60 	bl	800623c <__mcmp>
 800597c:	2800      	cmp	r0, #0
 800597e:	da64      	bge.n	8005a4a <_dtoa_r+0x822>
 8005980:	2300      	movs	r3, #0
 8005982:	4629      	mov	r1, r5
 8005984:	220a      	movs	r2, #10
 8005986:	4630      	mov	r0, r6
 8005988:	f000 fa38 	bl	8005dfc <__multadd>
 800598c:	9b07      	ldr	r3, [sp, #28]
 800598e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005992:	4605      	mov	r5, r0
 8005994:	2b00      	cmp	r3, #0
 8005996:	f000 8191 	beq.w	8005cbc <_dtoa_r+0xa94>
 800599a:	4639      	mov	r1, r7
 800599c:	2300      	movs	r3, #0
 800599e:	220a      	movs	r2, #10
 80059a0:	4630      	mov	r0, r6
 80059a2:	f000 fa2b 	bl	8005dfc <__multadd>
 80059a6:	f1ba 0f00 	cmp.w	sl, #0
 80059aa:	4607      	mov	r7, r0
 80059ac:	f300 808d 	bgt.w	8005aca <_dtoa_r+0x8a2>
 80059b0:	9b06      	ldr	r3, [sp, #24]
 80059b2:	2b02      	cmp	r3, #2
 80059b4:	dc50      	bgt.n	8005a58 <_dtoa_r+0x830>
 80059b6:	e088      	b.n	8005aca <_dtoa_r+0x8a2>
 80059b8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80059ba:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80059be:	e751      	b.n	8005864 <_dtoa_r+0x63c>
 80059c0:	f109 34ff 	add.w	r4, r9, #4294967295
 80059c4:	42a3      	cmp	r3, r4
 80059c6:	bfbf      	itttt	lt
 80059c8:	9a09      	ldrlt	r2, [sp, #36]	; 0x24
 80059ca:	1ae3      	sublt	r3, r4, r3
 80059cc:	18d2      	addlt	r2, r2, r3
 80059ce:	9209      	strlt	r2, [sp, #36]	; 0x24
 80059d0:	bfb6      	itet	lt
 80059d2:	4623      	movlt	r3, r4
 80059d4:	1b1c      	subge	r4, r3, r4
 80059d6:	2400      	movlt	r4, #0
 80059d8:	f1b9 0f00 	cmp.w	r9, #0
 80059dc:	bfb5      	itete	lt
 80059de:	9a04      	ldrlt	r2, [sp, #16]
 80059e0:	f8dd 8010 	ldrge.w	r8, [sp, #16]
 80059e4:	eba2 0809 	sublt.w	r8, r2, r9
 80059e8:	464a      	movge	r2, r9
 80059ea:	bfb8      	it	lt
 80059ec:	2200      	movlt	r2, #0
 80059ee:	e73c      	b.n	800586a <_dtoa_r+0x642>
 80059f0:	f8dd 8010 	ldr.w	r8, [sp, #16]
 80059f4:	9f07      	ldr	r7, [sp, #28]
 80059f6:	461c      	mov	r4, r3
 80059f8:	e744      	b.n	8005884 <_dtoa_r+0x65c>
 80059fa:	461a      	mov	r2, r3
 80059fc:	e770      	b.n	80058e0 <_dtoa_r+0x6b8>
 80059fe:	9b06      	ldr	r3, [sp, #24]
 8005a00:	2b01      	cmp	r3, #1
 8005a02:	dc18      	bgt.n	8005a36 <_dtoa_r+0x80e>
 8005a04:	9b02      	ldr	r3, [sp, #8]
 8005a06:	b9b3      	cbnz	r3, 8005a36 <_dtoa_r+0x80e>
 8005a08:	9b03      	ldr	r3, [sp, #12]
 8005a0a:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8005a0e:	b9a2      	cbnz	r2, 8005a3a <_dtoa_r+0x812>
 8005a10:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8005a14:	0d12      	lsrs	r2, r2, #20
 8005a16:	0512      	lsls	r2, r2, #20
 8005a18:	b18a      	cbz	r2, 8005a3e <_dtoa_r+0x816>
 8005a1a:	9b04      	ldr	r3, [sp, #16]
 8005a1c:	3301      	adds	r3, #1
 8005a1e:	9304      	str	r3, [sp, #16]
 8005a20:	9b05      	ldr	r3, [sp, #20]
 8005a22:	3301      	adds	r3, #1
 8005a24:	9305      	str	r3, [sp, #20]
 8005a26:	2301      	movs	r3, #1
 8005a28:	930a      	str	r3, [sp, #40]	; 0x28
 8005a2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	f47f af70 	bne.w	8005912 <_dtoa_r+0x6ea>
 8005a32:	2001      	movs	r0, #1
 8005a34:	e775      	b.n	8005922 <_dtoa_r+0x6fa>
 8005a36:	2300      	movs	r3, #0
 8005a38:	e7f6      	b.n	8005a28 <_dtoa_r+0x800>
 8005a3a:	9b02      	ldr	r3, [sp, #8]
 8005a3c:	e7f4      	b.n	8005a28 <_dtoa_r+0x800>
 8005a3e:	920a      	str	r2, [sp, #40]	; 0x28
 8005a40:	e7f3      	b.n	8005a2a <_dtoa_r+0x802>
 8005a42:	d082      	beq.n	800594a <_dtoa_r+0x722>
 8005a44:	4610      	mov	r0, r2
 8005a46:	301c      	adds	r0, #28
 8005a48:	e778      	b.n	800593c <_dtoa_r+0x714>
 8005a4a:	f1b9 0f00 	cmp.w	r9, #0
 8005a4e:	dc37      	bgt.n	8005ac0 <_dtoa_r+0x898>
 8005a50:	9b06      	ldr	r3, [sp, #24]
 8005a52:	2b02      	cmp	r3, #2
 8005a54:	dd34      	ble.n	8005ac0 <_dtoa_r+0x898>
 8005a56:	46ca      	mov	sl, r9
 8005a58:	f1ba 0f00 	cmp.w	sl, #0
 8005a5c:	d10d      	bne.n	8005a7a <_dtoa_r+0x852>
 8005a5e:	4621      	mov	r1, r4
 8005a60:	4653      	mov	r3, sl
 8005a62:	2205      	movs	r2, #5
 8005a64:	4630      	mov	r0, r6
 8005a66:	f000 f9c9 	bl	8005dfc <__multadd>
 8005a6a:	4601      	mov	r1, r0
 8005a6c:	4604      	mov	r4, r0
 8005a6e:	4628      	mov	r0, r5
 8005a70:	f000 fbe4 	bl	800623c <__mcmp>
 8005a74:	2800      	cmp	r0, #0
 8005a76:	f73f adeb 	bgt.w	8005650 <_dtoa_r+0x428>
 8005a7a:	9b08      	ldr	r3, [sp, #32]
 8005a7c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005a80:	ea6f 0b03 	mvn.w	fp, r3
 8005a84:	f04f 0900 	mov.w	r9, #0
 8005a88:	4621      	mov	r1, r4
 8005a8a:	4630      	mov	r0, r6
 8005a8c:	f000 f994 	bl	8005db8 <_Bfree>
 8005a90:	2f00      	cmp	r7, #0
 8005a92:	f43f aea8 	beq.w	80057e6 <_dtoa_r+0x5be>
 8005a96:	f1b9 0f00 	cmp.w	r9, #0
 8005a9a:	d005      	beq.n	8005aa8 <_dtoa_r+0x880>
 8005a9c:	45b9      	cmp	r9, r7
 8005a9e:	d003      	beq.n	8005aa8 <_dtoa_r+0x880>
 8005aa0:	4649      	mov	r1, r9
 8005aa2:	4630      	mov	r0, r6
 8005aa4:	f000 f988 	bl	8005db8 <_Bfree>
 8005aa8:	4639      	mov	r1, r7
 8005aaa:	4630      	mov	r0, r6
 8005aac:	f000 f984 	bl	8005db8 <_Bfree>
 8005ab0:	e699      	b.n	80057e6 <_dtoa_r+0x5be>
 8005ab2:	2400      	movs	r4, #0
 8005ab4:	4627      	mov	r7, r4
 8005ab6:	e7e0      	b.n	8005a7a <_dtoa_r+0x852>
 8005ab8:	46bb      	mov	fp, r7
 8005aba:	4604      	mov	r4, r0
 8005abc:	4607      	mov	r7, r0
 8005abe:	e5c7      	b.n	8005650 <_dtoa_r+0x428>
 8005ac0:	9b07      	ldr	r3, [sp, #28]
 8005ac2:	46ca      	mov	sl, r9
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	f000 8100 	beq.w	8005cca <_dtoa_r+0xaa2>
 8005aca:	f1b8 0f00 	cmp.w	r8, #0
 8005ace:	dd05      	ble.n	8005adc <_dtoa_r+0x8b4>
 8005ad0:	4639      	mov	r1, r7
 8005ad2:	4642      	mov	r2, r8
 8005ad4:	4630      	mov	r0, r6
 8005ad6:	f000 fb41 	bl	800615c <__lshift>
 8005ada:	4607      	mov	r7, r0
 8005adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d05d      	beq.n	8005b9e <_dtoa_r+0x976>
 8005ae2:	6879      	ldr	r1, [r7, #4]
 8005ae4:	4630      	mov	r0, r6
 8005ae6:	f000 f927 	bl	8005d38 <_Balloc>
 8005aea:	4680      	mov	r8, r0
 8005aec:	b928      	cbnz	r0, 8005afa <_dtoa_r+0x8d2>
 8005aee:	4b82      	ldr	r3, [pc, #520]	; (8005cf8 <_dtoa_r+0xad0>)
 8005af0:	4602      	mov	r2, r0
 8005af2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8005af6:	f7ff bbaf 	b.w	8005258 <_dtoa_r+0x30>
 8005afa:	693a      	ldr	r2, [r7, #16]
 8005afc:	3202      	adds	r2, #2
 8005afe:	0092      	lsls	r2, r2, #2
 8005b00:	f107 010c 	add.w	r1, r7, #12
 8005b04:	300c      	adds	r0, #12
 8005b06:	f000 f909 	bl	8005d1c <memcpy>
 8005b0a:	2201      	movs	r2, #1
 8005b0c:	4641      	mov	r1, r8
 8005b0e:	4630      	mov	r0, r6
 8005b10:	f000 fb24 	bl	800615c <__lshift>
 8005b14:	9b01      	ldr	r3, [sp, #4]
 8005b16:	3301      	adds	r3, #1
 8005b18:	9304      	str	r3, [sp, #16]
 8005b1a:	9b01      	ldr	r3, [sp, #4]
 8005b1c:	4453      	add	r3, sl
 8005b1e:	9308      	str	r3, [sp, #32]
 8005b20:	9b02      	ldr	r3, [sp, #8]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	46b9      	mov	r9, r7
 8005b28:	9307      	str	r3, [sp, #28]
 8005b2a:	4607      	mov	r7, r0
 8005b2c:	9b04      	ldr	r3, [sp, #16]
 8005b2e:	4621      	mov	r1, r4
 8005b30:	3b01      	subs	r3, #1
 8005b32:	4628      	mov	r0, r5
 8005b34:	9302      	str	r3, [sp, #8]
 8005b36:	f7ff fae9 	bl	800510c <quorem>
 8005b3a:	4603      	mov	r3, r0
 8005b3c:	3330      	adds	r3, #48	; 0x30
 8005b3e:	9005      	str	r0, [sp, #20]
 8005b40:	4649      	mov	r1, r9
 8005b42:	4628      	mov	r0, r5
 8005b44:	9309      	str	r3, [sp, #36]	; 0x24
 8005b46:	f000 fb79 	bl	800623c <__mcmp>
 8005b4a:	463a      	mov	r2, r7
 8005b4c:	4682      	mov	sl, r0
 8005b4e:	4621      	mov	r1, r4
 8005b50:	4630      	mov	r0, r6
 8005b52:	f000 fb8f 	bl	8006274 <__mdiff>
 8005b56:	68c2      	ldr	r2, [r0, #12]
 8005b58:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b5a:	4680      	mov	r8, r0
 8005b5c:	bb0a      	cbnz	r2, 8005ba2 <_dtoa_r+0x97a>
 8005b5e:	4601      	mov	r1, r0
 8005b60:	4628      	mov	r0, r5
 8005b62:	f000 fb6b 	bl	800623c <__mcmp>
 8005b66:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b68:	4602      	mov	r2, r0
 8005b6a:	4641      	mov	r1, r8
 8005b6c:	4630      	mov	r0, r6
 8005b6e:	e9cd 3209 	strd	r3, r2, [sp, #36]	; 0x24
 8005b72:	f000 f921 	bl	8005db8 <_Bfree>
 8005b76:	9b06      	ldr	r3, [sp, #24]
 8005b78:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b7a:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005b7e:	ea43 0102 	orr.w	r1, r3, r2
 8005b82:	9b07      	ldr	r3, [sp, #28]
 8005b84:	430b      	orrs	r3, r1
 8005b86:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b88:	d10d      	bne.n	8005ba6 <_dtoa_r+0x97e>
 8005b8a:	2b39      	cmp	r3, #57	; 0x39
 8005b8c:	d029      	beq.n	8005be2 <_dtoa_r+0x9ba>
 8005b8e:	f1ba 0f00 	cmp.w	sl, #0
 8005b92:	dd01      	ble.n	8005b98 <_dtoa_r+0x970>
 8005b94:	9b05      	ldr	r3, [sp, #20]
 8005b96:	3331      	adds	r3, #49	; 0x31
 8005b98:	9a02      	ldr	r2, [sp, #8]
 8005b9a:	7013      	strb	r3, [r2, #0]
 8005b9c:	e774      	b.n	8005a88 <_dtoa_r+0x860>
 8005b9e:	4638      	mov	r0, r7
 8005ba0:	e7b8      	b.n	8005b14 <_dtoa_r+0x8ec>
 8005ba2:	2201      	movs	r2, #1
 8005ba4:	e7e1      	b.n	8005b6a <_dtoa_r+0x942>
 8005ba6:	f1ba 0f00 	cmp.w	sl, #0
 8005baa:	db06      	blt.n	8005bba <_dtoa_r+0x992>
 8005bac:	9906      	ldr	r1, [sp, #24]
 8005bae:	ea41 0a0a 	orr.w	sl, r1, sl
 8005bb2:	9907      	ldr	r1, [sp, #28]
 8005bb4:	ea5a 0101 	orrs.w	r1, sl, r1
 8005bb8:	d120      	bne.n	8005bfc <_dtoa_r+0x9d4>
 8005bba:	2a00      	cmp	r2, #0
 8005bbc:	ddec      	ble.n	8005b98 <_dtoa_r+0x970>
 8005bbe:	4629      	mov	r1, r5
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	4630      	mov	r0, r6
 8005bc4:	9304      	str	r3, [sp, #16]
 8005bc6:	f000 fac9 	bl	800615c <__lshift>
 8005bca:	4621      	mov	r1, r4
 8005bcc:	4605      	mov	r5, r0
 8005bce:	f000 fb35 	bl	800623c <__mcmp>
 8005bd2:	2800      	cmp	r0, #0
 8005bd4:	9b04      	ldr	r3, [sp, #16]
 8005bd6:	dc02      	bgt.n	8005bde <_dtoa_r+0x9b6>
 8005bd8:	d1de      	bne.n	8005b98 <_dtoa_r+0x970>
 8005bda:	07da      	lsls	r2, r3, #31
 8005bdc:	d5dc      	bpl.n	8005b98 <_dtoa_r+0x970>
 8005bde:	2b39      	cmp	r3, #57	; 0x39
 8005be0:	d1d8      	bne.n	8005b94 <_dtoa_r+0x96c>
 8005be2:	9a02      	ldr	r2, [sp, #8]
 8005be4:	2339      	movs	r3, #57	; 0x39
 8005be6:	7013      	strb	r3, [r2, #0]
 8005be8:	4643      	mov	r3, r8
 8005bea:	4698      	mov	r8, r3
 8005bec:	3b01      	subs	r3, #1
 8005bee:	f818 2c01 	ldrb.w	r2, [r8, #-1]
 8005bf2:	2a39      	cmp	r2, #57	; 0x39
 8005bf4:	d051      	beq.n	8005c9a <_dtoa_r+0xa72>
 8005bf6:	3201      	adds	r2, #1
 8005bf8:	701a      	strb	r2, [r3, #0]
 8005bfa:	e745      	b.n	8005a88 <_dtoa_r+0x860>
 8005bfc:	2a00      	cmp	r2, #0
 8005bfe:	dd03      	ble.n	8005c08 <_dtoa_r+0x9e0>
 8005c00:	2b39      	cmp	r3, #57	; 0x39
 8005c02:	d0ee      	beq.n	8005be2 <_dtoa_r+0x9ba>
 8005c04:	3301      	adds	r3, #1
 8005c06:	e7c7      	b.n	8005b98 <_dtoa_r+0x970>
 8005c08:	9a04      	ldr	r2, [sp, #16]
 8005c0a:	9908      	ldr	r1, [sp, #32]
 8005c0c:	f802 3c01 	strb.w	r3, [r2, #-1]
 8005c10:	428a      	cmp	r2, r1
 8005c12:	d02b      	beq.n	8005c6c <_dtoa_r+0xa44>
 8005c14:	4629      	mov	r1, r5
 8005c16:	2300      	movs	r3, #0
 8005c18:	220a      	movs	r2, #10
 8005c1a:	4630      	mov	r0, r6
 8005c1c:	f000 f8ee 	bl	8005dfc <__multadd>
 8005c20:	45b9      	cmp	r9, r7
 8005c22:	4605      	mov	r5, r0
 8005c24:	f04f 0300 	mov.w	r3, #0
 8005c28:	f04f 020a 	mov.w	r2, #10
 8005c2c:	4649      	mov	r1, r9
 8005c2e:	4630      	mov	r0, r6
 8005c30:	d107      	bne.n	8005c42 <_dtoa_r+0xa1a>
 8005c32:	f000 f8e3 	bl	8005dfc <__multadd>
 8005c36:	4681      	mov	r9, r0
 8005c38:	4607      	mov	r7, r0
 8005c3a:	9b04      	ldr	r3, [sp, #16]
 8005c3c:	3301      	adds	r3, #1
 8005c3e:	9304      	str	r3, [sp, #16]
 8005c40:	e774      	b.n	8005b2c <_dtoa_r+0x904>
 8005c42:	f000 f8db 	bl	8005dfc <__multadd>
 8005c46:	4639      	mov	r1, r7
 8005c48:	4681      	mov	r9, r0
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	220a      	movs	r2, #10
 8005c4e:	4630      	mov	r0, r6
 8005c50:	f000 f8d4 	bl	8005dfc <__multadd>
 8005c54:	4607      	mov	r7, r0
 8005c56:	e7f0      	b.n	8005c3a <_dtoa_r+0xa12>
 8005c58:	f1ba 0f00 	cmp.w	sl, #0
 8005c5c:	9a01      	ldr	r2, [sp, #4]
 8005c5e:	bfcc      	ite	gt
 8005c60:	46d0      	movgt	r8, sl
 8005c62:	f04f 0801 	movle.w	r8, #1
 8005c66:	4490      	add	r8, r2
 8005c68:	f04f 0900 	mov.w	r9, #0
 8005c6c:	4629      	mov	r1, r5
 8005c6e:	2201      	movs	r2, #1
 8005c70:	4630      	mov	r0, r6
 8005c72:	9302      	str	r3, [sp, #8]
 8005c74:	f000 fa72 	bl	800615c <__lshift>
 8005c78:	4621      	mov	r1, r4
 8005c7a:	4605      	mov	r5, r0
 8005c7c:	f000 fade 	bl	800623c <__mcmp>
 8005c80:	2800      	cmp	r0, #0
 8005c82:	dcb1      	bgt.n	8005be8 <_dtoa_r+0x9c0>
 8005c84:	d102      	bne.n	8005c8c <_dtoa_r+0xa64>
 8005c86:	9b02      	ldr	r3, [sp, #8]
 8005c88:	07db      	lsls	r3, r3, #31
 8005c8a:	d4ad      	bmi.n	8005be8 <_dtoa_r+0x9c0>
 8005c8c:	4643      	mov	r3, r8
 8005c8e:	4698      	mov	r8, r3
 8005c90:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005c94:	2a30      	cmp	r2, #48	; 0x30
 8005c96:	d0fa      	beq.n	8005c8e <_dtoa_r+0xa66>
 8005c98:	e6f6      	b.n	8005a88 <_dtoa_r+0x860>
 8005c9a:	9a01      	ldr	r2, [sp, #4]
 8005c9c:	429a      	cmp	r2, r3
 8005c9e:	d1a4      	bne.n	8005bea <_dtoa_r+0x9c2>
 8005ca0:	f10b 0b01 	add.w	fp, fp, #1
 8005ca4:	2331      	movs	r3, #49	; 0x31
 8005ca6:	e778      	b.n	8005b9a <_dtoa_r+0x972>
 8005ca8:	4b14      	ldr	r3, [pc, #80]	; (8005cfc <_dtoa_r+0xad4>)
 8005caa:	f7ff bb27 	b.w	80052fc <_dtoa_r+0xd4>
 8005cae:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	f47f ab03 	bne.w	80052bc <_dtoa_r+0x94>
 8005cb6:	4b12      	ldr	r3, [pc, #72]	; (8005d00 <_dtoa_r+0xad8>)
 8005cb8:	f7ff bb20 	b.w	80052fc <_dtoa_r+0xd4>
 8005cbc:	f1ba 0f00 	cmp.w	sl, #0
 8005cc0:	dc03      	bgt.n	8005cca <_dtoa_r+0xaa2>
 8005cc2:	9b06      	ldr	r3, [sp, #24]
 8005cc4:	2b02      	cmp	r3, #2
 8005cc6:	f73f aec7 	bgt.w	8005a58 <_dtoa_r+0x830>
 8005cca:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005cce:	4621      	mov	r1, r4
 8005cd0:	4628      	mov	r0, r5
 8005cd2:	f7ff fa1b 	bl	800510c <quorem>
 8005cd6:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8005cda:	f808 3b01 	strb.w	r3, [r8], #1
 8005cde:	9a01      	ldr	r2, [sp, #4]
 8005ce0:	eba8 0202 	sub.w	r2, r8, r2
 8005ce4:	4592      	cmp	sl, r2
 8005ce6:	ddb7      	ble.n	8005c58 <_dtoa_r+0xa30>
 8005ce8:	4629      	mov	r1, r5
 8005cea:	2300      	movs	r3, #0
 8005cec:	220a      	movs	r2, #10
 8005cee:	4630      	mov	r0, r6
 8005cf0:	f000 f884 	bl	8005dfc <__multadd>
 8005cf4:	4605      	mov	r5, r0
 8005cf6:	e7ea      	b.n	8005cce <_dtoa_r+0xaa6>
 8005cf8:	080075af 	.word	0x080075af
 8005cfc:	0800750c 	.word	0x0800750c
 8005d00:	08007530 	.word	0x08007530

08005d04 <_localeconv_r>:
 8005d04:	4800      	ldr	r0, [pc, #0]	; (8005d08 <_localeconv_r+0x4>)
 8005d06:	4770      	bx	lr
 8005d08:	20000160 	.word	0x20000160

08005d0c <malloc>:
 8005d0c:	4b02      	ldr	r3, [pc, #8]	; (8005d18 <malloc+0xc>)
 8005d0e:	4601      	mov	r1, r0
 8005d10:	6818      	ldr	r0, [r3, #0]
 8005d12:	f000 bc17 	b.w	8006544 <_malloc_r>
 8005d16:	bf00      	nop
 8005d18:	2000000c 	.word	0x2000000c

08005d1c <memcpy>:
 8005d1c:	440a      	add	r2, r1
 8005d1e:	4291      	cmp	r1, r2
 8005d20:	f100 33ff 	add.w	r3, r0, #4294967295
 8005d24:	d100      	bne.n	8005d28 <memcpy+0xc>
 8005d26:	4770      	bx	lr
 8005d28:	b510      	push	{r4, lr}
 8005d2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005d2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005d32:	4291      	cmp	r1, r2
 8005d34:	d1f9      	bne.n	8005d2a <memcpy+0xe>
 8005d36:	bd10      	pop	{r4, pc}

08005d38 <_Balloc>:
 8005d38:	b570      	push	{r4, r5, r6, lr}
 8005d3a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005d3c:	4604      	mov	r4, r0
 8005d3e:	460d      	mov	r5, r1
 8005d40:	b976      	cbnz	r6, 8005d60 <_Balloc+0x28>
 8005d42:	2010      	movs	r0, #16
 8005d44:	f7ff ffe2 	bl	8005d0c <malloc>
 8005d48:	4602      	mov	r2, r0
 8005d4a:	6260      	str	r0, [r4, #36]	; 0x24
 8005d4c:	b920      	cbnz	r0, 8005d58 <_Balloc+0x20>
 8005d4e:	4b18      	ldr	r3, [pc, #96]	; (8005db0 <_Balloc+0x78>)
 8005d50:	4818      	ldr	r0, [pc, #96]	; (8005db4 <_Balloc+0x7c>)
 8005d52:	2166      	movs	r1, #102	; 0x66
 8005d54:	f000 fdd6 	bl	8006904 <__assert_func>
 8005d58:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005d5c:	6006      	str	r6, [r0, #0]
 8005d5e:	60c6      	str	r6, [r0, #12]
 8005d60:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005d62:	68f3      	ldr	r3, [r6, #12]
 8005d64:	b183      	cbz	r3, 8005d88 <_Balloc+0x50>
 8005d66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d68:	68db      	ldr	r3, [r3, #12]
 8005d6a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8005d6e:	b9b8      	cbnz	r0, 8005da0 <_Balloc+0x68>
 8005d70:	2101      	movs	r1, #1
 8005d72:	fa01 f605 	lsl.w	r6, r1, r5
 8005d76:	1d72      	adds	r2, r6, #5
 8005d78:	0092      	lsls	r2, r2, #2
 8005d7a:	4620      	mov	r0, r4
 8005d7c:	f000 fb60 	bl	8006440 <_calloc_r>
 8005d80:	b160      	cbz	r0, 8005d9c <_Balloc+0x64>
 8005d82:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8005d86:	e00e      	b.n	8005da6 <_Balloc+0x6e>
 8005d88:	2221      	movs	r2, #33	; 0x21
 8005d8a:	2104      	movs	r1, #4
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f000 fb57 	bl	8006440 <_calloc_r>
 8005d92:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005d94:	60f0      	str	r0, [r6, #12]
 8005d96:	68db      	ldr	r3, [r3, #12]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d1e4      	bne.n	8005d66 <_Balloc+0x2e>
 8005d9c:	2000      	movs	r0, #0
 8005d9e:	bd70      	pop	{r4, r5, r6, pc}
 8005da0:	6802      	ldr	r2, [r0, #0]
 8005da2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8005da6:	2300      	movs	r3, #0
 8005da8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8005dac:	e7f7      	b.n	8005d9e <_Balloc+0x66>
 8005dae:	bf00      	nop
 8005db0:	0800753d 	.word	0x0800753d
 8005db4:	080075c0 	.word	0x080075c0

08005db8 <_Bfree>:
 8005db8:	b570      	push	{r4, r5, r6, lr}
 8005dba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005dbc:	4605      	mov	r5, r0
 8005dbe:	460c      	mov	r4, r1
 8005dc0:	b976      	cbnz	r6, 8005de0 <_Bfree+0x28>
 8005dc2:	2010      	movs	r0, #16
 8005dc4:	f7ff ffa2 	bl	8005d0c <malloc>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	6268      	str	r0, [r5, #36]	; 0x24
 8005dcc:	b920      	cbnz	r0, 8005dd8 <_Bfree+0x20>
 8005dce:	4b09      	ldr	r3, [pc, #36]	; (8005df4 <_Bfree+0x3c>)
 8005dd0:	4809      	ldr	r0, [pc, #36]	; (8005df8 <_Bfree+0x40>)
 8005dd2:	218a      	movs	r1, #138	; 0x8a
 8005dd4:	f000 fd96 	bl	8006904 <__assert_func>
 8005dd8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005ddc:	6006      	str	r6, [r0, #0]
 8005dde:	60c6      	str	r6, [r0, #12]
 8005de0:	b13c      	cbz	r4, 8005df2 <_Bfree+0x3a>
 8005de2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005de4:	6862      	ldr	r2, [r4, #4]
 8005de6:	68db      	ldr	r3, [r3, #12]
 8005de8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005dec:	6021      	str	r1, [r4, #0]
 8005dee:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005df2:	bd70      	pop	{r4, r5, r6, pc}
 8005df4:	0800753d 	.word	0x0800753d
 8005df8:	080075c0 	.word	0x080075c0

08005dfc <__multadd>:
 8005dfc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005e00:	690d      	ldr	r5, [r1, #16]
 8005e02:	4607      	mov	r7, r0
 8005e04:	460c      	mov	r4, r1
 8005e06:	461e      	mov	r6, r3
 8005e08:	f101 0c14 	add.w	ip, r1, #20
 8005e0c:	2000      	movs	r0, #0
 8005e0e:	f8dc 3000 	ldr.w	r3, [ip]
 8005e12:	b299      	uxth	r1, r3
 8005e14:	fb02 6101 	mla	r1, r2, r1, r6
 8005e18:	0c1e      	lsrs	r6, r3, #16
 8005e1a:	0c0b      	lsrs	r3, r1, #16
 8005e1c:	fb02 3306 	mla	r3, r2, r6, r3
 8005e20:	b289      	uxth	r1, r1
 8005e22:	3001      	adds	r0, #1
 8005e24:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005e28:	4285      	cmp	r5, r0
 8005e2a:	f84c 1b04 	str.w	r1, [ip], #4
 8005e2e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005e32:	dcec      	bgt.n	8005e0e <__multadd+0x12>
 8005e34:	b30e      	cbz	r6, 8005e7a <__multadd+0x7e>
 8005e36:	68a3      	ldr	r3, [r4, #8]
 8005e38:	42ab      	cmp	r3, r5
 8005e3a:	dc19      	bgt.n	8005e70 <__multadd+0x74>
 8005e3c:	6861      	ldr	r1, [r4, #4]
 8005e3e:	4638      	mov	r0, r7
 8005e40:	3101      	adds	r1, #1
 8005e42:	f7ff ff79 	bl	8005d38 <_Balloc>
 8005e46:	4680      	mov	r8, r0
 8005e48:	b928      	cbnz	r0, 8005e56 <__multadd+0x5a>
 8005e4a:	4602      	mov	r2, r0
 8005e4c:	4b0c      	ldr	r3, [pc, #48]	; (8005e80 <__multadd+0x84>)
 8005e4e:	480d      	ldr	r0, [pc, #52]	; (8005e84 <__multadd+0x88>)
 8005e50:	21b5      	movs	r1, #181	; 0xb5
 8005e52:	f000 fd57 	bl	8006904 <__assert_func>
 8005e56:	6922      	ldr	r2, [r4, #16]
 8005e58:	3202      	adds	r2, #2
 8005e5a:	f104 010c 	add.w	r1, r4, #12
 8005e5e:	0092      	lsls	r2, r2, #2
 8005e60:	300c      	adds	r0, #12
 8005e62:	f7ff ff5b 	bl	8005d1c <memcpy>
 8005e66:	4621      	mov	r1, r4
 8005e68:	4638      	mov	r0, r7
 8005e6a:	f7ff ffa5 	bl	8005db8 <_Bfree>
 8005e6e:	4644      	mov	r4, r8
 8005e70:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005e74:	3501      	adds	r5, #1
 8005e76:	615e      	str	r6, [r3, #20]
 8005e78:	6125      	str	r5, [r4, #16]
 8005e7a:	4620      	mov	r0, r4
 8005e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005e80:	080075af 	.word	0x080075af
 8005e84:	080075c0 	.word	0x080075c0

08005e88 <__hi0bits>:
 8005e88:	0c03      	lsrs	r3, r0, #16
 8005e8a:	041b      	lsls	r3, r3, #16
 8005e8c:	b9d3      	cbnz	r3, 8005ec4 <__hi0bits+0x3c>
 8005e8e:	0400      	lsls	r0, r0, #16
 8005e90:	2310      	movs	r3, #16
 8005e92:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005e96:	bf04      	itt	eq
 8005e98:	0200      	lsleq	r0, r0, #8
 8005e9a:	3308      	addeq	r3, #8
 8005e9c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005ea0:	bf04      	itt	eq
 8005ea2:	0100      	lsleq	r0, r0, #4
 8005ea4:	3304      	addeq	r3, #4
 8005ea6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005eaa:	bf04      	itt	eq
 8005eac:	0080      	lsleq	r0, r0, #2
 8005eae:	3302      	addeq	r3, #2
 8005eb0:	2800      	cmp	r0, #0
 8005eb2:	db05      	blt.n	8005ec0 <__hi0bits+0x38>
 8005eb4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005eb8:	f103 0301 	add.w	r3, r3, #1
 8005ebc:	bf08      	it	eq
 8005ebe:	2320      	moveq	r3, #32
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	4770      	bx	lr
 8005ec4:	2300      	movs	r3, #0
 8005ec6:	e7e4      	b.n	8005e92 <__hi0bits+0xa>

08005ec8 <__lo0bits>:
 8005ec8:	6803      	ldr	r3, [r0, #0]
 8005eca:	f013 0207 	ands.w	r2, r3, #7
 8005ece:	4601      	mov	r1, r0
 8005ed0:	d00b      	beq.n	8005eea <__lo0bits+0x22>
 8005ed2:	07da      	lsls	r2, r3, #31
 8005ed4:	d423      	bmi.n	8005f1e <__lo0bits+0x56>
 8005ed6:	0798      	lsls	r0, r3, #30
 8005ed8:	bf49      	itett	mi
 8005eda:	085b      	lsrmi	r3, r3, #1
 8005edc:	089b      	lsrpl	r3, r3, #2
 8005ede:	2001      	movmi	r0, #1
 8005ee0:	600b      	strmi	r3, [r1, #0]
 8005ee2:	bf5c      	itt	pl
 8005ee4:	600b      	strpl	r3, [r1, #0]
 8005ee6:	2002      	movpl	r0, #2
 8005ee8:	4770      	bx	lr
 8005eea:	b298      	uxth	r0, r3
 8005eec:	b9a8      	cbnz	r0, 8005f1a <__lo0bits+0x52>
 8005eee:	0c1b      	lsrs	r3, r3, #16
 8005ef0:	2010      	movs	r0, #16
 8005ef2:	b2da      	uxtb	r2, r3
 8005ef4:	b90a      	cbnz	r2, 8005efa <__lo0bits+0x32>
 8005ef6:	3008      	adds	r0, #8
 8005ef8:	0a1b      	lsrs	r3, r3, #8
 8005efa:	071a      	lsls	r2, r3, #28
 8005efc:	bf04      	itt	eq
 8005efe:	091b      	lsreq	r3, r3, #4
 8005f00:	3004      	addeq	r0, #4
 8005f02:	079a      	lsls	r2, r3, #30
 8005f04:	bf04      	itt	eq
 8005f06:	089b      	lsreq	r3, r3, #2
 8005f08:	3002      	addeq	r0, #2
 8005f0a:	07da      	lsls	r2, r3, #31
 8005f0c:	d403      	bmi.n	8005f16 <__lo0bits+0x4e>
 8005f0e:	085b      	lsrs	r3, r3, #1
 8005f10:	f100 0001 	add.w	r0, r0, #1
 8005f14:	d005      	beq.n	8005f22 <__lo0bits+0x5a>
 8005f16:	600b      	str	r3, [r1, #0]
 8005f18:	4770      	bx	lr
 8005f1a:	4610      	mov	r0, r2
 8005f1c:	e7e9      	b.n	8005ef2 <__lo0bits+0x2a>
 8005f1e:	2000      	movs	r0, #0
 8005f20:	4770      	bx	lr
 8005f22:	2020      	movs	r0, #32
 8005f24:	4770      	bx	lr
	...

08005f28 <__i2b>:
 8005f28:	b510      	push	{r4, lr}
 8005f2a:	460c      	mov	r4, r1
 8005f2c:	2101      	movs	r1, #1
 8005f2e:	f7ff ff03 	bl	8005d38 <_Balloc>
 8005f32:	4602      	mov	r2, r0
 8005f34:	b928      	cbnz	r0, 8005f42 <__i2b+0x1a>
 8005f36:	4b05      	ldr	r3, [pc, #20]	; (8005f4c <__i2b+0x24>)
 8005f38:	4805      	ldr	r0, [pc, #20]	; (8005f50 <__i2b+0x28>)
 8005f3a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005f3e:	f000 fce1 	bl	8006904 <__assert_func>
 8005f42:	2301      	movs	r3, #1
 8005f44:	6144      	str	r4, [r0, #20]
 8005f46:	6103      	str	r3, [r0, #16]
 8005f48:	bd10      	pop	{r4, pc}
 8005f4a:	bf00      	nop
 8005f4c:	080075af 	.word	0x080075af
 8005f50:	080075c0 	.word	0x080075c0

08005f54 <__multiply>:
 8005f54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005f58:	4691      	mov	r9, r2
 8005f5a:	690a      	ldr	r2, [r1, #16]
 8005f5c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005f60:	429a      	cmp	r2, r3
 8005f62:	bfb8      	it	lt
 8005f64:	460b      	movlt	r3, r1
 8005f66:	460c      	mov	r4, r1
 8005f68:	bfbc      	itt	lt
 8005f6a:	464c      	movlt	r4, r9
 8005f6c:	4699      	movlt	r9, r3
 8005f6e:	6927      	ldr	r7, [r4, #16]
 8005f70:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005f74:	68a3      	ldr	r3, [r4, #8]
 8005f76:	6861      	ldr	r1, [r4, #4]
 8005f78:	eb07 060a 	add.w	r6, r7, sl
 8005f7c:	42b3      	cmp	r3, r6
 8005f7e:	b085      	sub	sp, #20
 8005f80:	bfb8      	it	lt
 8005f82:	3101      	addlt	r1, #1
 8005f84:	f7ff fed8 	bl	8005d38 <_Balloc>
 8005f88:	b930      	cbnz	r0, 8005f98 <__multiply+0x44>
 8005f8a:	4602      	mov	r2, r0
 8005f8c:	4b44      	ldr	r3, [pc, #272]	; (80060a0 <__multiply+0x14c>)
 8005f8e:	4845      	ldr	r0, [pc, #276]	; (80060a4 <__multiply+0x150>)
 8005f90:	f240 115d 	movw	r1, #349	; 0x15d
 8005f94:	f000 fcb6 	bl	8006904 <__assert_func>
 8005f98:	f100 0514 	add.w	r5, r0, #20
 8005f9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005fa0:	462b      	mov	r3, r5
 8005fa2:	2200      	movs	r2, #0
 8005fa4:	4543      	cmp	r3, r8
 8005fa6:	d321      	bcc.n	8005fec <__multiply+0x98>
 8005fa8:	f104 0314 	add.w	r3, r4, #20
 8005fac:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005fb0:	f109 0314 	add.w	r3, r9, #20
 8005fb4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005fb8:	9202      	str	r2, [sp, #8]
 8005fba:	1b3a      	subs	r2, r7, r4
 8005fbc:	3a15      	subs	r2, #21
 8005fbe:	f022 0203 	bic.w	r2, r2, #3
 8005fc2:	3204      	adds	r2, #4
 8005fc4:	f104 0115 	add.w	r1, r4, #21
 8005fc8:	428f      	cmp	r7, r1
 8005fca:	bf38      	it	cc
 8005fcc:	2204      	movcc	r2, #4
 8005fce:	9201      	str	r2, [sp, #4]
 8005fd0:	9a02      	ldr	r2, [sp, #8]
 8005fd2:	9303      	str	r3, [sp, #12]
 8005fd4:	429a      	cmp	r2, r3
 8005fd6:	d80c      	bhi.n	8005ff2 <__multiply+0x9e>
 8005fd8:	2e00      	cmp	r6, #0
 8005fda:	dd03      	ble.n	8005fe4 <__multiply+0x90>
 8005fdc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d05a      	beq.n	800609a <__multiply+0x146>
 8005fe4:	6106      	str	r6, [r0, #16]
 8005fe6:	b005      	add	sp, #20
 8005fe8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fec:	f843 2b04 	str.w	r2, [r3], #4
 8005ff0:	e7d8      	b.n	8005fa4 <__multiply+0x50>
 8005ff2:	f8b3 a000 	ldrh.w	sl, [r3]
 8005ff6:	f1ba 0f00 	cmp.w	sl, #0
 8005ffa:	d024      	beq.n	8006046 <__multiply+0xf2>
 8005ffc:	f104 0e14 	add.w	lr, r4, #20
 8006000:	46a9      	mov	r9, r5
 8006002:	f04f 0c00 	mov.w	ip, #0
 8006006:	f85e 2b04 	ldr.w	r2, [lr], #4
 800600a:	f8d9 1000 	ldr.w	r1, [r9]
 800600e:	fa1f fb82 	uxth.w	fp, r2
 8006012:	b289      	uxth	r1, r1
 8006014:	fb0a 110b 	mla	r1, sl, fp, r1
 8006018:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800601c:	f8d9 2000 	ldr.w	r2, [r9]
 8006020:	4461      	add	r1, ip
 8006022:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006026:	fb0a c20b 	mla	r2, sl, fp, ip
 800602a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800602e:	b289      	uxth	r1, r1
 8006030:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006034:	4577      	cmp	r7, lr
 8006036:	f849 1b04 	str.w	r1, [r9], #4
 800603a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800603e:	d8e2      	bhi.n	8006006 <__multiply+0xb2>
 8006040:	9a01      	ldr	r2, [sp, #4]
 8006042:	f845 c002 	str.w	ip, [r5, r2]
 8006046:	9a03      	ldr	r2, [sp, #12]
 8006048:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800604c:	3304      	adds	r3, #4
 800604e:	f1b9 0f00 	cmp.w	r9, #0
 8006052:	d020      	beq.n	8006096 <__multiply+0x142>
 8006054:	6829      	ldr	r1, [r5, #0]
 8006056:	f104 0c14 	add.w	ip, r4, #20
 800605a:	46ae      	mov	lr, r5
 800605c:	f04f 0a00 	mov.w	sl, #0
 8006060:	f8bc b000 	ldrh.w	fp, [ip]
 8006064:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006068:	fb09 220b 	mla	r2, r9, fp, r2
 800606c:	4492      	add	sl, r2
 800606e:	b289      	uxth	r1, r1
 8006070:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006074:	f84e 1b04 	str.w	r1, [lr], #4
 8006078:	f85c 2b04 	ldr.w	r2, [ip], #4
 800607c:	f8be 1000 	ldrh.w	r1, [lr]
 8006080:	0c12      	lsrs	r2, r2, #16
 8006082:	fb09 1102 	mla	r1, r9, r2, r1
 8006086:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800608a:	4567      	cmp	r7, ip
 800608c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006090:	d8e6      	bhi.n	8006060 <__multiply+0x10c>
 8006092:	9a01      	ldr	r2, [sp, #4]
 8006094:	50a9      	str	r1, [r5, r2]
 8006096:	3504      	adds	r5, #4
 8006098:	e79a      	b.n	8005fd0 <__multiply+0x7c>
 800609a:	3e01      	subs	r6, #1
 800609c:	e79c      	b.n	8005fd8 <__multiply+0x84>
 800609e:	bf00      	nop
 80060a0:	080075af 	.word	0x080075af
 80060a4:	080075c0 	.word	0x080075c0

080060a8 <__pow5mult>:
 80060a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80060ac:	4615      	mov	r5, r2
 80060ae:	f012 0203 	ands.w	r2, r2, #3
 80060b2:	4606      	mov	r6, r0
 80060b4:	460f      	mov	r7, r1
 80060b6:	d007      	beq.n	80060c8 <__pow5mult+0x20>
 80060b8:	4c25      	ldr	r4, [pc, #148]	; (8006150 <__pow5mult+0xa8>)
 80060ba:	3a01      	subs	r2, #1
 80060bc:	2300      	movs	r3, #0
 80060be:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80060c2:	f7ff fe9b 	bl	8005dfc <__multadd>
 80060c6:	4607      	mov	r7, r0
 80060c8:	10ad      	asrs	r5, r5, #2
 80060ca:	d03d      	beq.n	8006148 <__pow5mult+0xa0>
 80060cc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80060ce:	b97c      	cbnz	r4, 80060f0 <__pow5mult+0x48>
 80060d0:	2010      	movs	r0, #16
 80060d2:	f7ff fe1b 	bl	8005d0c <malloc>
 80060d6:	4602      	mov	r2, r0
 80060d8:	6270      	str	r0, [r6, #36]	; 0x24
 80060da:	b928      	cbnz	r0, 80060e8 <__pow5mult+0x40>
 80060dc:	4b1d      	ldr	r3, [pc, #116]	; (8006154 <__pow5mult+0xac>)
 80060de:	481e      	ldr	r0, [pc, #120]	; (8006158 <__pow5mult+0xb0>)
 80060e0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80060e4:	f000 fc0e 	bl	8006904 <__assert_func>
 80060e8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80060ec:	6004      	str	r4, [r0, #0]
 80060ee:	60c4      	str	r4, [r0, #12]
 80060f0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80060f4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80060f8:	b94c      	cbnz	r4, 800610e <__pow5mult+0x66>
 80060fa:	f240 2171 	movw	r1, #625	; 0x271
 80060fe:	4630      	mov	r0, r6
 8006100:	f7ff ff12 	bl	8005f28 <__i2b>
 8006104:	2300      	movs	r3, #0
 8006106:	f8c8 0008 	str.w	r0, [r8, #8]
 800610a:	4604      	mov	r4, r0
 800610c:	6003      	str	r3, [r0, #0]
 800610e:	f04f 0900 	mov.w	r9, #0
 8006112:	07eb      	lsls	r3, r5, #31
 8006114:	d50a      	bpl.n	800612c <__pow5mult+0x84>
 8006116:	4639      	mov	r1, r7
 8006118:	4622      	mov	r2, r4
 800611a:	4630      	mov	r0, r6
 800611c:	f7ff ff1a 	bl	8005f54 <__multiply>
 8006120:	4639      	mov	r1, r7
 8006122:	4680      	mov	r8, r0
 8006124:	4630      	mov	r0, r6
 8006126:	f7ff fe47 	bl	8005db8 <_Bfree>
 800612a:	4647      	mov	r7, r8
 800612c:	106d      	asrs	r5, r5, #1
 800612e:	d00b      	beq.n	8006148 <__pow5mult+0xa0>
 8006130:	6820      	ldr	r0, [r4, #0]
 8006132:	b938      	cbnz	r0, 8006144 <__pow5mult+0x9c>
 8006134:	4622      	mov	r2, r4
 8006136:	4621      	mov	r1, r4
 8006138:	4630      	mov	r0, r6
 800613a:	f7ff ff0b 	bl	8005f54 <__multiply>
 800613e:	6020      	str	r0, [r4, #0]
 8006140:	f8c0 9000 	str.w	r9, [r0]
 8006144:	4604      	mov	r4, r0
 8006146:	e7e4      	b.n	8006112 <__pow5mult+0x6a>
 8006148:	4638      	mov	r0, r7
 800614a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800614e:	bf00      	nop
 8006150:	08007710 	.word	0x08007710
 8006154:	0800753d 	.word	0x0800753d
 8006158:	080075c0 	.word	0x080075c0

0800615c <__lshift>:
 800615c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006160:	460c      	mov	r4, r1
 8006162:	6849      	ldr	r1, [r1, #4]
 8006164:	6923      	ldr	r3, [r4, #16]
 8006166:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800616a:	68a3      	ldr	r3, [r4, #8]
 800616c:	4607      	mov	r7, r0
 800616e:	4691      	mov	r9, r2
 8006170:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006174:	f108 0601 	add.w	r6, r8, #1
 8006178:	42b3      	cmp	r3, r6
 800617a:	db0b      	blt.n	8006194 <__lshift+0x38>
 800617c:	4638      	mov	r0, r7
 800617e:	f7ff fddb 	bl	8005d38 <_Balloc>
 8006182:	4605      	mov	r5, r0
 8006184:	b948      	cbnz	r0, 800619a <__lshift+0x3e>
 8006186:	4602      	mov	r2, r0
 8006188:	4b2a      	ldr	r3, [pc, #168]	; (8006234 <__lshift+0xd8>)
 800618a:	482b      	ldr	r0, [pc, #172]	; (8006238 <__lshift+0xdc>)
 800618c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006190:	f000 fbb8 	bl	8006904 <__assert_func>
 8006194:	3101      	adds	r1, #1
 8006196:	005b      	lsls	r3, r3, #1
 8006198:	e7ee      	b.n	8006178 <__lshift+0x1c>
 800619a:	2300      	movs	r3, #0
 800619c:	f100 0114 	add.w	r1, r0, #20
 80061a0:	f100 0210 	add.w	r2, r0, #16
 80061a4:	4618      	mov	r0, r3
 80061a6:	4553      	cmp	r3, sl
 80061a8:	db37      	blt.n	800621a <__lshift+0xbe>
 80061aa:	6920      	ldr	r0, [r4, #16]
 80061ac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80061b0:	f104 0314 	add.w	r3, r4, #20
 80061b4:	f019 091f 	ands.w	r9, r9, #31
 80061b8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80061bc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80061c0:	d02f      	beq.n	8006222 <__lshift+0xc6>
 80061c2:	f1c9 0e20 	rsb	lr, r9, #32
 80061c6:	468a      	mov	sl, r1
 80061c8:	f04f 0c00 	mov.w	ip, #0
 80061cc:	681a      	ldr	r2, [r3, #0]
 80061ce:	fa02 f209 	lsl.w	r2, r2, r9
 80061d2:	ea42 020c 	orr.w	r2, r2, ip
 80061d6:	f84a 2b04 	str.w	r2, [sl], #4
 80061da:	f853 2b04 	ldr.w	r2, [r3], #4
 80061de:	4298      	cmp	r0, r3
 80061e0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80061e4:	d8f2      	bhi.n	80061cc <__lshift+0x70>
 80061e6:	1b03      	subs	r3, r0, r4
 80061e8:	3b15      	subs	r3, #21
 80061ea:	f023 0303 	bic.w	r3, r3, #3
 80061ee:	3304      	adds	r3, #4
 80061f0:	f104 0215 	add.w	r2, r4, #21
 80061f4:	4290      	cmp	r0, r2
 80061f6:	bf38      	it	cc
 80061f8:	2304      	movcc	r3, #4
 80061fa:	f841 c003 	str.w	ip, [r1, r3]
 80061fe:	f1bc 0f00 	cmp.w	ip, #0
 8006202:	d001      	beq.n	8006208 <__lshift+0xac>
 8006204:	f108 0602 	add.w	r6, r8, #2
 8006208:	3e01      	subs	r6, #1
 800620a:	4638      	mov	r0, r7
 800620c:	612e      	str	r6, [r5, #16]
 800620e:	4621      	mov	r1, r4
 8006210:	f7ff fdd2 	bl	8005db8 <_Bfree>
 8006214:	4628      	mov	r0, r5
 8006216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800621a:	f842 0f04 	str.w	r0, [r2, #4]!
 800621e:	3301      	adds	r3, #1
 8006220:	e7c1      	b.n	80061a6 <__lshift+0x4a>
 8006222:	3904      	subs	r1, #4
 8006224:	f853 2b04 	ldr.w	r2, [r3], #4
 8006228:	f841 2f04 	str.w	r2, [r1, #4]!
 800622c:	4298      	cmp	r0, r3
 800622e:	d8f9      	bhi.n	8006224 <__lshift+0xc8>
 8006230:	e7ea      	b.n	8006208 <__lshift+0xac>
 8006232:	bf00      	nop
 8006234:	080075af 	.word	0x080075af
 8006238:	080075c0 	.word	0x080075c0

0800623c <__mcmp>:
 800623c:	b530      	push	{r4, r5, lr}
 800623e:	6902      	ldr	r2, [r0, #16]
 8006240:	690c      	ldr	r4, [r1, #16]
 8006242:	1b12      	subs	r2, r2, r4
 8006244:	d10e      	bne.n	8006264 <__mcmp+0x28>
 8006246:	f100 0314 	add.w	r3, r0, #20
 800624a:	3114      	adds	r1, #20
 800624c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006250:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006254:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006258:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800625c:	42a5      	cmp	r5, r4
 800625e:	d003      	beq.n	8006268 <__mcmp+0x2c>
 8006260:	d305      	bcc.n	800626e <__mcmp+0x32>
 8006262:	2201      	movs	r2, #1
 8006264:	4610      	mov	r0, r2
 8006266:	bd30      	pop	{r4, r5, pc}
 8006268:	4283      	cmp	r3, r0
 800626a:	d3f3      	bcc.n	8006254 <__mcmp+0x18>
 800626c:	e7fa      	b.n	8006264 <__mcmp+0x28>
 800626e:	f04f 32ff 	mov.w	r2, #4294967295
 8006272:	e7f7      	b.n	8006264 <__mcmp+0x28>

08006274 <__mdiff>:
 8006274:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006278:	460c      	mov	r4, r1
 800627a:	4606      	mov	r6, r0
 800627c:	4611      	mov	r1, r2
 800627e:	4620      	mov	r0, r4
 8006280:	4690      	mov	r8, r2
 8006282:	f7ff ffdb 	bl	800623c <__mcmp>
 8006286:	1e05      	subs	r5, r0, #0
 8006288:	d110      	bne.n	80062ac <__mdiff+0x38>
 800628a:	4629      	mov	r1, r5
 800628c:	4630      	mov	r0, r6
 800628e:	f7ff fd53 	bl	8005d38 <_Balloc>
 8006292:	b930      	cbnz	r0, 80062a2 <__mdiff+0x2e>
 8006294:	4b3a      	ldr	r3, [pc, #232]	; (8006380 <__mdiff+0x10c>)
 8006296:	4602      	mov	r2, r0
 8006298:	f240 2132 	movw	r1, #562	; 0x232
 800629c:	4839      	ldr	r0, [pc, #228]	; (8006384 <__mdiff+0x110>)
 800629e:	f000 fb31 	bl	8006904 <__assert_func>
 80062a2:	2301      	movs	r3, #1
 80062a4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80062a8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80062ac:	bfa4      	itt	ge
 80062ae:	4643      	movge	r3, r8
 80062b0:	46a0      	movge	r8, r4
 80062b2:	4630      	mov	r0, r6
 80062b4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80062b8:	bfa6      	itte	ge
 80062ba:	461c      	movge	r4, r3
 80062bc:	2500      	movge	r5, #0
 80062be:	2501      	movlt	r5, #1
 80062c0:	f7ff fd3a 	bl	8005d38 <_Balloc>
 80062c4:	b920      	cbnz	r0, 80062d0 <__mdiff+0x5c>
 80062c6:	4b2e      	ldr	r3, [pc, #184]	; (8006380 <__mdiff+0x10c>)
 80062c8:	4602      	mov	r2, r0
 80062ca:	f44f 7110 	mov.w	r1, #576	; 0x240
 80062ce:	e7e5      	b.n	800629c <__mdiff+0x28>
 80062d0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80062d4:	6926      	ldr	r6, [r4, #16]
 80062d6:	60c5      	str	r5, [r0, #12]
 80062d8:	f104 0914 	add.w	r9, r4, #20
 80062dc:	f108 0514 	add.w	r5, r8, #20
 80062e0:	f100 0e14 	add.w	lr, r0, #20
 80062e4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 80062e8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80062ec:	f108 0210 	add.w	r2, r8, #16
 80062f0:	46f2      	mov	sl, lr
 80062f2:	2100      	movs	r1, #0
 80062f4:	f859 3b04 	ldr.w	r3, [r9], #4
 80062f8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80062fc:	fa1f f883 	uxth.w	r8, r3
 8006300:	fa11 f18b 	uxtah	r1, r1, fp
 8006304:	0c1b      	lsrs	r3, r3, #16
 8006306:	eba1 0808 	sub.w	r8, r1, r8
 800630a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800630e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006312:	fa1f f888 	uxth.w	r8, r8
 8006316:	1419      	asrs	r1, r3, #16
 8006318:	454e      	cmp	r6, r9
 800631a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800631e:	f84a 3b04 	str.w	r3, [sl], #4
 8006322:	d8e7      	bhi.n	80062f4 <__mdiff+0x80>
 8006324:	1b33      	subs	r3, r6, r4
 8006326:	3b15      	subs	r3, #21
 8006328:	f023 0303 	bic.w	r3, r3, #3
 800632c:	3304      	adds	r3, #4
 800632e:	3415      	adds	r4, #21
 8006330:	42a6      	cmp	r6, r4
 8006332:	bf38      	it	cc
 8006334:	2304      	movcc	r3, #4
 8006336:	441d      	add	r5, r3
 8006338:	4473      	add	r3, lr
 800633a:	469e      	mov	lr, r3
 800633c:	462e      	mov	r6, r5
 800633e:	4566      	cmp	r6, ip
 8006340:	d30e      	bcc.n	8006360 <__mdiff+0xec>
 8006342:	f10c 0203 	add.w	r2, ip, #3
 8006346:	1b52      	subs	r2, r2, r5
 8006348:	f022 0203 	bic.w	r2, r2, #3
 800634c:	3d03      	subs	r5, #3
 800634e:	45ac      	cmp	ip, r5
 8006350:	bf38      	it	cc
 8006352:	2200      	movcc	r2, #0
 8006354:	441a      	add	r2, r3
 8006356:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800635a:	b17b      	cbz	r3, 800637c <__mdiff+0x108>
 800635c:	6107      	str	r7, [r0, #16]
 800635e:	e7a3      	b.n	80062a8 <__mdiff+0x34>
 8006360:	f856 8b04 	ldr.w	r8, [r6], #4
 8006364:	fa11 f288 	uxtah	r2, r1, r8
 8006368:	1414      	asrs	r4, r2, #16
 800636a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800636e:	b292      	uxth	r2, r2
 8006370:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8006374:	f84e 2b04 	str.w	r2, [lr], #4
 8006378:	1421      	asrs	r1, r4, #16
 800637a:	e7e0      	b.n	800633e <__mdiff+0xca>
 800637c:	3f01      	subs	r7, #1
 800637e:	e7ea      	b.n	8006356 <__mdiff+0xe2>
 8006380:	080075af 	.word	0x080075af
 8006384:	080075c0 	.word	0x080075c0

08006388 <__d2b>:
 8006388:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800638c:	4689      	mov	r9, r1
 800638e:	2101      	movs	r1, #1
 8006390:	ec57 6b10 	vmov	r6, r7, d0
 8006394:	4690      	mov	r8, r2
 8006396:	f7ff fccf 	bl	8005d38 <_Balloc>
 800639a:	4604      	mov	r4, r0
 800639c:	b930      	cbnz	r0, 80063ac <__d2b+0x24>
 800639e:	4602      	mov	r2, r0
 80063a0:	4b25      	ldr	r3, [pc, #148]	; (8006438 <__d2b+0xb0>)
 80063a2:	4826      	ldr	r0, [pc, #152]	; (800643c <__d2b+0xb4>)
 80063a4:	f240 310a 	movw	r1, #778	; 0x30a
 80063a8:	f000 faac 	bl	8006904 <__assert_func>
 80063ac:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80063b0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80063b4:	bb35      	cbnz	r5, 8006404 <__d2b+0x7c>
 80063b6:	2e00      	cmp	r6, #0
 80063b8:	9301      	str	r3, [sp, #4]
 80063ba:	d028      	beq.n	800640e <__d2b+0x86>
 80063bc:	4668      	mov	r0, sp
 80063be:	9600      	str	r6, [sp, #0]
 80063c0:	f7ff fd82 	bl	8005ec8 <__lo0bits>
 80063c4:	9900      	ldr	r1, [sp, #0]
 80063c6:	b300      	cbz	r0, 800640a <__d2b+0x82>
 80063c8:	9a01      	ldr	r2, [sp, #4]
 80063ca:	f1c0 0320 	rsb	r3, r0, #32
 80063ce:	fa02 f303 	lsl.w	r3, r2, r3
 80063d2:	430b      	orrs	r3, r1
 80063d4:	40c2      	lsrs	r2, r0
 80063d6:	6163      	str	r3, [r4, #20]
 80063d8:	9201      	str	r2, [sp, #4]
 80063da:	9b01      	ldr	r3, [sp, #4]
 80063dc:	61a3      	str	r3, [r4, #24]
 80063de:	2b00      	cmp	r3, #0
 80063e0:	bf14      	ite	ne
 80063e2:	2202      	movne	r2, #2
 80063e4:	2201      	moveq	r2, #1
 80063e6:	6122      	str	r2, [r4, #16]
 80063e8:	b1d5      	cbz	r5, 8006420 <__d2b+0x98>
 80063ea:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80063ee:	4405      	add	r5, r0
 80063f0:	f8c9 5000 	str.w	r5, [r9]
 80063f4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80063f8:	f8c8 0000 	str.w	r0, [r8]
 80063fc:	4620      	mov	r0, r4
 80063fe:	b003      	add	sp, #12
 8006400:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006404:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006408:	e7d5      	b.n	80063b6 <__d2b+0x2e>
 800640a:	6161      	str	r1, [r4, #20]
 800640c:	e7e5      	b.n	80063da <__d2b+0x52>
 800640e:	a801      	add	r0, sp, #4
 8006410:	f7ff fd5a 	bl	8005ec8 <__lo0bits>
 8006414:	9b01      	ldr	r3, [sp, #4]
 8006416:	6163      	str	r3, [r4, #20]
 8006418:	2201      	movs	r2, #1
 800641a:	6122      	str	r2, [r4, #16]
 800641c:	3020      	adds	r0, #32
 800641e:	e7e3      	b.n	80063e8 <__d2b+0x60>
 8006420:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006424:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006428:	f8c9 0000 	str.w	r0, [r9]
 800642c:	6918      	ldr	r0, [r3, #16]
 800642e:	f7ff fd2b 	bl	8005e88 <__hi0bits>
 8006432:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006436:	e7df      	b.n	80063f8 <__d2b+0x70>
 8006438:	080075af 	.word	0x080075af
 800643c:	080075c0 	.word	0x080075c0

08006440 <_calloc_r>:
 8006440:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8006442:	fba1 2402 	umull	r2, r4, r1, r2
 8006446:	b94c      	cbnz	r4, 800645c <_calloc_r+0x1c>
 8006448:	4611      	mov	r1, r2
 800644a:	9201      	str	r2, [sp, #4]
 800644c:	f000 f87a 	bl	8006544 <_malloc_r>
 8006450:	9a01      	ldr	r2, [sp, #4]
 8006452:	4605      	mov	r5, r0
 8006454:	b930      	cbnz	r0, 8006464 <_calloc_r+0x24>
 8006456:	4628      	mov	r0, r5
 8006458:	b003      	add	sp, #12
 800645a:	bd30      	pop	{r4, r5, pc}
 800645c:	220c      	movs	r2, #12
 800645e:	6002      	str	r2, [r0, #0]
 8006460:	2500      	movs	r5, #0
 8006462:	e7f8      	b.n	8006456 <_calloc_r+0x16>
 8006464:	4621      	mov	r1, r4
 8006466:	f7fe f9e7 	bl	8004838 <memset>
 800646a:	e7f4      	b.n	8006456 <_calloc_r+0x16>

0800646c <_free_r>:
 800646c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800646e:	2900      	cmp	r1, #0
 8006470:	d044      	beq.n	80064fc <_free_r+0x90>
 8006472:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006476:	9001      	str	r0, [sp, #4]
 8006478:	2b00      	cmp	r3, #0
 800647a:	f1a1 0404 	sub.w	r4, r1, #4
 800647e:	bfb8      	it	lt
 8006480:	18e4      	addlt	r4, r4, r3
 8006482:	f000 fa9b 	bl	80069bc <__malloc_lock>
 8006486:	4a1e      	ldr	r2, [pc, #120]	; (8006500 <_free_r+0x94>)
 8006488:	9801      	ldr	r0, [sp, #4]
 800648a:	6813      	ldr	r3, [r2, #0]
 800648c:	b933      	cbnz	r3, 800649c <_free_r+0x30>
 800648e:	6063      	str	r3, [r4, #4]
 8006490:	6014      	str	r4, [r2, #0]
 8006492:	b003      	add	sp, #12
 8006494:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006498:	f000 ba96 	b.w	80069c8 <__malloc_unlock>
 800649c:	42a3      	cmp	r3, r4
 800649e:	d908      	bls.n	80064b2 <_free_r+0x46>
 80064a0:	6825      	ldr	r5, [r4, #0]
 80064a2:	1961      	adds	r1, r4, r5
 80064a4:	428b      	cmp	r3, r1
 80064a6:	bf01      	itttt	eq
 80064a8:	6819      	ldreq	r1, [r3, #0]
 80064aa:	685b      	ldreq	r3, [r3, #4]
 80064ac:	1949      	addeq	r1, r1, r5
 80064ae:	6021      	streq	r1, [r4, #0]
 80064b0:	e7ed      	b.n	800648e <_free_r+0x22>
 80064b2:	461a      	mov	r2, r3
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	b10b      	cbz	r3, 80064bc <_free_r+0x50>
 80064b8:	42a3      	cmp	r3, r4
 80064ba:	d9fa      	bls.n	80064b2 <_free_r+0x46>
 80064bc:	6811      	ldr	r1, [r2, #0]
 80064be:	1855      	adds	r5, r2, r1
 80064c0:	42a5      	cmp	r5, r4
 80064c2:	d10b      	bne.n	80064dc <_free_r+0x70>
 80064c4:	6824      	ldr	r4, [r4, #0]
 80064c6:	4421      	add	r1, r4
 80064c8:	1854      	adds	r4, r2, r1
 80064ca:	42a3      	cmp	r3, r4
 80064cc:	6011      	str	r1, [r2, #0]
 80064ce:	d1e0      	bne.n	8006492 <_free_r+0x26>
 80064d0:	681c      	ldr	r4, [r3, #0]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	6053      	str	r3, [r2, #4]
 80064d6:	4421      	add	r1, r4
 80064d8:	6011      	str	r1, [r2, #0]
 80064da:	e7da      	b.n	8006492 <_free_r+0x26>
 80064dc:	d902      	bls.n	80064e4 <_free_r+0x78>
 80064de:	230c      	movs	r3, #12
 80064e0:	6003      	str	r3, [r0, #0]
 80064e2:	e7d6      	b.n	8006492 <_free_r+0x26>
 80064e4:	6825      	ldr	r5, [r4, #0]
 80064e6:	1961      	adds	r1, r4, r5
 80064e8:	428b      	cmp	r3, r1
 80064ea:	bf04      	itt	eq
 80064ec:	6819      	ldreq	r1, [r3, #0]
 80064ee:	685b      	ldreq	r3, [r3, #4]
 80064f0:	6063      	str	r3, [r4, #4]
 80064f2:	bf04      	itt	eq
 80064f4:	1949      	addeq	r1, r1, r5
 80064f6:	6021      	streq	r1, [r4, #0]
 80064f8:	6054      	str	r4, [r2, #4]
 80064fa:	e7ca      	b.n	8006492 <_free_r+0x26>
 80064fc:	b003      	add	sp, #12
 80064fe:	bd30      	pop	{r4, r5, pc}
 8006500:	20000330 	.word	0x20000330

08006504 <sbrk_aligned>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	4e0e      	ldr	r6, [pc, #56]	; (8006540 <sbrk_aligned+0x3c>)
 8006508:	460c      	mov	r4, r1
 800650a:	6831      	ldr	r1, [r6, #0]
 800650c:	4605      	mov	r5, r0
 800650e:	b911      	cbnz	r1, 8006516 <sbrk_aligned+0x12>
 8006510:	f000 f9e8 	bl	80068e4 <_sbrk_r>
 8006514:	6030      	str	r0, [r6, #0]
 8006516:	4621      	mov	r1, r4
 8006518:	4628      	mov	r0, r5
 800651a:	f000 f9e3 	bl	80068e4 <_sbrk_r>
 800651e:	1c43      	adds	r3, r0, #1
 8006520:	d00a      	beq.n	8006538 <sbrk_aligned+0x34>
 8006522:	1cc4      	adds	r4, r0, #3
 8006524:	f024 0403 	bic.w	r4, r4, #3
 8006528:	42a0      	cmp	r0, r4
 800652a:	d007      	beq.n	800653c <sbrk_aligned+0x38>
 800652c:	1a21      	subs	r1, r4, r0
 800652e:	4628      	mov	r0, r5
 8006530:	f000 f9d8 	bl	80068e4 <_sbrk_r>
 8006534:	3001      	adds	r0, #1
 8006536:	d101      	bne.n	800653c <sbrk_aligned+0x38>
 8006538:	f04f 34ff 	mov.w	r4, #4294967295
 800653c:	4620      	mov	r0, r4
 800653e:	bd70      	pop	{r4, r5, r6, pc}
 8006540:	20000334 	.word	0x20000334

08006544 <_malloc_r>:
 8006544:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006548:	1ccd      	adds	r5, r1, #3
 800654a:	f025 0503 	bic.w	r5, r5, #3
 800654e:	3508      	adds	r5, #8
 8006550:	2d0c      	cmp	r5, #12
 8006552:	bf38      	it	cc
 8006554:	250c      	movcc	r5, #12
 8006556:	2d00      	cmp	r5, #0
 8006558:	4607      	mov	r7, r0
 800655a:	db01      	blt.n	8006560 <_malloc_r+0x1c>
 800655c:	42a9      	cmp	r1, r5
 800655e:	d905      	bls.n	800656c <_malloc_r+0x28>
 8006560:	230c      	movs	r3, #12
 8006562:	603b      	str	r3, [r7, #0]
 8006564:	2600      	movs	r6, #0
 8006566:	4630      	mov	r0, r6
 8006568:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800656c:	4e2e      	ldr	r6, [pc, #184]	; (8006628 <_malloc_r+0xe4>)
 800656e:	f000 fa25 	bl	80069bc <__malloc_lock>
 8006572:	6833      	ldr	r3, [r6, #0]
 8006574:	461c      	mov	r4, r3
 8006576:	bb34      	cbnz	r4, 80065c6 <_malloc_r+0x82>
 8006578:	4629      	mov	r1, r5
 800657a:	4638      	mov	r0, r7
 800657c:	f7ff ffc2 	bl	8006504 <sbrk_aligned>
 8006580:	1c43      	adds	r3, r0, #1
 8006582:	4604      	mov	r4, r0
 8006584:	d14d      	bne.n	8006622 <_malloc_r+0xde>
 8006586:	6834      	ldr	r4, [r6, #0]
 8006588:	4626      	mov	r6, r4
 800658a:	2e00      	cmp	r6, #0
 800658c:	d140      	bne.n	8006610 <_malloc_r+0xcc>
 800658e:	6823      	ldr	r3, [r4, #0]
 8006590:	4631      	mov	r1, r6
 8006592:	4638      	mov	r0, r7
 8006594:	eb04 0803 	add.w	r8, r4, r3
 8006598:	f000 f9a4 	bl	80068e4 <_sbrk_r>
 800659c:	4580      	cmp	r8, r0
 800659e:	d13a      	bne.n	8006616 <_malloc_r+0xd2>
 80065a0:	6821      	ldr	r1, [r4, #0]
 80065a2:	3503      	adds	r5, #3
 80065a4:	1a6d      	subs	r5, r5, r1
 80065a6:	f025 0503 	bic.w	r5, r5, #3
 80065aa:	3508      	adds	r5, #8
 80065ac:	2d0c      	cmp	r5, #12
 80065ae:	bf38      	it	cc
 80065b0:	250c      	movcc	r5, #12
 80065b2:	4629      	mov	r1, r5
 80065b4:	4638      	mov	r0, r7
 80065b6:	f7ff ffa5 	bl	8006504 <sbrk_aligned>
 80065ba:	3001      	adds	r0, #1
 80065bc:	d02b      	beq.n	8006616 <_malloc_r+0xd2>
 80065be:	6823      	ldr	r3, [r4, #0]
 80065c0:	442b      	add	r3, r5
 80065c2:	6023      	str	r3, [r4, #0]
 80065c4:	e00e      	b.n	80065e4 <_malloc_r+0xa0>
 80065c6:	6822      	ldr	r2, [r4, #0]
 80065c8:	1b52      	subs	r2, r2, r5
 80065ca:	d41e      	bmi.n	800660a <_malloc_r+0xc6>
 80065cc:	2a0b      	cmp	r2, #11
 80065ce:	d916      	bls.n	80065fe <_malloc_r+0xba>
 80065d0:	1961      	adds	r1, r4, r5
 80065d2:	42a3      	cmp	r3, r4
 80065d4:	6025      	str	r5, [r4, #0]
 80065d6:	bf18      	it	ne
 80065d8:	6059      	strne	r1, [r3, #4]
 80065da:	6863      	ldr	r3, [r4, #4]
 80065dc:	bf08      	it	eq
 80065de:	6031      	streq	r1, [r6, #0]
 80065e0:	5162      	str	r2, [r4, r5]
 80065e2:	604b      	str	r3, [r1, #4]
 80065e4:	4638      	mov	r0, r7
 80065e6:	f104 060b 	add.w	r6, r4, #11
 80065ea:	f000 f9ed 	bl	80069c8 <__malloc_unlock>
 80065ee:	f026 0607 	bic.w	r6, r6, #7
 80065f2:	1d23      	adds	r3, r4, #4
 80065f4:	1af2      	subs	r2, r6, r3
 80065f6:	d0b6      	beq.n	8006566 <_malloc_r+0x22>
 80065f8:	1b9b      	subs	r3, r3, r6
 80065fa:	50a3      	str	r3, [r4, r2]
 80065fc:	e7b3      	b.n	8006566 <_malloc_r+0x22>
 80065fe:	6862      	ldr	r2, [r4, #4]
 8006600:	42a3      	cmp	r3, r4
 8006602:	bf0c      	ite	eq
 8006604:	6032      	streq	r2, [r6, #0]
 8006606:	605a      	strne	r2, [r3, #4]
 8006608:	e7ec      	b.n	80065e4 <_malloc_r+0xa0>
 800660a:	4623      	mov	r3, r4
 800660c:	6864      	ldr	r4, [r4, #4]
 800660e:	e7b2      	b.n	8006576 <_malloc_r+0x32>
 8006610:	4634      	mov	r4, r6
 8006612:	6876      	ldr	r6, [r6, #4]
 8006614:	e7b9      	b.n	800658a <_malloc_r+0x46>
 8006616:	230c      	movs	r3, #12
 8006618:	603b      	str	r3, [r7, #0]
 800661a:	4638      	mov	r0, r7
 800661c:	f000 f9d4 	bl	80069c8 <__malloc_unlock>
 8006620:	e7a1      	b.n	8006566 <_malloc_r+0x22>
 8006622:	6025      	str	r5, [r4, #0]
 8006624:	e7de      	b.n	80065e4 <_malloc_r+0xa0>
 8006626:	bf00      	nop
 8006628:	20000330 	.word	0x20000330

0800662c <__ssputs_r>:
 800662c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006630:	688e      	ldr	r6, [r1, #8]
 8006632:	429e      	cmp	r6, r3
 8006634:	4682      	mov	sl, r0
 8006636:	460c      	mov	r4, r1
 8006638:	4690      	mov	r8, r2
 800663a:	461f      	mov	r7, r3
 800663c:	d838      	bhi.n	80066b0 <__ssputs_r+0x84>
 800663e:	898a      	ldrh	r2, [r1, #12]
 8006640:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006644:	d032      	beq.n	80066ac <__ssputs_r+0x80>
 8006646:	6825      	ldr	r5, [r4, #0]
 8006648:	6909      	ldr	r1, [r1, #16]
 800664a:	eba5 0901 	sub.w	r9, r5, r1
 800664e:	6965      	ldr	r5, [r4, #20]
 8006650:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006654:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006658:	3301      	adds	r3, #1
 800665a:	444b      	add	r3, r9
 800665c:	106d      	asrs	r5, r5, #1
 800665e:	429d      	cmp	r5, r3
 8006660:	bf38      	it	cc
 8006662:	461d      	movcc	r5, r3
 8006664:	0553      	lsls	r3, r2, #21
 8006666:	d531      	bpl.n	80066cc <__ssputs_r+0xa0>
 8006668:	4629      	mov	r1, r5
 800666a:	f7ff ff6b 	bl	8006544 <_malloc_r>
 800666e:	4606      	mov	r6, r0
 8006670:	b950      	cbnz	r0, 8006688 <__ssputs_r+0x5c>
 8006672:	230c      	movs	r3, #12
 8006674:	f8ca 3000 	str.w	r3, [sl]
 8006678:	89a3      	ldrh	r3, [r4, #12]
 800667a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800667e:	81a3      	strh	r3, [r4, #12]
 8006680:	f04f 30ff 	mov.w	r0, #4294967295
 8006684:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006688:	6921      	ldr	r1, [r4, #16]
 800668a:	464a      	mov	r2, r9
 800668c:	f7ff fb46 	bl	8005d1c <memcpy>
 8006690:	89a3      	ldrh	r3, [r4, #12]
 8006692:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006696:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800669a:	81a3      	strh	r3, [r4, #12]
 800669c:	6126      	str	r6, [r4, #16]
 800669e:	6165      	str	r5, [r4, #20]
 80066a0:	444e      	add	r6, r9
 80066a2:	eba5 0509 	sub.w	r5, r5, r9
 80066a6:	6026      	str	r6, [r4, #0]
 80066a8:	60a5      	str	r5, [r4, #8]
 80066aa:	463e      	mov	r6, r7
 80066ac:	42be      	cmp	r6, r7
 80066ae:	d900      	bls.n	80066b2 <__ssputs_r+0x86>
 80066b0:	463e      	mov	r6, r7
 80066b2:	6820      	ldr	r0, [r4, #0]
 80066b4:	4632      	mov	r2, r6
 80066b6:	4641      	mov	r1, r8
 80066b8:	f000 f966 	bl	8006988 <memmove>
 80066bc:	68a3      	ldr	r3, [r4, #8]
 80066be:	1b9b      	subs	r3, r3, r6
 80066c0:	60a3      	str	r3, [r4, #8]
 80066c2:	6823      	ldr	r3, [r4, #0]
 80066c4:	4433      	add	r3, r6
 80066c6:	6023      	str	r3, [r4, #0]
 80066c8:	2000      	movs	r0, #0
 80066ca:	e7db      	b.n	8006684 <__ssputs_r+0x58>
 80066cc:	462a      	mov	r2, r5
 80066ce:	f000 f981 	bl	80069d4 <_realloc_r>
 80066d2:	4606      	mov	r6, r0
 80066d4:	2800      	cmp	r0, #0
 80066d6:	d1e1      	bne.n	800669c <__ssputs_r+0x70>
 80066d8:	6921      	ldr	r1, [r4, #16]
 80066da:	4650      	mov	r0, sl
 80066dc:	f7ff fec6 	bl	800646c <_free_r>
 80066e0:	e7c7      	b.n	8006672 <__ssputs_r+0x46>
	...

080066e4 <_svfiprintf_r>:
 80066e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066e8:	4698      	mov	r8, r3
 80066ea:	898b      	ldrh	r3, [r1, #12]
 80066ec:	061b      	lsls	r3, r3, #24
 80066ee:	b09d      	sub	sp, #116	; 0x74
 80066f0:	4607      	mov	r7, r0
 80066f2:	460d      	mov	r5, r1
 80066f4:	4614      	mov	r4, r2
 80066f6:	d50e      	bpl.n	8006716 <_svfiprintf_r+0x32>
 80066f8:	690b      	ldr	r3, [r1, #16]
 80066fa:	b963      	cbnz	r3, 8006716 <_svfiprintf_r+0x32>
 80066fc:	2140      	movs	r1, #64	; 0x40
 80066fe:	f7ff ff21 	bl	8006544 <_malloc_r>
 8006702:	6028      	str	r0, [r5, #0]
 8006704:	6128      	str	r0, [r5, #16]
 8006706:	b920      	cbnz	r0, 8006712 <_svfiprintf_r+0x2e>
 8006708:	230c      	movs	r3, #12
 800670a:	603b      	str	r3, [r7, #0]
 800670c:	f04f 30ff 	mov.w	r0, #4294967295
 8006710:	e0d1      	b.n	80068b6 <_svfiprintf_r+0x1d2>
 8006712:	2340      	movs	r3, #64	; 0x40
 8006714:	616b      	str	r3, [r5, #20]
 8006716:	2300      	movs	r3, #0
 8006718:	9309      	str	r3, [sp, #36]	; 0x24
 800671a:	2320      	movs	r3, #32
 800671c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006720:	f8cd 800c 	str.w	r8, [sp, #12]
 8006724:	2330      	movs	r3, #48	; 0x30
 8006726:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80068d0 <_svfiprintf_r+0x1ec>
 800672a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800672e:	f04f 0901 	mov.w	r9, #1
 8006732:	4623      	mov	r3, r4
 8006734:	469a      	mov	sl, r3
 8006736:	f813 2b01 	ldrb.w	r2, [r3], #1
 800673a:	b10a      	cbz	r2, 8006740 <_svfiprintf_r+0x5c>
 800673c:	2a25      	cmp	r2, #37	; 0x25
 800673e:	d1f9      	bne.n	8006734 <_svfiprintf_r+0x50>
 8006740:	ebba 0b04 	subs.w	fp, sl, r4
 8006744:	d00b      	beq.n	800675e <_svfiprintf_r+0x7a>
 8006746:	465b      	mov	r3, fp
 8006748:	4622      	mov	r2, r4
 800674a:	4629      	mov	r1, r5
 800674c:	4638      	mov	r0, r7
 800674e:	f7ff ff6d 	bl	800662c <__ssputs_r>
 8006752:	3001      	adds	r0, #1
 8006754:	f000 80aa 	beq.w	80068ac <_svfiprintf_r+0x1c8>
 8006758:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800675a:	445a      	add	r2, fp
 800675c:	9209      	str	r2, [sp, #36]	; 0x24
 800675e:	f89a 3000 	ldrb.w	r3, [sl]
 8006762:	2b00      	cmp	r3, #0
 8006764:	f000 80a2 	beq.w	80068ac <_svfiprintf_r+0x1c8>
 8006768:	2300      	movs	r3, #0
 800676a:	f04f 32ff 	mov.w	r2, #4294967295
 800676e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006772:	f10a 0a01 	add.w	sl, sl, #1
 8006776:	9304      	str	r3, [sp, #16]
 8006778:	9307      	str	r3, [sp, #28]
 800677a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800677e:	931a      	str	r3, [sp, #104]	; 0x68
 8006780:	4654      	mov	r4, sl
 8006782:	2205      	movs	r2, #5
 8006784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006788:	4851      	ldr	r0, [pc, #324]	; (80068d0 <_svfiprintf_r+0x1ec>)
 800678a:	f7f9 fd61 	bl	8000250 <memchr>
 800678e:	9a04      	ldr	r2, [sp, #16]
 8006790:	b9d8      	cbnz	r0, 80067ca <_svfiprintf_r+0xe6>
 8006792:	06d0      	lsls	r0, r2, #27
 8006794:	bf44      	itt	mi
 8006796:	2320      	movmi	r3, #32
 8006798:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800679c:	0711      	lsls	r1, r2, #28
 800679e:	bf44      	itt	mi
 80067a0:	232b      	movmi	r3, #43	; 0x2b
 80067a2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80067a6:	f89a 3000 	ldrb.w	r3, [sl]
 80067aa:	2b2a      	cmp	r3, #42	; 0x2a
 80067ac:	d015      	beq.n	80067da <_svfiprintf_r+0xf6>
 80067ae:	9a07      	ldr	r2, [sp, #28]
 80067b0:	4654      	mov	r4, sl
 80067b2:	2000      	movs	r0, #0
 80067b4:	f04f 0c0a 	mov.w	ip, #10
 80067b8:	4621      	mov	r1, r4
 80067ba:	f811 3b01 	ldrb.w	r3, [r1], #1
 80067be:	3b30      	subs	r3, #48	; 0x30
 80067c0:	2b09      	cmp	r3, #9
 80067c2:	d94e      	bls.n	8006862 <_svfiprintf_r+0x17e>
 80067c4:	b1b0      	cbz	r0, 80067f4 <_svfiprintf_r+0x110>
 80067c6:	9207      	str	r2, [sp, #28]
 80067c8:	e014      	b.n	80067f4 <_svfiprintf_r+0x110>
 80067ca:	eba0 0308 	sub.w	r3, r0, r8
 80067ce:	fa09 f303 	lsl.w	r3, r9, r3
 80067d2:	4313      	orrs	r3, r2
 80067d4:	9304      	str	r3, [sp, #16]
 80067d6:	46a2      	mov	sl, r4
 80067d8:	e7d2      	b.n	8006780 <_svfiprintf_r+0x9c>
 80067da:	9b03      	ldr	r3, [sp, #12]
 80067dc:	1d19      	adds	r1, r3, #4
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	9103      	str	r1, [sp, #12]
 80067e2:	2b00      	cmp	r3, #0
 80067e4:	bfbb      	ittet	lt
 80067e6:	425b      	neglt	r3, r3
 80067e8:	f042 0202 	orrlt.w	r2, r2, #2
 80067ec:	9307      	strge	r3, [sp, #28]
 80067ee:	9307      	strlt	r3, [sp, #28]
 80067f0:	bfb8      	it	lt
 80067f2:	9204      	strlt	r2, [sp, #16]
 80067f4:	7823      	ldrb	r3, [r4, #0]
 80067f6:	2b2e      	cmp	r3, #46	; 0x2e
 80067f8:	d10c      	bne.n	8006814 <_svfiprintf_r+0x130>
 80067fa:	7863      	ldrb	r3, [r4, #1]
 80067fc:	2b2a      	cmp	r3, #42	; 0x2a
 80067fe:	d135      	bne.n	800686c <_svfiprintf_r+0x188>
 8006800:	9b03      	ldr	r3, [sp, #12]
 8006802:	1d1a      	adds	r2, r3, #4
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	9203      	str	r2, [sp, #12]
 8006808:	2b00      	cmp	r3, #0
 800680a:	bfb8      	it	lt
 800680c:	f04f 33ff 	movlt.w	r3, #4294967295
 8006810:	3402      	adds	r4, #2
 8006812:	9305      	str	r3, [sp, #20]
 8006814:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80068e0 <_svfiprintf_r+0x1fc>
 8006818:	7821      	ldrb	r1, [r4, #0]
 800681a:	2203      	movs	r2, #3
 800681c:	4650      	mov	r0, sl
 800681e:	f7f9 fd17 	bl	8000250 <memchr>
 8006822:	b140      	cbz	r0, 8006836 <_svfiprintf_r+0x152>
 8006824:	2340      	movs	r3, #64	; 0x40
 8006826:	eba0 000a 	sub.w	r0, r0, sl
 800682a:	fa03 f000 	lsl.w	r0, r3, r0
 800682e:	9b04      	ldr	r3, [sp, #16]
 8006830:	4303      	orrs	r3, r0
 8006832:	3401      	adds	r4, #1
 8006834:	9304      	str	r3, [sp, #16]
 8006836:	f814 1b01 	ldrb.w	r1, [r4], #1
 800683a:	4826      	ldr	r0, [pc, #152]	; (80068d4 <_svfiprintf_r+0x1f0>)
 800683c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006840:	2206      	movs	r2, #6
 8006842:	f7f9 fd05 	bl	8000250 <memchr>
 8006846:	2800      	cmp	r0, #0
 8006848:	d038      	beq.n	80068bc <_svfiprintf_r+0x1d8>
 800684a:	4b23      	ldr	r3, [pc, #140]	; (80068d8 <_svfiprintf_r+0x1f4>)
 800684c:	bb1b      	cbnz	r3, 8006896 <_svfiprintf_r+0x1b2>
 800684e:	9b03      	ldr	r3, [sp, #12]
 8006850:	3307      	adds	r3, #7
 8006852:	f023 0307 	bic.w	r3, r3, #7
 8006856:	3308      	adds	r3, #8
 8006858:	9303      	str	r3, [sp, #12]
 800685a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800685c:	4433      	add	r3, r6
 800685e:	9309      	str	r3, [sp, #36]	; 0x24
 8006860:	e767      	b.n	8006732 <_svfiprintf_r+0x4e>
 8006862:	fb0c 3202 	mla	r2, ip, r2, r3
 8006866:	460c      	mov	r4, r1
 8006868:	2001      	movs	r0, #1
 800686a:	e7a5      	b.n	80067b8 <_svfiprintf_r+0xd4>
 800686c:	2300      	movs	r3, #0
 800686e:	3401      	adds	r4, #1
 8006870:	9305      	str	r3, [sp, #20]
 8006872:	4619      	mov	r1, r3
 8006874:	f04f 0c0a 	mov.w	ip, #10
 8006878:	4620      	mov	r0, r4
 800687a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800687e:	3a30      	subs	r2, #48	; 0x30
 8006880:	2a09      	cmp	r2, #9
 8006882:	d903      	bls.n	800688c <_svfiprintf_r+0x1a8>
 8006884:	2b00      	cmp	r3, #0
 8006886:	d0c5      	beq.n	8006814 <_svfiprintf_r+0x130>
 8006888:	9105      	str	r1, [sp, #20]
 800688a:	e7c3      	b.n	8006814 <_svfiprintf_r+0x130>
 800688c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006890:	4604      	mov	r4, r0
 8006892:	2301      	movs	r3, #1
 8006894:	e7f0      	b.n	8006878 <_svfiprintf_r+0x194>
 8006896:	ab03      	add	r3, sp, #12
 8006898:	9300      	str	r3, [sp, #0]
 800689a:	462a      	mov	r2, r5
 800689c:	4b0f      	ldr	r3, [pc, #60]	; (80068dc <_svfiprintf_r+0x1f8>)
 800689e:	a904      	add	r1, sp, #16
 80068a0:	4638      	mov	r0, r7
 80068a2:	f7fe f861 	bl	8004968 <_printf_float>
 80068a6:	1c42      	adds	r2, r0, #1
 80068a8:	4606      	mov	r6, r0
 80068aa:	d1d6      	bne.n	800685a <_svfiprintf_r+0x176>
 80068ac:	89ab      	ldrh	r3, [r5, #12]
 80068ae:	065b      	lsls	r3, r3, #25
 80068b0:	f53f af2c 	bmi.w	800670c <_svfiprintf_r+0x28>
 80068b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80068b6:	b01d      	add	sp, #116	; 0x74
 80068b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068bc:	ab03      	add	r3, sp, #12
 80068be:	9300      	str	r3, [sp, #0]
 80068c0:	462a      	mov	r2, r5
 80068c2:	4b06      	ldr	r3, [pc, #24]	; (80068dc <_svfiprintf_r+0x1f8>)
 80068c4:	a904      	add	r1, sp, #16
 80068c6:	4638      	mov	r0, r7
 80068c8:	f7fe fada 	bl	8004e80 <_printf_i>
 80068cc:	e7eb      	b.n	80068a6 <_svfiprintf_r+0x1c2>
 80068ce:	bf00      	nop
 80068d0:	0800771c 	.word	0x0800771c
 80068d4:	08007726 	.word	0x08007726
 80068d8:	08004969 	.word	0x08004969
 80068dc:	0800662d 	.word	0x0800662d
 80068e0:	08007722 	.word	0x08007722

080068e4 <_sbrk_r>:
 80068e4:	b538      	push	{r3, r4, r5, lr}
 80068e6:	4d06      	ldr	r5, [pc, #24]	; (8006900 <_sbrk_r+0x1c>)
 80068e8:	2300      	movs	r3, #0
 80068ea:	4604      	mov	r4, r0
 80068ec:	4608      	mov	r0, r1
 80068ee:	602b      	str	r3, [r5, #0]
 80068f0:	f7fa fc12 	bl	8001118 <_sbrk>
 80068f4:	1c43      	adds	r3, r0, #1
 80068f6:	d102      	bne.n	80068fe <_sbrk_r+0x1a>
 80068f8:	682b      	ldr	r3, [r5, #0]
 80068fa:	b103      	cbz	r3, 80068fe <_sbrk_r+0x1a>
 80068fc:	6023      	str	r3, [r4, #0]
 80068fe:	bd38      	pop	{r3, r4, r5, pc}
 8006900:	20000338 	.word	0x20000338

08006904 <__assert_func>:
 8006904:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006906:	4614      	mov	r4, r2
 8006908:	461a      	mov	r2, r3
 800690a:	4b09      	ldr	r3, [pc, #36]	; (8006930 <__assert_func+0x2c>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	4605      	mov	r5, r0
 8006910:	68d8      	ldr	r0, [r3, #12]
 8006912:	b14c      	cbz	r4, 8006928 <__assert_func+0x24>
 8006914:	4b07      	ldr	r3, [pc, #28]	; (8006934 <__assert_func+0x30>)
 8006916:	9100      	str	r1, [sp, #0]
 8006918:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800691c:	4906      	ldr	r1, [pc, #24]	; (8006938 <__assert_func+0x34>)
 800691e:	462b      	mov	r3, r5
 8006920:	f000 f80e 	bl	8006940 <fiprintf>
 8006924:	f000 faac 	bl	8006e80 <abort>
 8006928:	4b04      	ldr	r3, [pc, #16]	; (800693c <__assert_func+0x38>)
 800692a:	461c      	mov	r4, r3
 800692c:	e7f3      	b.n	8006916 <__assert_func+0x12>
 800692e:	bf00      	nop
 8006930:	2000000c 	.word	0x2000000c
 8006934:	0800772d 	.word	0x0800772d
 8006938:	0800773a 	.word	0x0800773a
 800693c:	08007768 	.word	0x08007768

08006940 <fiprintf>:
 8006940:	b40e      	push	{r1, r2, r3}
 8006942:	b503      	push	{r0, r1, lr}
 8006944:	4601      	mov	r1, r0
 8006946:	ab03      	add	r3, sp, #12
 8006948:	4805      	ldr	r0, [pc, #20]	; (8006960 <fiprintf+0x20>)
 800694a:	f853 2b04 	ldr.w	r2, [r3], #4
 800694e:	6800      	ldr	r0, [r0, #0]
 8006950:	9301      	str	r3, [sp, #4]
 8006952:	f000 f897 	bl	8006a84 <_vfiprintf_r>
 8006956:	b002      	add	sp, #8
 8006958:	f85d eb04 	ldr.w	lr, [sp], #4
 800695c:	b003      	add	sp, #12
 800695e:	4770      	bx	lr
 8006960:	2000000c 	.word	0x2000000c

08006964 <__ascii_mbtowc>:
 8006964:	b082      	sub	sp, #8
 8006966:	b901      	cbnz	r1, 800696a <__ascii_mbtowc+0x6>
 8006968:	a901      	add	r1, sp, #4
 800696a:	b142      	cbz	r2, 800697e <__ascii_mbtowc+0x1a>
 800696c:	b14b      	cbz	r3, 8006982 <__ascii_mbtowc+0x1e>
 800696e:	7813      	ldrb	r3, [r2, #0]
 8006970:	600b      	str	r3, [r1, #0]
 8006972:	7812      	ldrb	r2, [r2, #0]
 8006974:	1e10      	subs	r0, r2, #0
 8006976:	bf18      	it	ne
 8006978:	2001      	movne	r0, #1
 800697a:	b002      	add	sp, #8
 800697c:	4770      	bx	lr
 800697e:	4610      	mov	r0, r2
 8006980:	e7fb      	b.n	800697a <__ascii_mbtowc+0x16>
 8006982:	f06f 0001 	mvn.w	r0, #1
 8006986:	e7f8      	b.n	800697a <__ascii_mbtowc+0x16>

08006988 <memmove>:
 8006988:	4288      	cmp	r0, r1
 800698a:	b510      	push	{r4, lr}
 800698c:	eb01 0402 	add.w	r4, r1, r2
 8006990:	d902      	bls.n	8006998 <memmove+0x10>
 8006992:	4284      	cmp	r4, r0
 8006994:	4623      	mov	r3, r4
 8006996:	d807      	bhi.n	80069a8 <memmove+0x20>
 8006998:	1e43      	subs	r3, r0, #1
 800699a:	42a1      	cmp	r1, r4
 800699c:	d008      	beq.n	80069b0 <memmove+0x28>
 800699e:	f811 2b01 	ldrb.w	r2, [r1], #1
 80069a2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80069a6:	e7f8      	b.n	800699a <memmove+0x12>
 80069a8:	4402      	add	r2, r0
 80069aa:	4601      	mov	r1, r0
 80069ac:	428a      	cmp	r2, r1
 80069ae:	d100      	bne.n	80069b2 <memmove+0x2a>
 80069b0:	bd10      	pop	{r4, pc}
 80069b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80069b6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80069ba:	e7f7      	b.n	80069ac <memmove+0x24>

080069bc <__malloc_lock>:
 80069bc:	4801      	ldr	r0, [pc, #4]	; (80069c4 <__malloc_lock+0x8>)
 80069be:	f000 bc1f 	b.w	8007200 <__retarget_lock_acquire_recursive>
 80069c2:	bf00      	nop
 80069c4:	2000033c 	.word	0x2000033c

080069c8 <__malloc_unlock>:
 80069c8:	4801      	ldr	r0, [pc, #4]	; (80069d0 <__malloc_unlock+0x8>)
 80069ca:	f000 bc1a 	b.w	8007202 <__retarget_lock_release_recursive>
 80069ce:	bf00      	nop
 80069d0:	2000033c 	.word	0x2000033c

080069d4 <_realloc_r>:
 80069d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069d8:	4680      	mov	r8, r0
 80069da:	4614      	mov	r4, r2
 80069dc:	460e      	mov	r6, r1
 80069de:	b921      	cbnz	r1, 80069ea <_realloc_r+0x16>
 80069e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069e4:	4611      	mov	r1, r2
 80069e6:	f7ff bdad 	b.w	8006544 <_malloc_r>
 80069ea:	b92a      	cbnz	r2, 80069f8 <_realloc_r+0x24>
 80069ec:	f7ff fd3e 	bl	800646c <_free_r>
 80069f0:	4625      	mov	r5, r4
 80069f2:	4628      	mov	r0, r5
 80069f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069f8:	f000 fc6a 	bl	80072d0 <_malloc_usable_size_r>
 80069fc:	4284      	cmp	r4, r0
 80069fe:	4607      	mov	r7, r0
 8006a00:	d802      	bhi.n	8006a08 <_realloc_r+0x34>
 8006a02:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a06:	d812      	bhi.n	8006a2e <_realloc_r+0x5a>
 8006a08:	4621      	mov	r1, r4
 8006a0a:	4640      	mov	r0, r8
 8006a0c:	f7ff fd9a 	bl	8006544 <_malloc_r>
 8006a10:	4605      	mov	r5, r0
 8006a12:	2800      	cmp	r0, #0
 8006a14:	d0ed      	beq.n	80069f2 <_realloc_r+0x1e>
 8006a16:	42bc      	cmp	r4, r7
 8006a18:	4622      	mov	r2, r4
 8006a1a:	4631      	mov	r1, r6
 8006a1c:	bf28      	it	cs
 8006a1e:	463a      	movcs	r2, r7
 8006a20:	f7ff f97c 	bl	8005d1c <memcpy>
 8006a24:	4631      	mov	r1, r6
 8006a26:	4640      	mov	r0, r8
 8006a28:	f7ff fd20 	bl	800646c <_free_r>
 8006a2c:	e7e1      	b.n	80069f2 <_realloc_r+0x1e>
 8006a2e:	4635      	mov	r5, r6
 8006a30:	e7df      	b.n	80069f2 <_realloc_r+0x1e>

08006a32 <__sfputc_r>:
 8006a32:	6893      	ldr	r3, [r2, #8]
 8006a34:	3b01      	subs	r3, #1
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	b410      	push	{r4}
 8006a3a:	6093      	str	r3, [r2, #8]
 8006a3c:	da08      	bge.n	8006a50 <__sfputc_r+0x1e>
 8006a3e:	6994      	ldr	r4, [r2, #24]
 8006a40:	42a3      	cmp	r3, r4
 8006a42:	db01      	blt.n	8006a48 <__sfputc_r+0x16>
 8006a44:	290a      	cmp	r1, #10
 8006a46:	d103      	bne.n	8006a50 <__sfputc_r+0x1e>
 8006a48:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a4c:	f000 b94a 	b.w	8006ce4 <__swbuf_r>
 8006a50:	6813      	ldr	r3, [r2, #0]
 8006a52:	1c58      	adds	r0, r3, #1
 8006a54:	6010      	str	r0, [r2, #0]
 8006a56:	7019      	strb	r1, [r3, #0]
 8006a58:	4608      	mov	r0, r1
 8006a5a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <__sfputs_r>:
 8006a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a62:	4606      	mov	r6, r0
 8006a64:	460f      	mov	r7, r1
 8006a66:	4614      	mov	r4, r2
 8006a68:	18d5      	adds	r5, r2, r3
 8006a6a:	42ac      	cmp	r4, r5
 8006a6c:	d101      	bne.n	8006a72 <__sfputs_r+0x12>
 8006a6e:	2000      	movs	r0, #0
 8006a70:	e007      	b.n	8006a82 <__sfputs_r+0x22>
 8006a72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a76:	463a      	mov	r2, r7
 8006a78:	4630      	mov	r0, r6
 8006a7a:	f7ff ffda 	bl	8006a32 <__sfputc_r>
 8006a7e:	1c43      	adds	r3, r0, #1
 8006a80:	d1f3      	bne.n	8006a6a <__sfputs_r+0xa>
 8006a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08006a84 <_vfiprintf_r>:
 8006a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a88:	460d      	mov	r5, r1
 8006a8a:	b09d      	sub	sp, #116	; 0x74
 8006a8c:	4614      	mov	r4, r2
 8006a8e:	4698      	mov	r8, r3
 8006a90:	4606      	mov	r6, r0
 8006a92:	b118      	cbz	r0, 8006a9c <_vfiprintf_r+0x18>
 8006a94:	6983      	ldr	r3, [r0, #24]
 8006a96:	b90b      	cbnz	r3, 8006a9c <_vfiprintf_r+0x18>
 8006a98:	f000 fb14 	bl	80070c4 <__sinit>
 8006a9c:	4b89      	ldr	r3, [pc, #548]	; (8006cc4 <_vfiprintf_r+0x240>)
 8006a9e:	429d      	cmp	r5, r3
 8006aa0:	d11b      	bne.n	8006ada <_vfiprintf_r+0x56>
 8006aa2:	6875      	ldr	r5, [r6, #4]
 8006aa4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006aa6:	07d9      	lsls	r1, r3, #31
 8006aa8:	d405      	bmi.n	8006ab6 <_vfiprintf_r+0x32>
 8006aaa:	89ab      	ldrh	r3, [r5, #12]
 8006aac:	059a      	lsls	r2, r3, #22
 8006aae:	d402      	bmi.n	8006ab6 <_vfiprintf_r+0x32>
 8006ab0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ab2:	f000 fba5 	bl	8007200 <__retarget_lock_acquire_recursive>
 8006ab6:	89ab      	ldrh	r3, [r5, #12]
 8006ab8:	071b      	lsls	r3, r3, #28
 8006aba:	d501      	bpl.n	8006ac0 <_vfiprintf_r+0x3c>
 8006abc:	692b      	ldr	r3, [r5, #16]
 8006abe:	b9eb      	cbnz	r3, 8006afc <_vfiprintf_r+0x78>
 8006ac0:	4629      	mov	r1, r5
 8006ac2:	4630      	mov	r0, r6
 8006ac4:	f000 f96e 	bl	8006da4 <__swsetup_r>
 8006ac8:	b1c0      	cbz	r0, 8006afc <_vfiprintf_r+0x78>
 8006aca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006acc:	07dc      	lsls	r4, r3, #31
 8006ace:	d50e      	bpl.n	8006aee <_vfiprintf_r+0x6a>
 8006ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ad4:	b01d      	add	sp, #116	; 0x74
 8006ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ada:	4b7b      	ldr	r3, [pc, #492]	; (8006cc8 <_vfiprintf_r+0x244>)
 8006adc:	429d      	cmp	r5, r3
 8006ade:	d101      	bne.n	8006ae4 <_vfiprintf_r+0x60>
 8006ae0:	68b5      	ldr	r5, [r6, #8]
 8006ae2:	e7df      	b.n	8006aa4 <_vfiprintf_r+0x20>
 8006ae4:	4b79      	ldr	r3, [pc, #484]	; (8006ccc <_vfiprintf_r+0x248>)
 8006ae6:	429d      	cmp	r5, r3
 8006ae8:	bf08      	it	eq
 8006aea:	68f5      	ldreq	r5, [r6, #12]
 8006aec:	e7da      	b.n	8006aa4 <_vfiprintf_r+0x20>
 8006aee:	89ab      	ldrh	r3, [r5, #12]
 8006af0:	0598      	lsls	r0, r3, #22
 8006af2:	d4ed      	bmi.n	8006ad0 <_vfiprintf_r+0x4c>
 8006af4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006af6:	f000 fb84 	bl	8007202 <__retarget_lock_release_recursive>
 8006afa:	e7e9      	b.n	8006ad0 <_vfiprintf_r+0x4c>
 8006afc:	2300      	movs	r3, #0
 8006afe:	9309      	str	r3, [sp, #36]	; 0x24
 8006b00:	2320      	movs	r3, #32
 8006b02:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006b06:	f8cd 800c 	str.w	r8, [sp, #12]
 8006b0a:	2330      	movs	r3, #48	; 0x30
 8006b0c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8006cd0 <_vfiprintf_r+0x24c>
 8006b10:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006b14:	f04f 0901 	mov.w	r9, #1
 8006b18:	4623      	mov	r3, r4
 8006b1a:	469a      	mov	sl, r3
 8006b1c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006b20:	b10a      	cbz	r2, 8006b26 <_vfiprintf_r+0xa2>
 8006b22:	2a25      	cmp	r2, #37	; 0x25
 8006b24:	d1f9      	bne.n	8006b1a <_vfiprintf_r+0x96>
 8006b26:	ebba 0b04 	subs.w	fp, sl, r4
 8006b2a:	d00b      	beq.n	8006b44 <_vfiprintf_r+0xc0>
 8006b2c:	465b      	mov	r3, fp
 8006b2e:	4622      	mov	r2, r4
 8006b30:	4629      	mov	r1, r5
 8006b32:	4630      	mov	r0, r6
 8006b34:	f7ff ff94 	bl	8006a60 <__sfputs_r>
 8006b38:	3001      	adds	r0, #1
 8006b3a:	f000 80aa 	beq.w	8006c92 <_vfiprintf_r+0x20e>
 8006b3e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006b40:	445a      	add	r2, fp
 8006b42:	9209      	str	r2, [sp, #36]	; 0x24
 8006b44:	f89a 3000 	ldrb.w	r3, [sl]
 8006b48:	2b00      	cmp	r3, #0
 8006b4a:	f000 80a2 	beq.w	8006c92 <_vfiprintf_r+0x20e>
 8006b4e:	2300      	movs	r3, #0
 8006b50:	f04f 32ff 	mov.w	r2, #4294967295
 8006b54:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006b58:	f10a 0a01 	add.w	sl, sl, #1
 8006b5c:	9304      	str	r3, [sp, #16]
 8006b5e:	9307      	str	r3, [sp, #28]
 8006b60:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006b64:	931a      	str	r3, [sp, #104]	; 0x68
 8006b66:	4654      	mov	r4, sl
 8006b68:	2205      	movs	r2, #5
 8006b6a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b6e:	4858      	ldr	r0, [pc, #352]	; (8006cd0 <_vfiprintf_r+0x24c>)
 8006b70:	f7f9 fb6e 	bl	8000250 <memchr>
 8006b74:	9a04      	ldr	r2, [sp, #16]
 8006b76:	b9d8      	cbnz	r0, 8006bb0 <_vfiprintf_r+0x12c>
 8006b78:	06d1      	lsls	r1, r2, #27
 8006b7a:	bf44      	itt	mi
 8006b7c:	2320      	movmi	r3, #32
 8006b7e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b82:	0713      	lsls	r3, r2, #28
 8006b84:	bf44      	itt	mi
 8006b86:	232b      	movmi	r3, #43	; 0x2b
 8006b88:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006b8c:	f89a 3000 	ldrb.w	r3, [sl]
 8006b90:	2b2a      	cmp	r3, #42	; 0x2a
 8006b92:	d015      	beq.n	8006bc0 <_vfiprintf_r+0x13c>
 8006b94:	9a07      	ldr	r2, [sp, #28]
 8006b96:	4654      	mov	r4, sl
 8006b98:	2000      	movs	r0, #0
 8006b9a:	f04f 0c0a 	mov.w	ip, #10
 8006b9e:	4621      	mov	r1, r4
 8006ba0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ba4:	3b30      	subs	r3, #48	; 0x30
 8006ba6:	2b09      	cmp	r3, #9
 8006ba8:	d94e      	bls.n	8006c48 <_vfiprintf_r+0x1c4>
 8006baa:	b1b0      	cbz	r0, 8006bda <_vfiprintf_r+0x156>
 8006bac:	9207      	str	r2, [sp, #28]
 8006bae:	e014      	b.n	8006bda <_vfiprintf_r+0x156>
 8006bb0:	eba0 0308 	sub.w	r3, r0, r8
 8006bb4:	fa09 f303 	lsl.w	r3, r9, r3
 8006bb8:	4313      	orrs	r3, r2
 8006bba:	9304      	str	r3, [sp, #16]
 8006bbc:	46a2      	mov	sl, r4
 8006bbe:	e7d2      	b.n	8006b66 <_vfiprintf_r+0xe2>
 8006bc0:	9b03      	ldr	r3, [sp, #12]
 8006bc2:	1d19      	adds	r1, r3, #4
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	9103      	str	r1, [sp, #12]
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	bfbb      	ittet	lt
 8006bcc:	425b      	neglt	r3, r3
 8006bce:	f042 0202 	orrlt.w	r2, r2, #2
 8006bd2:	9307      	strge	r3, [sp, #28]
 8006bd4:	9307      	strlt	r3, [sp, #28]
 8006bd6:	bfb8      	it	lt
 8006bd8:	9204      	strlt	r2, [sp, #16]
 8006bda:	7823      	ldrb	r3, [r4, #0]
 8006bdc:	2b2e      	cmp	r3, #46	; 0x2e
 8006bde:	d10c      	bne.n	8006bfa <_vfiprintf_r+0x176>
 8006be0:	7863      	ldrb	r3, [r4, #1]
 8006be2:	2b2a      	cmp	r3, #42	; 0x2a
 8006be4:	d135      	bne.n	8006c52 <_vfiprintf_r+0x1ce>
 8006be6:	9b03      	ldr	r3, [sp, #12]
 8006be8:	1d1a      	adds	r2, r3, #4
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	9203      	str	r2, [sp, #12]
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	bfb8      	it	lt
 8006bf2:	f04f 33ff 	movlt.w	r3, #4294967295
 8006bf6:	3402      	adds	r4, #2
 8006bf8:	9305      	str	r3, [sp, #20]
 8006bfa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8006ce0 <_vfiprintf_r+0x25c>
 8006bfe:	7821      	ldrb	r1, [r4, #0]
 8006c00:	2203      	movs	r2, #3
 8006c02:	4650      	mov	r0, sl
 8006c04:	f7f9 fb24 	bl	8000250 <memchr>
 8006c08:	b140      	cbz	r0, 8006c1c <_vfiprintf_r+0x198>
 8006c0a:	2340      	movs	r3, #64	; 0x40
 8006c0c:	eba0 000a 	sub.w	r0, r0, sl
 8006c10:	fa03 f000 	lsl.w	r0, r3, r0
 8006c14:	9b04      	ldr	r3, [sp, #16]
 8006c16:	4303      	orrs	r3, r0
 8006c18:	3401      	adds	r4, #1
 8006c1a:	9304      	str	r3, [sp, #16]
 8006c1c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006c20:	482c      	ldr	r0, [pc, #176]	; (8006cd4 <_vfiprintf_r+0x250>)
 8006c22:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006c26:	2206      	movs	r2, #6
 8006c28:	f7f9 fb12 	bl	8000250 <memchr>
 8006c2c:	2800      	cmp	r0, #0
 8006c2e:	d03f      	beq.n	8006cb0 <_vfiprintf_r+0x22c>
 8006c30:	4b29      	ldr	r3, [pc, #164]	; (8006cd8 <_vfiprintf_r+0x254>)
 8006c32:	bb1b      	cbnz	r3, 8006c7c <_vfiprintf_r+0x1f8>
 8006c34:	9b03      	ldr	r3, [sp, #12]
 8006c36:	3307      	adds	r3, #7
 8006c38:	f023 0307 	bic.w	r3, r3, #7
 8006c3c:	3308      	adds	r3, #8
 8006c3e:	9303      	str	r3, [sp, #12]
 8006c40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006c42:	443b      	add	r3, r7
 8006c44:	9309      	str	r3, [sp, #36]	; 0x24
 8006c46:	e767      	b.n	8006b18 <_vfiprintf_r+0x94>
 8006c48:	fb0c 3202 	mla	r2, ip, r2, r3
 8006c4c:	460c      	mov	r4, r1
 8006c4e:	2001      	movs	r0, #1
 8006c50:	e7a5      	b.n	8006b9e <_vfiprintf_r+0x11a>
 8006c52:	2300      	movs	r3, #0
 8006c54:	3401      	adds	r4, #1
 8006c56:	9305      	str	r3, [sp, #20]
 8006c58:	4619      	mov	r1, r3
 8006c5a:	f04f 0c0a 	mov.w	ip, #10
 8006c5e:	4620      	mov	r0, r4
 8006c60:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006c64:	3a30      	subs	r2, #48	; 0x30
 8006c66:	2a09      	cmp	r2, #9
 8006c68:	d903      	bls.n	8006c72 <_vfiprintf_r+0x1ee>
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d0c5      	beq.n	8006bfa <_vfiprintf_r+0x176>
 8006c6e:	9105      	str	r1, [sp, #20]
 8006c70:	e7c3      	b.n	8006bfa <_vfiprintf_r+0x176>
 8006c72:	fb0c 2101 	mla	r1, ip, r1, r2
 8006c76:	4604      	mov	r4, r0
 8006c78:	2301      	movs	r3, #1
 8006c7a:	e7f0      	b.n	8006c5e <_vfiprintf_r+0x1da>
 8006c7c:	ab03      	add	r3, sp, #12
 8006c7e:	9300      	str	r3, [sp, #0]
 8006c80:	462a      	mov	r2, r5
 8006c82:	4b16      	ldr	r3, [pc, #88]	; (8006cdc <_vfiprintf_r+0x258>)
 8006c84:	a904      	add	r1, sp, #16
 8006c86:	4630      	mov	r0, r6
 8006c88:	f7fd fe6e 	bl	8004968 <_printf_float>
 8006c8c:	4607      	mov	r7, r0
 8006c8e:	1c78      	adds	r0, r7, #1
 8006c90:	d1d6      	bne.n	8006c40 <_vfiprintf_r+0x1bc>
 8006c92:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006c94:	07d9      	lsls	r1, r3, #31
 8006c96:	d405      	bmi.n	8006ca4 <_vfiprintf_r+0x220>
 8006c98:	89ab      	ldrh	r3, [r5, #12]
 8006c9a:	059a      	lsls	r2, r3, #22
 8006c9c:	d402      	bmi.n	8006ca4 <_vfiprintf_r+0x220>
 8006c9e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006ca0:	f000 faaf 	bl	8007202 <__retarget_lock_release_recursive>
 8006ca4:	89ab      	ldrh	r3, [r5, #12]
 8006ca6:	065b      	lsls	r3, r3, #25
 8006ca8:	f53f af12 	bmi.w	8006ad0 <_vfiprintf_r+0x4c>
 8006cac:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006cae:	e711      	b.n	8006ad4 <_vfiprintf_r+0x50>
 8006cb0:	ab03      	add	r3, sp, #12
 8006cb2:	9300      	str	r3, [sp, #0]
 8006cb4:	462a      	mov	r2, r5
 8006cb6:	4b09      	ldr	r3, [pc, #36]	; (8006cdc <_vfiprintf_r+0x258>)
 8006cb8:	a904      	add	r1, sp, #16
 8006cba:	4630      	mov	r0, r6
 8006cbc:	f7fe f8e0 	bl	8004e80 <_printf_i>
 8006cc0:	e7e4      	b.n	8006c8c <_vfiprintf_r+0x208>
 8006cc2:	bf00      	nop
 8006cc4:	08007894 	.word	0x08007894
 8006cc8:	080078b4 	.word	0x080078b4
 8006ccc:	08007874 	.word	0x08007874
 8006cd0:	0800771c 	.word	0x0800771c
 8006cd4:	08007726 	.word	0x08007726
 8006cd8:	08004969 	.word	0x08004969
 8006cdc:	08006a61 	.word	0x08006a61
 8006ce0:	08007722 	.word	0x08007722

08006ce4 <__swbuf_r>:
 8006ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006ce6:	460e      	mov	r6, r1
 8006ce8:	4614      	mov	r4, r2
 8006cea:	4605      	mov	r5, r0
 8006cec:	b118      	cbz	r0, 8006cf6 <__swbuf_r+0x12>
 8006cee:	6983      	ldr	r3, [r0, #24]
 8006cf0:	b90b      	cbnz	r3, 8006cf6 <__swbuf_r+0x12>
 8006cf2:	f000 f9e7 	bl	80070c4 <__sinit>
 8006cf6:	4b21      	ldr	r3, [pc, #132]	; (8006d7c <__swbuf_r+0x98>)
 8006cf8:	429c      	cmp	r4, r3
 8006cfa:	d12b      	bne.n	8006d54 <__swbuf_r+0x70>
 8006cfc:	686c      	ldr	r4, [r5, #4]
 8006cfe:	69a3      	ldr	r3, [r4, #24]
 8006d00:	60a3      	str	r3, [r4, #8]
 8006d02:	89a3      	ldrh	r3, [r4, #12]
 8006d04:	071a      	lsls	r2, r3, #28
 8006d06:	d52f      	bpl.n	8006d68 <__swbuf_r+0x84>
 8006d08:	6923      	ldr	r3, [r4, #16]
 8006d0a:	b36b      	cbz	r3, 8006d68 <__swbuf_r+0x84>
 8006d0c:	6923      	ldr	r3, [r4, #16]
 8006d0e:	6820      	ldr	r0, [r4, #0]
 8006d10:	1ac0      	subs	r0, r0, r3
 8006d12:	6963      	ldr	r3, [r4, #20]
 8006d14:	b2f6      	uxtb	r6, r6
 8006d16:	4283      	cmp	r3, r0
 8006d18:	4637      	mov	r7, r6
 8006d1a:	dc04      	bgt.n	8006d26 <__swbuf_r+0x42>
 8006d1c:	4621      	mov	r1, r4
 8006d1e:	4628      	mov	r0, r5
 8006d20:	f000 f93c 	bl	8006f9c <_fflush_r>
 8006d24:	bb30      	cbnz	r0, 8006d74 <__swbuf_r+0x90>
 8006d26:	68a3      	ldr	r3, [r4, #8]
 8006d28:	3b01      	subs	r3, #1
 8006d2a:	60a3      	str	r3, [r4, #8]
 8006d2c:	6823      	ldr	r3, [r4, #0]
 8006d2e:	1c5a      	adds	r2, r3, #1
 8006d30:	6022      	str	r2, [r4, #0]
 8006d32:	701e      	strb	r6, [r3, #0]
 8006d34:	6963      	ldr	r3, [r4, #20]
 8006d36:	3001      	adds	r0, #1
 8006d38:	4283      	cmp	r3, r0
 8006d3a:	d004      	beq.n	8006d46 <__swbuf_r+0x62>
 8006d3c:	89a3      	ldrh	r3, [r4, #12]
 8006d3e:	07db      	lsls	r3, r3, #31
 8006d40:	d506      	bpl.n	8006d50 <__swbuf_r+0x6c>
 8006d42:	2e0a      	cmp	r6, #10
 8006d44:	d104      	bne.n	8006d50 <__swbuf_r+0x6c>
 8006d46:	4621      	mov	r1, r4
 8006d48:	4628      	mov	r0, r5
 8006d4a:	f000 f927 	bl	8006f9c <_fflush_r>
 8006d4e:	b988      	cbnz	r0, 8006d74 <__swbuf_r+0x90>
 8006d50:	4638      	mov	r0, r7
 8006d52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006d54:	4b0a      	ldr	r3, [pc, #40]	; (8006d80 <__swbuf_r+0x9c>)
 8006d56:	429c      	cmp	r4, r3
 8006d58:	d101      	bne.n	8006d5e <__swbuf_r+0x7a>
 8006d5a:	68ac      	ldr	r4, [r5, #8]
 8006d5c:	e7cf      	b.n	8006cfe <__swbuf_r+0x1a>
 8006d5e:	4b09      	ldr	r3, [pc, #36]	; (8006d84 <__swbuf_r+0xa0>)
 8006d60:	429c      	cmp	r4, r3
 8006d62:	bf08      	it	eq
 8006d64:	68ec      	ldreq	r4, [r5, #12]
 8006d66:	e7ca      	b.n	8006cfe <__swbuf_r+0x1a>
 8006d68:	4621      	mov	r1, r4
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	f000 f81a 	bl	8006da4 <__swsetup_r>
 8006d70:	2800      	cmp	r0, #0
 8006d72:	d0cb      	beq.n	8006d0c <__swbuf_r+0x28>
 8006d74:	f04f 37ff 	mov.w	r7, #4294967295
 8006d78:	e7ea      	b.n	8006d50 <__swbuf_r+0x6c>
 8006d7a:	bf00      	nop
 8006d7c:	08007894 	.word	0x08007894
 8006d80:	080078b4 	.word	0x080078b4
 8006d84:	08007874 	.word	0x08007874

08006d88 <__ascii_wctomb>:
 8006d88:	b149      	cbz	r1, 8006d9e <__ascii_wctomb+0x16>
 8006d8a:	2aff      	cmp	r2, #255	; 0xff
 8006d8c:	bf85      	ittet	hi
 8006d8e:	238a      	movhi	r3, #138	; 0x8a
 8006d90:	6003      	strhi	r3, [r0, #0]
 8006d92:	700a      	strbls	r2, [r1, #0]
 8006d94:	f04f 30ff 	movhi.w	r0, #4294967295
 8006d98:	bf98      	it	ls
 8006d9a:	2001      	movls	r0, #1
 8006d9c:	4770      	bx	lr
 8006d9e:	4608      	mov	r0, r1
 8006da0:	4770      	bx	lr
	...

08006da4 <__swsetup_r>:
 8006da4:	4b32      	ldr	r3, [pc, #200]	; (8006e70 <__swsetup_r+0xcc>)
 8006da6:	b570      	push	{r4, r5, r6, lr}
 8006da8:	681d      	ldr	r5, [r3, #0]
 8006daa:	4606      	mov	r6, r0
 8006dac:	460c      	mov	r4, r1
 8006dae:	b125      	cbz	r5, 8006dba <__swsetup_r+0x16>
 8006db0:	69ab      	ldr	r3, [r5, #24]
 8006db2:	b913      	cbnz	r3, 8006dba <__swsetup_r+0x16>
 8006db4:	4628      	mov	r0, r5
 8006db6:	f000 f985 	bl	80070c4 <__sinit>
 8006dba:	4b2e      	ldr	r3, [pc, #184]	; (8006e74 <__swsetup_r+0xd0>)
 8006dbc:	429c      	cmp	r4, r3
 8006dbe:	d10f      	bne.n	8006de0 <__swsetup_r+0x3c>
 8006dc0:	686c      	ldr	r4, [r5, #4]
 8006dc2:	89a3      	ldrh	r3, [r4, #12]
 8006dc4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006dc8:	0719      	lsls	r1, r3, #28
 8006dca:	d42c      	bmi.n	8006e26 <__swsetup_r+0x82>
 8006dcc:	06dd      	lsls	r5, r3, #27
 8006dce:	d411      	bmi.n	8006df4 <__swsetup_r+0x50>
 8006dd0:	2309      	movs	r3, #9
 8006dd2:	6033      	str	r3, [r6, #0]
 8006dd4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006dd8:	81a3      	strh	r3, [r4, #12]
 8006dda:	f04f 30ff 	mov.w	r0, #4294967295
 8006dde:	e03e      	b.n	8006e5e <__swsetup_r+0xba>
 8006de0:	4b25      	ldr	r3, [pc, #148]	; (8006e78 <__swsetup_r+0xd4>)
 8006de2:	429c      	cmp	r4, r3
 8006de4:	d101      	bne.n	8006dea <__swsetup_r+0x46>
 8006de6:	68ac      	ldr	r4, [r5, #8]
 8006de8:	e7eb      	b.n	8006dc2 <__swsetup_r+0x1e>
 8006dea:	4b24      	ldr	r3, [pc, #144]	; (8006e7c <__swsetup_r+0xd8>)
 8006dec:	429c      	cmp	r4, r3
 8006dee:	bf08      	it	eq
 8006df0:	68ec      	ldreq	r4, [r5, #12]
 8006df2:	e7e6      	b.n	8006dc2 <__swsetup_r+0x1e>
 8006df4:	0758      	lsls	r0, r3, #29
 8006df6:	d512      	bpl.n	8006e1e <__swsetup_r+0x7a>
 8006df8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006dfa:	b141      	cbz	r1, 8006e0e <__swsetup_r+0x6a>
 8006dfc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006e00:	4299      	cmp	r1, r3
 8006e02:	d002      	beq.n	8006e0a <__swsetup_r+0x66>
 8006e04:	4630      	mov	r0, r6
 8006e06:	f7ff fb31 	bl	800646c <_free_r>
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	6363      	str	r3, [r4, #52]	; 0x34
 8006e0e:	89a3      	ldrh	r3, [r4, #12]
 8006e10:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006e14:	81a3      	strh	r3, [r4, #12]
 8006e16:	2300      	movs	r3, #0
 8006e18:	6063      	str	r3, [r4, #4]
 8006e1a:	6923      	ldr	r3, [r4, #16]
 8006e1c:	6023      	str	r3, [r4, #0]
 8006e1e:	89a3      	ldrh	r3, [r4, #12]
 8006e20:	f043 0308 	orr.w	r3, r3, #8
 8006e24:	81a3      	strh	r3, [r4, #12]
 8006e26:	6923      	ldr	r3, [r4, #16]
 8006e28:	b94b      	cbnz	r3, 8006e3e <__swsetup_r+0x9a>
 8006e2a:	89a3      	ldrh	r3, [r4, #12]
 8006e2c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006e30:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e34:	d003      	beq.n	8006e3e <__swsetup_r+0x9a>
 8006e36:	4621      	mov	r1, r4
 8006e38:	4630      	mov	r0, r6
 8006e3a:	f000 fa09 	bl	8007250 <__smakebuf_r>
 8006e3e:	89a0      	ldrh	r0, [r4, #12]
 8006e40:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006e44:	f010 0301 	ands.w	r3, r0, #1
 8006e48:	d00a      	beq.n	8006e60 <__swsetup_r+0xbc>
 8006e4a:	2300      	movs	r3, #0
 8006e4c:	60a3      	str	r3, [r4, #8]
 8006e4e:	6963      	ldr	r3, [r4, #20]
 8006e50:	425b      	negs	r3, r3
 8006e52:	61a3      	str	r3, [r4, #24]
 8006e54:	6923      	ldr	r3, [r4, #16]
 8006e56:	b943      	cbnz	r3, 8006e6a <__swsetup_r+0xc6>
 8006e58:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006e5c:	d1ba      	bne.n	8006dd4 <__swsetup_r+0x30>
 8006e5e:	bd70      	pop	{r4, r5, r6, pc}
 8006e60:	0781      	lsls	r1, r0, #30
 8006e62:	bf58      	it	pl
 8006e64:	6963      	ldrpl	r3, [r4, #20]
 8006e66:	60a3      	str	r3, [r4, #8]
 8006e68:	e7f4      	b.n	8006e54 <__swsetup_r+0xb0>
 8006e6a:	2000      	movs	r0, #0
 8006e6c:	e7f7      	b.n	8006e5e <__swsetup_r+0xba>
 8006e6e:	bf00      	nop
 8006e70:	2000000c 	.word	0x2000000c
 8006e74:	08007894 	.word	0x08007894
 8006e78:	080078b4 	.word	0x080078b4
 8006e7c:	08007874 	.word	0x08007874

08006e80 <abort>:
 8006e80:	b508      	push	{r3, lr}
 8006e82:	2006      	movs	r0, #6
 8006e84:	f000 fa54 	bl	8007330 <raise>
 8006e88:	2001      	movs	r0, #1
 8006e8a:	f7fa f8cd 	bl	8001028 <_exit>
	...

08006e90 <__sflush_r>:
 8006e90:	898a      	ldrh	r2, [r1, #12]
 8006e92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006e96:	4605      	mov	r5, r0
 8006e98:	0710      	lsls	r0, r2, #28
 8006e9a:	460c      	mov	r4, r1
 8006e9c:	d458      	bmi.n	8006f50 <__sflush_r+0xc0>
 8006e9e:	684b      	ldr	r3, [r1, #4]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	dc05      	bgt.n	8006eb0 <__sflush_r+0x20>
 8006ea4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	dc02      	bgt.n	8006eb0 <__sflush_r+0x20>
 8006eaa:	2000      	movs	r0, #0
 8006eac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006eb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006eb2:	2e00      	cmp	r6, #0
 8006eb4:	d0f9      	beq.n	8006eaa <__sflush_r+0x1a>
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ebc:	682f      	ldr	r7, [r5, #0]
 8006ebe:	602b      	str	r3, [r5, #0]
 8006ec0:	d032      	beq.n	8006f28 <__sflush_r+0x98>
 8006ec2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ec4:	89a3      	ldrh	r3, [r4, #12]
 8006ec6:	075a      	lsls	r2, r3, #29
 8006ec8:	d505      	bpl.n	8006ed6 <__sflush_r+0x46>
 8006eca:	6863      	ldr	r3, [r4, #4]
 8006ecc:	1ac0      	subs	r0, r0, r3
 8006ece:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006ed0:	b10b      	cbz	r3, 8006ed6 <__sflush_r+0x46>
 8006ed2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ed4:	1ac0      	subs	r0, r0, r3
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	4602      	mov	r2, r0
 8006eda:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006edc:	6a21      	ldr	r1, [r4, #32]
 8006ede:	4628      	mov	r0, r5
 8006ee0:	47b0      	blx	r6
 8006ee2:	1c43      	adds	r3, r0, #1
 8006ee4:	89a3      	ldrh	r3, [r4, #12]
 8006ee6:	d106      	bne.n	8006ef6 <__sflush_r+0x66>
 8006ee8:	6829      	ldr	r1, [r5, #0]
 8006eea:	291d      	cmp	r1, #29
 8006eec:	d82c      	bhi.n	8006f48 <__sflush_r+0xb8>
 8006eee:	4a2a      	ldr	r2, [pc, #168]	; (8006f98 <__sflush_r+0x108>)
 8006ef0:	40ca      	lsrs	r2, r1
 8006ef2:	07d6      	lsls	r6, r2, #31
 8006ef4:	d528      	bpl.n	8006f48 <__sflush_r+0xb8>
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	6062      	str	r2, [r4, #4]
 8006efa:	04d9      	lsls	r1, r3, #19
 8006efc:	6922      	ldr	r2, [r4, #16]
 8006efe:	6022      	str	r2, [r4, #0]
 8006f00:	d504      	bpl.n	8006f0c <__sflush_r+0x7c>
 8006f02:	1c42      	adds	r2, r0, #1
 8006f04:	d101      	bne.n	8006f0a <__sflush_r+0x7a>
 8006f06:	682b      	ldr	r3, [r5, #0]
 8006f08:	b903      	cbnz	r3, 8006f0c <__sflush_r+0x7c>
 8006f0a:	6560      	str	r0, [r4, #84]	; 0x54
 8006f0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006f0e:	602f      	str	r7, [r5, #0]
 8006f10:	2900      	cmp	r1, #0
 8006f12:	d0ca      	beq.n	8006eaa <__sflush_r+0x1a>
 8006f14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006f18:	4299      	cmp	r1, r3
 8006f1a:	d002      	beq.n	8006f22 <__sflush_r+0x92>
 8006f1c:	4628      	mov	r0, r5
 8006f1e:	f7ff faa5 	bl	800646c <_free_r>
 8006f22:	2000      	movs	r0, #0
 8006f24:	6360      	str	r0, [r4, #52]	; 0x34
 8006f26:	e7c1      	b.n	8006eac <__sflush_r+0x1c>
 8006f28:	6a21      	ldr	r1, [r4, #32]
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	4628      	mov	r0, r5
 8006f2e:	47b0      	blx	r6
 8006f30:	1c41      	adds	r1, r0, #1
 8006f32:	d1c7      	bne.n	8006ec4 <__sflush_r+0x34>
 8006f34:	682b      	ldr	r3, [r5, #0]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d0c4      	beq.n	8006ec4 <__sflush_r+0x34>
 8006f3a:	2b1d      	cmp	r3, #29
 8006f3c:	d001      	beq.n	8006f42 <__sflush_r+0xb2>
 8006f3e:	2b16      	cmp	r3, #22
 8006f40:	d101      	bne.n	8006f46 <__sflush_r+0xb6>
 8006f42:	602f      	str	r7, [r5, #0]
 8006f44:	e7b1      	b.n	8006eaa <__sflush_r+0x1a>
 8006f46:	89a3      	ldrh	r3, [r4, #12]
 8006f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f4c:	81a3      	strh	r3, [r4, #12]
 8006f4e:	e7ad      	b.n	8006eac <__sflush_r+0x1c>
 8006f50:	690f      	ldr	r7, [r1, #16]
 8006f52:	2f00      	cmp	r7, #0
 8006f54:	d0a9      	beq.n	8006eaa <__sflush_r+0x1a>
 8006f56:	0793      	lsls	r3, r2, #30
 8006f58:	680e      	ldr	r6, [r1, #0]
 8006f5a:	bf08      	it	eq
 8006f5c:	694b      	ldreq	r3, [r1, #20]
 8006f5e:	600f      	str	r7, [r1, #0]
 8006f60:	bf18      	it	ne
 8006f62:	2300      	movne	r3, #0
 8006f64:	eba6 0807 	sub.w	r8, r6, r7
 8006f68:	608b      	str	r3, [r1, #8]
 8006f6a:	f1b8 0f00 	cmp.w	r8, #0
 8006f6e:	dd9c      	ble.n	8006eaa <__sflush_r+0x1a>
 8006f70:	6a21      	ldr	r1, [r4, #32]
 8006f72:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006f74:	4643      	mov	r3, r8
 8006f76:	463a      	mov	r2, r7
 8006f78:	4628      	mov	r0, r5
 8006f7a:	47b0      	blx	r6
 8006f7c:	2800      	cmp	r0, #0
 8006f7e:	dc06      	bgt.n	8006f8e <__sflush_r+0xfe>
 8006f80:	89a3      	ldrh	r3, [r4, #12]
 8006f82:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006f86:	81a3      	strh	r3, [r4, #12]
 8006f88:	f04f 30ff 	mov.w	r0, #4294967295
 8006f8c:	e78e      	b.n	8006eac <__sflush_r+0x1c>
 8006f8e:	4407      	add	r7, r0
 8006f90:	eba8 0800 	sub.w	r8, r8, r0
 8006f94:	e7e9      	b.n	8006f6a <__sflush_r+0xda>
 8006f96:	bf00      	nop
 8006f98:	20400001 	.word	0x20400001

08006f9c <_fflush_r>:
 8006f9c:	b538      	push	{r3, r4, r5, lr}
 8006f9e:	690b      	ldr	r3, [r1, #16]
 8006fa0:	4605      	mov	r5, r0
 8006fa2:	460c      	mov	r4, r1
 8006fa4:	b913      	cbnz	r3, 8006fac <_fflush_r+0x10>
 8006fa6:	2500      	movs	r5, #0
 8006fa8:	4628      	mov	r0, r5
 8006faa:	bd38      	pop	{r3, r4, r5, pc}
 8006fac:	b118      	cbz	r0, 8006fb6 <_fflush_r+0x1a>
 8006fae:	6983      	ldr	r3, [r0, #24]
 8006fb0:	b90b      	cbnz	r3, 8006fb6 <_fflush_r+0x1a>
 8006fb2:	f000 f887 	bl	80070c4 <__sinit>
 8006fb6:	4b14      	ldr	r3, [pc, #80]	; (8007008 <_fflush_r+0x6c>)
 8006fb8:	429c      	cmp	r4, r3
 8006fba:	d11b      	bne.n	8006ff4 <_fflush_r+0x58>
 8006fbc:	686c      	ldr	r4, [r5, #4]
 8006fbe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d0ef      	beq.n	8006fa6 <_fflush_r+0xa>
 8006fc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006fc8:	07d0      	lsls	r0, r2, #31
 8006fca:	d404      	bmi.n	8006fd6 <_fflush_r+0x3a>
 8006fcc:	0599      	lsls	r1, r3, #22
 8006fce:	d402      	bmi.n	8006fd6 <_fflush_r+0x3a>
 8006fd0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fd2:	f000 f915 	bl	8007200 <__retarget_lock_acquire_recursive>
 8006fd6:	4628      	mov	r0, r5
 8006fd8:	4621      	mov	r1, r4
 8006fda:	f7ff ff59 	bl	8006e90 <__sflush_r>
 8006fde:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006fe0:	07da      	lsls	r2, r3, #31
 8006fe2:	4605      	mov	r5, r0
 8006fe4:	d4e0      	bmi.n	8006fa8 <_fflush_r+0xc>
 8006fe6:	89a3      	ldrh	r3, [r4, #12]
 8006fe8:	059b      	lsls	r3, r3, #22
 8006fea:	d4dd      	bmi.n	8006fa8 <_fflush_r+0xc>
 8006fec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006fee:	f000 f908 	bl	8007202 <__retarget_lock_release_recursive>
 8006ff2:	e7d9      	b.n	8006fa8 <_fflush_r+0xc>
 8006ff4:	4b05      	ldr	r3, [pc, #20]	; (800700c <_fflush_r+0x70>)
 8006ff6:	429c      	cmp	r4, r3
 8006ff8:	d101      	bne.n	8006ffe <_fflush_r+0x62>
 8006ffa:	68ac      	ldr	r4, [r5, #8]
 8006ffc:	e7df      	b.n	8006fbe <_fflush_r+0x22>
 8006ffe:	4b04      	ldr	r3, [pc, #16]	; (8007010 <_fflush_r+0x74>)
 8007000:	429c      	cmp	r4, r3
 8007002:	bf08      	it	eq
 8007004:	68ec      	ldreq	r4, [r5, #12]
 8007006:	e7da      	b.n	8006fbe <_fflush_r+0x22>
 8007008:	08007894 	.word	0x08007894
 800700c:	080078b4 	.word	0x080078b4
 8007010:	08007874 	.word	0x08007874

08007014 <std>:
 8007014:	2300      	movs	r3, #0
 8007016:	b510      	push	{r4, lr}
 8007018:	4604      	mov	r4, r0
 800701a:	e9c0 3300 	strd	r3, r3, [r0]
 800701e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007022:	6083      	str	r3, [r0, #8]
 8007024:	8181      	strh	r1, [r0, #12]
 8007026:	6643      	str	r3, [r0, #100]	; 0x64
 8007028:	81c2      	strh	r2, [r0, #14]
 800702a:	6183      	str	r3, [r0, #24]
 800702c:	4619      	mov	r1, r3
 800702e:	2208      	movs	r2, #8
 8007030:	305c      	adds	r0, #92	; 0x5c
 8007032:	f7fd fc01 	bl	8004838 <memset>
 8007036:	4b05      	ldr	r3, [pc, #20]	; (800704c <std+0x38>)
 8007038:	6263      	str	r3, [r4, #36]	; 0x24
 800703a:	4b05      	ldr	r3, [pc, #20]	; (8007050 <std+0x3c>)
 800703c:	62a3      	str	r3, [r4, #40]	; 0x28
 800703e:	4b05      	ldr	r3, [pc, #20]	; (8007054 <std+0x40>)
 8007040:	62e3      	str	r3, [r4, #44]	; 0x2c
 8007042:	4b05      	ldr	r3, [pc, #20]	; (8007058 <std+0x44>)
 8007044:	6224      	str	r4, [r4, #32]
 8007046:	6323      	str	r3, [r4, #48]	; 0x30
 8007048:	bd10      	pop	{r4, pc}
 800704a:	bf00      	nop
 800704c:	08007369 	.word	0x08007369
 8007050:	0800738b 	.word	0x0800738b
 8007054:	080073c3 	.word	0x080073c3
 8007058:	080073e7 	.word	0x080073e7

0800705c <_cleanup_r>:
 800705c:	4901      	ldr	r1, [pc, #4]	; (8007064 <_cleanup_r+0x8>)
 800705e:	f000 b8af 	b.w	80071c0 <_fwalk_reent>
 8007062:	bf00      	nop
 8007064:	08006f9d 	.word	0x08006f9d

08007068 <__sfmoreglue>:
 8007068:	b570      	push	{r4, r5, r6, lr}
 800706a:	2268      	movs	r2, #104	; 0x68
 800706c:	1e4d      	subs	r5, r1, #1
 800706e:	4355      	muls	r5, r2
 8007070:	460e      	mov	r6, r1
 8007072:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8007076:	f7ff fa65 	bl	8006544 <_malloc_r>
 800707a:	4604      	mov	r4, r0
 800707c:	b140      	cbz	r0, 8007090 <__sfmoreglue+0x28>
 800707e:	2100      	movs	r1, #0
 8007080:	e9c0 1600 	strd	r1, r6, [r0]
 8007084:	300c      	adds	r0, #12
 8007086:	60a0      	str	r0, [r4, #8]
 8007088:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800708c:	f7fd fbd4 	bl	8004838 <memset>
 8007090:	4620      	mov	r0, r4
 8007092:	bd70      	pop	{r4, r5, r6, pc}

08007094 <__sfp_lock_acquire>:
 8007094:	4801      	ldr	r0, [pc, #4]	; (800709c <__sfp_lock_acquire+0x8>)
 8007096:	f000 b8b3 	b.w	8007200 <__retarget_lock_acquire_recursive>
 800709a:	bf00      	nop
 800709c:	2000033d 	.word	0x2000033d

080070a0 <__sfp_lock_release>:
 80070a0:	4801      	ldr	r0, [pc, #4]	; (80070a8 <__sfp_lock_release+0x8>)
 80070a2:	f000 b8ae 	b.w	8007202 <__retarget_lock_release_recursive>
 80070a6:	bf00      	nop
 80070a8:	2000033d 	.word	0x2000033d

080070ac <__sinit_lock_acquire>:
 80070ac:	4801      	ldr	r0, [pc, #4]	; (80070b4 <__sinit_lock_acquire+0x8>)
 80070ae:	f000 b8a7 	b.w	8007200 <__retarget_lock_acquire_recursive>
 80070b2:	bf00      	nop
 80070b4:	2000033e 	.word	0x2000033e

080070b8 <__sinit_lock_release>:
 80070b8:	4801      	ldr	r0, [pc, #4]	; (80070c0 <__sinit_lock_release+0x8>)
 80070ba:	f000 b8a2 	b.w	8007202 <__retarget_lock_release_recursive>
 80070be:	bf00      	nop
 80070c0:	2000033e 	.word	0x2000033e

080070c4 <__sinit>:
 80070c4:	b510      	push	{r4, lr}
 80070c6:	4604      	mov	r4, r0
 80070c8:	f7ff fff0 	bl	80070ac <__sinit_lock_acquire>
 80070cc:	69a3      	ldr	r3, [r4, #24]
 80070ce:	b11b      	cbz	r3, 80070d8 <__sinit+0x14>
 80070d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070d4:	f7ff bff0 	b.w	80070b8 <__sinit_lock_release>
 80070d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80070dc:	6523      	str	r3, [r4, #80]	; 0x50
 80070de:	4b13      	ldr	r3, [pc, #76]	; (800712c <__sinit+0x68>)
 80070e0:	4a13      	ldr	r2, [pc, #76]	; (8007130 <__sinit+0x6c>)
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80070e6:	42a3      	cmp	r3, r4
 80070e8:	bf04      	itt	eq
 80070ea:	2301      	moveq	r3, #1
 80070ec:	61a3      	streq	r3, [r4, #24]
 80070ee:	4620      	mov	r0, r4
 80070f0:	f000 f820 	bl	8007134 <__sfp>
 80070f4:	6060      	str	r0, [r4, #4]
 80070f6:	4620      	mov	r0, r4
 80070f8:	f000 f81c 	bl	8007134 <__sfp>
 80070fc:	60a0      	str	r0, [r4, #8]
 80070fe:	4620      	mov	r0, r4
 8007100:	f000 f818 	bl	8007134 <__sfp>
 8007104:	2200      	movs	r2, #0
 8007106:	60e0      	str	r0, [r4, #12]
 8007108:	2104      	movs	r1, #4
 800710a:	6860      	ldr	r0, [r4, #4]
 800710c:	f7ff ff82 	bl	8007014 <std>
 8007110:	68a0      	ldr	r0, [r4, #8]
 8007112:	2201      	movs	r2, #1
 8007114:	2109      	movs	r1, #9
 8007116:	f7ff ff7d 	bl	8007014 <std>
 800711a:	68e0      	ldr	r0, [r4, #12]
 800711c:	2202      	movs	r2, #2
 800711e:	2112      	movs	r1, #18
 8007120:	f7ff ff78 	bl	8007014 <std>
 8007124:	2301      	movs	r3, #1
 8007126:	61a3      	str	r3, [r4, #24]
 8007128:	e7d2      	b.n	80070d0 <__sinit+0xc>
 800712a:	bf00      	nop
 800712c:	080074f8 	.word	0x080074f8
 8007130:	0800705d 	.word	0x0800705d

08007134 <__sfp>:
 8007134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007136:	4607      	mov	r7, r0
 8007138:	f7ff ffac 	bl	8007094 <__sfp_lock_acquire>
 800713c:	4b1e      	ldr	r3, [pc, #120]	; (80071b8 <__sfp+0x84>)
 800713e:	681e      	ldr	r6, [r3, #0]
 8007140:	69b3      	ldr	r3, [r6, #24]
 8007142:	b913      	cbnz	r3, 800714a <__sfp+0x16>
 8007144:	4630      	mov	r0, r6
 8007146:	f7ff ffbd 	bl	80070c4 <__sinit>
 800714a:	3648      	adds	r6, #72	; 0x48
 800714c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8007150:	3b01      	subs	r3, #1
 8007152:	d503      	bpl.n	800715c <__sfp+0x28>
 8007154:	6833      	ldr	r3, [r6, #0]
 8007156:	b30b      	cbz	r3, 800719c <__sfp+0x68>
 8007158:	6836      	ldr	r6, [r6, #0]
 800715a:	e7f7      	b.n	800714c <__sfp+0x18>
 800715c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8007160:	b9d5      	cbnz	r5, 8007198 <__sfp+0x64>
 8007162:	4b16      	ldr	r3, [pc, #88]	; (80071bc <__sfp+0x88>)
 8007164:	60e3      	str	r3, [r4, #12]
 8007166:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800716a:	6665      	str	r5, [r4, #100]	; 0x64
 800716c:	f000 f847 	bl	80071fe <__retarget_lock_init_recursive>
 8007170:	f7ff ff96 	bl	80070a0 <__sfp_lock_release>
 8007174:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8007178:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800717c:	6025      	str	r5, [r4, #0]
 800717e:	61a5      	str	r5, [r4, #24]
 8007180:	2208      	movs	r2, #8
 8007182:	4629      	mov	r1, r5
 8007184:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8007188:	f7fd fb56 	bl	8004838 <memset>
 800718c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8007190:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8007194:	4620      	mov	r0, r4
 8007196:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007198:	3468      	adds	r4, #104	; 0x68
 800719a:	e7d9      	b.n	8007150 <__sfp+0x1c>
 800719c:	2104      	movs	r1, #4
 800719e:	4638      	mov	r0, r7
 80071a0:	f7ff ff62 	bl	8007068 <__sfmoreglue>
 80071a4:	4604      	mov	r4, r0
 80071a6:	6030      	str	r0, [r6, #0]
 80071a8:	2800      	cmp	r0, #0
 80071aa:	d1d5      	bne.n	8007158 <__sfp+0x24>
 80071ac:	f7ff ff78 	bl	80070a0 <__sfp_lock_release>
 80071b0:	230c      	movs	r3, #12
 80071b2:	603b      	str	r3, [r7, #0]
 80071b4:	e7ee      	b.n	8007194 <__sfp+0x60>
 80071b6:	bf00      	nop
 80071b8:	080074f8 	.word	0x080074f8
 80071bc:	ffff0001 	.word	0xffff0001

080071c0 <_fwalk_reent>:
 80071c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80071c4:	4606      	mov	r6, r0
 80071c6:	4688      	mov	r8, r1
 80071c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80071cc:	2700      	movs	r7, #0
 80071ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80071d2:	f1b9 0901 	subs.w	r9, r9, #1
 80071d6:	d505      	bpl.n	80071e4 <_fwalk_reent+0x24>
 80071d8:	6824      	ldr	r4, [r4, #0]
 80071da:	2c00      	cmp	r4, #0
 80071dc:	d1f7      	bne.n	80071ce <_fwalk_reent+0xe>
 80071de:	4638      	mov	r0, r7
 80071e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80071e4:	89ab      	ldrh	r3, [r5, #12]
 80071e6:	2b01      	cmp	r3, #1
 80071e8:	d907      	bls.n	80071fa <_fwalk_reent+0x3a>
 80071ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80071ee:	3301      	adds	r3, #1
 80071f0:	d003      	beq.n	80071fa <_fwalk_reent+0x3a>
 80071f2:	4629      	mov	r1, r5
 80071f4:	4630      	mov	r0, r6
 80071f6:	47c0      	blx	r8
 80071f8:	4307      	orrs	r7, r0
 80071fa:	3568      	adds	r5, #104	; 0x68
 80071fc:	e7e9      	b.n	80071d2 <_fwalk_reent+0x12>

080071fe <__retarget_lock_init_recursive>:
 80071fe:	4770      	bx	lr

08007200 <__retarget_lock_acquire_recursive>:
 8007200:	4770      	bx	lr

08007202 <__retarget_lock_release_recursive>:
 8007202:	4770      	bx	lr

08007204 <__swhatbuf_r>:
 8007204:	b570      	push	{r4, r5, r6, lr}
 8007206:	460e      	mov	r6, r1
 8007208:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800720c:	2900      	cmp	r1, #0
 800720e:	b096      	sub	sp, #88	; 0x58
 8007210:	4614      	mov	r4, r2
 8007212:	461d      	mov	r5, r3
 8007214:	da08      	bge.n	8007228 <__swhatbuf_r+0x24>
 8007216:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800721a:	2200      	movs	r2, #0
 800721c:	602a      	str	r2, [r5, #0]
 800721e:	061a      	lsls	r2, r3, #24
 8007220:	d410      	bmi.n	8007244 <__swhatbuf_r+0x40>
 8007222:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007226:	e00e      	b.n	8007246 <__swhatbuf_r+0x42>
 8007228:	466a      	mov	r2, sp
 800722a:	f000 f903 	bl	8007434 <_fstat_r>
 800722e:	2800      	cmp	r0, #0
 8007230:	dbf1      	blt.n	8007216 <__swhatbuf_r+0x12>
 8007232:	9a01      	ldr	r2, [sp, #4]
 8007234:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007238:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800723c:	425a      	negs	r2, r3
 800723e:	415a      	adcs	r2, r3
 8007240:	602a      	str	r2, [r5, #0]
 8007242:	e7ee      	b.n	8007222 <__swhatbuf_r+0x1e>
 8007244:	2340      	movs	r3, #64	; 0x40
 8007246:	2000      	movs	r0, #0
 8007248:	6023      	str	r3, [r4, #0]
 800724a:	b016      	add	sp, #88	; 0x58
 800724c:	bd70      	pop	{r4, r5, r6, pc}
	...

08007250 <__smakebuf_r>:
 8007250:	898b      	ldrh	r3, [r1, #12]
 8007252:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007254:	079d      	lsls	r5, r3, #30
 8007256:	4606      	mov	r6, r0
 8007258:	460c      	mov	r4, r1
 800725a:	d507      	bpl.n	800726c <__smakebuf_r+0x1c>
 800725c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007260:	6023      	str	r3, [r4, #0]
 8007262:	6123      	str	r3, [r4, #16]
 8007264:	2301      	movs	r3, #1
 8007266:	6163      	str	r3, [r4, #20]
 8007268:	b002      	add	sp, #8
 800726a:	bd70      	pop	{r4, r5, r6, pc}
 800726c:	ab01      	add	r3, sp, #4
 800726e:	466a      	mov	r2, sp
 8007270:	f7ff ffc8 	bl	8007204 <__swhatbuf_r>
 8007274:	9900      	ldr	r1, [sp, #0]
 8007276:	4605      	mov	r5, r0
 8007278:	4630      	mov	r0, r6
 800727a:	f7ff f963 	bl	8006544 <_malloc_r>
 800727e:	b948      	cbnz	r0, 8007294 <__smakebuf_r+0x44>
 8007280:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007284:	059a      	lsls	r2, r3, #22
 8007286:	d4ef      	bmi.n	8007268 <__smakebuf_r+0x18>
 8007288:	f023 0303 	bic.w	r3, r3, #3
 800728c:	f043 0302 	orr.w	r3, r3, #2
 8007290:	81a3      	strh	r3, [r4, #12]
 8007292:	e7e3      	b.n	800725c <__smakebuf_r+0xc>
 8007294:	4b0d      	ldr	r3, [pc, #52]	; (80072cc <__smakebuf_r+0x7c>)
 8007296:	62b3      	str	r3, [r6, #40]	; 0x28
 8007298:	89a3      	ldrh	r3, [r4, #12]
 800729a:	6020      	str	r0, [r4, #0]
 800729c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072a0:	81a3      	strh	r3, [r4, #12]
 80072a2:	9b00      	ldr	r3, [sp, #0]
 80072a4:	6163      	str	r3, [r4, #20]
 80072a6:	9b01      	ldr	r3, [sp, #4]
 80072a8:	6120      	str	r0, [r4, #16]
 80072aa:	b15b      	cbz	r3, 80072c4 <__smakebuf_r+0x74>
 80072ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80072b0:	4630      	mov	r0, r6
 80072b2:	f000 f8d1 	bl	8007458 <_isatty_r>
 80072b6:	b128      	cbz	r0, 80072c4 <__smakebuf_r+0x74>
 80072b8:	89a3      	ldrh	r3, [r4, #12]
 80072ba:	f023 0303 	bic.w	r3, r3, #3
 80072be:	f043 0301 	orr.w	r3, r3, #1
 80072c2:	81a3      	strh	r3, [r4, #12]
 80072c4:	89a0      	ldrh	r0, [r4, #12]
 80072c6:	4305      	orrs	r5, r0
 80072c8:	81a5      	strh	r5, [r4, #12]
 80072ca:	e7cd      	b.n	8007268 <__smakebuf_r+0x18>
 80072cc:	0800705d 	.word	0x0800705d

080072d0 <_malloc_usable_size_r>:
 80072d0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80072d4:	1f18      	subs	r0, r3, #4
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	bfbc      	itt	lt
 80072da:	580b      	ldrlt	r3, [r1, r0]
 80072dc:	18c0      	addlt	r0, r0, r3
 80072de:	4770      	bx	lr

080072e0 <_raise_r>:
 80072e0:	291f      	cmp	r1, #31
 80072e2:	b538      	push	{r3, r4, r5, lr}
 80072e4:	4604      	mov	r4, r0
 80072e6:	460d      	mov	r5, r1
 80072e8:	d904      	bls.n	80072f4 <_raise_r+0x14>
 80072ea:	2316      	movs	r3, #22
 80072ec:	6003      	str	r3, [r0, #0]
 80072ee:	f04f 30ff 	mov.w	r0, #4294967295
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80072f6:	b112      	cbz	r2, 80072fe <_raise_r+0x1e>
 80072f8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80072fc:	b94b      	cbnz	r3, 8007312 <_raise_r+0x32>
 80072fe:	4620      	mov	r0, r4
 8007300:	f000 f830 	bl	8007364 <_getpid_r>
 8007304:	462a      	mov	r2, r5
 8007306:	4601      	mov	r1, r0
 8007308:	4620      	mov	r0, r4
 800730a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800730e:	f000 b817 	b.w	8007340 <_kill_r>
 8007312:	2b01      	cmp	r3, #1
 8007314:	d00a      	beq.n	800732c <_raise_r+0x4c>
 8007316:	1c59      	adds	r1, r3, #1
 8007318:	d103      	bne.n	8007322 <_raise_r+0x42>
 800731a:	2316      	movs	r3, #22
 800731c:	6003      	str	r3, [r0, #0]
 800731e:	2001      	movs	r0, #1
 8007320:	e7e7      	b.n	80072f2 <_raise_r+0x12>
 8007322:	2400      	movs	r4, #0
 8007324:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007328:	4628      	mov	r0, r5
 800732a:	4798      	blx	r3
 800732c:	2000      	movs	r0, #0
 800732e:	e7e0      	b.n	80072f2 <_raise_r+0x12>

08007330 <raise>:
 8007330:	4b02      	ldr	r3, [pc, #8]	; (800733c <raise+0xc>)
 8007332:	4601      	mov	r1, r0
 8007334:	6818      	ldr	r0, [r3, #0]
 8007336:	f7ff bfd3 	b.w	80072e0 <_raise_r>
 800733a:	bf00      	nop
 800733c:	2000000c 	.word	0x2000000c

08007340 <_kill_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	4d07      	ldr	r5, [pc, #28]	; (8007360 <_kill_r+0x20>)
 8007344:	2300      	movs	r3, #0
 8007346:	4604      	mov	r4, r0
 8007348:	4608      	mov	r0, r1
 800734a:	4611      	mov	r1, r2
 800734c:	602b      	str	r3, [r5, #0]
 800734e:	f7f9 fe5b 	bl	8001008 <_kill>
 8007352:	1c43      	adds	r3, r0, #1
 8007354:	d102      	bne.n	800735c <_kill_r+0x1c>
 8007356:	682b      	ldr	r3, [r5, #0]
 8007358:	b103      	cbz	r3, 800735c <_kill_r+0x1c>
 800735a:	6023      	str	r3, [r4, #0]
 800735c:	bd38      	pop	{r3, r4, r5, pc}
 800735e:	bf00      	nop
 8007360:	20000338 	.word	0x20000338

08007364 <_getpid_r>:
 8007364:	f7f9 be48 	b.w	8000ff8 <_getpid>

08007368 <__sread>:
 8007368:	b510      	push	{r4, lr}
 800736a:	460c      	mov	r4, r1
 800736c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007370:	f000 f894 	bl	800749c <_read_r>
 8007374:	2800      	cmp	r0, #0
 8007376:	bfab      	itete	ge
 8007378:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800737a:	89a3      	ldrhlt	r3, [r4, #12]
 800737c:	181b      	addge	r3, r3, r0
 800737e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007382:	bfac      	ite	ge
 8007384:	6563      	strge	r3, [r4, #84]	; 0x54
 8007386:	81a3      	strhlt	r3, [r4, #12]
 8007388:	bd10      	pop	{r4, pc}

0800738a <__swrite>:
 800738a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800738e:	461f      	mov	r7, r3
 8007390:	898b      	ldrh	r3, [r1, #12]
 8007392:	05db      	lsls	r3, r3, #23
 8007394:	4605      	mov	r5, r0
 8007396:	460c      	mov	r4, r1
 8007398:	4616      	mov	r6, r2
 800739a:	d505      	bpl.n	80073a8 <__swrite+0x1e>
 800739c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073a0:	2302      	movs	r3, #2
 80073a2:	2200      	movs	r2, #0
 80073a4:	f000 f868 	bl	8007478 <_lseek_r>
 80073a8:	89a3      	ldrh	r3, [r4, #12]
 80073aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80073ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80073b2:	81a3      	strh	r3, [r4, #12]
 80073b4:	4632      	mov	r2, r6
 80073b6:	463b      	mov	r3, r7
 80073b8:	4628      	mov	r0, r5
 80073ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80073be:	f000 b817 	b.w	80073f0 <_write_r>

080073c2 <__sseek>:
 80073c2:	b510      	push	{r4, lr}
 80073c4:	460c      	mov	r4, r1
 80073c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ca:	f000 f855 	bl	8007478 <_lseek_r>
 80073ce:	1c43      	adds	r3, r0, #1
 80073d0:	89a3      	ldrh	r3, [r4, #12]
 80073d2:	bf15      	itete	ne
 80073d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80073d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80073da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80073de:	81a3      	strheq	r3, [r4, #12]
 80073e0:	bf18      	it	ne
 80073e2:	81a3      	strhne	r3, [r4, #12]
 80073e4:	bd10      	pop	{r4, pc}

080073e6 <__sclose>:
 80073e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80073ea:	f000 b813 	b.w	8007414 <_close_r>
	...

080073f0 <_write_r>:
 80073f0:	b538      	push	{r3, r4, r5, lr}
 80073f2:	4d07      	ldr	r5, [pc, #28]	; (8007410 <_write_r+0x20>)
 80073f4:	4604      	mov	r4, r0
 80073f6:	4608      	mov	r0, r1
 80073f8:	4611      	mov	r1, r2
 80073fa:	2200      	movs	r2, #0
 80073fc:	602a      	str	r2, [r5, #0]
 80073fe:	461a      	mov	r2, r3
 8007400:	f7f9 fe39 	bl	8001076 <_write>
 8007404:	1c43      	adds	r3, r0, #1
 8007406:	d102      	bne.n	800740e <_write_r+0x1e>
 8007408:	682b      	ldr	r3, [r5, #0]
 800740a:	b103      	cbz	r3, 800740e <_write_r+0x1e>
 800740c:	6023      	str	r3, [r4, #0]
 800740e:	bd38      	pop	{r3, r4, r5, pc}
 8007410:	20000338 	.word	0x20000338

08007414 <_close_r>:
 8007414:	b538      	push	{r3, r4, r5, lr}
 8007416:	4d06      	ldr	r5, [pc, #24]	; (8007430 <_close_r+0x1c>)
 8007418:	2300      	movs	r3, #0
 800741a:	4604      	mov	r4, r0
 800741c:	4608      	mov	r0, r1
 800741e:	602b      	str	r3, [r5, #0]
 8007420:	f7f9 fe45 	bl	80010ae <_close>
 8007424:	1c43      	adds	r3, r0, #1
 8007426:	d102      	bne.n	800742e <_close_r+0x1a>
 8007428:	682b      	ldr	r3, [r5, #0]
 800742a:	b103      	cbz	r3, 800742e <_close_r+0x1a>
 800742c:	6023      	str	r3, [r4, #0]
 800742e:	bd38      	pop	{r3, r4, r5, pc}
 8007430:	20000338 	.word	0x20000338

08007434 <_fstat_r>:
 8007434:	b538      	push	{r3, r4, r5, lr}
 8007436:	4d07      	ldr	r5, [pc, #28]	; (8007454 <_fstat_r+0x20>)
 8007438:	2300      	movs	r3, #0
 800743a:	4604      	mov	r4, r0
 800743c:	4608      	mov	r0, r1
 800743e:	4611      	mov	r1, r2
 8007440:	602b      	str	r3, [r5, #0]
 8007442:	f7f9 fe40 	bl	80010c6 <_fstat>
 8007446:	1c43      	adds	r3, r0, #1
 8007448:	d102      	bne.n	8007450 <_fstat_r+0x1c>
 800744a:	682b      	ldr	r3, [r5, #0]
 800744c:	b103      	cbz	r3, 8007450 <_fstat_r+0x1c>
 800744e:	6023      	str	r3, [r4, #0]
 8007450:	bd38      	pop	{r3, r4, r5, pc}
 8007452:	bf00      	nop
 8007454:	20000338 	.word	0x20000338

08007458 <_isatty_r>:
 8007458:	b538      	push	{r3, r4, r5, lr}
 800745a:	4d06      	ldr	r5, [pc, #24]	; (8007474 <_isatty_r+0x1c>)
 800745c:	2300      	movs	r3, #0
 800745e:	4604      	mov	r4, r0
 8007460:	4608      	mov	r0, r1
 8007462:	602b      	str	r3, [r5, #0]
 8007464:	f7f9 fe3f 	bl	80010e6 <_isatty>
 8007468:	1c43      	adds	r3, r0, #1
 800746a:	d102      	bne.n	8007472 <_isatty_r+0x1a>
 800746c:	682b      	ldr	r3, [r5, #0]
 800746e:	b103      	cbz	r3, 8007472 <_isatty_r+0x1a>
 8007470:	6023      	str	r3, [r4, #0]
 8007472:	bd38      	pop	{r3, r4, r5, pc}
 8007474:	20000338 	.word	0x20000338

08007478 <_lseek_r>:
 8007478:	b538      	push	{r3, r4, r5, lr}
 800747a:	4d07      	ldr	r5, [pc, #28]	; (8007498 <_lseek_r+0x20>)
 800747c:	4604      	mov	r4, r0
 800747e:	4608      	mov	r0, r1
 8007480:	4611      	mov	r1, r2
 8007482:	2200      	movs	r2, #0
 8007484:	602a      	str	r2, [r5, #0]
 8007486:	461a      	mov	r2, r3
 8007488:	f7f9 fe38 	bl	80010fc <_lseek>
 800748c:	1c43      	adds	r3, r0, #1
 800748e:	d102      	bne.n	8007496 <_lseek_r+0x1e>
 8007490:	682b      	ldr	r3, [r5, #0]
 8007492:	b103      	cbz	r3, 8007496 <_lseek_r+0x1e>
 8007494:	6023      	str	r3, [r4, #0]
 8007496:	bd38      	pop	{r3, r4, r5, pc}
 8007498:	20000338 	.word	0x20000338

0800749c <_read_r>:
 800749c:	b538      	push	{r3, r4, r5, lr}
 800749e:	4d07      	ldr	r5, [pc, #28]	; (80074bc <_read_r+0x20>)
 80074a0:	4604      	mov	r4, r0
 80074a2:	4608      	mov	r0, r1
 80074a4:	4611      	mov	r1, r2
 80074a6:	2200      	movs	r2, #0
 80074a8:	602a      	str	r2, [r5, #0]
 80074aa:	461a      	mov	r2, r3
 80074ac:	f7f9 fdc6 	bl	800103c <_read>
 80074b0:	1c43      	adds	r3, r0, #1
 80074b2:	d102      	bne.n	80074ba <_read_r+0x1e>
 80074b4:	682b      	ldr	r3, [r5, #0]
 80074b6:	b103      	cbz	r3, 80074ba <_read_r+0x1e>
 80074b8:	6023      	str	r3, [r4, #0]
 80074ba:	bd38      	pop	{r3, r4, r5, pc}
 80074bc:	20000338 	.word	0x20000338

080074c0 <_init>:
 80074c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074c2:	bf00      	nop
 80074c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074c6:	bc08      	pop	{r3}
 80074c8:	469e      	mov	lr, r3
 80074ca:	4770      	bx	lr

080074cc <_fini>:
 80074cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80074ce:	bf00      	nop
 80074d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80074d2:	bc08      	pop	{r3}
 80074d4:	469e      	mov	lr, r3
 80074d6:	4770      	bx	lr
