# verilog-6bit-comparator-signed-unsigned
Gate-level (structural) and behavioral 6-bit comparator in Verilog supporting signed/unsigned mode via select S, with exhaustive testbench validating all 64Ã—64 input combinations (ENCS3310).
