// Seed: 1739900187
macromodule module_0 (
    output tri1  id_0,
    output tri0  id_1,
    output wand  id_2,
    input  wand  id_3,
    input  tri0  id_4,
    input  wire  id_5,
    input  wand  id_6,
    input  wire  id_7,
    input  tri0  id_8,
    input  tri   id_9,
    input  wire  id_10,
    input  tri   id_11,
    input  tri0  id_12,
    input  uwire id_13,
    input  tri0  id_14,
    input  wire  id_15,
    input  uwire id_16,
    input  tri0  id_17
);
  assign id_2 = id_11;
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    output wire id_2,
    output wor id_3,
    input supply0 id_4
    , id_11,
    output supply0 id_5,
    input wor id_6,
    input supply0 id_7,
    output uwire id_8,
    input tri id_9
);
  wire id_12;
  module_0(
      id_5,
      id_3,
      id_8,
      id_1,
      id_6,
      id_7,
      id_4,
      id_7,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_7,
      id_0,
      id_0,
      id_6,
      id_0
  );
endmodule
