$date
  Tue Nov 11 12:45:39 2025
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module tb_onebitmux8to1 $end
$var reg 1 ! s0 $end
$var reg 1 " s1 $end
$var reg 1 # s2 $end
$var reg 1 $ x0 $end
$var reg 1 % x1 $end
$var reg 1 & x2 $end
$var reg 1 ' x3 $end
$var reg 1 ( x4 $end
$var reg 1 ) x5 $end
$var reg 1 * x6 $end
$var reg 1 + x7 $end
$var reg 1 , y $end
$scope module uut $end
$var reg 1 - s0 $end
$var reg 1 . s1 $end
$var reg 1 / s2 $end
$var reg 1 0 x0 $end
$var reg 1 1 x1 $end
$var reg 1 2 x2 $end
$var reg 1 3 x3 $end
$var reg 1 4 x4 $end
$var reg 1 5 x5 $end
$var reg 1 6 x6 $end
$var reg 1 7 x7 $end
$var reg 1 8 y $end
$var reg 1 9 muxaout $end
$var reg 1 : muxbout $end
$var reg 1 ; muxcout $end
$var reg 1 < muxdout $end
$var reg 1 = mux1out $end
$var reg 1 > mux2out $end
$var reg 1 ? muxout $end
$scope module muxa $end
$var reg 1 @ s $end
$var reg 1 A x0 $end
$var reg 1 B x1 $end
$var reg 1 C y $end
$var reg 1 D not_s $end
$var reg 1 E selx0 $end
$var reg 1 F selx1 $end
$upscope $end
$scope module muxb $end
$var reg 1 G s $end
$var reg 1 H x0 $end
$var reg 1 I x1 $end
$var reg 1 J y $end
$var reg 1 K not_s $end
$var reg 1 L selx0 $end
$var reg 1 M selx1 $end
$upscope $end
$scope module muxc $end
$var reg 1 N s $end
$var reg 1 O x0 $end
$var reg 1 P x1 $end
$var reg 1 Q y $end
$var reg 1 R not_s $end
$var reg 1 S selx0 $end
$var reg 1 T selx1 $end
$upscope $end
$scope module muxd $end
$var reg 1 U s $end
$var reg 1 V x0 $end
$var reg 1 W x1 $end
$var reg 1 X y $end
$var reg 1 Y not_s $end
$var reg 1 Z selx0 $end
$var reg 1 [ selx1 $end
$upscope $end
$scope module mux1 $end
$var reg 1 \ s $end
$var reg 1 ] x0 $end
$var reg 1 ^ x1 $end
$var reg 1 _ y $end
$var reg 1 ` not_s $end
$var reg 1 a selx0 $end
$var reg 1 b selx1 $end
$upscope $end
$scope module mux2 $end
$var reg 1 c s $end
$var reg 1 d x0 $end
$var reg 1 e x1 $end
$var reg 1 f y $end
$var reg 1 g not_s $end
$var reg 1 h selx0 $end
$var reg 1 i selx1 $end
$upscope $end
$scope module muxf $end
$var reg 1 j s $end
$var reg 1 k x0 $end
$var reg 1 l x1 $end
$var reg 1 m y $end
$var reg 1 n not_s $end
$var reg 1 o selx0 $end
$var reg 1 p selx1 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
1%
0&
1'
0(
1)
0*
1+
0,
0-
0.
0/
00
11
02
13
04
15
06
17
08
09
0:
0;
0<
0=
0>
0?
0@
0A
1B
0C
1D
0E
0F
0G
0H
1I
0J
1K
0L
0M
0N
0O
1P
0Q
1R
0S
0T
0U
0V
1W
0X
1Y
0Z
0[
0\
0]
0^
0_
1`
0a
0b
0c
0d
0e
0f
1g
0h
0i
0j
0k
0l
0m
1n
0o
0p
#20000000
#70000000
1!
1,
1-
18
19
1:
1;
1<
1=
1>
1?
1@
1C
0D
1F
1G
1J
0K
1M
1N
1Q
0R
1T
1U
1X
0Y
1[
1]
1^
1_
1a
1d
1e
1f
1h
1k
1l
1m
1o
#120000000
0!
1"
0,
0-
1.
08
09
0:
0;
0<
0=
0>
0?
0@
0C
1D
0F
0G
0J
1K
0M
0N
0Q
1R
0T
0U
0X
1Y
0[
1\
0]
0^
0_
0`
0a
0b
1c
0d
0e
0f
0g
0h
0i
0k
0l
0m
0o
#170000000
1!
1,
1-
18
19
1:
1;
1<
1=
1>
1?
1@
1C
0D
1F
1G
1J
0K
1M
1N
1Q
0R
1T
1U
1X
0Y
1[
1]
1^
1_
1b
1d
1e
1f
1i
1k
1l
1m
1o
