
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.010417                       # Number of seconds simulated
sim_ticks                                 10417175829                       # Number of ticks simulated
final_tick                               538192552374                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 192498                       # Simulator instruction rate (inst/s)
host_op_rate                                   248214                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 253051                       # Simulator tick rate (ticks/s)
host_mem_usage                               67344452                       # Number of bytes of host memory used
host_seconds                                 41166.31                       # Real time elapsed on the host
sim_insts                                  7924428881                       # Number of instructions simulated
sim_ops                                   10218059266                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       123904                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       182656                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       180608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       177792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       180096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       122240                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       106624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         3712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       181120                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1289984                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       547200                       # Number of bytes written to this memory
system.physmem.bytes_written::total            547200                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          968                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1427                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           30                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1411                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1389                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         1407                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          955                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          833                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           29                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1415                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10078                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4275                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4275                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       454634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11894203                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       442346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17534119                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       368622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17337521                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       417772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17067198                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       442346                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     17288371                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       454634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     11734466                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       417772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     10235404                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       356335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     17386670                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               123832411                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       454634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       442346                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       368622                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       417772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       442346                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       454634                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       417772                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       356335                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3354460                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52528632                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52528632                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52528632                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       454634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11894203                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       442346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17534119                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       368622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17337521                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       417772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17067198                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       442346                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     17288371                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       454634                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     11734466                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       417772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     10235404                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       356335                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     17386670                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              176361044                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                24981238                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2068125                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1692003                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       203861                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       869788                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          813794                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          213989                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9277                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19938093                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11555585                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2068125                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1027783                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2412742                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         555451                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        410233                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1220850                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203936                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23110030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614244                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.956851                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        20697288     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          112401      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          178428      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          241871      1.05%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          248997      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          210708      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          118027      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          175844      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1126466      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23110030                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.082787                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.462571                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19737518                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       612819                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2408325                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles         2661                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        348702                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       340345                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          262                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14182097                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1512                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        348702                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19791044                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         128947                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       361149                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2358160                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       122023                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14176927                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           17                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         16590                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        53201                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19784101                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     65946115                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     65946115                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17153383                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2630703                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3475                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1786                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           367325                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1329840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       718780                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8554                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       211744                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14159441                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3485                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13452843                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1964                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1557645                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      3721687                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           87                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23110030                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.582121                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.271015                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     17383624     75.22%     75.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2381938     10.31%     85.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1200701      5.20%     90.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       879350      3.81%     94.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       695176      3.01%     97.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       283233      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       180057      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        93366      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        12585      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23110030                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2544     11.25%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.25% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead          8241     36.45%     47.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        11827     52.30%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11313980     84.10%     84.10% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200016      1.49%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1687      0.01%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1220801      9.07%     94.68% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       716359      5.32%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13452843                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.538518                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              22612                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.001681                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     50040292                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     15720633                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13246628                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13475455                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        27475                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       215289                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            9                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           66                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         9730                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        348702                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         101981                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        11784                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14162942                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1634                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1329840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       718780                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1788                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9942                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           66                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118550                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114259                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       232809                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13263365                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1147701                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       189478                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   16                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1864003                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1885390                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            716302                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.530933                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13246745                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13246628                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7604209                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20490369                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.530263                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371111                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12305296                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      1857646                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3398                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206188                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     22761328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.540623                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.384479                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     17686231     77.70%     77.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2527841     11.11%     88.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       943210      4.14%     92.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       450512      1.98%     94.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       396628      1.74%     96.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       218446      0.96%     97.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       180460      0.79%     98.43% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        86003      0.38%     98.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       271997      1.19%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     22761328                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12305296                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1823601                       # Number of memory references committed
system.switch_cpus0.commit.loads              1114551                       # Number of loads committed
system.switch_cpus0.commit.membars               1696                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1774541                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11086908                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       253435                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       271997                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            36652208                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           28674609                       # The number of ROB writes
system.switch_cpus0.timesIdled                 303942                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1871208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12305296                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.498123                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.498123                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.400301                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.400301                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        59696685                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18453421                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13145288                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3394                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus1.numCycles                24981238                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2042876                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1674923                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201827                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       832390                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          794418                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          209223                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8961                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     19494485                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              11624717                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2042876                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1003641                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2554706                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         578211                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        583137                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1203076                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       200232                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23005462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.618024                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.970981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        20450756     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          276444      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          320016      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          175429      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          201232      0.87%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          111136      0.48%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           75501      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          198022      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1196926      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23005462                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.081776                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.465338                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        19330914                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       750177                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2532499                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        20879                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        370992                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       331602                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2142                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      14191001                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        11190                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        370992                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        19363421                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         256121                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       405291                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2522067                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        87561                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      14180688                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         21394                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        41363                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     19701770                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     66033492                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     66033492                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16751250                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         2950520                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3706                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2071                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           237937                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1359612                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       738605                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        19644                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       163672                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          14155988                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3712                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13353353                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19633                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      1817784                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4232560                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          422                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23005462                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.580443                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.270277                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     17382800     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      2258745      9.82%     85.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1215306      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       842255      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       735970      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       375657      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        92100      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        58566      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        44063      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23005462                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           3413     11.55%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     11.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13085     44.26%     55.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        13064     44.19%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11171757     83.66%     83.66% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       208857      1.56%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1632      0.01%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1238794      9.28%     94.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       732313      5.48%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13353353                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.534535                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              29562                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002214                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     49761363                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     15977617                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13124263                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      13382915                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        33177                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       248633                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          136                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        19295                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          816                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        370992                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         207116                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        14265                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     14159721                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         6312                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1359612                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       738605                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2069                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10134                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          136                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       115520                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114663                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230183                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13151356                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1161212                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       201997                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   21                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1893275                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1838235                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            732063                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.526449                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13124580                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13124263                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          7801887                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         20441012                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.525365                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381678                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9839649                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12072092                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2087856                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3290                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202845                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     22634470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533350                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.352312                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     17702796     78.21%     78.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2287082     10.10%     88.32% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       959172      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       574967      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       398239      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       257201      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       134850      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       107600      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       212563      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     22634470                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9839649                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12072092                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1830289                       # Number of memory references committed
system.switch_cpus1.commit.loads              1110979                       # Number of loads committed
system.switch_cpus1.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1727572                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10883713                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245643                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       212563                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            36581790                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           28690907                       # The number of ROB writes
system.switch_cpus1.timesIdled                 301450                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1975776                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9839649                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12072092                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9839649                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.538834                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.538834                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.393882                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.393882                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        59325693                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18212163                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13241997                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3286                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus2.numCycles                24981238                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         1898978                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1699239                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       153041                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1287176                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1251377                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          111168                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         4607                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     20143369                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              10796204                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            1898978                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1362545                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2406596                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         503158                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        271540                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1219934                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       149885                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23170793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.520741                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.760588                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20764197     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          371142      1.60%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          182225      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          366035      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          113358      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          340724      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6           52393      0.23%     95.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           84886      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          895833      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23170793                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.076016                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.432172                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19914482                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       505406                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2401551                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         2001                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        347352                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       175745                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         1936                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      12043779                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4572                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        347352                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19940898                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         299531                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       127258                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2377217                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        78530                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      12025993                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            9                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          9229                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        62121                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     15727892                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     54452934                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     54452934                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     12711156                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         3016731                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         1578                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          803                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           172415                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      2198152                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       344201                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         2979                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores        78050                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          11961139                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         1584                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         11185202                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         7489                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      2187576                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4503145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23170793                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482728                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.093786                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     18265526     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1529079      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1659033      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       958780      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       487430      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       122637      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       142122      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7         3408      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8         2778      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23170793                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          18566     57.81%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.81% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          7381     22.98%     80.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         6170     19.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      8752756     78.25%     78.25% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        85599      0.77%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.02% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc          777      0.01%     79.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      2005086     17.93%     96.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       340984      3.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      11185202                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.447744                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              32117                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002871                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     45580803                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     14150329                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     10898366                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      11217319                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         8874                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       450804                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           32                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         8842                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        347352                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         198642                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9841                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     11962730                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          539                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      2198152                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       344201                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          801                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          4142                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents          164                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           32                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       103168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect        58773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       161941                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     11043514                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1976444                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       141688                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2317382                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1680656                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            340938                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.442072                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              10901115                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             10898366                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          6602068                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         14261547                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.436262                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.462928                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      8690946                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      9757878                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2205277                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1567                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       151909                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22823441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427538                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.299186                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     19204050     84.14%     84.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1412424      6.19%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       916211      4.01%     94.34% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       286789      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       483428      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        91832      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6        58436      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        52991      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       317280      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22823441                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      8690946                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       9757878                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               2082707                       # Number of memory references committed
system.switch_cpus2.commit.loads              1747348                       # Number of loads committed
system.switch_cpus2.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1499267                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts          8519685                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       119389                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       317280                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            34469290                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           24273911                       # The number of ROB writes
system.switch_cpus2.timesIdled                 451922                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                1810445                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            8690946                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              9757878                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      8690946                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.874398                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.874398                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.347899                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.347899                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        51378468                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       14172372                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       12836902                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          1566                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus3.numCycles                24981238                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2039202                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1671556                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       201898                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       839664                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          795312                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          209290                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9034                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     19506056                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              11607586                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2039202                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1004602                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2551398                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         576003                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        587405                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines          1203704                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       200497                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     23015671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.616686                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.968624                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        20464273     88.91%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          276321      1.20%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          318780      1.39%     91.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          175619      0.76%     92.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          202074      0.88%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          111265      0.48%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6           76347      0.33%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          197945      0.86%     94.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1193047      5.18%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     23015671                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.081629                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.464652                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        19341840                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       754941                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2529692                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        20525                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        368672                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       331260                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         2140                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      14167009                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        11381                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        368672                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        19373648                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         242747                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       424460                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2519632                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        86503                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      14157429                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           18                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents         21337                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40987                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     19670814                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     65928947                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     65928947                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16754260                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         2916551                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3733                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2093                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           234012                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1354317                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       738198                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        19583                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       162772                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          14134302                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3740                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13345192                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        18514                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1795048                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      4155265                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          450                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     23015671                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.579831                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.269513                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     17393108     75.57%     75.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2261881      9.83%     85.40% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1214697      5.28%     90.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       841074      3.65%     94.33% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       734886      3.19%     97.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       375636      1.63%     99.16% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        91629      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        58883      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        43877      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     23015671                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu           3401     11.66%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     11.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         12517     42.92%     54.59% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13243     45.41%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11166101     83.67%     83.67% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       208856      1.57%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1632      0.01%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1236541      9.27%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       732062      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13345192                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.534209                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt              29161                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     49753730                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     15933224                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13118625                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13374353                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        33341                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       243151                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           76                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          135                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        18768                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads          816                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        368672                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         195344                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13657                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     14138067                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts         6336                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1354317                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       738198                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2097                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          9738                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          135                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       116327                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       113816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       230143                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13144308                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1160166                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       200884                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   25                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             1891982                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1837614                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            731816                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.526167                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13118939                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13118625                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          7798402                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         20425777                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.525139                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381792                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9841387                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12074235                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2064015                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3290                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       202962                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     22646999                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.533149                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.351785                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     17714165     78.22%     78.22% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2286526     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       959599      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       576213      2.54%     95.10% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       398802      1.76%     96.86% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       257557      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       134326      0.59%     98.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       107565      0.47%     99.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       212246      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     22646999                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9841387                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12074235                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1830596                       # Number of memory references committed
system.switch_cpus3.commit.loads              1111166                       # Number of loads committed
system.switch_cpus3.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1727869                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10885645                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       245684                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       212246                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            36572938                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           28645187                       # The number of ROB writes
system.switch_cpus3.timesIdled                 301435                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1965567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9841387                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12074235                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9841387                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.538386                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.538386                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.393951                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.393951                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        59302307                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18204022                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       13224944                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3286                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus4.numCycles                24981231                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2042628                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1674349                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       201592                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       835637                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          794626                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          209390                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         8992                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     19502641                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              11623508                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2042628                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1004016                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2553871                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         576735                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles        583095                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines          1203386                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       200127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     23011470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.617705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.970466                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        20457599     88.90%     88.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          276410      1.20%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          319143      1.39%     91.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          175315      0.76%     92.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          201755      0.88%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          111337      0.48%     93.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           75631      0.33%     93.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7          198083      0.86%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1196197      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     23011470                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081767                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.465290                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        19338468                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles       750666                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2531889                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        20718                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        369728                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       331905                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred         2136                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      14187518                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts        11382                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        369728                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        19370633                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles         245046                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles       417457                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2521632                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        86965                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      14177554                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents         21095                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        41296                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     19698810                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     66020796                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     66020796                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     16762945                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         2935865                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3725                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         2091                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           236042                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1357356                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       738981                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        19822                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       163717                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          14153340                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3733                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         13357057                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        18911                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1806581                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      4195801                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     23011470                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580452                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270307                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     17386819     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2260221      9.82%     85.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1215702      5.28%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       842044      3.66%     94.32% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       735775      3.20%     97.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       376019      1.63%     99.15% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        92121      0.40%     99.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        58773      0.26%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        43996      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     23011470                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu           3409     11.65%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.65% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         12757     43.60%     55.25% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13093     44.75%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     11175129     83.66%     83.66% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       209031      1.56%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.23% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1633      0.01%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1238492      9.27%     94.51% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       732772      5.49%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      13357057                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.534684                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt              29259                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.002191                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     49773754                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     15963792                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     13129409                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      13386316                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        33516                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       245604                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           95                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          139                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        19179                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads          816                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        369728                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles         196799                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles        13848                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     14157096                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         6366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1357356                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       738981                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         2090                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          9883                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          139                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       115495                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       114282                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       229777                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     13155490                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1161151                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       201567                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             1893673                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         1839322                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            732522                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.526615                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              13129718                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             13129409                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          7803765                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         20443802                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.525571                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.381718                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      9846447                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     12080526                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2076710                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3290                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       202643                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     22641742                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533551                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.352385                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     17706914     78.20%     78.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2287737     10.10%     88.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       959970      4.24%     92.55% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       575450      2.54%     95.09% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       399202      1.76%     96.85% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       257586      1.14%     97.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       134794      0.60%     98.59% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       107715      0.48%     99.06% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       212374      0.94%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     22641742                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      9846447                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      12080526                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1831554                       # Number of memory references committed
system.switch_cpus4.commit.loads              1111752                       # Number of loads committed
system.switch_cpus4.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1728796                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         10891307                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       245820                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       212374                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            36586539                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           28684215                       # The number of ROB writes
system.switch_cpus4.timesIdled                 301326                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1969761                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            9846447                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             12080526                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      9846447                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.537081                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.537081                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.394154                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.394154                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        59348412                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       18218546                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       13242017                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3286                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus5.numCycles                24981238                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2067132                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1691355                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       204549                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       870147                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          814046                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          213857                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9330                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     19936410                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11551813                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2067132                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1027903                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2412344                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         556972                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        407993                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1221464                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       204540                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     23106542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.614168                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.956652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        20694198     89.56%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          112436      0.49%     90.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          178659      0.77%     90.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          241709      1.05%     91.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          248480      1.08%     92.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          210951      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          118552      0.51%     94.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          176032      0.76%     95.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1125525      4.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     23106542                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082747                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.462420                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        19734225                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       612176                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2407963                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2638                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        349535                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       339986                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14178251                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1520                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        349535                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        19788353                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         129469                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       359117                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2357211                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       122852                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14172780                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         16459                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        53697                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     19776122                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     65928328                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     65928328                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17137050                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2639072                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3526                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1841                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           370153                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1329794                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       718342                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8573                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       255404                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14155893                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3536                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13446901                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1954                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1566310                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3732784                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          141                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     23106542                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.581952                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.268696                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     17349967     75.09%     75.09% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2421111     10.48%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1211863      5.24%     90.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       865808      3.75%     94.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       688451      2.98%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       283890      1.23%     98.76% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       179361      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        93508      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        12583      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     23106542                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2472     10.99%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     10.99% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8238     36.62%     47.61% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        11786     52.39%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11309709     84.11%     84.11% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       199935      1.49%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1685      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1219616      9.07%     94.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       715956      5.32%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13446901                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538280                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              22496                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001673                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     50024794                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     15725798                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13240426                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13469397                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        26920                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       216295                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           62                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         9961                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        349535                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         101909                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        11962                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14159446                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         1520                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1329794                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       718342                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1841                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10101                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           62                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       118747                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       114633                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       233380                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13257073                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1146476                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       189828                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   17                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1862368                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1883476                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            715892                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.530681                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13240552                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13240426                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7601222                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         20487225                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530015                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371023                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      9990480                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12293616                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1865836                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3395                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       206875                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     22757007                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.540212                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.379077                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     17659168     77.60%     77.60% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2552510     11.22%     88.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       939228      4.13%     92.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       450032      1.98%     94.92% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       413339      1.82%     96.74% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       219175      0.96%     97.70% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       169198      0.74%     98.44% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        86721      0.38%     98.82% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       267636      1.18%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     22757007                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      9990480                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12293616                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1821880                       # Number of memory references committed
system.switch_cpus5.commit.loads              1113499                       # Number of loads committed
system.switch_cpus5.commit.membars               1694                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1772860                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11076394                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       253204                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       267636                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            36648758                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           28668454                       # The number of ROB writes
system.switch_cpus5.timesIdled                 304160                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                1874696                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            9990480                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12293616                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      9990480                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.500504                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.500504                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.399919                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.399919                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        59669062                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       18443400                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13140221                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3392                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                24981238                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2266552                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1887472                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       208018                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       893948                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          829839                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          243600                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9731                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19745492                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              12435325                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2266552                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1073439                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2591560                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         578114                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        622590                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1227322                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       198861                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23327853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.655027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.030415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20736293     88.89%     88.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          158315      0.68%     89.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          200989      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          319748      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          133416      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          171096      0.73%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          200186      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           91897      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1315913      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23327853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.090730                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.497787                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19630072                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       749261                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2579345                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         1228                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        367940                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       344349                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          271                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      15196760                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1599                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        367940                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19650218                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          63142                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       631057                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2560449                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        55041                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      15103732                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents          7987                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        38177                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands     21098904                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     70238466                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     70238466                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     17644882                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         3453987                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3699                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1948                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           194271                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1413608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       739065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads         8189                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       167714                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14747109                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3711                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         14144338                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        14436                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1795879                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      3661078                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          184                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23327853                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.606328                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.326952                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17331734     74.30%     74.30% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2737949     11.74%     86.03% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1115505      4.78%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       627986      2.69%     93.51% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       847094      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       261807      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       257354      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       137506      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        10918      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23327853                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          97942     79.23%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.23% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead         13007     10.52%     89.76% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12661     10.24%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11916199     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       193340      1.37%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1750      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1296648      9.17%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       736401      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      14144338                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.566198                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             123610                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008739                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     51754568                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     16546781                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13775794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      14267948                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        10425                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       266746                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           84                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        10164                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        367940                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          48460                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         6173                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14750823                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1413608                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       739065                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1949                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          5365                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           84                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       123522                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       115995                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       239517                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13897981                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1275287                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       246350                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             2011605                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1965110                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            736318                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.556337                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13775868                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13775794                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          8251713                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         22168010                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.551446                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372235                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     10265625                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     12649709                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2101152                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3527                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       209576                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22959913                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.550948                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.371121                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17604867     76.68%     76.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2713849     11.82%     88.50% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       986557      4.30%     92.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       489764      2.13%     94.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       449183      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       188881      0.82%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       186571      0.81%     98.52% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7        89037      0.39%     98.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       251204      1.09%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22959913                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     10265625                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      12649709                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1875760                       # Number of memory references committed
system.switch_cpus6.commit.loads              1146859                       # Number of loads committed
system.switch_cpus6.commit.membars               1760                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1833499                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         11388910                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       261219                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       251204                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            37459505                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           29869693                       # The number of ROB writes
system.switch_cpus6.timesIdled                 301597                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                1653385                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           10265625                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             12649709                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     10265625                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.433484                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.433484                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.410933                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.410933                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        62537817                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       19252306                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       14056691                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3524                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus7.numCycles                24981238                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         1899034                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1699596                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       152887                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      1284452                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         1250860                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          111147                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         4630                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     20140082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              10799032                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            1899034                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1362007                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2406795                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         503708                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        272756                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1219727                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       149724                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23169625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.520941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.761008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        20762830     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          370456      1.60%     91.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          182675      0.79%     92.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          366334      1.58%     93.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          113168      0.49%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          340340      1.47%     95.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           52297      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           85160      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          896365      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23169625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.076018                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.432286                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19910028                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       507771                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2401734                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2038                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        348053                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       175418                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         1939                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      12047816                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         4583                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        348053                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19936685                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         300159                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       128117                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2377188                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        79416                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      12029573                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          9328                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        62871                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     15732728                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     54469579                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     54469579                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     12708203                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         3024518                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         1575                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          800                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           174326                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      2201316                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       344157                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2995                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        78425                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          11965465                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         1580                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         11184893                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         7418                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      2194339                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4531763                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23169625                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.482739                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.093930                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18265160     78.83%     78.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      1528411      6.60%     85.43% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1659038      7.16%     92.59% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       958704      4.14%     96.73% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       487057      2.10%     98.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       122326      0.53%     99.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       142807      0.62%     99.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         3382      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         2740      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23169625                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          18436     57.60%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     57.60% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          7406     23.14%     80.74% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         6165     19.26%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      8750726     78.24%     78.24% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        85661      0.77%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          777      0.01%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.01% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      2006808     17.94%     96.95% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       340921      3.05%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      11184893                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.447732                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              32007                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002862                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     45578834                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     14161414                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     10898096                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      11216900                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         8671                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       454148                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           34                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         8912                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        348053                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         198791                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         9790                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     11967052                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          882                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      2201316                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       344157                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          798                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          4020                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents          163                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           34                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       102818                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        58920                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       161738                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     11045099                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1978638                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       139792                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             2319514                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1680491                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            340876                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.442136                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              10900911                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             10898096                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          6602597                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         14258939                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.436251                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.463050                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      8689253                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      9755788                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2211694                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         1566                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       151752                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     22821572                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.427481                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.299104                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     19202877     84.14%     84.14% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      1411933      6.19%     90.33% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       916667      4.02%     94.35% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       286590      1.26%     95.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       482912      2.12%     97.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        91785      0.40%     98.12% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        58589      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        53108      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       317111      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     22821572                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      8689253                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       9755788                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               2082409                       # Number of memory references committed
system.switch_cpus7.commit.loads              1747164                       # Number of loads committed
system.switch_cpus7.commit.membars                782                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1498956                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          8517822                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       119351                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       317111                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            34471917                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           24283275                       # The number of ROB writes
system.switch_cpus7.timesIdled                 452185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                1811613                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            8689253                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              9755788                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      8689253                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.874958                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.874958                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.347831                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.347831                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        51384807                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       14172401                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       12840086                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          1564                       # number of misc regfile writes
system.l2.replacements                          10081                       # number of replacements
system.l2.tagsinuse                      32764.259417                       # Cycle average of tags in use
system.l2.total_refs                          1409985                       # Total number of references to valid blocks.
system.l2.sampled_refs                          42849                       # Sample count of references to valid blocks.
system.l2.avg_refs                          32.905902                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           549.235434                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     30.404885                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    449.299026                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     29.047882                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    717.847255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     24.934446                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    658.822315                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     27.907252                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    703.848860                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst     27.842123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data    717.348642                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst     30.398857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data    442.820961                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst     29.850270                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data    404.253329                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst     24.453762                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data    659.515080                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           2774.635629                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           3456.873032                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           4514.395906                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           3497.685048                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           3485.505993                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           2783.185623                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           2139.854257                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           4584.293550                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.016761                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.013712                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000886                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.021907                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000761                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.020106                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.021480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000850                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.021892                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000928                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.013514                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000911                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.012337                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000746                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.020127                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.084675                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.105495                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.137768                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.106741                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.106369                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.084936                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.065303                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.139902                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999886                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         3065                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         4196                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4091                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         4219                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data         4194                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data         3074                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data         2887                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data         4102                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   29838                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            10913                       # number of Writeback hits
system.l2.Writeback_hits::total                 10913                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data           15                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data           12                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data            6                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    99                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         3080                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         4211                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4097                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         4234                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data         4209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data         3089                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data         2899                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data         4108                       # number of demand (read+write) hits
system.l2.demand_hits::total                    29937                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         3080                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         4211                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4097                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         4234                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data         4209                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data         3089                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data         2899                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data         4108                       # number of overall hits
system.l2.overall_hits::total                   29937                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data          968                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1424                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           30                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1411                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1386                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data         1404                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data          955                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data          833                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           29                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data         1415                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10069                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus4.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   9                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          968                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1427                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1411                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1389                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data         1407                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data          955                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data          833                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           29                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data         1415                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10078                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          968                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1427                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1411                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1389                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data         1407                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data          955                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data          833                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           29                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data         1415                       # number of overall misses
system.l2.overall_misses::total                 10078                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5478713                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    146929827                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      5481427                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    215821037                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      4595193                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    213746235                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5199817                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    210120293                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      5414701                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data    212702956                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      5508014                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data    143996703                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      5092833                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data    127112073                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      4290942                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data    213469566                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1524960330                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       434920                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus3.data       444832                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus4.data       436024                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1315776                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5478713                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    146929827                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      5481427                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    216255957                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      4595193                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    213746235                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5199817                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    210565125                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      5414701                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data    213138980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      5508014                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data    143996703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      5092833                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data    127112073                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      4290942                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data    213469566                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1526276106                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5478713                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    146929827                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      5481427                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    216255957                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      4595193                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    213746235                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5199817                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    210565125                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      5414701                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data    213138980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      5508014                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data    143996703                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      5092833                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data    127112073                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      4290942                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data    213469566                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1526276106                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         4033                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5620                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           31                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         5502                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           35                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5605                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data         5598                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data         4029                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data         3720                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           30                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data         5517                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               39907                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        10913                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             10913                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           18                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data           15                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data           12                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               108                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4048                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5638                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           31                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         5508                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           35                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5623                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data         5616                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data         4044                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data         3732                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data         5523                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                40015                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4048                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5638                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           31                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         5508                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           35                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5623                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data         5616                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data         4044                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data         3732                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data         5523                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               40015                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.240020                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.253381                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.256452                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.247279                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.250804                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.237032                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.223925                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.966667                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.256480                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.252312                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus4.data     0.166667                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.083333                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.239130                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.253104                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.256173                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.247021                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.250534                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.236152                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.223205                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.256201                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.251856                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.948718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.239130                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.253104                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.967742                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.256173                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.971429                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.247021                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.250534                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.236152                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.944444                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.223205                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.256201                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.251856                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 148073.324324                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 151787.011364                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152261.861111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 151559.716994                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 153173.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 151485.637845                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 152935.794118                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 151601.943001                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 150408.361111                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 151497.831909                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 148865.243243                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 150781.887958                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 149789.205882                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 152595.525810                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 147963.517241                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 150861.884099                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 151451.020955                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 144973.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus3.data 148277.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus4.data 145341.333333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 146197.333333                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 148073.324324                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 151787.011364                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152261.861111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 151545.870357                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 153173.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 151485.637845                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 152935.794118                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 151594.762419                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 150408.361111                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 151484.705046                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 148865.243243                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 150781.887958                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 149789.205882                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 152595.525810                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 147963.517241                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 150861.884099                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 151446.329232                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 148073.324324                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 151787.011364                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152261.861111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 151545.870357                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 153173.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 151485.637845                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 152935.794118                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 151594.762419                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 150408.361111                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 151484.705046                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 148865.243243                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 150781.887958                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 149789.205882                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 152595.525810                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 147963.517241                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 150861.884099                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 151446.329232                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4275                       # number of writebacks
system.l2.writebacks::total                      4275                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data          968                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           30                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1411                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1386                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data         1404                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data          955                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           34                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data          833                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           29                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data         1415                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10069                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus3.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus4.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              9                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data          968                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1427                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1389                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data         1407                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data          955                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           34                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data          833                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data         1415                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10078                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data          968                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1427                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1389                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data         1407                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data          955                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           34                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data          833                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data         1415                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10078                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3325477                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     90562613                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      3384948                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    132888303                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2850274                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    131532397                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3222111                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    129378716                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3319627                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data    130933279                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      3358778                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data     88365479                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      3110038                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data     78596509                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      2605518                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data    131003594                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    938437661                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       261147                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus3.data       270734                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus4.data       261171                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       793052                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3325477                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     90562613                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      3384948                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    133149450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2850274                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    131532397                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3222111                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    129649450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3319627                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data    131194450                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      3358778                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data     88365479                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      3110038                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data     78596509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      2605518                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data    131003594                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    939230713                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3325477                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     90562613                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      3384948                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    133149450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2850274                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    131532397                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3222111                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    129649450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3319627                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data    131194450                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      3358778                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data     88365479                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      3110038                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data     78596509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      2605518                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data    131003594                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    939230713                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.240020                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.253381                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.256452                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.247279                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.250804                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.237032                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.223925                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.966667                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.256480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.252312                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus4.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.239130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.253104                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.256173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.247021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.250534                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.236152                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.223205                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.966667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.256201                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.251856                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.948718                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.239130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.253104                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.967742                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.256173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.971429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.247021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.250534                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.236152                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.944444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.223205                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.966667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.256201                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.251856                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 89877.756757                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93556.418388                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 94026.333333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 93320.437500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 95009.133333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 93219.274982                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 94767.970588                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 93346.836941                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 92211.861111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 93257.321225                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 90777.783784                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92529.297382                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 91471.705882                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 94353.552221                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 89845.448276                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 92582.045230                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 93200.681398                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data        87049                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 90244.666667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus4.data        87057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88116.888889                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 89877.756757                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 93556.418388                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 94026.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 93307.252978                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 95009.133333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 93219.274982                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 94767.970588                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 93340.136789                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 92211.861111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 93244.100924                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 90777.783784                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 92529.297382                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 91471.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 94353.552221                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 89845.448276                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 92582.045230                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93196.141397                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 89877.756757                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 93556.418388                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 94026.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 93307.252978                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 95009.133333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 93219.274982                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 94767.970588                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 93340.136789                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 92211.861111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 93244.100924                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 90777.783784                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 92529.297382                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 91471.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 94353.552221                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 89845.448276                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 92582.045230                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93196.141397                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               506.850545                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001228899                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   514                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1947916.145914                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    31.850545                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          475                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.051043                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.761218                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.812260                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1220803                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1220803                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1220803                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1220803                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1220803                       # number of overall hits
system.cpu0.icache.overall_hits::total        1220803                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      7075094                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      7075094                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      7075094                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      7075094                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      7075094                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      7075094                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1220850                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1220850                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1220850                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1220850                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1220850                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1220850                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 150533.914894                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 150533.914894                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 150533.914894                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 150533.914894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 150533.914894                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 150533.914894                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            8                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            8                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6038133                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6038133                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6038133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6038133                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6038133                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6038133                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000032                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000032                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000032                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 154823.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 154823.923077                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 154823.923077                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 154823.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 154823.923077                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 154823.923077                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  4048                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               152643086                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4304                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              35465.401022                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   220.911736                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    35.088264                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.862936                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.137064                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       839529                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         839529                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       705704                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        705704                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1763                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1763                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1697                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1697                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1545233                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1545233                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1545233                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1545233                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12939                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12939                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           86                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        13025                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         13025                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        13025                       # number of overall misses
system.cpu0.dcache.overall_misses::total        13025                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1417216344                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1417216344                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      7212545                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      7212545                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1424428889                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1424428889                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1424428889                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1424428889                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       852468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       852468                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       705790                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1763                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1697                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1558258                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1558258                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1558258                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1558258                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015178                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015178                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008359                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008359                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008359                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008359                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 109530.593091                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 109530.593091                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 83866.802326                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 83866.802326                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 109361.143109                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 109361.143109                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 109361.143109                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 109361.143109                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          853                       # number of writebacks
system.cpu0.dcache.writebacks::total              853                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8906                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8906                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8977                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8977                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8977                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8977                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         4033                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         4048                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         4048                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         4048                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    357431958                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    357431958                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1005098                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1005098                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    358437056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    358437056                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    358437056                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    358437056                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002598                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002598                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 88626.818249                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 88626.818249                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 67006.533333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 67006.533333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 88546.703557                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 88546.703557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 88546.703557                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 88546.703557                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               511.634271                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002527184                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1931651.606936                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    29.891498                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   481.742773                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.047903                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772024                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.819927                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1203033                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1203033                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1203033                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1203033                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1203033                       # number of overall hits
system.cpu1.icache.overall_hits::total        1203033                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.cpu1.icache.overall_misses::total           43                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7090608                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7090608                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7090608                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7090608                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7090608                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7090608                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1203076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1203076                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1203076                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1203076                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1203076                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1203076                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000036                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 164897.860465                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 164897.860465                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 164897.860465                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 164897.860465                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 164897.860465                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 164897.860465                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6045607                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6045607                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6045607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6045607                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6045607                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6045607                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 163394.783784                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 163394.783784                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 163394.783784                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 163394.783784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 163394.783784                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 163394.783784                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5638                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               158555549                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5894                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              26901.178996                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   226.966077                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    29.033923                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886586                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113414                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       848919                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         848919                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       715263                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        715263                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1684                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1684                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1643                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1643                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1564182                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1564182                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1564182                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1564182                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19320                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19320                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          489                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          489                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19809                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19809                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19809                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19809                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   2246737070                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   2246737070                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     57935631                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     57935631                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   2304672701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   2304672701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   2304672701                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   2304672701                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       868239                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       868239                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       715752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       715752                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1684                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1583991                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1583991                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1583991                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1583991                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.022252                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.022252                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000683                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000683                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012506                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012506                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012506                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012506                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116290.738613                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116290.738613                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 118477.773006                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 118477.773006                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116344.727195                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116344.727195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116344.727195                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116344.727195                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2257                       # number of writebacks
system.cpu1.dcache.writebacks::total             2257                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13700                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13700                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          471                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          471                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14171                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14171                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14171                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5620                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5620                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5638                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5638                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5638                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    509387271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    509387271                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1495260                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1495260                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    510882531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    510882531                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    510882531                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    510882531                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006473                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006473                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003559                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003559                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003559                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003559                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 90638.304448                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 90638.304448                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        83070                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        83070                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 90614.141717                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 90614.141717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 90614.141717                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 90614.141717                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               551.934320                       # Cycle average of tags in use
system.cpu2.icache.total_refs               921364928                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   558                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1651191.627240                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    25.765794                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.168526                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.041291                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.843219                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.884510                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1219896                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1219896                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1219896                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1219896                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1219896                       # number of overall hits
system.cpu2.icache.overall_hits::total        1219896                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           38                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           38                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           38                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            38                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           38                       # number of overall misses
system.cpu2.icache.overall_misses::total           38                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      5764438                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      5764438                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      5764438                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      5764438                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      5764438                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      5764438                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1219934                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1219934                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1219934                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1219934                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1219934                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1219934                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000031                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000031                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000031                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000031                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 151695.736842                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 151695.736842                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 151695.736842                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 151695.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 151695.736842                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 151695.736842                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            7                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            7                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           31                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           31                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      5020403                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      5020403                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      5020403                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      5020403                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      5020403                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      5020403                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 161948.483871                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161948.483871                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 161948.483871                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161948.483871                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 161948.483871                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161948.483871                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  5508                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               205503296                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  5764                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              35652.896600                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   193.170894                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    62.829106                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.754574                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.245426                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1810155                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1810155                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       333748                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        333748                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          790                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          790                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          783                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          783                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      2143903                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         2143903                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      2143903                       # number of overall hits
system.cpu2.dcache.overall_hits::total        2143903                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18425                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18425                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           30                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18455                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18455                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18455                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18455                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   1839729394                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   1839729394                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      2399891                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      2399891                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   1842129285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   1842129285                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   1842129285                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   1842129285                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1828580                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1828580                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       333778                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       333778                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          790                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          783                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      2162358                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      2162358                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      2162358                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      2162358                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010076                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010076                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000090                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008535                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008535                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008535                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008535                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99849.627897                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99849.627897                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 79996.366667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 79996.366667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 99817.354917                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 99817.354917                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 99817.354917                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 99817.354917                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          772                       # number of writebacks
system.cpu2.dcache.writebacks::total              772                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        12923                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        12923                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        12947                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        12947                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        12947                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        12947                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         5502                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         5502                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         5508                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         5508                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         5508                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         5508                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    497376126                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    497376126                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       390302                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       390302                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    497766428                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    497766428                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    497766428                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    497766428                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003009                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002547                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002547                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002547                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002547                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 90399.150491                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 90399.150491                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 65050.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 65050.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 90371.537400                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 90371.537400                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 90371.537400                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 90371.537400                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               510.750662                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1002527812                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1939125.361702                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    28.750662                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.046075                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.818511                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1203661                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1203661                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1203661                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1203661                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1203661                       # number of overall hits
system.cpu3.icache.overall_hits::total        1203661                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.cpu3.icache.overall_misses::total           43                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      6893291                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      6893291                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      6893291                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      6893291                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      6893291                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      6893291                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1203704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1203704                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1203704                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1203704                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1203704                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1203704                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 160309.093023                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 160309.093023                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 160309.093023                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 160309.093023                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 160309.093023                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 160309.093023                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      5767052                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      5767052                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      5767052                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      5767052                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      5767052                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      5767052                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 164772.914286                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 164772.914286                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 164772.914286                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 164772.914286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 164772.914286                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 164772.914286                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5623                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               158554345                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5879                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              26969.611328                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.932816                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.067184                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.886456                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.113544                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       847598                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         847598                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       715378                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        715378                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1686                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1686                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1643                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1643                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1562976                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1562976                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1562976                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1562976                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        19382                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        19382                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          494                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          494                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        19876                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         19876                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        19876                       # number of overall misses
system.cpu3.dcache.overall_misses::total        19876                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   2241777057                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   2241777057                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     58379367                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     58379367                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   2300156424                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   2300156424                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   2300156424                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   2300156424                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       866980                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       866980                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       715872                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       715872                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1686                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1582852                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1582852                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1582852                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1582852                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.022356                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.022356                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000690                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000690                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012557                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012557                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012557                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012557                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 115662.834434                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 115662.834434                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 118176.856275                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 118176.856275                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 115725.318173                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 115725.318173                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 115725.318173                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 115725.318173                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         2295                       # number of writebacks
system.cpu3.dcache.writebacks::total             2295                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        13777                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        13777                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          476                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          476                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        14253                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        14253                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        14253                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        14253                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5605                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5605                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5623                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5623                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5623                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5623                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    504346074                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    504346074                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1509478                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1509478                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    505855552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    505855552                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    505855552                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    505855552                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006465                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006465                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003552                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003552                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003552                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003552                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 89981.458341                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 89981.458341                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 83859.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 83859.888889                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 89961.862351                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 89961.862351                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 89961.862351                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 89961.862351                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               510.685755                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1002527492                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1931652.200385                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    28.685755                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          482                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.045971                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.772436                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.818407                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1203341                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1203341                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1203341                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1203341                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1203341                       # number of overall hits
system.cpu4.icache.overall_hits::total        1203341                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           45                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           45                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            45                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           45                       # number of overall misses
system.cpu4.icache.overall_misses::total           45                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      7416083                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      7416083                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      7416083                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      7416083                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      7416083                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      7416083                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1203386                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1203386                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1203386                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1203386                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1203386                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1203386                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000037                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 164801.844444                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 164801.844444                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 164801.844444                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 164801.844444                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 164801.844444                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 164801.844444                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           37                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           37                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      5988851                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      5988851                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      5988851                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      5988851                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      5988851                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      5988851                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 161860.837838                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 161860.837838                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 161860.837838                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 161860.837838                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 161860.837838                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 161860.837838                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  5616                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               158555500                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  5872                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              27001.958447                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   226.967611                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    29.032389                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.886592                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.113408                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data       848373                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total         848373                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       715754                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        715754                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1690                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1690                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1643                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1643                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1564127                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1564127                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1564127                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1564127                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data        19283                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        19283                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          489                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          489                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data        19772                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         19772                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data        19772                       # number of overall misses
system.cpu4.dcache.overall_misses::total        19772                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   2232224078                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   2232224078                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     57292860                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     57292860                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   2289516938                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   2289516938                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   2289516938                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   2289516938                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data       867656                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total       867656                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       716243                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       716243                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1690                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1643                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1583899                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1583899                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1583899                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1583899                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.022224                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.022224                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000683                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000683                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.012483                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.012483                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.012483                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.012483                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 115761.244516                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 115761.244516                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 117163.312883                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 117163.312883                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 115795.920392                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 115795.920392                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 115795.920392                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 115795.920392                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         2255                       # number of writebacks
system.cpu4.dcache.writebacks::total             2255                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        13685                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        13685                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          471                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          471                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        14156                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        14156                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        14156                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        14156                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         5598                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         5598                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         5616                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         5616                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         5616                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         5616                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    504239751                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    504239751                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1459505                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1459505                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    505699256                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    505699256                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    505699256                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    505699256                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.006452                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.003546                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.003546                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.003546                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.003546                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 90074.982315                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 90074.982315                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 81083.611111                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 81083.611111                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 90046.163818                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 90046.163818                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 90046.163818                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 90046.163818                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               506.310959                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1001229511                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   513                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1951714.446394                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    31.310959                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.050178                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.811396                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1221415                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1221415                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1221415                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1221415                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1221415                       # number of overall hits
system.cpu5.icache.overall_hits::total        1221415                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           49                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           49                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           49                       # number of overall misses
system.cpu5.icache.overall_misses::total           49                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      7529324                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      7529324                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      7529324                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      7529324                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      7529324                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      7529324                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1221464                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1221464                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1221464                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1221464                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1221464                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1221464                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000040                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 153659.673469                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 153659.673469                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 153659.673469                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 153659.673469                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 153659.673469                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 153659.673469                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           11                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           11                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      6059552                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      6059552                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      6059552                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      6059552                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      6059552                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      6059552                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 159461.894737                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 159461.894737                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 159461.894737                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 159461.894737                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 159461.894737                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 159461.894737                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4044                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               152641989                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4300                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              35498.136977                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   220.908065                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    35.091935                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.862922                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.137078                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       839040                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         839040                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       705038                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        705038                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1822                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1822                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1696                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1696                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1544078                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1544078                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1544078                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1544078                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        12947                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        12947                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           86                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           86                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        13033                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         13033                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        13033                       # number of overall misses
system.cpu5.dcache.overall_misses::total        13033                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   1408301176                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   1408301176                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      7052587                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      7052587                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   1415353763                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   1415353763                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   1415353763                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   1415353763                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       851987                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       851987                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       705124                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       705124                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1822                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1696                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1557111                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1557111                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1557111                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1557111                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015196                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015196                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000122                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000122                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008370                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008370                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008370                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008370                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 108774.324245                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 108774.324245                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 82006.825581                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 82006.825581                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 108597.695312                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 108597.695312                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 108597.695312                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 108597.695312                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          862                       # number of writebacks
system.cpu5.dcache.writebacks::total              862                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         8918                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         8918                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           71                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         8989                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         8989                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         8989                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         8989                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4029                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4029                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4044                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4044                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4044                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4044                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    355247921                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    355247921                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       976529                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       976529                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    356224450                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    356224450                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    356224450                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    356224450                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004729                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004729                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002597                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002597                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002597                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002597                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 88172.727972                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 88172.727972                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65101.933333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65101.933333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 88087.153808                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 88087.153808                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 88087.153808                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 88087.153808                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               486.666516                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1004326715                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2045471.924644                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    31.666516                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.050748                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.779914                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1227275                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1227275                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1227275                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1227275                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1227275                       # number of overall hits
system.cpu6.icache.overall_hits::total        1227275                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           47                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           47                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           47                       # number of overall misses
system.cpu6.icache.overall_misses::total           47                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      7079637                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      7079637                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      7079637                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      7079637                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      7079637                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      7079637                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1227322                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1227322                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1227322                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1227322                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1227322                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1227322                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000038                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 150630.574468                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 150630.574468                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 150630.574468                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 150630.574468                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 150630.574468                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 150630.574468                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           11                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           11                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      5548194                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      5548194                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      5548194                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      5548194                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      5548194                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      5548194                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 154116.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 154116.500000                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 154116.500000                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 154116.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 154116.500000                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 154116.500000                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  3732                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               148941544                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  3988                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              37347.428285                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   219.354240                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    36.645760                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.856853                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.143147                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       976486                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         976486                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       725299                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        725299                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1916                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1916                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1762                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1762                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1701785                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1701785                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1701785                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1701785                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         9519                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         9519                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           45                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           45                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         9564                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          9564                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         9564                       # number of overall misses
system.cpu6.dcache.overall_misses::total         9564                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    928231383                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    928231383                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      3887531                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      3887531                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    932118914                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    932118914                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    932118914                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    932118914                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       986005                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       986005                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       725344                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       725344                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1916                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1762                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1711349                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1711349                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1711349                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1711349                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009654                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009654                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000062                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000062                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005589                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005589                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005589                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005589                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 97513.539552                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 97513.539552                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86389.577778                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86389.577778                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 97461.199707                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 97461.199707                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 97461.199707                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 97461.199707                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          845                       # number of writebacks
system.cpu6.dcache.writebacks::total              845                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         5799                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         5799                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           33                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           33                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         5832                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         5832                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         5832                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         5832                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         3720                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         3720                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           12                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         3732                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         3732                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         3732                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         3732                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data    324893777                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    324893777                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       857552                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       857552                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data    325751329                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    325751329                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data    325751329                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    325751329                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003773                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002181                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002181                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002181                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002181                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 87337.036828                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 87337.036828                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 71462.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 71462.666667                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 87285.993837                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 87285.993837                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 87285.993837                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 87285.993837                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     2                       # number of replacements
system.cpu7.icache.tagsinuse               551.134516                       # Cycle average of tags in use
system.cpu7.icache.total_refs               921364723                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   557                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1654155.696589                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    25.380514                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst   525.754002                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.040674                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.842554                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.883228                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1219691                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1219691                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1219691                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1219691                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1219691                       # number of overall hits
system.cpu7.icache.overall_hits::total        1219691                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           36                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           36                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            36                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           36                       # number of overall misses
system.cpu7.icache.overall_misses::total           36                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      5431035                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      5431035                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      5431035                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      5431035                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      5431035                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      5431035                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1219727                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1219727                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1219727                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1219727                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1219727                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1219727                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000030                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000030                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000030                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000030                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000030                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000030                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 150862.083333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 150862.083333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 150862.083333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 150862.083333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 150862.083333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 150862.083333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            6                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            6                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           30                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           30                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           30                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           30                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      4718701                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      4718701                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      4718701                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      4718701                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      4718701                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      4718701                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 157290.033333                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 157290.033333                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 157290.033333                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 157290.033333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 157290.033333                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 157290.033333                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5523                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               205505542                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5779                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              35560.744419                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   192.773501                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    63.226499                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.753021                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.246979                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      1812518                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        1812518                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       333635                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        333635                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          787                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          787                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          782                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          782                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      2146153                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         2146153                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      2146153                       # number of overall hits
system.cpu7.dcache.overall_hits::total        2146153                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        18476                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        18476                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           30                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           30                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        18506                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         18506                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        18506                       # number of overall misses
system.cpu7.dcache.overall_misses::total        18506                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   1843044643                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   1843044643                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data      2486694                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total      2486694                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   1845531337                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   1845531337                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   1845531337                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   1845531337                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      1830994                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      1830994                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       333665                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       333665                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          787                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          782                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          782                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      2164659                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      2164659                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      2164659                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      2164659                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.010091                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.010091                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000090                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000090                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008549                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008549                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008549                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008549                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 99753.444631                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 99753.444631                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 82889.800000                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 82889.800000                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 99726.107046                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 99726.107046                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 99726.107046                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 99726.107046                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          774                       # number of writebacks
system.cpu7.dcache.writebacks::total              774                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        12959                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        12959                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total           24                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        12983                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        12983                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        12983                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        12983                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5517                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5517                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5523                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5523                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5523                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5523                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    498043654                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    498043654                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       407847                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       407847                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    498451501                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    498451501                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    498451501                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    498451501                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.003013                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002551                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002551                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002551                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002551                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 90274.361791                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 90274.361791                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 67974.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 67974.500000                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 90250.135977                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 90250.135977                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 90250.135977                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 90250.135977                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
