{
  "design": {
    "design_info": {
      "boundary_crc": "0xCFE0A829E79148D8",
      "device": "xczu28dr-ffvg1517-2-e",
      "name": "design_1",
      "synth_flow_mode": "None",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "zynq_ultra_ps_e_0": "",
      "adc_sink_i": "",
      "axi_gpio": "",
      "axi_intc": "",
      "axi_interconnect_0": {
        "xbar": "",
        "s00_couplers": {
          "auto_ds": "",
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {}
      },
      "chan_ctrl_fifo": "",
      "chan_ctrl_reg": "",
      "clk_wiz": "",
      "concat_int": "",
      "const_1": "",
      "dac_source_i": "",
      "data_source": "",
      "dec_add_keep": "",
      "dec_add_keep_trim": "",
      "dec_ctrl_fifo": "",
      "dec_ctrl_reg": "",
      "dec_ctrl_reinterpret": "",
      "dec_data_reinterpret": "",
      "dec_ip_mon": "",
      "dec_ip_probe": "",
      "dec_keep_ctrl_fifo": "",
      "dec_op_mon": "",
      "dec_op_probe": "",
      "dec_stat_reinterpret": "",
      "demod": "",
      "enc_add_keep": "",
      "enc_add_keep_trim": "",
      "enc_ctrl_reinterpret": "",
      "enc_data_fifo": "",
      "enc_data_reinterpret": "",
      "enc_ip_mon": "",
      "enc_ip_probe": "",
      "enc_keep_ctrl_fifo": "",
      "enc_op_mon": "",
      "enc_op_probe": "",
      "gpio_reset": "",
      "hard_chan_data_fifo": "",
      "hard_data_reg": "",
      "llr_reinterpret": "",
      "llr_reshape": "",
      "mod_and_chan": "",
      "reset_slice": "",
      "rst_clk_wiz_100M": "",
      "rst_clk_wiz_300M": "",
      "rst_zynq_ultra_ps_e_0_99M": "",
      "rtc": "",
      "sd_fec_dec": "",
      "sd_fec_enc": "",
      "src_data_broadcast": "",
      "src_data_fifo": "",
      "stats": "",
      "usp_rf_data_converter_0_i": "",
      "zynq_ultra_ps_e_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_cc": "",
          "auto_ds": "",
          "auto_pc": ""
        },
        "m00_couplers": {
          "m00_regslice": ""
        },
        "m01_couplers": {
          "m01_regslice": ""
        },
        "m02_couplers": {
          "m02_regslice": ""
        },
        "m03_couplers": {
          "m03_regslice": ""
        },
        "m04_couplers": {
          "m04_regslice": ""
        },
        "m05_couplers": {
          "m05_regslice": ""
        },
        "m06_couplers": {
          "m06_regslice": ""
        },
        "m07_couplers": {
          "m07_regslice": ""
        },
        "m08_couplers": {
          "m08_regslice": ""
        },
        "m09_couplers": {
          "m09_regslice": ""
        },
        "m10_couplers": {
          "m10_regslice": ""
        }
      }
    },
    "interface_ports": {
      "adc0_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "2000000000.0"
          }
        }
      },
      "dac0_clk": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "6400000000.0"
          }
        }
      },
      "led_bits": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "sys_diff_clock": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "sysref_in": {
        "mode": "Slave",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0"
      },
      "vin0_01": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "vout00": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      }
    },
    "ports": {
      "clk_adc0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_usp_rf_data_converter_0_i_0_clk_adc0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "125000000.0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "clk_dac0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_usp_rf_data_converter_0_i_0_clk_dac0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "400000000.0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "done_flag": {
        "direction": "O"
      },
      "emio_uart1_rxd_0": {
        "direction": "I"
      },
      "emio_uart1_txd_0": {
        "direction": "O"
      },
      "error_flag": {
        "direction": "O"
      },
      "irq": {
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default_prop"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      }
    },
    "components": {
      "zynq_ultra_ps_e_0": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.3",
        "xci_name": "design_1_zynq_ultra_ps_e_0_0",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "0"
          },
          "PSU_MIO_13_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_20_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_21_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_22_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_23_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_24_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_25_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_26_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_31_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_38_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_43_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_44_POLARITY": {
            "value": "Default"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU_SD1_INTERNAL_BUS_WIDTH": {
            "value": "8"
          },
          "PSU_USB3__DUAL_CLOCK_ENABLE": {
            "value": "1"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__CAN1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1199.988037"
          },
          "PSU__CRF_APB__ACPU_CTRL__FREQMHZ": {
            "value": "1200"
          },
          "PSU__CRF_APB__ACPU_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__APLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DDR_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__DPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ": {
            "value": "24.999750"
          },
          "PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ": {
            "value": "26.785446"
          },
          "PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL": {
            "value": "RPLL"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL": {
            "value": "VPLL"
          },
          "PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED": {
            "value": "0"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "599.994019"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ": {
            "value": "600"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL": {
            "value": "APLL"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRF_APB__GPU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRF_APB__SATA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ": {
            "value": "533.33"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL": {
            "value": "DPLL"
          },
          "PSU__CRF_APB__VPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__IOPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "499.994995"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ": {
            "value": "500"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PCAP_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__PCAP_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ": {
            "value": "125"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__RPLL_CTRL__SRCSEL": {
            "value": "PSS_REF_CLK"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ": {
            "value": "200"
          },
          "PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ": {
            "value": "100"
          },
          "PSU__CRL_APB__UART1_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ": {
            "value": "250"
          },
          "PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ": {
            "value": "19.999800"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ": {
            "value": "20"
          },
          "PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__USB3__ENABLE": {
            "value": "1"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__BRC_MAPPING": {
            "value": "ROW_BANK_COL"
          },
          "PSU__DDRC__BUS_WIDTH": {
            "value": "64 Bit"
          },
          "PSU__DDRC__CL": {
            "value": "15"
          },
          "PSU__DDRC__CLOCK_STOP_EN": {
            "value": "0"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "14"
          },
          "PSU__DDRC__DDR4_ADDR_MAPPING": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CAL_MODE_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_CRC_CONTROL": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_MODE": {
            "value": "0"
          },
          "PSU__DDRC__DDR4_T_REF_RANGE": {
            "value": "Normal (0-85)"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DM_DBI": {
            "value": "DM_NO_DBI"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ECC": {
            "value": "Disabled"
          },
          "PSU__DDRC__FGRM": {
            "value": "1X"
          },
          "PSU__DDRC__LP_ASR": {
            "value": "manual normal"
          },
          "PSU__DDRC__MEMORY_TYPE": {
            "value": "DDR 4"
          },
          "PSU__DDRC__PARITY_ENABLE": {
            "value": "0"
          },
          "PSU__DDRC__PER_BANK_REFRESH": {
            "value": "0"
          },
          "PSU__DDRC__PHY_DBI_MODE": {
            "value": "0"
          },
          "PSU__DDRC__RANK_ADDR_COUNT": {
            "value": "0"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SELF_REF_ABORT": {
            "value": "0"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2133P"
          },
          "PSU__DDRC__STATIC_RD_MODE": {
            "value": "0"
          },
          "PSU__DDRC__TRAIN_DATA_EYE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_READ_GATE": {
            "value": "1"
          },
          "PSU__DDRC__TRAIN_WRITE_LEVEL": {
            "value": "1"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "47.06"
          },
          "PSU__DDRC__T_RCD": {
            "value": "15"
          },
          "PSU__DDRC__T_RP": {
            "value": "15"
          },
          "PSU__DDRC__VREF": {
            "value": "1"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__DISPLAYPORT__LANE0__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE0__IO": {
            "value": "GT Lane1"
          },
          "PSU__DISPLAYPORT__LANE1__ENABLE": {
            "value": "1"
          },
          "PSU__DISPLAYPORT__LANE1__IO": {
            "value": "GT Lane0"
          },
          "PSU__DISPLAYPORT__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DLL__ISUSED": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__DPAUX__PERIPHERAL__IO": {
            "value": "MIO 27 .. 30"
          },
          "PSU__DP__LANE_SEL": {
            "value": "Dual Lower"
          },
          "PSU__DP__REF_CLK_FREQ": {
            "value": "27"
          },
          "PSU__DP__REF_CLK_SEL": {
            "value": "Ref Clk1"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__FPDMASTERS_COHERENCY": {
            "value": "0"
          },
          "PSU__FPD_SLCR__WDT1__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__FPGA_PL0_ENABLE": {
            "value": "1"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GPIO0_MIO__IO": {
            "value": "MIO 0 .. 25"
          },
          "PSU__GPIO0_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO1_MIO__IO": {
            "value": "MIO 26 .. 51"
          },
          "PSU__GPIO1_MIO__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__GPIO_EMIO__WIDTH": {
            "value": "[94:0]"
          },
          "PSU__GT__LINK_SPEED": {
            "value": "HBR"
          },
          "PSU__GT__PRE_EMPH_LVL_4": {
            "value": "0"
          },
          "PSU__GT__VLT_SWNG_LVL_4": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL": {
            "value": "APB"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__WDT0__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__MAXIGP0__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__MAXIGP1__DATA_WIDTH": {
            "value": "128"
          },
          "PSU__NUM_FABRIC_RESETS": {
            "value": "1"
          },
          "PSU__OVERRIDE__BASIC_CLOCK": {
            "value": "0"
          },
          "PSU__PL_CLK0_BUF": {
            "value": "TRUE"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO0__IO": {
            "value": "MIO 32"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO1__IO": {
            "value": "MIO 33"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO2__IO": {
            "value": "MIO 34"
          },
          "PSU__PMU__GPO2__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO3__IO": {
            "value": "MIO 35"
          },
          "PSU__PMU__GPO3__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO4__IO": {
            "value": "MIO 36"
          },
          "PSU__PMU__GPO4__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPO5__IO": {
            "value": "MIO 37"
          },
          "PSU__PMU__GPO5__POLARITY": {
            "value": "low"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PRESET_APPLIED": {
            "value": "1"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
          },
          "PSU__PSS_REF_CLK__FREQMHZ": {
            "value": "33.333"
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__GRP_FBCLK__IO": {
            "value": "MIO 6"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__SATA__LANE0__ENABLE": {
            "value": "0"
          },
          "PSU__SATA__LANE1__IO": {
            "value": "GT Lane3"
          },
          "PSU__SATA__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SATA__REF_CLK_FREQ": {
            "value": "125"
          },
          "PSU__SATA__REF_CLK_SEL": {
            "value": "Ref Clk3"
          },
          "PSU__SD1_COHERENCY": {
            "value": "0"
          },
          "PSU__SD1_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__SD1__DATA_TRANSFER_MODE": {
            "value": "8Bit"
          },
          "PSU__SD1__GRP_CD__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__GRP_CD__IO": {
            "value": "MIO 45"
          },
          "PSU__SD1__GRP_POW__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__GRP_WP__ENABLE": {
            "value": "0"
          },
          "PSU__SD1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SD1__PERIPHERAL__IO": {
            "value": "MIO 39 .. 51"
          },
          "PSU__SD1__SLOT_TYPE": {
            "value": "SD 3.0"
          },
          "PSU__SWDT0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT0__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__SWDT1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__SWDT1__RESET__ENABLE": {
            "value": "0"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__UART1__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART1__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART1__PERIPHERAL__IO": {
            "value": "EMIO"
          },
          "PSU__USB0_COHERENCY": {
            "value": "0"
          },
          "PSU__USB0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB0__PERIPHERAL__IO": {
            "value": "MIO 52 .. 63"
          },
          "PSU__USB0__REF_CLK_FREQ": {
            "value": "26"
          },
          "PSU__USB0__REF_CLK_SEL": {
            "value": "Ref Clk2"
          },
          "PSU__USB2_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__EMIO__ENABLE": {
            "value": "0"
          },
          "PSU__USB3_0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__USB3_0__PERIPHERAL__IO": {
            "value": "GT Lane2"
          },
          "PSU__USB__RESET__MODE": {
            "value": "Boot Pin"
          },
          "PSU__USB__RESET__POLARITY": {
            "value": "Active Low"
          },
          "PSU__USE__FABRIC__RST": {
            "value": "1"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          },
          "PSU__USE__IRQ1": {
            "value": "0"
          },
          "PSU__USE__M_AXI_GP0": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP1": {
            "value": "1"
          },
          "PSU__USE__M_AXI_GP2": {
            "value": "0"
          },
          "PSU__USE__VIDEO": {
            "value": "0"
          },
          "SUBPRESET1": {
            "value": "Custom"
          }
        }
      },
      "adc_sink_i": {
        "vlnv": "xilinx.com:module_ref:exdes_rfadc_data_sink:1.0",
        "xci_name": "design_1_adc_sink_i_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "exdes_rfadc_data_sink",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "99999001",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "s00": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "16",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s00_tdata",
                "direction": "I",
                "left": "127",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s00_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s00_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "s0_axis_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s00",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "99999001",
                "value_src": "user_prop"
              }
            }
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "error_flag": {
            "direction": "O"
          },
          "done_flag": {
            "direction": "O"
          }
        }
      },
      "axi_gpio": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_axi_gpio_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "5"
          }
        }
      },
      "axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "design_1_axi_intc_0",
        "parameters": {
          "C_IRQ_CONNECTION": {
            "value": "1"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "3"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "3"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_0",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_0",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_ds": {
                "interface_ports": [
                  "S_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m01_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          }
        }
      },
      "chan_ctrl_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_chan_ctrl_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "512"
          }
        }
      },
      "chan_ctrl_reg": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "design_1_chan_ctrl_reg_0"
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "69.097"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "76.967"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "667"
          },
          "CLKOUT2_JITTER": {
            "value": "79.341"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "76.967"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "300"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "96.283"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "76.967"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "100"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "15.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "2.250"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "5"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "15"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "PRIM_SOURCE": {
            "value": "Differential_clock_capable_pin"
          }
        }
      },
      "concat_int": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "design_1_concat_int_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "2"
          }
        }
      },
      "const_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "design_1_const_1_0",
        "parameters": {
          "CONST_VAL": {
            "value": "1"
          }
        }
      },
      "dac_source_i": {
        "vlnv": "xilinx.com:module_ref:exdes_rfdac_src:1.0",
        "xci_name": "design_1_dac_source_i_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "exdes_rfdac_src",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "s_axi",
            "parameters": {
              "ADDR_WIDTH": {
                "value": "18",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              },
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "99999001",
                "value_src": "user_prop"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "17",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "m00": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "TDATA_NUM_BYTES": {
                "value": "32",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m00_tdata",
                "direction": "O",
                "left": "255",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m00_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m00_tready",
                "direction": "I"
              }
            }
          }
        },
        "ports": {
          "m0_axis_clock": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m00",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "s_axi",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "s_axi_aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "design_1_zynq_ultra_ps_e_0_0_pl_clk0",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "99999001",
                "value_src": "user_prop"
              }
            }
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "data_source": {
        "vlnv": "xilinx.com:hls:data_source_top:1.0",
        "xci_name": "design_1_data_source_0"
      },
      "dec_add_keep": {
        "vlnv": "xilinx.com:hls:add_keep_128:1.0",
        "xci_name": "design_1_dec_add_keep_0"
      },
      "dec_add_keep_trim": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_dec_add_keep_trim_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          }
        }
      },
      "dec_ctrl_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_dec_ctrl_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "512"
          }
        }
      },
      "dec_ctrl_reg": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "design_1_dec_ctrl_reg_0"
      },
      "dec_ctrl_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_dec_ctrl_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "dec_data_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_dec_data_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "16"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDATA_REMAP": {
            "value": "tdata[127:0]"
          }
        }
      },
      "dec_ip_mon": {
        "vlnv": "xilinx.com:hls:monitor:1.0",
        "xci_name": "design_1_dec_ip_mon_0"
      },
      "dec_ip_probe": {
        "vlnv": "xilinx.com:user:axis_probe:1.0",
        "xci_name": "design_1_dec_ip_probe_0"
      },
      "dec_keep_ctrl_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_dec_keep_ctrl_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "512"
          }
        }
      },
      "dec_op_mon": {
        "vlnv": "xilinx.com:hls:monitor:1.0",
        "xci_name": "design_1_dec_op_mon_0"
      },
      "dec_op_probe": {
        "vlnv": "xilinx.com:user:axis_probe:1.0",
        "xci_name": "design_1_dec_op_probe_0"
      },
      "dec_stat_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_dec_stat_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "5"
          }
        }
      },
      "demod": {
        "vlnv": "xilinx.com:hls:demod_4x:1.0",
        "xci_name": "design_1_demod_0"
      },
      "enc_add_keep": {
        "vlnv": "xilinx.com:hls:add_keep_128:1.0",
        "xci_name": "design_1_enc_add_keep_0"
      },
      "enc_add_keep_trim": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_enc_add_keep_trim_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "2"
          }
        }
      },
      "enc_ctrl_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_enc_ctrl_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "4"
          }
        }
      },
      "enc_data_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_enc_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "32768"
          }
        }
      },
      "enc_data_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_enc_data_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "12"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "16"
          },
          "TDATA_REMAP": {
            "value": "tdata[95:0]"
          }
        }
      },
      "enc_ip_mon": {
        "vlnv": "xilinx.com:hls:monitor:1.0",
        "xci_name": "design_1_enc_ip_mon_0"
      },
      "enc_ip_probe": {
        "vlnv": "xilinx.com:user:axis_probe:1.0",
        "xci_name": "design_1_enc_ip_probe_0"
      },
      "enc_keep_ctrl_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_enc_keep_ctrl_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "512"
          }
        }
      },
      "enc_op_mon": {
        "vlnv": "xilinx.com:hls:monitor:1.0",
        "xci_name": "design_1_enc_op_mon_0"
      },
      "enc_op_probe": {
        "vlnv": "xilinx.com:user:axis_probe:1.0",
        "xci_name": "design_1_enc_op_probe_0"
      },
      "gpio_reset": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "design_1_gpio_reset_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          }
        }
      },
      "hard_chan_data_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_hard_chan_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "16384"
          }
        }
      },
      "hard_data_reg": {
        "vlnv": "xilinx.com:ip:axis_register_slice:1.1",
        "xci_name": "design_1_hard_data_reg_0"
      },
      "llr_reinterpret": {
        "vlnv": "xilinx.com:ip:axis_subset_converter:1.1",
        "xci_name": "design_1_llr_reinterpret_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "32"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "32"
          },
          "TDATA_REMAP": {
            "value": "tdata[255:128],tdata[127:0]"
          }
        }
      },
      "llr_reshape": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "design_1_llr_reshape_0",
        "parameters": {
          "M_TDATA_NUM_BYTES": {
            "value": "32"
          }
        }
      },
      "mod_and_chan": {
        "vlnv": "xilinx.com:hls:mod_and_chan_4x:1.0",
        "xci_name": "design_1_mod_and_chan_0"
      },
      "reset_slice": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "xci_name": "design_1_reset_slice_0",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "8"
          }
        }
      },
      "rst_clk_wiz_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_100M_0"
      },
      "rst_clk_wiz_300M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_300M_0",
        "parameters": {
          "C_AUX_RESET_HIGH": {
            "value": "1"
          }
        }
      },
      "rst_zynq_ultra_ps_e_0_99M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_zynq_ultra_ps_e_0_99M_0"
      },
      "rtc": {
        "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
        "xci_name": "design_1_rtc_0",
        "parameters": {
          "Output_Width": {
            "value": "32"
          },
          "SCLR": {
            "value": "true"
          }
        }
      },
      "sd_fec_dec": {
        "vlnv": "xilinx.com:ip:sd_fec:1.1",
        "xci_name": "design_1_sd_fec_dec_0",
        "parameters": {
          "Activity": {
            "value": "100"
          },
          "Build_SDK_Project": {
            "value": "true"
          },
          "DIN_Interface": {
            "value": "Pre-Configured"
          },
          "DIN_Lanes": {
            "value": "2"
          },
          "DIN_Words": {
            "value": "16"
          },
          "DIN_Words_Configuration": {
            "value": "Fixed"
          },
          "DOUT_Interface": {
            "value": "Pre-Configured"
          },
          "DOUT_Lanes": {
            "value": "1"
          },
          "DOUT_Words": {
            "value": "16"
          },
          "DOUT_Words_Configuration": {
            "value": "Fixed"
          },
          "Enable_Wgt1": {
            "value": "false"
          },
          "Example_Design_PS_Type": {
            "value": "ZYNQ_UltraScale+_RFSoC"
          },
          "Include_Encoder": {
            "value": "true"
          },
          "Include_PS_Example_Design": {
            "value": "true"
          },
          "LDPC_Decode": {
            "value": "true"
          },
          "LDPC_Decode_Code_Definition": {
            "value": "../../../../../../project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/all_code_def.txt"
          },
          "LDPC_Decode_Overrides": {
            "value": "false"
          },
          "LDPC_Encode": {
            "value": "false"
          },
          "Parameter_Interface": {
            "value": "Runtime-Configured"
          },
          "Percentage_Loading": {
            "value": "Automatic"
          },
          "Standard": {
            "value": "Custom"
          }
        }
      },
      "sd_fec_enc": {
        "vlnv": "xilinx.com:ip:sd_fec:1.1",
        "xci_name": "design_1_sd_fec_enc_0",
        "parameters": {
          "Activity": {
            "value": "100"
          },
          "Build_SDK_Project": {
            "value": "true"
          },
          "DIN_Interface": {
            "value": "Pre-Configured"
          },
          "DIN_Lanes": {
            "value": "1"
          },
          "DIN_Words": {
            "value": "16"
          },
          "DIN_Words_Configuration": {
            "value": "Fixed"
          },
          "DOUT_Interface": {
            "value": "Pre-Configured"
          },
          "DOUT_Lanes": {
            "value": "1"
          },
          "DOUT_Words": {
            "value": "12"
          },
          "DOUT_Words_Configuration": {
            "value": "Fixed"
          },
          "Example_Design_PS_Type": {
            "value": "ZYNQ_UltraScale+_RFSoC"
          },
          "Include_Encoder": {
            "value": "true"
          },
          "Include_PS_Example_Design": {
            "value": "true"
          },
          "LDPC_Decode": {
            "value": "false"
          },
          "LDPC_Encode": {
            "value": "true"
          },
          "LDPC_Encode_Code_Definition": {
            "value": "../../../../../../project_1.srcs/sources_1/imports/pl_zcu111_sdfec_ps/all_code_def.txt"
          },
          "Parameter_Interface": {
            "value": "Runtime-Configured"
          },
          "Percentage_Loading": {
            "value": "Automatic"
          },
          "Standard": {
            "value": "Custom"
          }
        }
      },
      "src_data_broadcast": {
        "vlnv": "xilinx.com:ip:axis_broadcaster:1.1",
        "xci_name": "design_1_src_data_broadcast_0"
      },
      "src_data_fifo": {
        "vlnv": "xilinx.com:ip:axis_data_fifo:2.0",
        "xci_name": "design_1_src_data_fifo_0",
        "parameters": {
          "FIFO_DEPTH": {
            "value": "16384"
          }
        }
      },
      "stats": {
        "vlnv": "xilinx.com:hls:stats_top:1.0",
        "xci_name": "design_1_stats_0"
      },
      "usp_rf_data_converter_0_i": {
        "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.1",
        "xci_name": "design_1_usp_rf_data_converter_0_i_0",
        "parameters": {
          "ADC0_Link_Coupling": {
            "value": "0"
          },
          "ADC0_Multi_Tile_Sync": {
            "value": "false"
          },
          "ADC0_Outclk_Freq": {
            "value": "125.000"
          },
          "ADC0_Outdiv": {
            "value": "2"
          },
          "ADC0_PLL_Enable": {
            "value": "false"
          },
          "ADC0_Refclk_Freq": {
            "value": "2000.000"
          },
          "ADC0_Sampling_Rate": {
            "value": "2.0"
          },
          "ADC1_Outdiv": {
            "value": "2"
          },
          "ADC224_En": {
            "value": "false"
          },
          "ADC225_En": {
            "value": "false"
          },
          "ADC226_En": {
            "value": "false"
          },
          "ADC227_En": {
            "value": "false"
          },
          "ADC2_Outdiv": {
            "value": "2"
          },
          "ADC3_Outdiv": {
            "value": "2"
          },
          "ADC_CalOpt_Mode00": {
            "value": "1"
          },
          "ADC_Data_Type00": {
            "value": "0"
          },
          "ADC_Data_Width00": {
            "value": "8"
          },
          "ADC_Debug": {
            "value": "false"
          },
          "ADC_Decimation_Mode00": {
            "value": "1"
          },
          "ADC_Dither00": {
            "value": "true"
          },
          "ADC_Mixer_Mode00": {
            "value": "2"
          },
          "ADC_Mixer_Type00": {
            "value": "0"
          },
          "ADC_Mixer_Type01": {
            "value": "0"
          },
          "ADC_Mixer_Type03": {
            "value": "3"
          },
          "ADC_Mixer_Type11": {
            "value": "3"
          },
          "ADC_Mixer_Type13": {
            "value": "3"
          },
          "ADC_Mixer_Type21": {
            "value": "3"
          },
          "ADC_Mixer_Type23": {
            "value": "3"
          },
          "ADC_Mixer_Type31": {
            "value": "3"
          },
          "ADC_Mixer_Type33": {
            "value": "3"
          },
          "ADC_Nyquist00": {
            "value": "0"
          },
          "ADC_RTS": {
            "value": "false"
          },
          "ADC_Slice00_Enable": {
            "value": "true"
          },
          "ADC_Slice02_Enable": {
            "value": "false"
          },
          "ADC_Slice10_Enable": {
            "value": "false"
          },
          "ADC_Slice12_Enable": {
            "value": "false"
          },
          "ADC_Slice20_Enable": {
            "value": "false"
          },
          "ADC_Slice22_Enable": {
            "value": "false"
          },
          "ADC_Slice30_Enable": {
            "value": "false"
          },
          "ADC_Slice32_Enable": {
            "value": "false"
          },
          "AMS_Factory_Var": {
            "value": "0"
          },
          "Analog_Detection": {
            "value": "1"
          },
          "Axiclk_Freq": {
            "value": "100.0"
          },
          "Calibration_Freeze": {
            "value": "false"
          },
          "Calibration_Time": {
            "value": "10"
          },
          "Clock_Forwarding": {
            "value": "false"
          },
          "Converter_Setup": {
            "value": "1"
          },
          "DAC0_Multi_Tile_Sync": {
            "value": "false"
          },
          "DAC0_Outclk_Freq": {
            "value": "400.000"
          },
          "DAC0_Outdiv": {
            "value": "2"
          },
          "DAC0_PLL_Enable": {
            "value": "false"
          },
          "DAC0_Refclk_Freq": {
            "value": "6400.000"
          },
          "DAC0_Sampling_Rate": {
            "value": "6.4"
          },
          "DAC1_Outdiv": {
            "value": "2"
          },
          "DAC228_En": {
            "value": "false"
          },
          "DAC229_En": {
            "value": "false"
          },
          "DAC230_En": {
            "value": "false"
          },
          "DAC231_En": {
            "value": "false"
          },
          "DAC2_Outdiv": {
            "value": "2"
          },
          "DAC3_Outdiv": {
            "value": "2"
          },
          "DAC_Data_Type00": {
            "value": "0"
          },
          "DAC_Data_Width00": {
            "value": "16"
          },
          "DAC_Debug": {
            "value": "false"
          },
          "DAC_Decoder_Mode00": {
            "value": "0"
          },
          "DAC_Interpolation_Mode00": {
            "value": "1"
          },
          "DAC_Invsinc_Ctrl00": {
            "value": "false"
          },
          "DAC_Mixer_Type00": {
            "value": "0"
          },
          "DAC_Nyquist00": {
            "value": "0"
          },
          "DAC_Output_Current": {
            "value": "0"
          },
          "DAC_RTS": {
            "value": "false"
          },
          "DAC_Slice00_Enable": {
            "value": "true"
          },
          "DAC_Slice01_Enable": {
            "value": "false"
          },
          "DAC_Slice02_Enable": {
            "value": "false"
          },
          "DAC_Slice03_Enable": {
            "value": "false"
          },
          "DAC_Slice10_Enable": {
            "value": "false"
          },
          "DAC_Slice11_Enable": {
            "value": "false"
          },
          "DAC_Slice12_Enable": {
            "value": "false"
          },
          "DAC_Slice13_Enable": {
            "value": "false"
          },
          "PRESET": {
            "value": "None"
          },
          "VNC_Testing": {
            "value": "false"
          },
          "disable_bg_cal_en": {
            "value": "0"
          },
          "mADC_Mixer_Type01": {
            "value": "3"
          },
          "mADC_Mixer_Type03": {
            "value": "3"
          },
          "mDAC_Slice00_Enable": {
            "value": "false"
          },
          "mDAC_Slice01_Enable": {
            "value": "false"
          },
          "mDAC_Slice02_Enable": {
            "value": "false"
          },
          "mDAC_Slice03_Enable": {
            "value": "false"
          },
          "production_simulation": {
            "value": "0"
          }
        }
      },
      "zynq_ultra_ps_e_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "design_1_zynq_ultra_ps_e_0_axi_periph_0",
        "parameters": {
          "M00_HAS_REGSLICE": {
            "value": "4"
          },
          "M01_HAS_REGSLICE": {
            "value": "4"
          },
          "M02_HAS_REGSLICE": {
            "value": "4"
          },
          "M03_HAS_REGSLICE": {
            "value": "4"
          },
          "M04_HAS_REGSLICE": {
            "value": "4"
          },
          "M05_HAS_REGSLICE": {
            "value": "4"
          },
          "M06_HAS_REGSLICE": {
            "value": "4"
          },
          "M07_HAS_REGSLICE": {
            "value": "4"
          },
          "M08_HAS_REGSLICE": {
            "value": "4"
          },
          "M09_HAS_REGSLICE": {
            "value": "4"
          },
          "M10_HAS_REGSLICE": {
            "value": "4"
          },
          "NUM_MI": {
            "value": "11"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "design_1_xbar_1",
            "parameters": {
              "NUM_MI": {
                "value": "11"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_cc": {
                "vlnv": "xilinx.com:ip:axi_clock_converter:2.1",
                "xci_name": "design_1_auto_cc_0"
              },
              "auto_ds": {
                "vlnv": "xilinx.com:ip:axi_dwidth_converter:2.1",
                "xci_name": "design_1_auto_ds_1",
                "parameters": {
                  "MI_DATA_WIDTH": {
                    "value": "32"
                  },
                  "SI_DATA_WIDTH": {
                    "value": "128"
                  }
                }
              },
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "xci_name": "design_1_auto_pc_1",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                }
              }
            },
            "interface_nets": {
              "auto_ds_to_auto_pc": {
                "interface_ports": [
                  "auto_ds/M_AXI",
                  "auto_pc/S_AXI"
                ]
              },
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "auto_cc_to_auto_ds": {
                "interface_ports": [
                  "auto_cc/M_AXI",
                  "auto_ds/S_AXI"
                ]
              },
              "s00_couplers_to_auto_cc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_cc/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "auto_cc/m_axi_aclk",
                  "auto_ds/s_axi_aclk",
                  "auto_pc/aclk"
                ]
              },
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_cc/s_axi_aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "auto_cc/m_axi_aresetn",
                  "auto_ds/s_axi_aresetn",
                  "auto_pc/aresetn"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_cc/s_axi_aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m00_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m00_regslice_0"
              }
            },
            "interface_nets": {
              "m00_regslice_to_m00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m00_regslice/M_AXI"
                ]
              },
              "m00_couplers_to_m00_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m00_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m00_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m00_regslice/aresetn"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m01_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m01_regslice_0"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m01_regslice/S_AXI"
                ]
              },
              "m01_regslice_to_m01_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m01_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m01_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m01_regslice/aresetn"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m02_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m02_regslice_0"
              }
            },
            "interface_nets": {
              "m02_regslice_to_m02_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m02_regslice/M_AXI"
                ]
              },
              "m02_couplers_to_m02_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m02_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m02_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m02_regslice/aresetn"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m03_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m03_regslice_0"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m03_regslice/S_AXI"
                ]
              },
              "m03_regslice_to_m03_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m03_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m03_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m03_regslice/aresetn"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m04_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m04_regslice_0"
              }
            },
            "interface_nets": {
              "m04_regslice_to_m04_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m04_regslice/M_AXI"
                ]
              },
              "m04_couplers_to_m04_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m04_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m04_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m04_regslice/aresetn"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m05_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m05_regslice_0"
              }
            },
            "interface_nets": {
              "m05_regslice_to_m05_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m05_regslice/M_AXI"
                ]
              },
              "m05_couplers_to_m05_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m05_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m05_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m05_regslice/aresetn"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m06_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m06_regslice_0"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m06_regslice/S_AXI"
                ]
              },
              "m06_regslice_to_m06_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m06_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m06_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m06_regslice/aresetn"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m07_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m07_regslice_0"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m07_regslice/S_AXI"
                ]
              },
              "m07_regslice_to_m07_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m07_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m07_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m07_regslice/aresetn"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m08_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m08_regslice_0"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m08_regslice/S_AXI"
                ]
              },
              "m08_regslice_to_m08_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m08_regslice/M_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m08_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m08_regslice/aresetn"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m09_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m09_regslice_0"
              }
            },
            "interface_nets": {
              "m09_regslice_to_m09_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m09_regslice/M_AXI"
                ]
              },
              "m09_couplers_to_m09_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m09_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m09_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m09_regslice/aresetn"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "m10_regslice": {
                "vlnv": "xilinx.com:ip:axi_register_slice:2.1",
                "xci_name": "design_1_m10_regslice_0"
              }
            },
            "interface_nets": {
              "m10_regslice_to_m10_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "m10_regslice/M_AXI"
                ]
              },
              "m10_couplers_to_m10_regslice": {
                "interface_ports": [
                  "S_AXI",
                  "m10_regslice/S_AXI"
                ]
              }
            },
            "nets": {
              "M_ACLK_1": {
                "ports": [
                  "M_ACLK",
                  "m10_regslice/aclk"
                ]
              },
              "M_ARESETN_1": {
                "ports": [
                  "M_ARESETN",
                  "m10_regslice/aresetn"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "m10_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m09_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m06_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m00_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "zynq_ultra_ps_e_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m08_couplers_to_zynq_ultra_ps_e_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "zynq_ultra_ps_e_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK"
            ]
          },
          "zynq_ultra_ps_e_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN"
            ]
          },
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "M00_ACLK_1": {
            "ports": [
              "M00_ACLK",
              "m00_couplers/M_ACLK"
            ]
          },
          "M00_ARESETN_1": {
            "ports": [
              "M00_ARESETN",
              "m00_couplers/M_ARESETN"
            ]
          },
          "M01_ACLK_1": {
            "ports": [
              "M01_ACLK",
              "m01_couplers/M_ACLK"
            ]
          },
          "M01_ARESETN_1": {
            "ports": [
              "M01_ARESETN",
              "m01_couplers/M_ARESETN"
            ]
          },
          "M02_ACLK_1": {
            "ports": [
              "M02_ACLK",
              "m02_couplers/M_ACLK"
            ]
          },
          "M02_ARESETN_1": {
            "ports": [
              "M02_ARESETN",
              "m02_couplers/M_ARESETN"
            ]
          },
          "M03_ACLK_1": {
            "ports": [
              "M03_ACLK",
              "m03_couplers/M_ACLK"
            ]
          },
          "M03_ARESETN_1": {
            "ports": [
              "M03_ARESETN",
              "m03_couplers/M_ARESETN"
            ]
          },
          "M04_ACLK_1": {
            "ports": [
              "M04_ACLK",
              "m04_couplers/M_ACLK"
            ]
          },
          "M04_ARESETN_1": {
            "ports": [
              "M04_ARESETN",
              "m04_couplers/M_ARESETN"
            ]
          },
          "M05_ACLK_1": {
            "ports": [
              "M05_ACLK",
              "m05_couplers/M_ACLK"
            ]
          },
          "M05_ARESETN_1": {
            "ports": [
              "M05_ARESETN",
              "m05_couplers/M_ARESETN"
            ]
          },
          "M06_ACLK_1": {
            "ports": [
              "M06_ACLK",
              "m06_couplers/M_ACLK"
            ]
          },
          "M06_ARESETN_1": {
            "ports": [
              "M06_ARESETN",
              "m06_couplers/M_ARESETN"
            ]
          },
          "M07_ACLK_1": {
            "ports": [
              "M07_ACLK",
              "m07_couplers/M_ACLK"
            ]
          },
          "M07_ARESETN_1": {
            "ports": [
              "M07_ARESETN",
              "m07_couplers/M_ARESETN"
            ]
          },
          "M08_ACLK_1": {
            "ports": [
              "M08_ACLK",
              "m08_couplers/M_ACLK"
            ]
          },
          "M08_ARESETN_1": {
            "ports": [
              "M08_ARESETN",
              "m08_couplers/M_ARESETN"
            ]
          },
          "M09_ACLK_1": {
            "ports": [
              "M09_ACLK",
              "m09_couplers/M_ACLK"
            ]
          },
          "M09_ARESETN_1": {
            "ports": [
              "M09_ARESETN",
              "m09_couplers/M_ARESETN"
            ]
          },
          "M10_ACLK_1": {
            "ports": [
              "M10_ACLK",
              "m10_couplers/M_ACLK"
            ]
          },
          "M10_ARESETN_1": {
            "ports": [
              "M10_ARESETN",
              "m10_couplers/M_ARESETN"
            ]
          }
        }
      }
    },
    "interface_nets": {
      "zynq_ultra_ps_e_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "enc_ip_mon/s_axi_CNTRL",
          "zynq_ultra_ps_e_0_axi_periph/M02_AXI"
        ]
      },
      "usp_rf_data_converter_0_i_m00_axis": {
        "interface_ports": [
          "adc_sink_i/s00",
          "usp_rf_data_converter_0_i/m00_axis"
        ]
      },
      "axi_interconnect_0_M01_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M01_AXI",
          "dac_source_i/s_axi"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_interconnect_0/M00_AXI",
          "usp_rf_data_converter_0_i/s_axi"
        ]
      },
      "axi_gpio_GPIO": {
        "interface_ports": [
          "led_bits",
          "axi_gpio/GPIO"
        ]
      },
      "dac0_clk_1": {
        "interface_ports": [
          "dac0_clk",
          "usp_rf_data_converter_0_i/dac0_clk"
        ]
      },
      "axi_interconnect_0_M02_AXI": {
        "interface_ports": [
          "adc_sink_i/s_axi",
          "axi_interconnect_0/M02_AXI"
        ]
      },
      "chan_ctrl_reg_M_AXIS": {
        "interface_ports": [
          "chan_ctrl_fifo/S_AXIS",
          "chan_ctrl_reg/M_AXIS"
        ]
      },
      "usp_rf_data_converter_0_i_vout00": {
        "interface_ports": [
          "vout00",
          "usp_rf_data_converter_0_i/vout00"
        ]
      },
      "chan_ctrl_fifo_M_AXIS": {
        "interface_ports": [
          "chan_ctrl_fifo/M_AXIS",
          "mod_and_chan/ctrl_in_V"
        ]
      },
      "llr_reinterpret_M_AXIS": {
        "interface_ports": [
          "llr_reinterpret/M_AXIS",
          "sd_fec_dec/S_AXIS_DIN",
          "dec_ip_probe/mon"
        ]
      },
      "data_source_dec_keep_ctrl_V_V": {
        "interface_ports": [
          "data_source/dec_keep_ctrl_V_V",
          "dec_add_keep_trim/S_AXIS"
        ]
      },
      "data_source_chan_ctrl_out_V": {
        "interface_ports": [
          "chan_ctrl_reg/S_AXIS",
          "data_source/chan_ctrl_out_V"
        ]
      },
      "dac_source_i_m00": {
        "interface_ports": [
          "dac_source_i/m00",
          "usp_rf_data_converter_0_i/s00_axis"
        ]
      },
      "dec_ctrl_fifo_M_AXIS": {
        "interface_ports": [
          "dec_ctrl_fifo/M_AXIS",
          "sd_fec_dec/S_AXIS_CTRL"
        ]
      },
      "data_source_dec_ctrl_out": {
        "interface_ports": [
          "data_source/dec_ctrl_out",
          "dec_ctrl_reinterpret/S_AXIS"
        ]
      },
      "demod_hard_data": {
        "interface_ports": [
          "demod/hard_data",
          "hard_chan_data_fifo/S_AXIS"
        ]
      },
      "dec_ctrl_reg_M_AXIS": {
        "interface_ports": [
          "dec_ctrl_fifo/S_AXIS",
          "dec_ctrl_reg/M_AXIS"
        ]
      },
      "data_source_enc_ctrl_out": {
        "interface_ports": [
          "data_source/enc_ctrl_out",
          "enc_ctrl_reinterpret/S_AXIS"
        ]
      },
      "data_source_hard_data_out": {
        "interface_ports": [
          "data_source/hard_data_out",
          "hard_data_reg/S_AXIS"
        ]
      },
      "dec_add_keep_trim_M_AXIS": {
        "interface_ports": [
          "dec_add_keep_trim/M_AXIS",
          "dec_keep_ctrl_fifo/S_AXIS"
        ]
      },
      "dec_add_keep_dout": {
        "interface_ports": [
          "dec_add_keep/dout",
          "dec_data_reinterpret/S_AXIS"
        ]
      },
      "dec_ctrl_reinterpret_M_AXIS": {
        "interface_ports": [
          "dec_ctrl_reg/S_AXIS",
          "dec_ctrl_reinterpret/M_AXIS"
        ]
      },
      "dec_stat_reinterpret_M_AXIS": {
        "interface_ports": [
          "dec_stat_reinterpret/M_AXIS",
          "stats/fe_status_V_V"
        ]
      },
      "dec_keep_ctrl_fifo_M_AXIS": {
        "interface_ports": [
          "dec_add_keep/ctrl_V_V",
          "dec_keep_ctrl_fifo/M_AXIS"
        ]
      },
      "demod_soft_data": {
        "interface_ports": [
          "demod/soft_data",
          "llr_reshape/S_AXIS"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "sys_diff_clock",
          "clk_wiz/CLK_IN1_D"
        ]
      },
      "dec_data_reinterpret_M_AXIS": {
        "interface_ports": [
          "dec_data_reinterpret/M_AXIS",
          "stats/hard_data"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM1_FPD": {
        "interface_ports": [
          "axi_interconnect_0/S00_AXI",
          "zynq_ultra_ps_e_0/M_AXI_HPM1_FPD"
        ]
      },
      "enc_data_fifo_M_AXIS": {
        "interface_ports": [
          "enc_data_fifo/M_AXIS",
          "mod_and_chan/hard_data_V_V"
        ]
      },
      "enc_add_keep_dout": {
        "interface_ports": [
          "enc_add_keep/dout",
          "enc_data_reinterpret/S_AXIS"
        ]
      },
      "mod_and_chan_chan_data_1_V": {
        "interface_ports": [
          "demod/chan_data_1_V",
          "mod_and_chan/chan_data_1_V"
        ]
      },
      "enc_ctrl_reinterpret_M_AXIS": {
        "interface_ports": [
          "enc_ctrl_reinterpret/M_AXIS",
          "sd_fec_enc/S_AXIS_CTRL"
        ]
      },
      "enc_add_keep_trim_M_AXIS": {
        "interface_ports": [
          "enc_add_keep_trim/M_AXIS",
          "enc_keep_ctrl_fifo/S_AXIS"
        ]
      },
      "enc_data_reinterpret_M_AXIS": {
        "interface_ports": [
          "enc_data_fifo/S_AXIS",
          "enc_data_reinterpret/M_AXIS"
        ]
      },
      "hard_chan_data_fifo_M_AXIS": {
        "interface_ports": [
          "hard_chan_data_fifo/M_AXIS",
          "stats/error_data"
        ]
      },
      "enc_keep_ctrl_fifo_M_AXIS": {
        "interface_ports": [
          "enc_add_keep/ctrl_V_V",
          "enc_keep_ctrl_fifo/M_AXIS"
        ]
      },
      "hard_data_reg_M_AXIS": {
        "interface_ports": [
          "hard_data_reg/M_AXIS",
          "src_data_broadcast/S_AXIS"
        ]
      },
      "vin0_01_0_1": {
        "interface_ports": [
          "vin0_01",
          "usp_rf_data_converter_0_i/vin0_01"
        ]
      },
      "src_data_broadcast_M01_AXIS": {
        "interface_ports": [
          "src_data_broadcast/M01_AXIS",
          "src_data_fifo/S_AXIS"
        ]
      },
      "llr_reshape_M_AXIS": {
        "interface_ports": [
          "llr_reinterpret/S_AXIS",
          "llr_reshape/M_AXIS"
        ]
      },
      "sd_fec_enc_M_AXIS_DOUT": {
        "interface_ports": [
          "enc_add_keep/din",
          "sd_fec_enc/M_AXIS_DOUT",
          "enc_op_probe/mon"
        ]
      },
      "mod_and_chan_chan_data_2_V": {
        "interface_ports": [
          "demod/chan_data_2_V",
          "mod_and_chan/chan_data_2_V"
        ]
      },
      "mod_and_chan_chan_data_3_V": {
        "interface_ports": [
          "demod/chan_data_3_V",
          "mod_and_chan/chan_data_3_V"
        ]
      },
      "sd_fec_dec_M_AXIS_STATUS": {
        "interface_ports": [
          "dec_stat_reinterpret/S_AXIS",
          "sd_fec_dec/M_AXIS_STATUS"
        ]
      },
      "mod_and_chan_ctrl_out_V": {
        "interface_ports": [
          "demod/ctrl_in_V",
          "mod_and_chan/ctrl_out_V"
        ]
      },
      "src_data_broadcast_M00_AXIS": {
        "interface_ports": [
          "sd_fec_enc/S_AXIS_DIN",
          "src_data_broadcast/M00_AXIS",
          "enc_ip_probe/mon"
        ]
      },
      "mod_and_chan_chan_data_4_V": {
        "interface_ports": [
          "demod/chan_data_4_V",
          "mod_and_chan/chan_data_4_V"
        ]
      },
      "src_data_fifo_M_AXIS": {
        "interface_ports": [
          "src_data_fifo/M_AXIS",
          "stats/src_data_V_V"
        ]
      },
      "sd_fec_dec_M_AXIS_DOUT": {
        "interface_ports": [
          "dec_add_keep/din",
          "sd_fec_dec/M_AXIS_DOUT",
          "dec_op_probe/mon"
        ]
      },
      "data_source_enc_keep_ctrl_V_V": {
        "interface_ports": [
          "data_source/enc_keep_ctrl_V_V",
          "enc_add_keep_trim/S_AXIS"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "data_source/s_axi_CNTRL",
          "zynq_ultra_ps_e_0_axi_periph/M00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_M_AXI_HPM0_FPD": {
        "interface_ports": [
          "zynq_ultra_ps_e_0/M_AXI_HPM0_FPD",
          "zynq_ultra_ps_e_0_axi_periph/S00_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "sd_fec_enc/S_AXI",
          "zynq_ultra_ps_e_0_axi_periph/M01_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "gpio_reset/S_AXI",
          "zynq_ultra_ps_e_0_axi_periph/M09_AXI"
        ]
      },
      "sysref_in_1": {
        "interface_ports": [
          "sysref_in",
          "usp_rf_data_converter_0_i/sysref_in"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "sd_fec_dec/S_AXI",
          "zynq_ultra_ps_e_0_axi_periph/M04_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "enc_op_mon/s_axi_CNTRL",
          "zynq_ultra_ps_e_0_axi_periph/M03_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "dec_op_mon/s_axi_CNTRL",
          "zynq_ultra_ps_e_0_axi_periph/M08_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "stats/s_axi_CNTRL",
          "zynq_ultra_ps_e_0_axi_periph/M05_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "axi_gpio/S_AXI",
          "zynq_ultra_ps_e_0_axi_periph/M06_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "axi_intc/s_axi",
          "zynq_ultra_ps_e_0_axi_periph/M10_AXI"
        ]
      },
      "zynq_ultra_ps_e_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "dec_ip_mon/s_axi_CNTRL",
          "zynq_ultra_ps_e_0_axi_periph/M07_AXI"
        ]
      },
      "adc0_clk_1": {
        "interface_ports": [
          "adc0_clk",
          "usp_rf_data_converter_0_i/adc0_clk"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "rst_zynq_ultra_ps_e_0_99M/interconnect_aresetn",
          "axi_interconnect_0/ARESETN"
        ]
      },
      "adc_sink_i_done_flag": {
        "ports": [
          "adc_sink_i/done_flag",
          "done_flag"
        ]
      },
      "adc_sink_i_error_flag": {
        "ports": [
          "adc_sink_i/error_flag",
          "error_flag"
        ]
      },
      "axi_intc_irq": {
        "ports": [
          "axi_intc/irq",
          "zynq_ultra_ps_e_0/pl_ps_irq0"
        ]
      },
      "clk_wiz_clk_out1": {
        "ports": [
          "clk_wiz/clk_out1",
          "sd_fec_dec/core_clk",
          "sd_fec_enc/core_clk"
        ]
      },
      "clk_wiz_clk_out2": {
        "ports": [
          "clk_wiz/clk_out2",
          "chan_ctrl_fifo/s_axis_aclk",
          "chan_ctrl_reg/aclk",
          "data_source/ap_clk",
          "dec_add_keep/ap_clk",
          "dec_add_keep_trim/aclk",
          "dec_ctrl_fifo/s_axis_aclk",
          "dec_ctrl_reg/aclk",
          "dec_ctrl_reinterpret/aclk",
          "dec_data_reinterpret/aclk",
          "dec_ip_mon/ap_clk",
          "dec_ip_probe/clk",
          "dec_keep_ctrl_fifo/s_axis_aclk",
          "dec_op_mon/ap_clk",
          "dec_op_probe/clk",
          "dec_stat_reinterpret/aclk",
          "demod/ap_clk",
          "enc_add_keep/ap_clk",
          "enc_add_keep_trim/aclk",
          "enc_ctrl_reinterpret/aclk",
          "enc_data_fifo/s_axis_aclk",
          "enc_data_reinterpret/aclk",
          "enc_ip_mon/ap_clk",
          "enc_ip_probe/clk",
          "enc_keep_ctrl_fifo/s_axis_aclk",
          "enc_op_mon/ap_clk",
          "enc_op_probe/clk",
          "hard_chan_data_fifo/s_axis_aclk",
          "hard_data_reg/aclk",
          "llr_reinterpret/aclk",
          "llr_reshape/aclk",
          "mod_and_chan/ap_clk",
          "rst_clk_wiz_300M/slowest_sync_clk",
          "rtc/CLK",
          "sd_fec_dec/m_axis_dout_aclk",
          "sd_fec_dec/m_axis_status_aclk",
          "sd_fec_dec/s_axis_ctrl_aclk",
          "sd_fec_dec/s_axis_din_aclk",
          "sd_fec_enc/m_axis_dout_aclk",
          "sd_fec_enc/m_axis_status_aclk",
          "sd_fec_enc/s_axis_ctrl_aclk",
          "sd_fec_enc/s_axis_din_aclk",
          "src_data_broadcast/aclk",
          "src_data_fifo/s_axis_aclk",
          "stats/ap_clk"
        ]
      },
      "clk_wiz_clk_out3": {
        "ports": [
          "clk_wiz/clk_out3",
          "adc_sink_i/s0_axis_clock",
          "axi_gpio/s_axi_aclk",
          "axi_intc/s_axi_aclk",
          "dac_source_i/m0_axis_clock",
          "data_source/cntrl_aclk",
          "dec_ip_mon/cntrl_aclk",
          "dec_op_mon/cntrl_aclk",
          "enc_ip_mon/cntrl_aclk",
          "enc_op_mon/cntrl_aclk",
          "gpio_reset/s_axi_aclk",
          "rst_clk_wiz_100M/slowest_sync_clk",
          "sd_fec_dec/s_axi_aclk",
          "sd_fec_enc/s_axi_aclk",
          "stats/cntrl_aclk",
          "usp_rf_data_converter_0_i/m0_axis_aclk",
          "usp_rf_data_converter_0_i/s0_axis_aclk",
          "zynq_ultra_ps_e_0_axi_periph/ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M00_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M01_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M02_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M03_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M04_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M05_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M06_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M07_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M08_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M09_ACLK",
          "zynq_ultra_ps_e_0_axi_periph/M10_ACLK"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_100M/dcm_locked",
          "rst_clk_wiz_300M/dcm_locked"
        ]
      },
      "concat_int_dout": {
        "ports": [
          "concat_int/dout",
          "axi_intc/intr"
        ]
      },
      "const_1_dout": {
        "ports": [
          "const_1/dout",
          "sd_fec_enc/m_axis_status_tready"
        ]
      },
      "dec_ip_probe_last_op": {
        "ports": [
          "dec_ip_probe/last_op",
          "dec_ip_mon/tlast_V"
        ]
      },
      "dec_ip_probe_ready_op": {
        "ports": [
          "dec_ip_probe/ready_op",
          "dec_ip_mon/tready_V"
        ]
      },
      "dec_ip_probe_valid_op": {
        "ports": [
          "dec_ip_probe/valid_op",
          "dec_ip_mon/tvalid_V"
        ]
      },
      "dec_op_probe_last_op": {
        "ports": [
          "dec_op_probe/last_op",
          "dec_op_mon/tlast_V"
        ]
      },
      "dec_op_probe_ready_op": {
        "ports": [
          "dec_op_probe/ready_op",
          "dec_op_mon/tready_V"
        ]
      },
      "dec_op_probe_valid_op": {
        "ports": [
          "dec_op_probe/valid_op",
          "dec_op_mon/tvalid_V"
        ]
      },
      "emio_uart1_rxd_0_1": {
        "ports": [
          "emio_uart1_rxd_0",
          "zynq_ultra_ps_e_0/emio_uart1_rxd"
        ]
      },
      "enc_ip_probe_last_op": {
        "ports": [
          "enc_ip_probe/last_op",
          "enc_ip_mon/tlast_V"
        ]
      },
      "enc_ip_probe_ready_op": {
        "ports": [
          "enc_ip_probe/ready_op",
          "enc_ip_mon/tready_V"
        ]
      },
      "enc_ip_probe_valid_op": {
        "ports": [
          "enc_ip_probe/valid_op",
          "enc_ip_mon/tvalid_V"
        ]
      },
      "enc_op_probe_last_op": {
        "ports": [
          "enc_op_probe/last_op",
          "enc_op_mon/tlast_V"
        ]
      },
      "enc_op_probe_ready_op": {
        "ports": [
          "enc_op_probe/ready_op",
          "enc_op_mon/tready_V"
        ]
      },
      "enc_op_probe_valid_op": {
        "ports": [
          "enc_op_probe/valid_op",
          "enc_op_mon/tvalid_V"
        ]
      },
      "gpio_reset_gpio_io_o": {
        "ports": [
          "gpio_reset/gpio_io_o",
          "reset_slice/Din"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset",
          "clk_wiz/reset",
          "rst_clk_wiz_100M/ext_reset_in",
          "rst_clk_wiz_300M/ext_reset_in"
        ]
      },
      "reset_slice_Dout": {
        "ports": [
          "reset_slice/Dout",
          "rst_clk_wiz_300M/aux_reset_in"
        ]
      },
      "rst_clk_wiz_100M_interconnect_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/interconnect_aresetn",
          "zynq_ultra_ps_e_0_axi_periph/ARESETN"
        ]
      },
      "rst_clk_wiz_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_100M/peripheral_aresetn",
          "axi_gpio/s_axi_aresetn",
          "axi_intc/s_axi_aresetn",
          "data_source/ap_rst_n_cntrl_aclk",
          "dec_ip_mon/ap_rst_n_cntrl_aclk",
          "dec_op_mon/ap_rst_n_cntrl_aclk",
          "enc_ip_mon/ap_rst_n_cntrl_aclk",
          "enc_op_mon/ap_rst_n_cntrl_aclk",
          "gpio_reset/s_axi_aresetn",
          "stats/ap_rst_n_cntrl_aclk",
          "usp_rf_data_converter_0_i/s0_axis_aresetn",
          "zynq_ultra_ps_e_0_axi_periph/M00_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M01_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M02_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M03_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M04_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M05_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M06_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M07_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M08_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M09_ARESETN",
          "zynq_ultra_ps_e_0_axi_periph/M10_ARESETN",
          "usp_rf_data_converter_0_i/m0_axis_aresetn"
        ]
      },
      "rst_clk_wiz_300M_interconnect_aresetn": {
        "ports": [
          "rst_clk_wiz_300M/interconnect_aresetn",
          "chan_ctrl_fifo/s_axis_aresetn",
          "chan_ctrl_reg/aresetn",
          "dec_add_keep_trim/aresetn",
          "dec_ctrl_fifo/s_axis_aresetn",
          "dec_ctrl_reg/aresetn",
          "dec_ctrl_reinterpret/aresetn",
          "dec_data_reinterpret/aresetn",
          "dec_keep_ctrl_fifo/s_axis_aresetn",
          "dec_stat_reinterpret/aresetn",
          "enc_add_keep_trim/aresetn",
          "enc_ctrl_reinterpret/aresetn",
          "enc_data_fifo/s_axis_aresetn",
          "enc_data_reinterpret/aresetn",
          "enc_keep_ctrl_fifo/s_axis_aresetn",
          "hard_chan_data_fifo/s_axis_aresetn",
          "hard_data_reg/aresetn",
          "llr_reinterpret/aresetn",
          "llr_reshape/aresetn",
          "src_data_broadcast/aresetn",
          "src_data_fifo/s_axis_aresetn"
        ]
      },
      "rst_clk_wiz_300M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_300M/peripheral_aresetn",
          "data_source/ap_rst_n",
          "dec_add_keep/ap_rst_n",
          "dec_ip_mon/ap_rst_n",
          "dec_op_mon/ap_rst_n",
          "demod/ap_rst_n",
          "enc_add_keep/ap_rst_n",
          "enc_ip_mon/ap_rst_n",
          "enc_op_mon/ap_rst_n",
          "mod_and_chan/ap_rst_n",
          "sd_fec_dec/reset_n",
          "sd_fec_enc/reset_n",
          "stats/ap_rst_n"
        ]
      },
      "rst_clk_wiz_300M_peripheral_reset": {
        "ports": [
          "rst_clk_wiz_300M/peripheral_reset",
          "rtc/SCLR"
        ]
      },
      "rst_zynq_ultra_ps_e_0_99M_peripheral_aresetn": {
        "ports": [
          "rst_zynq_ultra_ps_e_0_99M/peripheral_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/M01_ARESETN",
          "axi_interconnect_0/M02_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "dac_source_i/s_axi_aresetn",
          "usp_rf_data_converter_0_i/s_axi_aresetn",
          "zynq_ultra_ps_e_0_axi_periph/S00_ARESETN",
          "adc_sink_i/s_axi_aresetn"
        ]
      },
      "rtc_Q": {
        "ports": [
          "rtc/Q",
          "dec_ip_mon/rtc_V",
          "dec_op_mon/rtc_V",
          "enc_ip_mon/rtc_V",
          "enc_op_mon/rtc_V"
        ]
      },
      "sd_fec_dec_interrupt": {
        "ports": [
          "sd_fec_dec/interrupt",
          "concat_int/In1"
        ]
      },
      "sd_fec_enc_interrupt": {
        "ports": [
          "sd_fec_enc/interrupt",
          "concat_int/In0"
        ]
      },
      "usp_rf_data_converter_0_i_clk_adc0": {
        "ports": [
          "usp_rf_data_converter_0_i/clk_adc0",
          "clk_adc0"
        ]
      },
      "usp_rf_data_converter_0_i_clk_dac0": {
        "ports": [
          "usp_rf_data_converter_0_i/clk_dac0",
          "clk_dac0"
        ]
      },
      "usp_rf_data_converter_0_i_irq": {
        "ports": [
          "usp_rf_data_converter_0_i/irq",
          "irq"
        ]
      },
      "zynq_ultra_ps_e_0_emio_uart1_txd": {
        "ports": [
          "zynq_ultra_ps_e_0/emio_uart1_txd",
          "emio_uart1_txd_0"
        ]
      },
      "zynq_ultra_ps_e_0_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_clk0",
          "adc_sink_i/s_axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_interconnect_0/M01_ACLK",
          "axi_interconnect_0/M02_ACLK",
          "axi_interconnect_0/S00_ACLK",
          "dac_source_i/s_axi_aclk",
          "rst_zynq_ultra_ps_e_0_99M/slowest_sync_clk",
          "usp_rf_data_converter_0_i/s_axi_aclk",
          "zynq_ultra_ps_e_0/maxihpm0_fpd_aclk",
          "zynq_ultra_ps_e_0/maxihpm1_fpd_aclk",
          "zynq_ultra_ps_e_0_axi_periph/S00_ACLK"
        ]
      },
      "zynq_ultra_ps_e_0_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e_0/pl_resetn0",
          "rst_zynq_ultra_ps_e_0_99M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e_0": {
        "address_spaces": {
          "Data": {
            "range": "1T",
            "width": "32",
            "segments": {
              "SEG_adc_sink_i_reg0": {
                "address_block": "/adc_sink_i/s_axi/reg0",
                "offset": "0x00B0000000",
                "range": "256K"
              },
              "SEG_axi_gpio_Reg": {
                "address_block": "/axi_gpio/S_AXI/Reg",
                "offset": "0x00A00C0000",
                "range": "4K"
              },
              "SEG_axi_intc_Reg": {
                "address_block": "/axi_intc/S_AXI/Reg",
                "offset": "0x00A00C2000",
                "range": "4K"
              },
              "SEG_dac_source_i_reg0": {
                "address_block": "/dac_source_i/s_axi/reg0",
                "offset": "0x00B0040000",
                "range": "256K"
              },
              "SEG_data_source_Reg": {
                "address_block": "/data_source/s_axi_CNTRL/Reg",
                "offset": "0x00A0000000",
                "range": "64K"
              },
              "SEG_dec_ip_mon_Reg": {
                "address_block": "/dec_ip_mon/s_axi_CNTRL/Reg",
                "offset": "0x00A00D0000",
                "range": "64K"
              },
              "SEG_dec_op_mon_Reg": {
                "address_block": "/dec_op_mon/s_axi_CNTRL/Reg",
                "offset": "0x00A00E0000",
                "range": "64K"
              },
              "SEG_enc_ip_mon_Reg": {
                "address_block": "/enc_ip_mon/s_axi_CNTRL/Reg",
                "offset": "0x00A0010000",
                "range": "64K"
              },
              "SEG_enc_op_mon_Reg": {
                "address_block": "/enc_op_mon/s_axi_CNTRL/Reg",
                "offset": "0x00A0020000",
                "range": "64K"
              },
              "SEG_gpio_reset_Reg": {
                "address_block": "/gpio_reset/S_AXI/Reg",
                "offset": "0x00A00C1000",
                "range": "4K"
              },
              "SEG_sd_fec_dec_PARAMS": {
                "address_block": "/sd_fec_dec/S_AXI/PARAMS",
                "offset": "0x00A0080000",
                "range": "256K"
              },
              "SEG_sd_fec_enc_PARAMS": {
                "address_block": "/sd_fec_enc/S_AXI/PARAMS",
                "offset": "0x00A0040000",
                "range": "256K"
              },
              "SEG_stats_Reg": {
                "address_block": "/stats/s_axi_CNTRL/Reg",
                "offset": "0x00A0030000",
                "range": "64K"
              },
              "SEG_usp_rf_data_converter_0_i_Reg": {
                "address_block": "/usp_rf_data_converter_0_i/s_axi/Reg",
                "offset": "0x00B0080000",
                "range": "256K"
              }
            }
          }
        }
      }
    }
  }
}