{"vcs1":{"timestamp_begin":1698964293.701366991, "rt":0.46, "ut":0.15, "st":0.12}}
{"vcselab":{"timestamp_begin":1698964294.219371978, "rt":0.57, "ut":0.22, "st":0.12}}
{"link":{"timestamp_begin":1698964294.823377878, "rt":0.26, "ut":0.07, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1698964293.366716740}
{"VCS_COMP_START_TIME": 1698964293.366716740}
{"VCS_COMP_END_TIME": 1698964295.147438717}
{"VCS_USER_OPTIONS": "-q -nc -sverilog TB.sv uart.sv"}
{"vcs1": {"peak_mem": 338400}}
{"stitch_vcselab": {"peak_mem": 222592}}
