
second_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000758c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000111c  08007760  08007760  00008760  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800887c  0800887c  0000a1dc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800887c  0800887c  0000987c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008884  08008884  0000a1dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008884  08008884  00009884  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008888  08008888  00009888  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001dc  20000000  0800888c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000614  200001dc  08008a68  0000a1dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200007f0  08008a68  0000a7f0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a1dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cb31  00000000  00000000  0000a20c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002030  00000000  00000000  00016d3d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b70  00000000  00000000  00018d70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008e2  00000000  00000000  000198e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022ad3  00000000  00000000  0001a1c2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000f259  00000000  00000000  0003cc95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cd19a  00000000  00000000  0004beee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00119088  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004038  00000000  00000000  001190cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  0011d104  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001dc 	.word	0x200001dc
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007744 	.word	0x08007744

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e0 	.word	0x200001e0
 800020c:	08007744 	.word	0x08007744

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000bfc:	f000 b988 	b.w	8000f10 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	468e      	mov	lr, r1
 8000c20:	4604      	mov	r4, r0
 8000c22:	4688      	mov	r8, r1
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d14a      	bne.n	8000cbe <__udivmoddi4+0xa6>
 8000c28:	428a      	cmp	r2, r1
 8000c2a:	4617      	mov	r7, r2
 8000c2c:	d962      	bls.n	8000cf4 <__udivmoddi4+0xdc>
 8000c2e:	fab2 f682 	clz	r6, r2
 8000c32:	b14e      	cbz	r6, 8000c48 <__udivmoddi4+0x30>
 8000c34:	f1c6 0320 	rsb	r3, r6, #32
 8000c38:	fa01 f806 	lsl.w	r8, r1, r6
 8000c3c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c40:	40b7      	lsls	r7, r6
 8000c42:	ea43 0808 	orr.w	r8, r3, r8
 8000c46:	40b4      	lsls	r4, r6
 8000c48:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c4c:	fa1f fc87 	uxth.w	ip, r7
 8000c50:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c54:	0c23      	lsrs	r3, r4, #16
 8000c56:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c5a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c5e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c62:	429a      	cmp	r2, r3
 8000c64:	d909      	bls.n	8000c7a <__udivmoddi4+0x62>
 8000c66:	18fb      	adds	r3, r7, r3
 8000c68:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c6c:	f080 80ea 	bcs.w	8000e44 <__udivmoddi4+0x22c>
 8000c70:	429a      	cmp	r2, r3
 8000c72:	f240 80e7 	bls.w	8000e44 <__udivmoddi4+0x22c>
 8000c76:	3902      	subs	r1, #2
 8000c78:	443b      	add	r3, r7
 8000c7a:	1a9a      	subs	r2, r3, r2
 8000c7c:	b2a3      	uxth	r3, r4
 8000c7e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c82:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c8a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c8e:	459c      	cmp	ip, r3
 8000c90:	d909      	bls.n	8000ca6 <__udivmoddi4+0x8e>
 8000c92:	18fb      	adds	r3, r7, r3
 8000c94:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000c98:	f080 80d6 	bcs.w	8000e48 <__udivmoddi4+0x230>
 8000c9c:	459c      	cmp	ip, r3
 8000c9e:	f240 80d3 	bls.w	8000e48 <__udivmoddi4+0x230>
 8000ca2:	443b      	add	r3, r7
 8000ca4:	3802      	subs	r0, #2
 8000ca6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000caa:	eba3 030c 	sub.w	r3, r3, ip
 8000cae:	2100      	movs	r1, #0
 8000cb0:	b11d      	cbz	r5, 8000cba <__udivmoddi4+0xa2>
 8000cb2:	40f3      	lsrs	r3, r6
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cbe:	428b      	cmp	r3, r1
 8000cc0:	d905      	bls.n	8000cce <__udivmoddi4+0xb6>
 8000cc2:	b10d      	cbz	r5, 8000cc8 <__udivmoddi4+0xb0>
 8000cc4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cc8:	2100      	movs	r1, #0
 8000cca:	4608      	mov	r0, r1
 8000ccc:	e7f5      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cce:	fab3 f183 	clz	r1, r3
 8000cd2:	2900      	cmp	r1, #0
 8000cd4:	d146      	bne.n	8000d64 <__udivmoddi4+0x14c>
 8000cd6:	4573      	cmp	r3, lr
 8000cd8:	d302      	bcc.n	8000ce0 <__udivmoddi4+0xc8>
 8000cda:	4282      	cmp	r2, r0
 8000cdc:	f200 8105 	bhi.w	8000eea <__udivmoddi4+0x2d2>
 8000ce0:	1a84      	subs	r4, r0, r2
 8000ce2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ce6:	2001      	movs	r0, #1
 8000ce8:	4690      	mov	r8, r2
 8000cea:	2d00      	cmp	r5, #0
 8000cec:	d0e5      	beq.n	8000cba <__udivmoddi4+0xa2>
 8000cee:	e9c5 4800 	strd	r4, r8, [r5]
 8000cf2:	e7e2      	b.n	8000cba <__udivmoddi4+0xa2>
 8000cf4:	2a00      	cmp	r2, #0
 8000cf6:	f000 8090 	beq.w	8000e1a <__udivmoddi4+0x202>
 8000cfa:	fab2 f682 	clz	r6, r2
 8000cfe:	2e00      	cmp	r6, #0
 8000d00:	f040 80a4 	bne.w	8000e4c <__udivmoddi4+0x234>
 8000d04:	1a8a      	subs	r2, r1, r2
 8000d06:	0c03      	lsrs	r3, r0, #16
 8000d08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	b2bc      	uxth	r4, r7
 8000d10:	2101      	movs	r1, #1
 8000d12:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d16:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d1a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d1e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d22:	429a      	cmp	r2, r3
 8000d24:	d907      	bls.n	8000d36 <__udivmoddi4+0x11e>
 8000d26:	18fb      	adds	r3, r7, r3
 8000d28:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d2c:	d202      	bcs.n	8000d34 <__udivmoddi4+0x11c>
 8000d2e:	429a      	cmp	r2, r3
 8000d30:	f200 80e0 	bhi.w	8000ef4 <__udivmoddi4+0x2dc>
 8000d34:	46c4      	mov	ip, r8
 8000d36:	1a9b      	subs	r3, r3, r2
 8000d38:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d3c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d40:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d44:	fb02 f404 	mul.w	r4, r2, r4
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	d907      	bls.n	8000d5c <__udivmoddi4+0x144>
 8000d4c:	18fb      	adds	r3, r7, r3
 8000d4e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d52:	d202      	bcs.n	8000d5a <__udivmoddi4+0x142>
 8000d54:	429c      	cmp	r4, r3
 8000d56:	f200 80ca 	bhi.w	8000eee <__udivmoddi4+0x2d6>
 8000d5a:	4602      	mov	r2, r0
 8000d5c:	1b1b      	subs	r3, r3, r4
 8000d5e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d62:	e7a5      	b.n	8000cb0 <__udivmoddi4+0x98>
 8000d64:	f1c1 0620 	rsb	r6, r1, #32
 8000d68:	408b      	lsls	r3, r1
 8000d6a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d6e:	431f      	orrs	r7, r3
 8000d70:	fa0e f401 	lsl.w	r4, lr, r1
 8000d74:	fa20 f306 	lsr.w	r3, r0, r6
 8000d78:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d7c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d80:	4323      	orrs	r3, r4
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	fa1f fc87 	uxth.w	ip, r7
 8000d8a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d8e:	0c1c      	lsrs	r4, r3, #16
 8000d90:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d94:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d98:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d9c:	45a6      	cmp	lr, r4
 8000d9e:	fa02 f201 	lsl.w	r2, r2, r1
 8000da2:	d909      	bls.n	8000db8 <__udivmoddi4+0x1a0>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000daa:	f080 809c 	bcs.w	8000ee6 <__udivmoddi4+0x2ce>
 8000dae:	45a6      	cmp	lr, r4
 8000db0:	f240 8099 	bls.w	8000ee6 <__udivmoddi4+0x2ce>
 8000db4:	3802      	subs	r0, #2
 8000db6:	443c      	add	r4, r7
 8000db8:	eba4 040e 	sub.w	r4, r4, lr
 8000dbc:	fa1f fe83 	uxth.w	lr, r3
 8000dc0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dc4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dc8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dcc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd0:	45a4      	cmp	ip, r4
 8000dd2:	d908      	bls.n	8000de6 <__udivmoddi4+0x1ce>
 8000dd4:	193c      	adds	r4, r7, r4
 8000dd6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dda:	f080 8082 	bcs.w	8000ee2 <__udivmoddi4+0x2ca>
 8000dde:	45a4      	cmp	ip, r4
 8000de0:	d97f      	bls.n	8000ee2 <__udivmoddi4+0x2ca>
 8000de2:	3b02      	subs	r3, #2
 8000de4:	443c      	add	r4, r7
 8000de6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dea:	eba4 040c 	sub.w	r4, r4, ip
 8000dee:	fba0 ec02 	umull	lr, ip, r0, r2
 8000df2:	4564      	cmp	r4, ip
 8000df4:	4673      	mov	r3, lr
 8000df6:	46e1      	mov	r9, ip
 8000df8:	d362      	bcc.n	8000ec0 <__udivmoddi4+0x2a8>
 8000dfa:	d05f      	beq.n	8000ebc <__udivmoddi4+0x2a4>
 8000dfc:	b15d      	cbz	r5, 8000e16 <__udivmoddi4+0x1fe>
 8000dfe:	ebb8 0203 	subs.w	r2, r8, r3
 8000e02:	eb64 0409 	sbc.w	r4, r4, r9
 8000e06:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e0e:	431e      	orrs	r6, r3
 8000e10:	40cc      	lsrs	r4, r1
 8000e12:	e9c5 6400 	strd	r6, r4, [r5]
 8000e16:	2100      	movs	r1, #0
 8000e18:	e74f      	b.n	8000cba <__udivmoddi4+0xa2>
 8000e1a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e1e:	0c01      	lsrs	r1, r0, #16
 8000e20:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e24:	b280      	uxth	r0, r0
 8000e26:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e2a:	463b      	mov	r3, r7
 8000e2c:	4638      	mov	r0, r7
 8000e2e:	463c      	mov	r4, r7
 8000e30:	46b8      	mov	r8, r7
 8000e32:	46be      	mov	lr, r7
 8000e34:	2620      	movs	r6, #32
 8000e36:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e3a:	eba2 0208 	sub.w	r2, r2, r8
 8000e3e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e42:	e766      	b.n	8000d12 <__udivmoddi4+0xfa>
 8000e44:	4601      	mov	r1, r0
 8000e46:	e718      	b.n	8000c7a <__udivmoddi4+0x62>
 8000e48:	4610      	mov	r0, r2
 8000e4a:	e72c      	b.n	8000ca6 <__udivmoddi4+0x8e>
 8000e4c:	f1c6 0220 	rsb	r2, r6, #32
 8000e50:	fa2e f302 	lsr.w	r3, lr, r2
 8000e54:	40b7      	lsls	r7, r6
 8000e56:	40b1      	lsls	r1, r6
 8000e58:	fa20 f202 	lsr.w	r2, r0, r2
 8000e5c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e60:	430a      	orrs	r2, r1
 8000e62:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e66:	b2bc      	uxth	r4, r7
 8000e68:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e6c:	0c11      	lsrs	r1, r2, #16
 8000e6e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e72:	fb08 f904 	mul.w	r9, r8, r4
 8000e76:	40b0      	lsls	r0, r6
 8000e78:	4589      	cmp	r9, r1
 8000e7a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e7e:	b280      	uxth	r0, r0
 8000e80:	d93e      	bls.n	8000f00 <__udivmoddi4+0x2e8>
 8000e82:	1879      	adds	r1, r7, r1
 8000e84:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e88:	d201      	bcs.n	8000e8e <__udivmoddi4+0x276>
 8000e8a:	4589      	cmp	r9, r1
 8000e8c:	d81f      	bhi.n	8000ece <__udivmoddi4+0x2b6>
 8000e8e:	eba1 0109 	sub.w	r1, r1, r9
 8000e92:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e96:	fb09 f804 	mul.w	r8, r9, r4
 8000e9a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e9e:	b292      	uxth	r2, r2
 8000ea0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ea4:	4542      	cmp	r2, r8
 8000ea6:	d229      	bcs.n	8000efc <__udivmoddi4+0x2e4>
 8000ea8:	18ba      	adds	r2, r7, r2
 8000eaa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000eae:	d2c4      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb0:	4542      	cmp	r2, r8
 8000eb2:	d2c2      	bcs.n	8000e3a <__udivmoddi4+0x222>
 8000eb4:	f1a9 0102 	sub.w	r1, r9, #2
 8000eb8:	443a      	add	r2, r7
 8000eba:	e7be      	b.n	8000e3a <__udivmoddi4+0x222>
 8000ebc:	45f0      	cmp	r8, lr
 8000ebe:	d29d      	bcs.n	8000dfc <__udivmoddi4+0x1e4>
 8000ec0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ec4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ec8:	3801      	subs	r0, #1
 8000eca:	46e1      	mov	r9, ip
 8000ecc:	e796      	b.n	8000dfc <__udivmoddi4+0x1e4>
 8000ece:	eba7 0909 	sub.w	r9, r7, r9
 8000ed2:	4449      	add	r1, r9
 8000ed4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ed8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000edc:	fb09 f804 	mul.w	r8, r9, r4
 8000ee0:	e7db      	b.n	8000e9a <__udivmoddi4+0x282>
 8000ee2:	4673      	mov	r3, lr
 8000ee4:	e77f      	b.n	8000de6 <__udivmoddi4+0x1ce>
 8000ee6:	4650      	mov	r0, sl
 8000ee8:	e766      	b.n	8000db8 <__udivmoddi4+0x1a0>
 8000eea:	4608      	mov	r0, r1
 8000eec:	e6fd      	b.n	8000cea <__udivmoddi4+0xd2>
 8000eee:	443b      	add	r3, r7
 8000ef0:	3a02      	subs	r2, #2
 8000ef2:	e733      	b.n	8000d5c <__udivmoddi4+0x144>
 8000ef4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ef8:	443b      	add	r3, r7
 8000efa:	e71c      	b.n	8000d36 <__udivmoddi4+0x11e>
 8000efc:	4649      	mov	r1, r9
 8000efe:	e79c      	b.n	8000e3a <__udivmoddi4+0x222>
 8000f00:	eba1 0109 	sub.w	r1, r1, r9
 8000f04:	46c4      	mov	ip, r8
 8000f06:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f0a:	fb09 f804 	mul.w	r8, r9, r4
 8000f0e:	e7c4      	b.n	8000e9a <__udivmoddi4+0x282>

08000f10 <__aeabi_idiv0>:
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop

08000f14 <_write>:
I2C_HandleTypeDef hi2c1;

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
int _write(int file, char *p, int len){
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b084      	sub	sp, #16
 8000f18:	af00      	add	r7, sp, #0
 8000f1a:	60f8      	str	r0, [r7, #12]
 8000f1c:	60b9      	str	r1, [r7, #8]
 8000f1e:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t *)p, len, 10);
 8000f20:	687b      	ldr	r3, [r7, #4]
 8000f22:	b29a      	uxth	r2, r3
 8000f24:	230a      	movs	r3, #10
 8000f26:	68b9      	ldr	r1, [r7, #8]
 8000f28:	4803      	ldr	r0, [pc, #12]	@ (8000f38 <_write+0x24>)
 8000f2a:	f003 f9f1 	bl	8004310 <HAL_UART_Transmit>
	return len;
 8000f2e:	687b      	ldr	r3, [r7, #4]
}
 8000f30:	4618      	mov	r0, r3
 8000f32:	3710      	adds	r7, #16
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	2000024c 	.word	0x2000024c

08000f3c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b096      	sub	sp, #88	@ 0x58
 8000f40:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f42:	f000 ffc9 	bl	8001ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f46:	f000 f931 	bl	80011ac <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f4a:	f000 f9e7 	bl	800131c <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000f4e:	f000 f9bb 	bl	80012c8 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8000f52:	f000 f98b 	bl	800126c <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  char msg[] = "Hello from STM32!\n";
  SSD1306_Init();
 8000f56:	f000 fb2b 	bl	80015b0 <SSD1306_Init>
//  SSD1306_Puts("Tem: 30°C", &Font_11x18, 1);
//  SSD1306_GotoXY(0, 18);
  int set_hum = 65;
 8000f5a:	2341      	movs	r3, #65	@ 0x41
 8000f5c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  char msg[20] = {0};
 8000f5e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000f62:	2200      	movs	r2, #0
 8000f64:	601a      	str	r2, [r3, #0]
 8000f66:	605a      	str	r2, [r3, #4]
 8000f68:	609a      	str	r2, [r3, #8]
 8000f6a:	60da      	str	r2, [r3, #12]
 8000f6c:	611a      	str	r2, [r3, #16]
  char buf[32];
  float temp, hum;
  float buffer = 3;
 8000f6e:	4b87      	ldr	r3, [pc, #540]	@ (800118c <main+0x250>)
 8000f70:	643b      	str	r3, [r7, #64]	@ 0x40
  int hum_flag = 0;
 8000f72:	2300      	movs	r3, #0
 8000f74:	64bb      	str	r3, [r7, #72]	@ 0x48

  uint32_t last_update = 0;
 8000f76:	2300      	movs	r3, #0
 8000f78:	647b      	str	r3, [r7, #68]	@ 0x44
  SSD1306_Puts("Set: 58%", &Font_11x18, 1);
 8000f7a:	2201      	movs	r2, #1
 8000f7c:	4984      	ldr	r1, [pc, #528]	@ (8001190 <main+0x254>)
 8000f7e:	4885      	ldr	r0, [pc, #532]	@ (8001194 <main+0x258>)
 8000f80:	f000 fd14 	bl	80019ac <SSD1306_Puts>
  SSD1306_GotoXY(0, 22);
 8000f84:	2116      	movs	r1, #22
 8000f86:	2000      	movs	r0, #0
 8000f88:	f000 fc7c 	bl	8001884 <SSD1306_GotoXY>
  SSD1306_Puts("Cur: 50%", &Font_11x18, 1);
 8000f8c:	2201      	movs	r2, #1
 8000f8e:	4980      	ldr	r1, [pc, #512]	@ (8001190 <main+0x254>)
 8000f90:	4881      	ldr	r0, [pc, #516]	@ (8001198 <main+0x25c>)
 8000f92:	f000 fd0b 	bl	80019ac <SSD1306_Puts>
//  SSD1306_Puts("Tem: 30°C, Hum: 65%", &Font_7x10, 1);
//  SSD1306_GotoXY(0, 20);
//  SSD1306_Puts("HUMI:65%", &Font_7x10, 1);
  SSD1306_UpdateScreen();
 8000f96:	f000 fbcf 	bl	8001738 <SSD1306_UpdateScreen>
//	  HAL_UART_Transmit(&huart2, (uint8_t *)msg, strlen(msg), 2000);
//	  i++;
//	  printf("i = %d\r\n", i);
//	  HAL_Delay(1000);

	  if (SHT31_ReadTempHum(&temp, &hum) == 0) {
 8000f9a:	1d3a      	adds	r2, r7, #4
 8000f9c:	f107 0308 	add.w	r3, r7, #8
 8000fa0:	4611      	mov	r1, r2
 8000fa2:	4618      	mov	r0, r3
 8000fa4:	f000 fa40 	bl	8001428 <SHT31_ReadTempHum>
 8000fa8:	4603      	mov	r3, r0
 8000faa:	2b00      	cmp	r3, #0
 8000fac:	d1f5      	bne.n	8000f9a <main+0x5e>
	          SSD1306_Clear();
 8000fae:	f000 fd22 	bl	80019f6 <SSD1306_Clear>
			  snprintf(msg, sizeof(msg), "Set: %d%%", set_hum);
 8000fb2:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8000fb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000fb8:	4a78      	ldr	r2, [pc, #480]	@ (800119c <main+0x260>)
 8000fba:	2114      	movs	r1, #20
 8000fbc:	f004 f9ba 	bl	8005334 <sniprintf>
	          SSD1306_GotoXY(0, 0);
 8000fc0:	2100      	movs	r1, #0
 8000fc2:	2000      	movs	r0, #0
 8000fc4:	f000 fc5e 	bl	8001884 <SSD1306_GotoXY>
	          SSD1306_Puts(msg, &Font_11x18, 1);
 8000fc8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000fcc:	2201      	movs	r2, #1
 8000fce:	4970      	ldr	r1, [pc, #448]	@ (8001190 <main+0x254>)
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fceb 	bl	80019ac <SSD1306_Puts>
	          snprintf(buf, sizeof(buf), "Cur: %.1f %%", hum);
 8000fd6:	687b      	ldr	r3, [r7, #4]
 8000fd8:	4618      	mov	r0, r3
 8000fda:	f7ff fad5 	bl	8000588 <__aeabi_f2d>
 8000fde:	4602      	mov	r2, r0
 8000fe0:	460b      	mov	r3, r1
 8000fe2:	f107 000c 	add.w	r0, r7, #12
 8000fe6:	e9cd 2300 	strd	r2, r3, [sp]
 8000fea:	4a6d      	ldr	r2, [pc, #436]	@ (80011a0 <main+0x264>)
 8000fec:	2120      	movs	r1, #32
 8000fee:	f004 f9a1 	bl	8005334 <sniprintf>
			  SSD1306_GotoXY(0, 22);
 8000ff2:	2116      	movs	r1, #22
 8000ff4:	2000      	movs	r0, #0
 8000ff6:	f000 fc45 	bl	8001884 <SSD1306_GotoXY>
	          SSD1306_Puts(buf, &Font_11x18, 1);
 8000ffa:	f107 030c 	add.w	r3, r7, #12
 8000ffe:	2201      	movs	r2, #1
 8001000:	4963      	ldr	r1, [pc, #396]	@ (8001190 <main+0x254>)
 8001002:	4618      	mov	r0, r3
 8001004:	f000 fcd2 	bl	80019ac <SSD1306_Puts>
	          SSD1306_UpdateScreen();
 8001008:	f000 fb96 	bl	8001738 <SSD1306_UpdateScreen>
	          if(hum - set_hum > buffer && hum_flag) { //
 800100c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001010:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001012:	ee07 3a90 	vmov	s15, r3
 8001016:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800101a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800101e:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 8001022:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001026:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800102a:	d513      	bpl.n	8001054 <main+0x118>
 800102c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800102e:	2b00      	cmp	r3, #0
 8001030:	d010      	beq.n	8001054 <main+0x118>
	        	  HAL_GPIO_WritePin(GPIO_HUM_GPIO_Port, GPIO_HUM_Pin, GPIO_PIN_SET);
 8001032:	2201      	movs	r2, #1
 8001034:	2102      	movs	r1, #2
 8001036:	485b      	ldr	r0, [pc, #364]	@ (80011a4 <main+0x268>)
 8001038:	f001 fa76 	bl	8002528 <HAL_GPIO_WritePin>
	        	  HAL_Delay(3000);
 800103c:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001040:	f000 ffbc 	bl	8001fbc <HAL_Delay>
	        	  HAL_GPIO_WritePin(GPIO_HUM_GPIO_Port, GPIO_HUM_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2102      	movs	r1, #2
 8001048:	4856      	ldr	r0, [pc, #344]	@ (80011a4 <main+0x268>)
 800104a:	f001 fa6d 	bl	8002528 <HAL_GPIO_WritePin>
	        	  hum_flag = 0;
 800104e:	2300      	movs	r3, #0
 8001050:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001052:	e022      	b.n	800109a <main+0x15e>
	          } else if(set_hum - hum > buffer && !hum_flag) {
 8001054:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001056:	ee07 3a90 	vmov	s15, r3
 800105a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800105e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001062:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001066:	ed97 7a10 	vldr	s14, [r7, #64]	@ 0x40
 800106a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800106e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001072:	d512      	bpl.n	800109a <main+0x15e>
 8001074:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001076:	2b00      	cmp	r3, #0
 8001078:	d10f      	bne.n	800109a <main+0x15e>
	        	  HAL_GPIO_WritePin(GPIO_HUM_GPIO_Port, GPIO_HUM_Pin, GPIO_PIN_SET);
 800107a:	2201      	movs	r2, #1
 800107c:	2102      	movs	r1, #2
 800107e:	4849      	ldr	r0, [pc, #292]	@ (80011a4 <main+0x268>)
 8001080:	f001 fa52 	bl	8002528 <HAL_GPIO_WritePin>
	        	  HAL_Delay(1000);
 8001084:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001088:	f000 ff98 	bl	8001fbc <HAL_Delay>
	        	  HAL_GPIO_WritePin(GPIO_HUM_GPIO_Port, GPIO_HUM_Pin, GPIO_PIN_RESET);
 800108c:	2200      	movs	r2, #0
 800108e:	2102      	movs	r1, #2
 8001090:	4844      	ldr	r0, [pc, #272]	@ (80011a4 <main+0x268>)
 8001092:	f001 fa49 	bl	8002528 <HAL_GPIO_WritePin>
	        	  hum_flag = 1;
 8001096:	2301      	movs	r3, #1
 8001098:	64bb      	str	r3, [r7, #72]	@ 0x48
	          }

	          while (1) {
	              // check buttons and update display here
	              if (!HAL_GPIO_ReadPin(GPIO_SW_GPIO_Port, GPIO_SW_Pin)) {
 800109a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800109e:	4842      	ldr	r0, [pc, #264]	@ (80011a8 <main+0x26c>)
 80010a0:	f001 fa2a 	bl	80024f8 <HAL_GPIO_ReadPin>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d12d      	bne.n	8001106 <main+0x1ca>
	                  // increment logic
	            	  set_hum++;
 80010aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010ac:	3301      	adds	r3, #1
 80010ae:	64fb      	str	r3, [r7, #76]	@ 0x4c
					  snprintf(msg, sizeof(msg), "Set: %d%%", set_hum);
 80010b0:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 80010b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010b6:	4a39      	ldr	r2, [pc, #228]	@ (800119c <main+0x260>)
 80010b8:	2114      	movs	r1, #20
 80010ba:	f004 f93b 	bl	8005334 <sniprintf>
					  SSD1306_Clear();
 80010be:	f000 fc9a 	bl	80019f6 <SSD1306_Clear>
					  SSD1306_GotoXY(0, 0);
 80010c2:	2100      	movs	r1, #0
 80010c4:	2000      	movs	r0, #0
 80010c6:	f000 fbdd 	bl	8001884 <SSD1306_GotoXY>
					  SSD1306_Puts(msg, &Font_11x18, 1);
 80010ca:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010ce:	2201      	movs	r2, #1
 80010d0:	492f      	ldr	r1, [pc, #188]	@ (8001190 <main+0x254>)
 80010d2:	4618      	mov	r0, r3
 80010d4:	f000 fc6a 	bl	80019ac <SSD1306_Puts>
					  SSD1306_GotoXY(0, 22);
 80010d8:	2116      	movs	r1, #22
 80010da:	2000      	movs	r0, #0
 80010dc:	f000 fbd2 	bl	8001884 <SSD1306_GotoXY>
			          snprintf(buf, sizeof(buf), "Cur: %.1f %%", hum);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	4618      	mov	r0, r3
 80010e4:	f7ff fa50 	bl	8000588 <__aeabi_f2d>
 80010e8:	4602      	mov	r2, r0
 80010ea:	460b      	mov	r3, r1
 80010ec:	f107 000c 	add.w	r0, r7, #12
 80010f0:	e9cd 2300 	strd	r2, r3, [sp]
 80010f4:	4a2a      	ldr	r2, [pc, #168]	@ (80011a0 <main+0x264>)
 80010f6:	2120      	movs	r1, #32
 80010f8:	f004 f91c 	bl	8005334 <sniprintf>
					  SSD1306_UpdateScreen();
 80010fc:	f000 fb1c 	bl	8001738 <SSD1306_UpdateScreen>
					  HAL_Delay(100);
 8001100:	2064      	movs	r0, #100	@ 0x64
 8001102:	f000 ff5b 	bl	8001fbc <HAL_Delay>
	              }
	              if (!HAL_GPIO_ReadPin(GPIO_SW_D_GPIO_Port, GPIO_SW_D_Pin)) {
 8001106:	2101      	movs	r1, #1
 8001108:	4826      	ldr	r0, [pc, #152]	@ (80011a4 <main+0x268>)
 800110a:	f001 f9f5 	bl	80024f8 <HAL_GPIO_ReadPin>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d12d      	bne.n	8001170 <main+0x234>
	                  // decrement logic
	            	  set_hum--;
 8001114:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001116:	3b01      	subs	r3, #1
 8001118:	64fb      	str	r3, [r7, #76]	@ 0x4c
					  snprintf(msg, sizeof(msg), "Set: %d%%", set_hum);
 800111a:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 800111e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001120:	4a1e      	ldr	r2, [pc, #120]	@ (800119c <main+0x260>)
 8001122:	2114      	movs	r1, #20
 8001124:	f004 f906 	bl	8005334 <sniprintf>
					  SSD1306_Clear();
 8001128:	f000 fc65 	bl	80019f6 <SSD1306_Clear>
					  SSD1306_GotoXY(0, 0);
 800112c:	2100      	movs	r1, #0
 800112e:	2000      	movs	r0, #0
 8001130:	f000 fba8 	bl	8001884 <SSD1306_GotoXY>
					  SSD1306_Puts(msg, &Font_11x18, 1);
 8001134:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001138:	2201      	movs	r2, #1
 800113a:	4915      	ldr	r1, [pc, #84]	@ (8001190 <main+0x254>)
 800113c:	4618      	mov	r0, r3
 800113e:	f000 fc35 	bl	80019ac <SSD1306_Puts>
					  SSD1306_GotoXY(0, 22);
 8001142:	2116      	movs	r1, #22
 8001144:	2000      	movs	r0, #0
 8001146:	f000 fb9d 	bl	8001884 <SSD1306_GotoXY>
			          snprintf(buf, sizeof(buf), "Cur: %.1f %%", hum);
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	4618      	mov	r0, r3
 800114e:	f7ff fa1b 	bl	8000588 <__aeabi_f2d>
 8001152:	4602      	mov	r2, r0
 8001154:	460b      	mov	r3, r1
 8001156:	f107 000c 	add.w	r0, r7, #12
 800115a:	e9cd 2300 	strd	r2, r3, [sp]
 800115e:	4a10      	ldr	r2, [pc, #64]	@ (80011a0 <main+0x264>)
 8001160:	2120      	movs	r1, #32
 8001162:	f004 f8e7 	bl	8005334 <sniprintf>
					  SSD1306_UpdateScreen();
 8001166:	f000 fae7 	bl	8001738 <SSD1306_UpdateScreen>
					  HAL_Delay(100);
 800116a:	2064      	movs	r0, #100	@ 0x64
 800116c:	f000 ff26 	bl	8001fbc <HAL_Delay>
	              }

	              // check if 2000ms passed
	              if (HAL_GetTick() - last_update >= 2000) {
 8001170:	f000 ff18 	bl	8001fa4 <HAL_GetTick>
 8001174:	4602      	mov	r2, r0
 8001176:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001178:	1ad3      	subs	r3, r2, r3
 800117a:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800117e:	d38c      	bcc.n	800109a <main+0x15e>
	                  last_update = HAL_GetTick();
 8001180:	f000 ff10 	bl	8001fa4 <HAL_GetTick>
 8001184:	6478      	str	r0, [r7, #68]	@ 0x44
	                  break;
 8001186:	bf00      	nop
	  if (SHT31_ReadTempHum(&temp, &hum) == 0) {
 8001188:	e707      	b.n	8000f9a <main+0x5e>
 800118a:	bf00      	nop
 800118c:	40400000 	.word	0x40400000
 8001190:	20000000 	.word	0x20000000
 8001194:	08007760 	.word	0x08007760
 8001198:	0800776c 	.word	0x0800776c
 800119c:	08007778 	.word	0x08007778
 80011a0:	08007784 	.word	0x08007784
 80011a4:	40020400 	.word	0x40020400
 80011a8:	40020800 	.word	0x40020800

080011ac <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b094      	sub	sp, #80	@ 0x50
 80011b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011b2:	f107 031c 	add.w	r3, r7, #28
 80011b6:	2234      	movs	r2, #52	@ 0x34
 80011b8:	2100      	movs	r1, #0
 80011ba:	4618      	mov	r0, r3
 80011bc:	f004 f9b2 	bl	8005524 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011c0:	f107 0308 	add.w	r3, r7, #8
 80011c4:	2200      	movs	r2, #0
 80011c6:	601a      	str	r2, [r3, #0]
 80011c8:	605a      	str	r2, [r3, #4]
 80011ca:	609a      	str	r2, [r3, #8]
 80011cc:	60da      	str	r2, [r3, #12]
 80011ce:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011d0:	2300      	movs	r3, #0
 80011d2:	607b      	str	r3, [r7, #4]
 80011d4:	4b23      	ldr	r3, [pc, #140]	@ (8001264 <SystemClock_Config+0xb8>)
 80011d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011d8:	4a22      	ldr	r2, [pc, #136]	@ (8001264 <SystemClock_Config+0xb8>)
 80011da:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80011de:	6413      	str	r3, [r2, #64]	@ 0x40
 80011e0:	4b20      	ldr	r3, [pc, #128]	@ (8001264 <SystemClock_Config+0xb8>)
 80011e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80011e4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80011e8:	607b      	str	r3, [r7, #4]
 80011ea:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80011ec:	2300      	movs	r3, #0
 80011ee:	603b      	str	r3, [r7, #0]
 80011f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001268 <SystemClock_Config+0xbc>)
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80011f8:	4a1b      	ldr	r2, [pc, #108]	@ (8001268 <SystemClock_Config+0xbc>)
 80011fa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80011fe:	6013      	str	r3, [r2, #0]
 8001200:	4b19      	ldr	r3, [pc, #100]	@ (8001268 <SystemClock_Config+0xbc>)
 8001202:	681b      	ldr	r3, [r3, #0]
 8001204:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001208:	603b      	str	r3, [r7, #0]
 800120a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800120c:	2302      	movs	r3, #2
 800120e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001210:	2301      	movs	r3, #1
 8001212:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001214:	2310      	movs	r3, #16
 8001216:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001218:	2300      	movs	r3, #0
 800121a:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800121c:	f107 031c 	add.w	r3, r7, #28
 8001220:	4618      	mov	r0, r3
 8001222:	f002 fd87 	bl	8003d34 <HAL_RCC_OscConfig>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <SystemClock_Config+0x84>
  {
    Error_Handler();
 800122c:	f000 f8f6 	bl	800141c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001230:	230f      	movs	r3, #15
 8001232:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001234:	2300      	movs	r3, #0
 8001236:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001238:	2300      	movs	r3, #0
 800123a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800123c:	2300      	movs	r3, #0
 800123e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001240:	2300      	movs	r3, #0
 8001242:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001244:	f107 0308 	add.w	r3, r7, #8
 8001248:	2100      	movs	r1, #0
 800124a:	4618      	mov	r0, r3
 800124c:	f002 faae 	bl	80037ac <HAL_RCC_ClockConfig>
 8001250:	4603      	mov	r3, r0
 8001252:	2b00      	cmp	r3, #0
 8001254:	d001      	beq.n	800125a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001256:	f000 f8e1 	bl	800141c <Error_Handler>
  }
}
 800125a:	bf00      	nop
 800125c:	3750      	adds	r7, #80	@ 0x50
 800125e:	46bd      	mov	sp, r7
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40023800 	.word	0x40023800
 8001268:	40007000 	.word	0x40007000

0800126c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001270:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001272:	4a13      	ldr	r2, [pc, #76]	@ (80012c0 <MX_I2C1_Init+0x54>)
 8001274:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001276:	4b11      	ldr	r3, [pc, #68]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001278:	4a12      	ldr	r2, [pc, #72]	@ (80012c4 <MX_I2C1_Init+0x58>)
 800127a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800127c:	4b0f      	ldr	r3, [pc, #60]	@ (80012bc <MX_I2C1_Init+0x50>)
 800127e:	2200      	movs	r2, #0
 8001280:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001284:	2200      	movs	r2, #0
 8001286:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001288:	4b0c      	ldr	r3, [pc, #48]	@ (80012bc <MX_I2C1_Init+0x50>)
 800128a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800128e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001290:	4b0a      	ldr	r3, [pc, #40]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001292:	2200      	movs	r2, #0
 8001294:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001296:	4b09      	ldr	r3, [pc, #36]	@ (80012bc <MX_I2C1_Init+0x50>)
 8001298:	2200      	movs	r2, #0
 800129a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800129c:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <MX_I2C1_Init+0x50>)
 800129e:	2200      	movs	r2, #0
 80012a0:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80012a2:	4b06      	ldr	r3, [pc, #24]	@ (80012bc <MX_I2C1_Init+0x50>)
 80012a4:	2200      	movs	r2, #0
 80012a6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80012a8:	4804      	ldr	r0, [pc, #16]	@ (80012bc <MX_I2C1_Init+0x50>)
 80012aa:	f001 f957 	bl	800255c <HAL_I2C_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80012b4:	f000 f8b2 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80012b8:	bf00      	nop
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	200001f8 	.word	0x200001f8
 80012c0:	40005400 	.word	0x40005400
 80012c4:	00061a80 	.word	0x00061a80

080012c8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80012cc:	4b11      	ldr	r3, [pc, #68]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 80012ce:	4a12      	ldr	r2, [pc, #72]	@ (8001318 <MX_USART2_UART_Init+0x50>)
 80012d0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80012d2:	4b10      	ldr	r3, [pc, #64]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 80012d4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80012d8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80012da:	4b0e      	ldr	r3, [pc, #56]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 80012dc:	2200      	movs	r2, #0
 80012de:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80012e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80012e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80012ec:	4b09      	ldr	r3, [pc, #36]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 80012ee:	220c      	movs	r2, #12
 80012f0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012f2:	4b08      	ldr	r3, [pc, #32]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 80012f4:	2200      	movs	r2, #0
 80012f6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80012f8:	4b06      	ldr	r3, [pc, #24]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80012fe:	4805      	ldr	r0, [pc, #20]	@ (8001314 <MX_USART2_UART_Init+0x4c>)
 8001300:	f002 ffb6 	bl	8004270 <HAL_UART_Init>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d001      	beq.n	800130e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800130a:	f000 f887 	bl	800141c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800130e:	bf00      	nop
 8001310:	bd80      	pop	{r7, pc}
 8001312:	bf00      	nop
 8001314:	2000024c 	.word	0x2000024c
 8001318:	40004400 	.word	0x40004400

0800131c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b088      	sub	sp, #32
 8001320:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001322:	f107 030c 	add.w	r3, r7, #12
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	60da      	str	r2, [r3, #12]
 8001330:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]
 8001336:	4b35      	ldr	r3, [pc, #212]	@ (800140c <MX_GPIO_Init+0xf0>)
 8001338:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800133a:	4a34      	ldr	r2, [pc, #208]	@ (800140c <MX_GPIO_Init+0xf0>)
 800133c:	f043 0304 	orr.w	r3, r3, #4
 8001340:	6313      	str	r3, [r2, #48]	@ 0x30
 8001342:	4b32      	ldr	r3, [pc, #200]	@ (800140c <MX_GPIO_Init+0xf0>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800134e:	2300      	movs	r3, #0
 8001350:	607b      	str	r3, [r7, #4]
 8001352:	4b2e      	ldr	r3, [pc, #184]	@ (800140c <MX_GPIO_Init+0xf0>)
 8001354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001356:	4a2d      	ldr	r2, [pc, #180]	@ (800140c <MX_GPIO_Init+0xf0>)
 8001358:	f043 0301 	orr.w	r3, r3, #1
 800135c:	6313      	str	r3, [r2, #48]	@ 0x30
 800135e:	4b2b      	ldr	r3, [pc, #172]	@ (800140c <MX_GPIO_Init+0xf0>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001362:	f003 0301 	and.w	r3, r3, #1
 8001366:	607b      	str	r3, [r7, #4]
 8001368:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	603b      	str	r3, [r7, #0]
 800136e:	4b27      	ldr	r3, [pc, #156]	@ (800140c <MX_GPIO_Init+0xf0>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	4a26      	ldr	r2, [pc, #152]	@ (800140c <MX_GPIO_Init+0xf0>)
 8001374:	f043 0302 	orr.w	r3, r3, #2
 8001378:	6313      	str	r3, [r2, #48]	@ 0x30
 800137a:	4b24      	ldr	r3, [pc, #144]	@ (800140c <MX_GPIO_Init+0xf0>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	f003 0302 	and.w	r3, r3, #2
 8001382:	603b      	str	r3, [r7, #0]
 8001384:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_LED_GPIO_Port, GPIO_LED_Pin, GPIO_PIN_RESET);
 8001386:	2200      	movs	r2, #0
 8001388:	2120      	movs	r1, #32
 800138a:	4821      	ldr	r0, [pc, #132]	@ (8001410 <MX_GPIO_Init+0xf4>)
 800138c:	f001 f8cc 	bl	8002528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_HUM_GPIO_Port, GPIO_HUM_Pin, GPIO_PIN_RESET);
 8001390:	2200      	movs	r2, #0
 8001392:	2102      	movs	r1, #2
 8001394:	481f      	ldr	r0, [pc, #124]	@ (8001414 <MX_GPIO_Init+0xf8>)
 8001396:	f001 f8c7 	bl	8002528 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_SW_Pin */
  GPIO_InitStruct.Pin = GPIO_SW_Pin;
 800139a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800139e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a0:	2300      	movs	r3, #0
 80013a2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013a4:	2301      	movs	r3, #1
 80013a6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIO_SW_GPIO_Port, &GPIO_InitStruct);
 80013a8:	f107 030c 	add.w	r3, r7, #12
 80013ac:	4619      	mov	r1, r3
 80013ae:	481a      	ldr	r0, [pc, #104]	@ (8001418 <MX_GPIO_Init+0xfc>)
 80013b0:	f000 ff0e 	bl	80021d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_LED_Pin */
  GPIO_InitStruct.Pin = GPIO_LED_Pin;
 80013b4:	2320      	movs	r3, #32
 80013b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013b8:	2301      	movs	r3, #1
 80013ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c0:	2300      	movs	r3, #0
 80013c2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 80013c4:	f107 030c 	add.w	r3, r7, #12
 80013c8:	4619      	mov	r1, r3
 80013ca:	4811      	ldr	r0, [pc, #68]	@ (8001410 <MX_GPIO_Init+0xf4>)
 80013cc:	f000 ff00 	bl	80021d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_SW_D_Pin */
  GPIO_InitStruct.Pin = GPIO_SW_D_Pin;
 80013d0:	2301      	movs	r3, #1
 80013d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013d4:	2300      	movs	r3, #0
 80013d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013d8:	2301      	movs	r3, #1
 80013da:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIO_SW_D_GPIO_Port, &GPIO_InitStruct);
 80013dc:	f107 030c 	add.w	r3, r7, #12
 80013e0:	4619      	mov	r1, r3
 80013e2:	480c      	ldr	r0, [pc, #48]	@ (8001414 <MX_GPIO_Init+0xf8>)
 80013e4:	f000 fef4 	bl	80021d0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_HUM_Pin */
  GPIO_InitStruct.Pin = GPIO_HUM_Pin;
 80013e8:	2302      	movs	r3, #2
 80013ea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013ec:	2301      	movs	r3, #1
 80013ee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f0:	2300      	movs	r3, #0
 80013f2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f4:	2300      	movs	r3, #0
 80013f6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIO_HUM_GPIO_Port, &GPIO_InitStruct);
 80013f8:	f107 030c 	add.w	r3, r7, #12
 80013fc:	4619      	mov	r1, r3
 80013fe:	4805      	ldr	r0, [pc, #20]	@ (8001414 <MX_GPIO_Init+0xf8>)
 8001400:	f000 fee6 	bl	80021d0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001404:	bf00      	nop
 8001406:	3720      	adds	r7, #32
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40023800 	.word	0x40023800
 8001410:	40020000 	.word	0x40020000
 8001414:	40020400 	.word	0x40020400
 8001418:	40020800 	.word	0x40020800

0800141c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001420:	b672      	cpsid	i
}
 8001422:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001424:	bf00      	nop
 8001426:	e7fd      	b.n	8001424 <Error_Handler+0x8>

08001428 <SHT31_ReadTempHum>:
#include "sht31d.h"

extern I2C_HandleTypeDef hi2c1;
#define SHT31D_I2C &hi2c1

int SHT31_ReadTempHum(float *temperature, float *humidity) {
 8001428:	b580      	push	{r7, lr}
 800142a:	b088      	sub	sp, #32
 800142c:	af02      	add	r7, sp, #8
 800142e:	6078      	str	r0, [r7, #4]
 8001430:	6039      	str	r1, [r7, #0]
//    uint8_t cmd[2] = {0x24, 0x00};   // high repeatability, no clock stretching
	uint8_t cmd[2] = {0x2C, 0x06};   // high repeatability, no clock stretching
 8001432:	f240 632c 	movw	r3, #1580	@ 0x62c
 8001436:	823b      	strh	r3, [r7, #16]
    uint8_t data[6];

    if (HAL_I2C_Master_Transmit(&hi2c1, SHT31D_I2C_ADDR, cmd, 2, HAL_MAX_DELAY) != HAL_OK)
 8001438:	f107 0210 	add.w	r2, r7, #16
 800143c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001440:	9300      	str	r3, [sp, #0]
 8001442:	2302      	movs	r3, #2
 8001444:	2188      	movs	r1, #136	@ 0x88
 8001446:	4838      	ldr	r0, [pc, #224]	@ (8001528 <SHT31_ReadTempHum+0x100>)
 8001448:	f001 f9cc 	bl	80027e4 <HAL_I2C_Master_Transmit>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <SHT31_ReadTempHum+0x30>
        return -1;
 8001452:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001456:	e063      	b.n	8001520 <SHT31_ReadTempHum+0xf8>

    HAL_Delay(20); // wait ≥15ms per datasheet
 8001458:	2014      	movs	r0, #20
 800145a:	f000 fdaf 	bl	8001fbc <HAL_Delay>

    if (HAL_I2C_Master_Receive(&hi2c1, SHT31D_I2C_ADDR, data, 6, HAL_MAX_DELAY) != HAL_OK)
 800145e:	f107 0208 	add.w	r2, r7, #8
 8001462:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001466:	9300      	str	r3, [sp, #0]
 8001468:	2306      	movs	r3, #6
 800146a:	2188      	movs	r1, #136	@ 0x88
 800146c:	482e      	ldr	r0, [pc, #184]	@ (8001528 <SHT31_ReadTempHum+0x100>)
 800146e:	f001 fab7 	bl	80029e0 <HAL_I2C_Master_Receive>
 8001472:	4603      	mov	r3, r0
 8001474:	2b00      	cmp	r3, #0
 8001476:	d002      	beq.n	800147e <SHT31_ReadTempHum+0x56>
        return -2;
 8001478:	f06f 0301 	mvn.w	r3, #1
 800147c:	e050      	b.n	8001520 <SHT31_ReadTempHum+0xf8>

    if (SHT31_CRC8(data, 2) != data[2] || SHT31_CRC8(data+3, 2) != data[5])
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	2102      	movs	r1, #2
 8001484:	4618      	mov	r0, r3
 8001486:	f000 f859 	bl	800153c <SHT31_CRC8>
 800148a:	4603      	mov	r3, r0
 800148c:	461a      	mov	r2, r3
 800148e:	7abb      	ldrb	r3, [r7, #10]
 8001490:	429a      	cmp	r2, r3
 8001492:	d10b      	bne.n	80014ac <SHT31_ReadTempHum+0x84>
 8001494:	f107 0308 	add.w	r3, r7, #8
 8001498:	3303      	adds	r3, #3
 800149a:	2102      	movs	r1, #2
 800149c:	4618      	mov	r0, r3
 800149e:	f000 f84d 	bl	800153c <SHT31_CRC8>
 80014a2:	4603      	mov	r3, r0
 80014a4:	461a      	mov	r2, r3
 80014a6:	7b7b      	ldrb	r3, [r7, #13]
 80014a8:	429a      	cmp	r2, r3
 80014aa:	d002      	beq.n	80014b2 <SHT31_ReadTempHum+0x8a>
        return -3;
 80014ac:	f06f 0302 	mvn.w	r3, #2
 80014b0:	e036      	b.n	8001520 <SHT31_ReadTempHum+0xf8>

    uint16_t rawT  = (data[0] << 8) | data[1];
 80014b2:	7a3b      	ldrb	r3, [r7, #8]
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	021b      	lsls	r3, r3, #8
 80014b8:	b21a      	sxth	r2, r3
 80014ba:	7a7b      	ldrb	r3, [r7, #9]
 80014bc:	b21b      	sxth	r3, r3
 80014be:	4313      	orrs	r3, r2
 80014c0:	b21b      	sxth	r3, r3
 80014c2:	82fb      	strh	r3, [r7, #22]
    uint16_t rawRH = (data[3] << 8) | data[4];
 80014c4:	7afb      	ldrb	r3, [r7, #11]
 80014c6:	b21b      	sxth	r3, r3
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	7b3b      	ldrb	r3, [r7, #12]
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	82bb      	strh	r3, [r7, #20]

    *temperature = -45.0f + 175.0f * ((float) rawT / 65535.0f);
 80014d6:	8afb      	ldrh	r3, [r7, #22]
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80014e0:	eddf 6a12 	vldr	s13, [pc, #72]	@ 800152c <SHT31_ReadTempHum+0x104>
 80014e4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014e8:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 8001530 <SHT31_ReadTempHum+0x108>
 80014ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80014f0:	ed9f 7a10 	vldr	s14, [pc, #64]	@ 8001534 <SHT31_ReadTempHum+0x10c>
 80014f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	edc3 7a00 	vstr	s15, [r3]
    *humidity    = 100.0f * ((float) rawRH / 65535.0f);
 80014fe:	8abb      	ldrh	r3, [r7, #20]
 8001500:	ee07 3a90 	vmov	s15, r3
 8001504:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001508:	eddf 6a08 	vldr	s13, [pc, #32]	@ 800152c <SHT31_ReadTempHum+0x104>
 800150c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001510:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001538 <SHT31_ReadTempHum+0x110>
 8001514:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	edc3 7a00 	vstr	s15, [r3]

    return 0; // success
 800151e:	2300      	movs	r3, #0
}
 8001520:	4618      	mov	r0, r3
 8001522:	3718      	adds	r7, #24
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200001f8 	.word	0x200001f8
 800152c:	477fff00 	.word	0x477fff00
 8001530:	432f0000 	.word	0x432f0000
 8001534:	42340000 	.word	0x42340000
 8001538:	42c80000 	.word	0x42c80000

0800153c <SHT31_CRC8>:

uint8_t SHT31_CRC8(const uint8_t *data, int len) {
 800153c:	b480      	push	{r7}
 800153e:	b087      	sub	sp, #28
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
 8001544:	6039      	str	r1, [r7, #0]
    uint8_t crc = 0xFF;
 8001546:	23ff      	movs	r3, #255	@ 0xff
 8001548:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < len; i++) {
 800154a:	2300      	movs	r3, #0
 800154c:	613b      	str	r3, [r7, #16]
 800154e:	e023      	b.n	8001598 <SHT31_CRC8+0x5c>
        crc ^= data[i];
 8001550:	693b      	ldr	r3, [r7, #16]
 8001552:	687a      	ldr	r2, [r7, #4]
 8001554:	4413      	add	r3, r2
 8001556:	781a      	ldrb	r2, [r3, #0]
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	4053      	eors	r3, r2
 800155c:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++) {
 800155e:	2300      	movs	r3, #0
 8001560:	60fb      	str	r3, [r7, #12]
 8001562:	e013      	b.n	800158c <SHT31_CRC8+0x50>
            crc = (crc & 0x80) ? (crc << 1) ^ 0x31 : (crc << 1);
 8001564:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001568:	2b00      	cmp	r3, #0
 800156a:	da08      	bge.n	800157e <SHT31_CRC8+0x42>
 800156c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	b25b      	sxtb	r3, r3
 8001574:	f083 0331 	eor.w	r3, r3, #49	@ 0x31
 8001578:	b25b      	sxtb	r3, r3
 800157a:	b2db      	uxtb	r3, r3
 800157c:	e002      	b.n	8001584 <SHT31_CRC8+0x48>
 800157e:	7dfb      	ldrb	r3, [r7, #23]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	b2db      	uxtb	r3, r3
 8001584:	75fb      	strb	r3, [r7, #23]
        for (int b = 0; b < 8; b++) {
 8001586:	68fb      	ldr	r3, [r7, #12]
 8001588:	3301      	adds	r3, #1
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	2b07      	cmp	r3, #7
 8001590:	dde8      	ble.n	8001564 <SHT31_CRC8+0x28>
    for (int i = 0; i < len; i++) {
 8001592:	693b      	ldr	r3, [r7, #16]
 8001594:	3301      	adds	r3, #1
 8001596:	613b      	str	r3, [r7, #16]
 8001598:	693a      	ldr	r2, [r7, #16]
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	429a      	cmp	r2, r3
 800159e:	dbd7      	blt.n	8001550 <SHT31_CRC8+0x14>
        }
    }
    return crc;
 80015a0:	7dfb      	ldrb	r3, [r7, #23]
}
 80015a2:	4618      	mov	r0, r3
 80015a4:	371c      	adds	r7, #28
 80015a6:	46bd      	mov	sp, r7
 80015a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ac:	4770      	bx	lr
	...

080015b0 <SSD1306_Init>:

/* Private variable */
static SSD1306_t SSD1306;


uint8_t SSD1306_Init(void) {
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 80015b6:	f000 fa27 	bl	8001a08 <ssd1306_I2C_Init>
	
	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(SSD1306_I2C, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 80015ba:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80015be:	2201      	movs	r2, #1
 80015c0:	2178      	movs	r1, #120	@ 0x78
 80015c2:	485b      	ldr	r0, [pc, #364]	@ (8001730 <SSD1306_Init+0x180>)
 80015c4:	f001 fc3e 	bl	8002e44 <HAL_I2C_IsDeviceReady>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 80015ce:	2300      	movs	r3, #0
 80015d0:	e0a9      	b.n	8001726 <SSD1306_Init+0x176>
	}
	
	/* A little delay */
	uint32_t p = 2500;
 80015d2:	f640 13c4 	movw	r3, #2500	@ 0x9c4
 80015d6:	607b      	str	r3, [r7, #4]
	while(p>0)
 80015d8:	e002      	b.n	80015e0 <SSD1306_Init+0x30>
		p--;
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	3b01      	subs	r3, #1
 80015de:	607b      	str	r3, [r7, #4]
	while(p>0)
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f9      	bne.n	80015da <SSD1306_Init+0x2a>
	
	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 80015e6:	22ae      	movs	r2, #174	@ 0xae
 80015e8:	2100      	movs	r1, #0
 80015ea:	2078      	movs	r0, #120	@ 0x78
 80015ec:	f000 fa88 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode   
 80015f0:	2220      	movs	r2, #32
 80015f2:	2100      	movs	r1, #0
 80015f4:	2078      	movs	r0, #120	@ 0x78
 80015f6:	f000 fa83 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 80015fa:	2210      	movs	r2, #16
 80015fc:	2100      	movs	r1, #0
 80015fe:	2078      	movs	r0, #120	@ 0x78
 8001600:	f000 fa7e 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8001604:	22b0      	movs	r2, #176	@ 0xb0
 8001606:	2100      	movs	r1, #0
 8001608:	2078      	movs	r0, #120	@ 0x78
 800160a:	f000 fa79 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 800160e:	22c8      	movs	r2, #200	@ 0xc8
 8001610:	2100      	movs	r1, #0
 8001612:	2078      	movs	r0, #120	@ 0x78
 8001614:	f000 fa74 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8001618:	2200      	movs	r2, #0
 800161a:	2100      	movs	r1, #0
 800161c:	2078      	movs	r0, #120	@ 0x78
 800161e:	f000 fa6f 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 8001622:	2210      	movs	r2, #16
 8001624:	2100      	movs	r1, #0
 8001626:	2078      	movs	r0, #120	@ 0x78
 8001628:	f000 fa6a 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 800162c:	2240      	movs	r2, #64	@ 0x40
 800162e:	2100      	movs	r1, #0
 8001630:	2078      	movs	r0, #120	@ 0x78
 8001632:	f000 fa65 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 8001636:	2281      	movs	r2, #129	@ 0x81
 8001638:	2100      	movs	r1, #0
 800163a:	2078      	movs	r0, #120	@ 0x78
 800163c:	f000 fa60 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 8001640:	22ff      	movs	r2, #255	@ 0xff
 8001642:	2100      	movs	r1, #0
 8001644:	2078      	movs	r0, #120	@ 0x78
 8001646:	f000 fa5b 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 800164a:	22a1      	movs	r2, #161	@ 0xa1
 800164c:	2100      	movs	r1, #0
 800164e:	2078      	movs	r0, #120	@ 0x78
 8001650:	f000 fa56 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 8001654:	22a6      	movs	r2, #166	@ 0xa6
 8001656:	2100      	movs	r1, #0
 8001658:	2078      	movs	r0, #120	@ 0x78
 800165a:	f000 fa51 	bl	8001b00 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
	SSD1306_WRITECOMMAND(0xFF);
#else
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 800165e:	22a8      	movs	r2, #168	@ 0xa8
 8001660:	2100      	movs	r1, #0
 8001662:	2078      	movs	r0, #120	@ 0x78
 8001664:	f000 fa4c 	bl	8001b00 <ssd1306_I2C_Write>
#endif

#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x1F); //
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x3F); //
 8001668:	223f      	movs	r2, #63	@ 0x3f
 800166a:	2100      	movs	r1, #0
 800166c:	2078      	movs	r0, #120	@ 0x78
 800166e:	f000 fa47 	bl	8001b00 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x3F); // Seems to work for 128px high displays too.
#endif
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8001672:	22a4      	movs	r2, #164	@ 0xa4
 8001674:	2100      	movs	r1, #0
 8001676:	2078      	movs	r0, #120	@ 0x78
 8001678:	f000 fa42 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 800167c:	22d3      	movs	r2, #211	@ 0xd3
 800167e:	2100      	movs	r1, #0
 8001680:	2078      	movs	r0, #120	@ 0x78
 8001682:	f000 fa3d 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 8001686:	2200      	movs	r2, #0
 8001688:	2100      	movs	r1, #0
 800168a:	2078      	movs	r0, #120	@ 0x78
 800168c:	f000 fa38 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8001690:	22d5      	movs	r2, #213	@ 0xd5
 8001692:	2100      	movs	r1, #0
 8001694:	2078      	movs	r0, #120	@ 0x78
 8001696:	f000 fa33 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 800169a:	22f0      	movs	r2, #240	@ 0xf0
 800169c:	2100      	movs	r1, #0
 800169e:	2078      	movs	r0, #120	@ 0x78
 80016a0:	f000 fa2e 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 80016a4:	22d9      	movs	r2, #217	@ 0xd9
 80016a6:	2100      	movs	r1, #0
 80016a8:	2078      	movs	r0, #120	@ 0x78
 80016aa:	f000 fa29 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 80016ae:	2222      	movs	r2, #34	@ 0x22
 80016b0:	2100      	movs	r1, #0
 80016b2:	2078      	movs	r0, #120	@ 0x78
 80016b4:	f000 fa24 	bl	8001b00 <ssd1306_I2C_Write>

	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 80016b8:	22da      	movs	r2, #218	@ 0xda
 80016ba:	2100      	movs	r1, #0
 80016bc:	2078      	movs	r0, #120	@ 0x78
 80016be:	f000 fa1f 	bl	8001b00 <ssd1306_I2C_Write>
#if (SSD1306_HEIGHT == 32)
	SSD1306_WRITECOMMAND(0x02);
#elif (SSD1306_HEIGHT == 64)
	SSD1306_WRITECOMMAND(0x12);
 80016c2:	2212      	movs	r2, #18
 80016c4:	2100      	movs	r1, #0
 80016c6:	2078      	movs	r0, #120	@ 0x78
 80016c8:	f000 fa1a 	bl	8001b00 <ssd1306_I2C_Write>
#elif (SSD1306_HEIGHT == 128)
	SSD1306_WRITECOMMAND(0x12);
#endif

	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 80016cc:	22db      	movs	r2, #219	@ 0xdb
 80016ce:	2100      	movs	r1, #0
 80016d0:	2078      	movs	r0, #120	@ 0x78
 80016d2:	f000 fa15 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 80016d6:	2220      	movs	r2, #32
 80016d8:	2100      	movs	r1, #0
 80016da:	2078      	movs	r0, #120	@ 0x78
 80016dc:	f000 fa10 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 80016e0:	228d      	movs	r2, #141	@ 0x8d
 80016e2:	2100      	movs	r1, #0
 80016e4:	2078      	movs	r0, #120	@ 0x78
 80016e6:	f000 fa0b 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 80016ea:	2214      	movs	r2, #20
 80016ec:	2100      	movs	r1, #0
 80016ee:	2078      	movs	r0, #120	@ 0x78
 80016f0:	f000 fa06 	bl	8001b00 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 80016f4:	22af      	movs	r2, #175	@ 0xaf
 80016f6:	2100      	movs	r1, #0
 80016f8:	2078      	movs	r0, #120	@ 0x78
 80016fa:	f000 fa01 	bl	8001b00 <ssd1306_I2C_Write>
	

	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 80016fe:	222e      	movs	r2, #46	@ 0x2e
 8001700:	2100      	movs	r1, #0
 8001702:	2078      	movs	r0, #120	@ 0x78
 8001704:	f000 f9fc 	bl	8001b00 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8001708:	2000      	movs	r0, #0
 800170a:	f000 f843 	bl	8001794 <SSD1306_Fill>
	
	/* Update screen */
	SSD1306_UpdateScreen();
 800170e:	f000 f813 	bl	8001738 <SSD1306_UpdateScreen>
	
	/* Set default values */
	SSD1306.CurrentX = 0;
 8001712:	4b08      	ldr	r3, [pc, #32]	@ (8001734 <SSD1306_Init+0x184>)
 8001714:	2200      	movs	r2, #0
 8001716:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8001718:	4b06      	ldr	r3, [pc, #24]	@ (8001734 <SSD1306_Init+0x184>)
 800171a:	2200      	movs	r2, #0
 800171c:	805a      	strh	r2, [r3, #2]
	
	/* Initialized OK */
	SSD1306.Initialized = 1;
 800171e:	4b05      	ldr	r3, [pc, #20]	@ (8001734 <SSD1306_Init+0x184>)
 8001720:	2201      	movs	r2, #1
 8001722:	715a      	strb	r2, [r3, #5]
	
	/* Return OK */
	return 1;
 8001724:	2301      	movs	r3, #1
}
 8001726:	4618      	mov	r0, r3
 8001728:	3708      	adds	r7, #8
 800172a:	46bd      	mov	sp, r7
 800172c:	bd80      	pop	{r7, pc}
 800172e:	bf00      	nop
 8001730:	200001f8 	.word	0x200001f8
 8001734:	20000694 	.word	0x20000694

08001738 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
	uint8_t m;
	
	for (m = 0; m < 8; m++) {
 800173e:	2300      	movs	r3, #0
 8001740:	71fb      	strb	r3, [r7, #7]
 8001742:	e01d      	b.n	8001780 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	3b50      	subs	r3, #80	@ 0x50
 8001748:	b2db      	uxtb	r3, r3
 800174a:	461a      	mov	r2, r3
 800174c:	2100      	movs	r1, #0
 800174e:	2078      	movs	r0, #120	@ 0x78
 8001750:	f000 f9d6 	bl	8001b00 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 8001754:	2200      	movs	r2, #0
 8001756:	2100      	movs	r1, #0
 8001758:	2078      	movs	r0, #120	@ 0x78
 800175a:	f000 f9d1 	bl	8001b00 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 800175e:	2210      	movs	r2, #16
 8001760:	2100      	movs	r1, #0
 8001762:	2078      	movs	r0, #120	@ 0x78
 8001764:	f000 f9cc 	bl	8001b00 <ssd1306_I2C_Write>
		
		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 8001768:	79fb      	ldrb	r3, [r7, #7]
 800176a:	01db      	lsls	r3, r3, #7
 800176c:	4a08      	ldr	r2, [pc, #32]	@ (8001790 <SSD1306_UpdateScreen+0x58>)
 800176e:	441a      	add	r2, r3
 8001770:	2380      	movs	r3, #128	@ 0x80
 8001772:	2140      	movs	r1, #64	@ 0x40
 8001774:	2078      	movs	r0, #120	@ 0x78
 8001776:	f000 f95d 	bl	8001a34 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 800177a:	79fb      	ldrb	r3, [r7, #7]
 800177c:	3301      	adds	r3, #1
 800177e:	71fb      	strb	r3, [r7, #7]
 8001780:	79fb      	ldrb	r3, [r7, #7]
 8001782:	2b07      	cmp	r3, #7
 8001784:	d9de      	bls.n	8001744 <SSD1306_UpdateScreen+0xc>
	}
}
 8001786:	bf00      	nop
 8001788:	bf00      	nop
 800178a:	3708      	adds	r7, #8
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	20000294 	.word	0x20000294

08001794 <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 800179e:	79fb      	ldrb	r3, [r7, #7]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d101      	bne.n	80017a8 <SSD1306_Fill+0x14>
 80017a4:	2300      	movs	r3, #0
 80017a6:	e000      	b.n	80017aa <SSD1306_Fill+0x16>
 80017a8:	23ff      	movs	r3, #255	@ 0xff
 80017aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017ae:	4619      	mov	r1, r3
 80017b0:	4803      	ldr	r0, [pc, #12]	@ (80017c0 <SSD1306_Fill+0x2c>)
 80017b2:	f003 feb7 	bl	8005524 <memset>
}
 80017b6:	bf00      	nop
 80017b8:	3708      	adds	r7, #8
 80017ba:	46bd      	mov	sp, r7
 80017bc:	bd80      	pop	{r7, pc}
 80017be:	bf00      	nop
 80017c0:	20000294 	.word	0x20000294

080017c4 <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 80017c4:	b480      	push	{r7}
 80017c6:	b083      	sub	sp, #12
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4603      	mov	r3, r0
 80017cc:	80fb      	strh	r3, [r7, #6]
 80017ce:	460b      	mov	r3, r1
 80017d0:	80bb      	strh	r3, [r7, #4]
 80017d2:	4613      	mov	r3, r2
 80017d4:	70fb      	strb	r3, [r7, #3]
	if (
 80017d6:	88fb      	ldrh	r3, [r7, #6]
 80017d8:	2b7f      	cmp	r3, #127	@ 0x7f
 80017da:	d848      	bhi.n	800186e <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 80017dc:	88bb      	ldrh	r3, [r7, #4]
 80017de:	2b3f      	cmp	r3, #63	@ 0x3f
 80017e0:	d845      	bhi.n	800186e <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}
	
	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 80017e2:	4b26      	ldr	r3, [pc, #152]	@ (800187c <SSD1306_DrawPixel+0xb8>)
 80017e4:	791b      	ldrb	r3, [r3, #4]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d006      	beq.n	80017f8 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 80017ea:	78fb      	ldrb	r3, [r7, #3]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	bf0c      	ite	eq
 80017f0:	2301      	moveq	r3, #1
 80017f2:	2300      	movne	r3, #0
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	70fb      	strb	r3, [r7, #3]
	}
	
	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 80017f8:	78fb      	ldrb	r3, [r7, #3]
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d11a      	bne.n	8001834 <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80017fe:	88fa      	ldrh	r2, [r7, #6]
 8001800:	88bb      	ldrh	r3, [r7, #4]
 8001802:	08db      	lsrs	r3, r3, #3
 8001804:	b298      	uxth	r0, r3
 8001806:	4603      	mov	r3, r0
 8001808:	01db      	lsls	r3, r3, #7
 800180a:	4413      	add	r3, r2
 800180c:	4a1c      	ldr	r2, [pc, #112]	@ (8001880 <SSD1306_DrawPixel+0xbc>)
 800180e:	5cd3      	ldrb	r3, [r2, r3]
 8001810:	b25a      	sxtb	r2, r3
 8001812:	88bb      	ldrh	r3, [r7, #4]
 8001814:	f003 0307 	and.w	r3, r3, #7
 8001818:	2101      	movs	r1, #1
 800181a:	fa01 f303 	lsl.w	r3, r1, r3
 800181e:	b25b      	sxtb	r3, r3
 8001820:	4313      	orrs	r3, r2
 8001822:	b259      	sxtb	r1, r3
 8001824:	88fa      	ldrh	r2, [r7, #6]
 8001826:	4603      	mov	r3, r0
 8001828:	01db      	lsls	r3, r3, #7
 800182a:	4413      	add	r3, r2
 800182c:	b2c9      	uxtb	r1, r1
 800182e:	4a14      	ldr	r2, [pc, #80]	@ (8001880 <SSD1306_DrawPixel+0xbc>)
 8001830:	54d1      	strb	r1, [r2, r3]
 8001832:	e01d      	b.n	8001870 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8001834:	88fa      	ldrh	r2, [r7, #6]
 8001836:	88bb      	ldrh	r3, [r7, #4]
 8001838:	08db      	lsrs	r3, r3, #3
 800183a:	b298      	uxth	r0, r3
 800183c:	4603      	mov	r3, r0
 800183e:	01db      	lsls	r3, r3, #7
 8001840:	4413      	add	r3, r2
 8001842:	4a0f      	ldr	r2, [pc, #60]	@ (8001880 <SSD1306_DrawPixel+0xbc>)
 8001844:	5cd3      	ldrb	r3, [r2, r3]
 8001846:	b25a      	sxtb	r2, r3
 8001848:	88bb      	ldrh	r3, [r7, #4]
 800184a:	f003 0307 	and.w	r3, r3, #7
 800184e:	2101      	movs	r1, #1
 8001850:	fa01 f303 	lsl.w	r3, r1, r3
 8001854:	b25b      	sxtb	r3, r3
 8001856:	43db      	mvns	r3, r3
 8001858:	b25b      	sxtb	r3, r3
 800185a:	4013      	ands	r3, r2
 800185c:	b259      	sxtb	r1, r3
 800185e:	88fa      	ldrh	r2, [r7, #6]
 8001860:	4603      	mov	r3, r0
 8001862:	01db      	lsls	r3, r3, #7
 8001864:	4413      	add	r3, r2
 8001866:	b2c9      	uxtb	r1, r1
 8001868:	4a05      	ldr	r2, [pc, #20]	@ (8001880 <SSD1306_DrawPixel+0xbc>)
 800186a:	54d1      	strb	r1, [r2, r3]
 800186c:	e000      	b.n	8001870 <SSD1306_DrawPixel+0xac>
		return;
 800186e:	bf00      	nop
	}
}
 8001870:	370c      	adds	r7, #12
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	20000694 	.word	0x20000694
 8001880:	20000294 	.word	0x20000294

08001884 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 8001884:	b480      	push	{r7}
 8001886:	b083      	sub	sp, #12
 8001888:	af00      	add	r7, sp, #0
 800188a:	4603      	mov	r3, r0
 800188c:	460a      	mov	r2, r1
 800188e:	80fb      	strh	r3, [r7, #6]
 8001890:	4613      	mov	r3, r2
 8001892:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8001894:	4a05      	ldr	r2, [pc, #20]	@ (80018ac <SSD1306_GotoXY+0x28>)
 8001896:	88fb      	ldrh	r3, [r7, #6]
 8001898:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800189a:	4a04      	ldr	r2, [pc, #16]	@ (80018ac <SSD1306_GotoXY+0x28>)
 800189c:	88bb      	ldrh	r3, [r7, #4]
 800189e:	8053      	strh	r3, [r2, #2]
}
 80018a0:	bf00      	nop
 80018a2:	370c      	adds	r7, #12
 80018a4:	46bd      	mov	sp, r7
 80018a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018aa:	4770      	bx	lr
 80018ac:	20000694 	.word	0x20000694

080018b0 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b086      	sub	sp, #24
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	4603      	mov	r3, r0
 80018b8:	6039      	str	r1, [r7, #0]
 80018ba:	71fb      	strb	r3, [r7, #7]
 80018bc:	4613      	mov	r3, r2
 80018be:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;
	
	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80018c0:	4b39      	ldr	r3, [pc, #228]	@ (80019a8 <SSD1306_Putc+0xf8>)
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	461a      	mov	r2, r3
 80018c6:	683b      	ldr	r3, [r7, #0]
 80018c8:	781b      	ldrb	r3, [r3, #0]
 80018ca:	4413      	add	r3, r2
	if (
 80018cc:	2b7f      	cmp	r3, #127	@ 0x7f
 80018ce:	dc07      	bgt.n	80018e0 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 80018d0:	4b35      	ldr	r3, [pc, #212]	@ (80019a8 <SSD1306_Putc+0xf8>)
 80018d2:	885b      	ldrh	r3, [r3, #2]
 80018d4:	461a      	mov	r2, r3
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	785b      	ldrb	r3, [r3, #1]
 80018da:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 80018dc:	2b3f      	cmp	r3, #63	@ 0x3f
 80018de:	dd01      	ble.n	80018e4 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 80018e0:	2300      	movs	r3, #0
 80018e2:	e05d      	b.n	80019a0 <SSD1306_Putc+0xf0>
	}
	
	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 80018e4:	2300      	movs	r3, #0
 80018e6:	617b      	str	r3, [r7, #20]
 80018e8:	e04b      	b.n	8001982 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 80018ea:	683b      	ldr	r3, [r7, #0]
 80018ec:	685a      	ldr	r2, [r3, #4]
 80018ee:	79fb      	ldrb	r3, [r7, #7]
 80018f0:	3b20      	subs	r3, #32
 80018f2:	6839      	ldr	r1, [r7, #0]
 80018f4:	7849      	ldrb	r1, [r1, #1]
 80018f6:	fb01 f303 	mul.w	r3, r1, r3
 80018fa:	4619      	mov	r1, r3
 80018fc:	697b      	ldr	r3, [r7, #20]
 80018fe:	440b      	add	r3, r1
 8001900:	005b      	lsls	r3, r3, #1
 8001902:	4413      	add	r3, r2
 8001904:	881b      	ldrh	r3, [r3, #0]
 8001906:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 8001908:	2300      	movs	r3, #0
 800190a:	613b      	str	r3, [r7, #16]
 800190c:	e030      	b.n	8001970 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 800190e:	68fa      	ldr	r2, [r7, #12]
 8001910:	693b      	ldr	r3, [r7, #16]
 8001912:	fa02 f303 	lsl.w	r3, r2, r3
 8001916:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800191a:	2b00      	cmp	r3, #0
 800191c:	d010      	beq.n	8001940 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 800191e:	4b22      	ldr	r3, [pc, #136]	@ (80019a8 <SSD1306_Putc+0xf8>)
 8001920:	881a      	ldrh	r2, [r3, #0]
 8001922:	693b      	ldr	r3, [r7, #16]
 8001924:	b29b      	uxth	r3, r3
 8001926:	4413      	add	r3, r2
 8001928:	b298      	uxth	r0, r3
 800192a:	4b1f      	ldr	r3, [pc, #124]	@ (80019a8 <SSD1306_Putc+0xf8>)
 800192c:	885a      	ldrh	r2, [r3, #2]
 800192e:	697b      	ldr	r3, [r7, #20]
 8001930:	b29b      	uxth	r3, r3
 8001932:	4413      	add	r3, r2
 8001934:	b29b      	uxth	r3, r3
 8001936:	79ba      	ldrb	r2, [r7, #6]
 8001938:	4619      	mov	r1, r3
 800193a:	f7ff ff43 	bl	80017c4 <SSD1306_DrawPixel>
 800193e:	e014      	b.n	800196a <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 8001940:	4b19      	ldr	r3, [pc, #100]	@ (80019a8 <SSD1306_Putc+0xf8>)
 8001942:	881a      	ldrh	r2, [r3, #0]
 8001944:	693b      	ldr	r3, [r7, #16]
 8001946:	b29b      	uxth	r3, r3
 8001948:	4413      	add	r3, r2
 800194a:	b298      	uxth	r0, r3
 800194c:	4b16      	ldr	r3, [pc, #88]	@ (80019a8 <SSD1306_Putc+0xf8>)
 800194e:	885a      	ldrh	r2, [r3, #2]
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	b29b      	uxth	r3, r3
 8001954:	4413      	add	r3, r2
 8001956:	b299      	uxth	r1, r3
 8001958:	79bb      	ldrb	r3, [r7, #6]
 800195a:	2b00      	cmp	r3, #0
 800195c:	bf0c      	ite	eq
 800195e:	2301      	moveq	r3, #1
 8001960:	2300      	movne	r3, #0
 8001962:	b2db      	uxtb	r3, r3
 8001964:	461a      	mov	r2, r3
 8001966:	f7ff ff2d 	bl	80017c4 <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 800196a:	693b      	ldr	r3, [r7, #16]
 800196c:	3301      	adds	r3, #1
 800196e:	613b      	str	r3, [r7, #16]
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	461a      	mov	r2, r3
 8001976:	693b      	ldr	r3, [r7, #16]
 8001978:	4293      	cmp	r3, r2
 800197a:	d3c8      	bcc.n	800190e <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 800197c:	697b      	ldr	r3, [r7, #20]
 800197e:	3301      	adds	r3, #1
 8001980:	617b      	str	r3, [r7, #20]
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	785b      	ldrb	r3, [r3, #1]
 8001986:	461a      	mov	r2, r3
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	4293      	cmp	r3, r2
 800198c:	d3ad      	bcc.n	80018ea <SSD1306_Putc+0x3a>
			}
		}
	}
	
	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 800198e:	4b06      	ldr	r3, [pc, #24]	@ (80019a8 <SSD1306_Putc+0xf8>)
 8001990:	881b      	ldrh	r3, [r3, #0]
 8001992:	683a      	ldr	r2, [r7, #0]
 8001994:	7812      	ldrb	r2, [r2, #0]
 8001996:	4413      	add	r3, r2
 8001998:	b29a      	uxth	r2, r3
 800199a:	4b03      	ldr	r3, [pc, #12]	@ (80019a8 <SSD1306_Putc+0xf8>)
 800199c:	801a      	strh	r2, [r3, #0]
	
	/* Return character written */
	return ch;
 800199e:	79fb      	ldrb	r3, [r7, #7]
}
 80019a0:	4618      	mov	r0, r3
 80019a2:	3718      	adds	r7, #24
 80019a4:	46bd      	mov	sp, r7
 80019a6:	bd80      	pop	{r7, pc}
 80019a8:	20000694 	.word	0x20000694

080019ac <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b084      	sub	sp, #16
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	4613      	mov	r3, r2
 80019b8:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 80019ba:	e012      	b.n	80019e2 <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	781b      	ldrb	r3, [r3, #0]
 80019c0:	79fa      	ldrb	r2, [r7, #7]
 80019c2:	68b9      	ldr	r1, [r7, #8]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff73 	bl	80018b0 <SSD1306_Putc>
 80019ca:	4603      	mov	r3, r0
 80019cc:	461a      	mov	r2, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	781b      	ldrb	r3, [r3, #0]
 80019d2:	429a      	cmp	r2, r3
 80019d4:	d002      	beq.n	80019dc <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	781b      	ldrb	r3, [r3, #0]
 80019da:	e008      	b.n	80019ee <SSD1306_Puts+0x42>
		}
		
		/* Increase string pointer */
		str++;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	3301      	adds	r3, #1
 80019e0:	60fb      	str	r3, [r7, #12]
	while (*str) {
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	781b      	ldrb	r3, [r3, #0]
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d1e8      	bne.n	80019bc <SSD1306_Puts+0x10>
	}
	
	/* Everything OK, zero should be returned */
	return *str;
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	781b      	ldrb	r3, [r3, #0]
}
 80019ee:	4618      	mov	r0, r3
 80019f0:	3710      	adds	r7, #16
 80019f2:	46bd      	mov	sp, r7
 80019f4:	bd80      	pop	{r7, pc}

080019f6 <SSD1306_Clear>:
        }
    }
}

void SSD1306_Clear (void)
{
 80019f6:	b580      	push	{r7, lr}
 80019f8:	af00      	add	r7, sp, #0
	SSD1306_Fill (0);
 80019fa:	2000      	movs	r0, #0
 80019fc:	f7ff feca 	bl	8001794 <SSD1306_Fill>
    SSD1306_UpdateScreen();
 8001a00:	f7ff fe9a 	bl	8001738 <SSD1306_UpdateScreen>
}
 8001a04:	bf00      	nop
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____ 
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8001a08:	b480      	push	{r7}
 8001a0a:	b083      	sub	sp, #12
 8001a0c:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8001a0e:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <ssd1306_I2C_Init+0x28>)
 8001a10:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a12:	e002      	b.n	8001a1a <ssd1306_I2C_Init+0x12>
		p--;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	3b01      	subs	r3, #1
 8001a18:	607b      	str	r3, [r7, #4]
	while(p>0)
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d1f9      	bne.n	8001a14 <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8001a20:	bf00      	nop
 8001a22:	bf00      	nop
 8001a24:	370c      	adds	r7, #12
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	0003d090 	.word	0x0003d090

08001a34 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8001a34:	b590      	push	{r4, r7, lr}
 8001a36:	b0c7      	sub	sp, #284	@ 0x11c
 8001a38:	af02      	add	r7, sp, #8
 8001a3a:	4604      	mov	r4, r0
 8001a3c:	4608      	mov	r0, r1
 8001a3e:	f507 7188 	add.w	r1, r7, #272	@ 0x110
 8001a42:	f5a1 7188 	sub.w	r1, r1, #272	@ 0x110
 8001a46:	600a      	str	r2, [r1, #0]
 8001a48:	4619      	mov	r1, r3
 8001a4a:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a4e:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001a52:	4622      	mov	r2, r4
 8001a54:	701a      	strb	r2, [r3, #0]
 8001a56:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a5a:	f5a3 7385 	sub.w	r3, r3, #266	@ 0x10a
 8001a5e:	4602      	mov	r2, r0
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a66:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001a6a:	460a      	mov	r2, r1
 8001a6c:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 8001a6e:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001a72:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8001a76:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a7a:	f5a2 7285 	sub.w	r2, r2, #266	@ 0x10a
 8001a7e:	7812      	ldrb	r2, [r2, #0]
 8001a80:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 8001a82:	2300      	movs	r3, #0
 8001a84:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001a88:	e015      	b.n	8001ab6 <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 8001a8a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a8e:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001a92:	f5a2 7288 	sub.w	r2, r2, #272	@ 0x110
 8001a96:	6812      	ldr	r2, [r2, #0]
 8001a98:	441a      	add	r2, r3
 8001a9a:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001a9e:	3301      	adds	r3, #1
 8001aa0:	7811      	ldrb	r1, [r2, #0]
 8001aa2:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001aa6:	f5a2 7282 	sub.w	r2, r2, #260	@ 0x104
 8001aaa:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8001aac:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
 8001ab6:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	f507 7288 	add.w	r2, r7, #272	@ 0x110
 8001ac0:	f5a2 7286 	sub.w	r2, r2, #268	@ 0x10c
 8001ac4:	8812      	ldrh	r2, [r2, #0]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d8df      	bhi.n	8001a8a <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, count+1, 10);
 8001aca:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ace:	f2a3 1309 	subw	r3, r3, #265	@ 0x109
 8001ad2:	781b      	ldrb	r3, [r3, #0]
 8001ad4:	b299      	uxth	r1, r3
 8001ad6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8001ada:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8001ade:	881b      	ldrh	r3, [r3, #0]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	f107 020c 	add.w	r2, r7, #12
 8001ae8:	200a      	movs	r0, #10
 8001aea:	9000      	str	r0, [sp, #0]
 8001aec:	4803      	ldr	r0, [pc, #12]	@ (8001afc <ssd1306_I2C_WriteMulti+0xc8>)
 8001aee:	f000 fe79 	bl	80027e4 <HAL_I2C_Master_Transmit>
}
 8001af2:	bf00      	nop
 8001af4:	f507 778a 	add.w	r7, r7, #276	@ 0x114
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd90      	pop	{r4, r7, pc}
 8001afc:	200001f8 	.word	0x200001f8

08001b00 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b086      	sub	sp, #24
 8001b04:	af02      	add	r7, sp, #8
 8001b06:	4603      	mov	r3, r0
 8001b08:	71fb      	strb	r3, [r7, #7]
 8001b0a:	460b      	mov	r3, r1
 8001b0c:	71bb      	strb	r3, [r7, #6]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8001b12:	79bb      	ldrb	r3, [r7, #6]
 8001b14:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 8001b16:	797b      	ldrb	r3, [r7, #5]
 8001b18:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(SSD1306_I2C, address, dt, 2, 10);
 8001b1a:	79fb      	ldrb	r3, [r7, #7]
 8001b1c:	b299      	uxth	r1, r3
 8001b1e:	f107 020c 	add.w	r2, r7, #12
 8001b22:	230a      	movs	r3, #10
 8001b24:	9300      	str	r3, [sp, #0]
 8001b26:	2302      	movs	r3, #2
 8001b28:	4803      	ldr	r0, [pc, #12]	@ (8001b38 <ssd1306_I2C_Write+0x38>)
 8001b2a:	f000 fe5b 	bl	80027e4 <HAL_I2C_Master_Transmit>
}
 8001b2e:	bf00      	nop
 8001b30:	3710      	adds	r7, #16
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	200001f8 	.word	0x200001f8

08001b3c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b42:	2300      	movs	r3, #0
 8001b44:	607b      	str	r3, [r7, #4]
 8001b46:	4b10      	ldr	r3, [pc, #64]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b4a:	4a0f      	ldr	r2, [pc, #60]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b4c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001b50:	6453      	str	r3, [r2, #68]	@ 0x44
 8001b52:	4b0d      	ldr	r3, [pc, #52]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001b56:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001b5a:	607b      	str	r3, [r7, #4]
 8001b5c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001b5e:	2300      	movs	r3, #0
 8001b60:	603b      	str	r3, [r7, #0]
 8001b62:	4b09      	ldr	r3, [pc, #36]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b66:	4a08      	ldr	r2, [pc, #32]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b68:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b6c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b6e:	4b06      	ldr	r3, [pc, #24]	@ (8001b88 <HAL_MspInit+0x4c>)
 8001b70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b76:	603b      	str	r3, [r7, #0]
 8001b78:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b7a:	bf00      	nop
 8001b7c:	370c      	adds	r7, #12
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	40023800 	.word	0x40023800

08001b8c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b08a      	sub	sp, #40	@ 0x28
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b94:	f107 0314 	add.w	r3, r7, #20
 8001b98:	2200      	movs	r2, #0
 8001b9a:	601a      	str	r2, [r3, #0]
 8001b9c:	605a      	str	r2, [r3, #4]
 8001b9e:	609a      	str	r2, [r3, #8]
 8001ba0:	60da      	str	r2, [r3, #12]
 8001ba2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	4a19      	ldr	r2, [pc, #100]	@ (8001c10 <HAL_I2C_MspInit+0x84>)
 8001baa:	4293      	cmp	r3, r2
 8001bac:	d12c      	bne.n	8001c08 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bae:	2300      	movs	r3, #0
 8001bb0:	613b      	str	r3, [r7, #16]
 8001bb2:	4b18      	ldr	r3, [pc, #96]	@ (8001c14 <HAL_I2C_MspInit+0x88>)
 8001bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bb6:	4a17      	ldr	r2, [pc, #92]	@ (8001c14 <HAL_I2C_MspInit+0x88>)
 8001bb8:	f043 0302 	orr.w	r3, r3, #2
 8001bbc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bbe:	4b15      	ldr	r3, [pc, #84]	@ (8001c14 <HAL_I2C_MspInit+0x88>)
 8001bc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bc2:	f003 0302 	and.w	r3, r3, #2
 8001bc6:	613b      	str	r3, [r7, #16]
 8001bc8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bca:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001bce:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001bd0:	2312      	movs	r3, #18
 8001bd2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bd4:	2300      	movs	r3, #0
 8001bd6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bd8:	2303      	movs	r3, #3
 8001bda:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001bdc:	2304      	movs	r3, #4
 8001bde:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be0:	f107 0314 	add.w	r3, r7, #20
 8001be4:	4619      	mov	r1, r3
 8001be6:	480c      	ldr	r0, [pc, #48]	@ (8001c18 <HAL_I2C_MspInit+0x8c>)
 8001be8:	f000 faf2 	bl	80021d0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001bec:	2300      	movs	r3, #0
 8001bee:	60fb      	str	r3, [r7, #12]
 8001bf0:	4b08      	ldr	r3, [pc, #32]	@ (8001c14 <HAL_I2C_MspInit+0x88>)
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bf4:	4a07      	ldr	r2, [pc, #28]	@ (8001c14 <HAL_I2C_MspInit+0x88>)
 8001bf6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001bfa:	6413      	str	r3, [r2, #64]	@ 0x40
 8001bfc:	4b05      	ldr	r3, [pc, #20]	@ (8001c14 <HAL_I2C_MspInit+0x88>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c00:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001c04:	60fb      	str	r3, [r7, #12]
 8001c06:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001c08:	bf00      	nop
 8001c0a:	3728      	adds	r7, #40	@ 0x28
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bd80      	pop	{r7, pc}
 8001c10:	40005400 	.word	0x40005400
 8001c14:	40023800 	.word	0x40023800
 8001c18:	40020400 	.word	0x40020400

08001c1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b08a      	sub	sp, #40	@ 0x28
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c24:	f107 0314 	add.w	r3, r7, #20
 8001c28:	2200      	movs	r2, #0
 8001c2a:	601a      	str	r2, [r3, #0]
 8001c2c:	605a      	str	r2, [r3, #4]
 8001c2e:	609a      	str	r2, [r3, #8]
 8001c30:	60da      	str	r2, [r3, #12]
 8001c32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	4a19      	ldr	r2, [pc, #100]	@ (8001ca0 <HAL_UART_MspInit+0x84>)
 8001c3a:	4293      	cmp	r3, r2
 8001c3c:	d12b      	bne.n	8001c96 <HAL_UART_MspInit+0x7a>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c3e:	2300      	movs	r3, #0
 8001c40:	613b      	str	r3, [r7, #16]
 8001c42:	4b18      	ldr	r3, [pc, #96]	@ (8001ca4 <HAL_UART_MspInit+0x88>)
 8001c44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c46:	4a17      	ldr	r2, [pc, #92]	@ (8001ca4 <HAL_UART_MspInit+0x88>)
 8001c48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001c4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c4e:	4b15      	ldr	r3, [pc, #84]	@ (8001ca4 <HAL_UART_MspInit+0x88>)
 8001c50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001c56:	613b      	str	r3, [r7, #16]
 8001c58:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	60fb      	str	r3, [r7, #12]
 8001c5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ca4 <HAL_UART_MspInit+0x88>)
 8001c60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c62:	4a10      	ldr	r2, [pc, #64]	@ (8001ca4 <HAL_UART_MspInit+0x88>)
 8001c64:	f043 0301 	orr.w	r3, r3, #1
 8001c68:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca4 <HAL_UART_MspInit+0x88>)
 8001c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c6e:	f003 0301 	and.w	r3, r3, #1
 8001c72:	60fb      	str	r3, [r7, #12]
 8001c74:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001c76:	230c      	movs	r3, #12
 8001c78:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7a:	2302      	movs	r3, #2
 8001c7c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c82:	2303      	movs	r3, #3
 8001c84:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001c86:	2307      	movs	r3, #7
 8001c88:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c8a:	f107 0314 	add.w	r3, r7, #20
 8001c8e:	4619      	mov	r1, r3
 8001c90:	4805      	ldr	r0, [pc, #20]	@ (8001ca8 <HAL_UART_MspInit+0x8c>)
 8001c92:	f000 fa9d 	bl	80021d0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c96:	bf00      	nop
 8001c98:	3728      	adds	r7, #40	@ 0x28
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	40004400 	.word	0x40004400
 8001ca4:	40023800 	.word	0x40023800
 8001ca8:	40020000 	.word	0x40020000

08001cac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cac:	b480      	push	{r7}
 8001cae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001cb0:	bf00      	nop
 8001cb2:	e7fd      	b.n	8001cb0 <NMI_Handler+0x4>

08001cb4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb4:	b480      	push	{r7}
 8001cb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cb8:	bf00      	nop
 8001cba:	e7fd      	b.n	8001cb8 <HardFault_Handler+0x4>

08001cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc0:	bf00      	nop
 8001cc2:	e7fd      	b.n	8001cc0 <MemManage_Handler+0x4>

08001cc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc8:	bf00      	nop
 8001cca:	e7fd      	b.n	8001cc8 <BusFault_Handler+0x4>

08001ccc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ccc:	b480      	push	{r7}
 8001cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cd0:	bf00      	nop
 8001cd2:	e7fd      	b.n	8001cd0 <UsageFault_Handler+0x4>

08001cd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cd4:	b480      	push	{r7}
 8001cd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cd8:	bf00      	nop
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr

08001ce2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cee:	4770      	bx	lr

08001cf0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cf4:	bf00      	nop
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfc:	4770      	bx	lr

08001cfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cfe:	b580      	push	{r7, lr}
 8001d00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d02:	f000 f93b 	bl	8001f7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	bd80      	pop	{r7, pc}

08001d0a <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0
  return 1;
 8001d0e:	2301      	movs	r3, #1
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	46bd      	mov	sp, r7
 8001d14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d18:	4770      	bx	lr

08001d1a <_kill>:

int _kill(int pid, int sig)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b082      	sub	sp, #8
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	6078      	str	r0, [r7, #4]
 8001d22:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d24:	f003 fc06 	bl	8005534 <__errno>
 8001d28:	4603      	mov	r3, r0
 8001d2a:	2216      	movs	r2, #22
 8001d2c:	601a      	str	r2, [r3, #0]
  return -1;
 8001d2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d32:	4618      	mov	r0, r3
 8001d34:	3708      	adds	r7, #8
 8001d36:	46bd      	mov	sp, r7
 8001d38:	bd80      	pop	{r7, pc}

08001d3a <_exit>:

void _exit (int status)
{
 8001d3a:	b580      	push	{r7, lr}
 8001d3c:	b082      	sub	sp, #8
 8001d3e:	af00      	add	r7, sp, #0
 8001d40:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d42:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001d46:	6878      	ldr	r0, [r7, #4]
 8001d48:	f7ff ffe7 	bl	8001d1a <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <_exit+0x12>

08001d50 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b086      	sub	sp, #24
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	60f8      	str	r0, [r7, #12]
 8001d58:	60b9      	str	r1, [r7, #8]
 8001d5a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	617b      	str	r3, [r7, #20]
 8001d60:	e00a      	b.n	8001d78 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d62:	f3af 8000 	nop.w
 8001d66:	4601      	mov	r1, r0
 8001d68:	68bb      	ldr	r3, [r7, #8]
 8001d6a:	1c5a      	adds	r2, r3, #1
 8001d6c:	60ba      	str	r2, [r7, #8]
 8001d6e:	b2ca      	uxtb	r2, r1
 8001d70:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d72:	697b      	ldr	r3, [r7, #20]
 8001d74:	3301      	adds	r3, #1
 8001d76:	617b      	str	r3, [r7, #20]
 8001d78:	697a      	ldr	r2, [r7, #20]
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	dbf0      	blt.n	8001d62 <_read+0x12>
  }

  return len;
 8001d80:	687b      	ldr	r3, [r7, #4]
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	3718      	adds	r7, #24
 8001d86:	46bd      	mov	sp, r7
 8001d88:	bd80      	pop	{r7, pc}

08001d8a <_close>:
  }
  return len;
}

int _close(int file)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d92:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8001d96:	4618      	mov	r0, r3
 8001d98:	370c      	adds	r7, #12
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr

08001da2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da2:	b480      	push	{r7}
 8001da4:	b083      	sub	sp, #12
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
 8001daa:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001db2:	605a      	str	r2, [r3, #4]
  return 0;
 8001db4:	2300      	movs	r3, #0
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	370c      	adds	r7, #12
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc0:	4770      	bx	lr

08001dc2 <_isatty>:

int _isatty(int file)
{
 8001dc2:	b480      	push	{r7}
 8001dc4:	b083      	sub	sp, #12
 8001dc6:	af00      	add	r7, sp, #0
 8001dc8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dca:	2301      	movs	r3, #1
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	370c      	adds	r7, #12
 8001dd0:	46bd      	mov	sp, r7
 8001dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd6:	4770      	bx	lr

08001dd8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	b085      	sub	sp, #20
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	60f8      	str	r0, [r7, #12]
 8001de0:	60b9      	str	r1, [r7, #8]
 8001de2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001de4:	2300      	movs	r3, #0
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3714      	adds	r7, #20
 8001dea:	46bd      	mov	sp, r7
 8001dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df0:	4770      	bx	lr
	...

08001df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dfc:	4a14      	ldr	r2, [pc, #80]	@ (8001e50 <_sbrk+0x5c>)
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <_sbrk+0x60>)
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e08:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <_sbrk+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e10:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <_sbrk+0x64>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	@ (8001e5c <_sbrk+0x68>)
 8001e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <_sbrk+0x64>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d207      	bcs.n	8001e34 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e24:	f003 fb86 	bl	8005534 <__errno>
 8001e28:	4603      	mov	r3, r0
 8001e2a:	220c      	movs	r2, #12
 8001e2c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001e32:	e009      	b.n	8001e48 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e34:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <_sbrk+0x64>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e3a:	4b07      	ldr	r3, [pc, #28]	@ (8001e58 <_sbrk+0x64>)
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4413      	add	r3, r2
 8001e42:	4a05      	ldr	r2, [pc, #20]	@ (8001e58 <_sbrk+0x64>)
 8001e44:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e46:	68fb      	ldr	r3, [r7, #12]
}
 8001e48:	4618      	mov	r0, r3
 8001e4a:	3718      	adds	r7, #24
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	bd80      	pop	{r7, pc}
 8001e50:	20020000 	.word	0x20020000
 8001e54:	00000400 	.word	0x00000400
 8001e58:	2000069c 	.word	0x2000069c
 8001e5c:	200007f0 	.word	0x200007f0

08001e60 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e60:	b480      	push	{r7}
 8001e62:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e64:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <SystemInit+0x20>)
 8001e66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e6a:	4a05      	ldr	r2, [pc, #20]	@ (8001e80 <SystemInit+0x20>)
 8001e6c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e70:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e74:	bf00      	nop
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	e000ed00 	.word	0xe000ed00

08001e84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ebc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e88:	f7ff ffea 	bl	8001e60 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e8c:	480c      	ldr	r0, [pc, #48]	@ (8001ec0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e8e:	490d      	ldr	r1, [pc, #52]	@ (8001ec4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e90:	4a0d      	ldr	r2, [pc, #52]	@ (8001ec8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e94:	e002      	b.n	8001e9c <LoopCopyDataInit>

08001e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e9a:	3304      	adds	r3, #4

08001e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea0:	d3f9      	bcc.n	8001e96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001ea4:	4c0a      	ldr	r4, [pc, #40]	@ (8001ed0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ea8:	e001      	b.n	8001eae <LoopFillZerobss>

08001eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eac:	3204      	adds	r2, #4

08001eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb0:	d3fb      	bcc.n	8001eaa <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001eb2:	f003 fb45 	bl	8005540 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001eb6:	f7ff f841 	bl	8000f3c <main>
  bx  lr    
 8001eba:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001ebc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec4:	200001dc 	.word	0x200001dc
  ldr r2, =_sidata
 8001ec8:	0800888c 	.word	0x0800888c
  ldr r2, =_sbss
 8001ecc:	200001dc 	.word	0x200001dc
  ldr r4, =_ebss
 8001ed0:	200007f0 	.word	0x200007f0

08001ed4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ed4:	e7fe      	b.n	8001ed4 <ADC_IRQHandler>
	...

08001ed8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001edc:	4b0e      	ldr	r3, [pc, #56]	@ (8001f18 <HAL_Init+0x40>)
 8001ede:	681b      	ldr	r3, [r3, #0]
 8001ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8001f18 <HAL_Init+0x40>)
 8001ee2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001ee6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8001f18 <HAL_Init+0x40>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4a0a      	ldr	r2, [pc, #40]	@ (8001f18 <HAL_Init+0x40>)
 8001eee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ef2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ef4:	4b08      	ldr	r3, [pc, #32]	@ (8001f18 <HAL_Init+0x40>)
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	4a07      	ldr	r2, [pc, #28]	@ (8001f18 <HAL_Init+0x40>)
 8001efa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001efe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f00:	2003      	movs	r0, #3
 8001f02:	f000 f931 	bl	8002168 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f06:	200f      	movs	r0, #15
 8001f08:	f000 f808 	bl	8001f1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f0c:	f7ff fe16 	bl	8001b3c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f10:	2300      	movs	r3, #0
}
 8001f12:	4618      	mov	r0, r3
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40023c00 	.word	0x40023c00

08001f1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f24:	4b12      	ldr	r3, [pc, #72]	@ (8001f70 <HAL_InitTick+0x54>)
 8001f26:	681a      	ldr	r2, [r3, #0]
 8001f28:	4b12      	ldr	r3, [pc, #72]	@ (8001f74 <HAL_InitTick+0x58>)
 8001f2a:	781b      	ldrb	r3, [r3, #0]
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001f32:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f36:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f000 f93b 	bl	80021b6 <HAL_SYSTICK_Config>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e00e      	b.n	8001f68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	2b0f      	cmp	r3, #15
 8001f4e:	d80a      	bhi.n	8001f66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f50:	2200      	movs	r2, #0
 8001f52:	6879      	ldr	r1, [r7, #4]
 8001f54:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f58:	f000 f911 	bl	800217e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f5c:	4a06      	ldr	r2, [pc, #24]	@ (8001f78 <HAL_InitTick+0x5c>)
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f62:	2300      	movs	r3, #0
 8001f64:	e000      	b.n	8001f68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f66:	2301      	movs	r3, #1
}
 8001f68:	4618      	mov	r0, r3
 8001f6a:	3708      	adds	r7, #8
 8001f6c:	46bd      	mov	sp, r7
 8001f6e:	bd80      	pop	{r7, pc}
 8001f70:	20000008 	.word	0x20000008
 8001f74:	20000010 	.word	0x20000010
 8001f78:	2000000c 	.word	0x2000000c

08001f7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f80:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <HAL_IncTick+0x20>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	461a      	mov	r2, r3
 8001f86:	4b06      	ldr	r3, [pc, #24]	@ (8001fa0 <HAL_IncTick+0x24>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4413      	add	r3, r2
 8001f8c:	4a04      	ldr	r2, [pc, #16]	@ (8001fa0 <HAL_IncTick+0x24>)
 8001f8e:	6013      	str	r3, [r2, #0]
}
 8001f90:	bf00      	nop
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	20000010 	.word	0x20000010
 8001fa0:	200006a0 	.word	0x200006a0

08001fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8001fa8:	4b03      	ldr	r3, [pc, #12]	@ (8001fb8 <HAL_GetTick+0x14>)
 8001faa:	681b      	ldr	r3, [r3, #0]
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb4:	4770      	bx	lr
 8001fb6:	bf00      	nop
 8001fb8:	200006a0 	.word	0x200006a0

08001fbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001fbc:	b580      	push	{r7, lr}
 8001fbe:	b084      	sub	sp, #16
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001fc4:	f7ff ffee 	bl	8001fa4 <HAL_GetTick>
 8001fc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001fd4:	d005      	beq.n	8001fe2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <HAL_Delay+0x44>)
 8001fd8:	781b      	ldrb	r3, [r3, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	4413      	add	r3, r2
 8001fe0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001fe2:	bf00      	nop
 8001fe4:	f7ff ffde 	bl	8001fa4 <HAL_GetTick>
 8001fe8:	4602      	mov	r2, r0
 8001fea:	68bb      	ldr	r3, [r7, #8]
 8001fec:	1ad3      	subs	r3, r2, r3
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d8f7      	bhi.n	8001fe4 <HAL_Delay+0x28>
  {
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	bf00      	nop
 8001ff8:	3710      	adds	r7, #16
 8001ffa:	46bd      	mov	sp, r7
 8001ffc:	bd80      	pop	{r7, pc}
 8001ffe:	bf00      	nop
 8002000:	20000010 	.word	0x20000010

08002004 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002004:	b480      	push	{r7}
 8002006:	b085      	sub	sp, #20
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	f003 0307 	and.w	r3, r3, #7
 8002012:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002014:	4b0c      	ldr	r3, [pc, #48]	@ (8002048 <__NVIC_SetPriorityGrouping+0x44>)
 8002016:	68db      	ldr	r3, [r3, #12]
 8002018:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800201a:	68ba      	ldr	r2, [r7, #8]
 800201c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002020:	4013      	ands	r3, r2
 8002022:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800202c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002030:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002034:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002036:	4a04      	ldr	r2, [pc, #16]	@ (8002048 <__NVIC_SetPriorityGrouping+0x44>)
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	60d3      	str	r3, [r2, #12]
}
 800203c:	bf00      	nop
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	e000ed00 	.word	0xe000ed00

0800204c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002050:	4b04      	ldr	r3, [pc, #16]	@ (8002064 <__NVIC_GetPriorityGrouping+0x18>)
 8002052:	68db      	ldr	r3, [r3, #12]
 8002054:	0a1b      	lsrs	r3, r3, #8
 8002056:	f003 0307 	and.w	r3, r3, #7
}
 800205a:	4618      	mov	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002062:	4770      	bx	lr
 8002064:	e000ed00 	.word	0xe000ed00

08002068 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	4603      	mov	r3, r0
 8002070:	6039      	str	r1, [r7, #0]
 8002072:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002074:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002078:	2b00      	cmp	r3, #0
 800207a:	db0a      	blt.n	8002092 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	b2da      	uxtb	r2, r3
 8002080:	490c      	ldr	r1, [pc, #48]	@ (80020b4 <__NVIC_SetPriority+0x4c>)
 8002082:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002086:	0112      	lsls	r2, r2, #4
 8002088:	b2d2      	uxtb	r2, r2
 800208a:	440b      	add	r3, r1
 800208c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002090:	e00a      	b.n	80020a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002092:	683b      	ldr	r3, [r7, #0]
 8002094:	b2da      	uxtb	r2, r3
 8002096:	4908      	ldr	r1, [pc, #32]	@ (80020b8 <__NVIC_SetPriority+0x50>)
 8002098:	79fb      	ldrb	r3, [r7, #7]
 800209a:	f003 030f 	and.w	r3, r3, #15
 800209e:	3b04      	subs	r3, #4
 80020a0:	0112      	lsls	r2, r2, #4
 80020a2:	b2d2      	uxtb	r2, r2
 80020a4:	440b      	add	r3, r1
 80020a6:	761a      	strb	r2, [r3, #24]
}
 80020a8:	bf00      	nop
 80020aa:	370c      	adds	r7, #12
 80020ac:	46bd      	mov	sp, r7
 80020ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b2:	4770      	bx	lr
 80020b4:	e000e100 	.word	0xe000e100
 80020b8:	e000ed00 	.word	0xe000ed00

080020bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80020bc:	b480      	push	{r7}
 80020be:	b089      	sub	sp, #36	@ 0x24
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	60f8      	str	r0, [r7, #12]
 80020c4:	60b9      	str	r1, [r7, #8]
 80020c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	f003 0307 	and.w	r3, r3, #7
 80020ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020d0:	69fb      	ldr	r3, [r7, #28]
 80020d2:	f1c3 0307 	rsb	r3, r3, #7
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	bf28      	it	cs
 80020da:	2304      	movcs	r3, #4
 80020dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020de:	69fb      	ldr	r3, [r7, #28]
 80020e0:	3304      	adds	r3, #4
 80020e2:	2b06      	cmp	r3, #6
 80020e4:	d902      	bls.n	80020ec <NVIC_EncodePriority+0x30>
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	3b03      	subs	r3, #3
 80020ea:	e000      	b.n	80020ee <NVIC_EncodePriority+0x32>
 80020ec:	2300      	movs	r3, #0
 80020ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020f0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80020f4:	69bb      	ldr	r3, [r7, #24]
 80020f6:	fa02 f303 	lsl.w	r3, r2, r3
 80020fa:	43da      	mvns	r2, r3
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	401a      	ands	r2, r3
 8002100:	697b      	ldr	r3, [r7, #20]
 8002102:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002104:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	fa01 f303 	lsl.w	r3, r1, r3
 800210e:	43d9      	mvns	r1, r3
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002114:	4313      	orrs	r3, r2
         );
}
 8002116:	4618      	mov	r0, r3
 8002118:	3724      	adds	r7, #36	@ 0x24
 800211a:	46bd      	mov	sp, r7
 800211c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002120:	4770      	bx	lr
	...

08002124 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002134:	d301      	bcc.n	800213a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002136:	2301      	movs	r3, #1
 8002138:	e00f      	b.n	800215a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800213a:	4a0a      	ldr	r2, [pc, #40]	@ (8002164 <SysTick_Config+0x40>)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	3b01      	subs	r3, #1
 8002140:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002142:	210f      	movs	r1, #15
 8002144:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8002148:	f7ff ff8e 	bl	8002068 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800214c:	4b05      	ldr	r3, [pc, #20]	@ (8002164 <SysTick_Config+0x40>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002152:	4b04      	ldr	r3, [pc, #16]	@ (8002164 <SysTick_Config+0x40>)
 8002154:	2207      	movs	r2, #7
 8002156:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002158:	2300      	movs	r3, #0
}
 800215a:	4618      	mov	r0, r3
 800215c:	3708      	adds	r7, #8
 800215e:	46bd      	mov	sp, r7
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	e000e010 	.word	0xe000e010

08002168 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b082      	sub	sp, #8
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002170:	6878      	ldr	r0, [r7, #4]
 8002172:	f7ff ff47 	bl	8002004 <__NVIC_SetPriorityGrouping>
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800217e:	b580      	push	{r7, lr}
 8002180:	b086      	sub	sp, #24
 8002182:	af00      	add	r7, sp, #0
 8002184:	4603      	mov	r3, r0
 8002186:	60b9      	str	r1, [r7, #8]
 8002188:	607a      	str	r2, [r7, #4]
 800218a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800218c:	2300      	movs	r3, #0
 800218e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002190:	f7ff ff5c 	bl	800204c <__NVIC_GetPriorityGrouping>
 8002194:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002196:	687a      	ldr	r2, [r7, #4]
 8002198:	68b9      	ldr	r1, [r7, #8]
 800219a:	6978      	ldr	r0, [r7, #20]
 800219c:	f7ff ff8e 	bl	80020bc <NVIC_EncodePriority>
 80021a0:	4602      	mov	r2, r0
 80021a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f7ff ff5d 	bl	8002068 <__NVIC_SetPriority>
}
 80021ae:	bf00      	nop
 80021b0:	3718      	adds	r7, #24
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}

080021b6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021b6:	b580      	push	{r7, lr}
 80021b8:	b082      	sub	sp, #8
 80021ba:	af00      	add	r7, sp, #0
 80021bc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021be:	6878      	ldr	r0, [r7, #4]
 80021c0:	f7ff ffb0 	bl	8002124 <SysTick_Config>
 80021c4:	4603      	mov	r3, r0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
	...

080021d0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b089      	sub	sp, #36	@ 0x24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
 80021d8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80021da:	2300      	movs	r3, #0
 80021dc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80021de:	2300      	movs	r3, #0
 80021e0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80021e2:	2300      	movs	r3, #0
 80021e4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80021e6:	2300      	movs	r3, #0
 80021e8:	61fb      	str	r3, [r7, #28]
 80021ea:	e165      	b.n	80024b8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80021ec:	2201      	movs	r2, #1
 80021ee:	69fb      	ldr	r3, [r7, #28]
 80021f0:	fa02 f303 	lsl.w	r3, r2, r3
 80021f4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	697a      	ldr	r2, [r7, #20]
 80021fc:	4013      	ands	r3, r2
 80021fe:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	429a      	cmp	r2, r3
 8002206:	f040 8154 	bne.w	80024b2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	685b      	ldr	r3, [r3, #4]
 800220e:	f003 0303 	and.w	r3, r3, #3
 8002212:	2b01      	cmp	r3, #1
 8002214:	d005      	beq.n	8002222 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002216:	683b      	ldr	r3, [r7, #0]
 8002218:	685b      	ldr	r3, [r3, #4]
 800221a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800221e:	2b02      	cmp	r3, #2
 8002220:	d130      	bne.n	8002284 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002228:	69fb      	ldr	r3, [r7, #28]
 800222a:	005b      	lsls	r3, r3, #1
 800222c:	2203      	movs	r2, #3
 800222e:	fa02 f303 	lsl.w	r3, r2, r3
 8002232:	43db      	mvns	r3, r3
 8002234:	69ba      	ldr	r2, [r7, #24]
 8002236:	4013      	ands	r3, r2
 8002238:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800223a:	683b      	ldr	r3, [r7, #0]
 800223c:	68da      	ldr	r2, [r3, #12]
 800223e:	69fb      	ldr	r3, [r7, #28]
 8002240:	005b      	lsls	r3, r3, #1
 8002242:	fa02 f303 	lsl.w	r3, r2, r3
 8002246:	69ba      	ldr	r2, [r7, #24]
 8002248:	4313      	orrs	r3, r2
 800224a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	69ba      	ldr	r2, [r7, #24]
 8002250:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	685b      	ldr	r3, [r3, #4]
 8002256:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002258:	2201      	movs	r2, #1
 800225a:	69fb      	ldr	r3, [r7, #28]
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43db      	mvns	r3, r3
 8002262:	69ba      	ldr	r2, [r7, #24]
 8002264:	4013      	ands	r3, r2
 8002266:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	685b      	ldr	r3, [r3, #4]
 800226c:	091b      	lsrs	r3, r3, #4
 800226e:	f003 0201 	and.w	r2, r3, #1
 8002272:	69fb      	ldr	r3, [r7, #28]
 8002274:	fa02 f303 	lsl.w	r3, r2, r3
 8002278:	69ba      	ldr	r2, [r7, #24]
 800227a:	4313      	orrs	r3, r2
 800227c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f003 0303 	and.w	r3, r3, #3
 800228c:	2b03      	cmp	r3, #3
 800228e:	d017      	beq.n	80022c0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002296:	69fb      	ldr	r3, [r7, #28]
 8002298:	005b      	lsls	r3, r3, #1
 800229a:	2203      	movs	r2, #3
 800229c:	fa02 f303 	lsl.w	r3, r2, r3
 80022a0:	43db      	mvns	r3, r3
 80022a2:	69ba      	ldr	r2, [r7, #24]
 80022a4:	4013      	ands	r3, r2
 80022a6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	689a      	ldr	r2, [r3, #8]
 80022ac:	69fb      	ldr	r3, [r7, #28]
 80022ae:	005b      	lsls	r3, r3, #1
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	69ba      	ldr	r2, [r7, #24]
 80022b6:	4313      	orrs	r3, r2
 80022b8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	685b      	ldr	r3, [r3, #4]
 80022c4:	f003 0303 	and.w	r3, r3, #3
 80022c8:	2b02      	cmp	r3, #2
 80022ca:	d123      	bne.n	8002314 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	08da      	lsrs	r2, r3, #3
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	3208      	adds	r2, #8
 80022d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80022d8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	f003 0307 	and.w	r3, r3, #7
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	220f      	movs	r2, #15
 80022e4:	fa02 f303 	lsl.w	r3, r2, r3
 80022e8:	43db      	mvns	r3, r3
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4013      	ands	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	691a      	ldr	r2, [r3, #16]
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	f003 0307 	and.w	r3, r3, #7
 80022fa:	009b      	lsls	r3, r3, #2
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	69ba      	ldr	r2, [r7, #24]
 8002302:	4313      	orrs	r3, r2
 8002304:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002306:	69fb      	ldr	r3, [r7, #28]
 8002308:	08da      	lsrs	r2, r3, #3
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	3208      	adds	r2, #8
 800230e:	69b9      	ldr	r1, [r7, #24]
 8002310:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	005b      	lsls	r3, r3, #1
 800231e:	2203      	movs	r2, #3
 8002320:	fa02 f303 	lsl.w	r3, r2, r3
 8002324:	43db      	mvns	r3, r3
 8002326:	69ba      	ldr	r2, [r7, #24]
 8002328:	4013      	ands	r3, r2
 800232a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	685b      	ldr	r3, [r3, #4]
 8002330:	f003 0203 	and.w	r2, r3, #3
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	005b      	lsls	r3, r3, #1
 8002338:	fa02 f303 	lsl.w	r3, r2, r3
 800233c:	69ba      	ldr	r2, [r7, #24]
 800233e:	4313      	orrs	r3, r2
 8002340:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	69ba      	ldr	r2, [r7, #24]
 8002346:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002348:	683b      	ldr	r3, [r7, #0]
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002350:	2b00      	cmp	r3, #0
 8002352:	f000 80ae 	beq.w	80024b2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	4b5d      	ldr	r3, [pc, #372]	@ (80024d0 <HAL_GPIO_Init+0x300>)
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	4a5c      	ldr	r2, [pc, #368]	@ (80024d0 <HAL_GPIO_Init+0x300>)
 8002360:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002364:	6453      	str	r3, [r2, #68]	@ 0x44
 8002366:	4b5a      	ldr	r3, [pc, #360]	@ (80024d0 <HAL_GPIO_Init+0x300>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800236e:	60fb      	str	r3, [r7, #12]
 8002370:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002372:	4a58      	ldr	r2, [pc, #352]	@ (80024d4 <HAL_GPIO_Init+0x304>)
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	089b      	lsrs	r3, r3, #2
 8002378:	3302      	adds	r3, #2
 800237a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800237e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002380:	69fb      	ldr	r3, [r7, #28]
 8002382:	f003 0303 	and.w	r3, r3, #3
 8002386:	009b      	lsls	r3, r3, #2
 8002388:	220f      	movs	r2, #15
 800238a:	fa02 f303 	lsl.w	r3, r2, r3
 800238e:	43db      	mvns	r3, r3
 8002390:	69ba      	ldr	r2, [r7, #24]
 8002392:	4013      	ands	r3, r2
 8002394:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	4a4f      	ldr	r2, [pc, #316]	@ (80024d8 <HAL_GPIO_Init+0x308>)
 800239a:	4293      	cmp	r3, r2
 800239c:	d025      	beq.n	80023ea <HAL_GPIO_Init+0x21a>
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	4a4e      	ldr	r2, [pc, #312]	@ (80024dc <HAL_GPIO_Init+0x30c>)
 80023a2:	4293      	cmp	r3, r2
 80023a4:	d01f      	beq.n	80023e6 <HAL_GPIO_Init+0x216>
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	4a4d      	ldr	r2, [pc, #308]	@ (80024e0 <HAL_GPIO_Init+0x310>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d019      	beq.n	80023e2 <HAL_GPIO_Init+0x212>
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	4a4c      	ldr	r2, [pc, #304]	@ (80024e4 <HAL_GPIO_Init+0x314>)
 80023b2:	4293      	cmp	r3, r2
 80023b4:	d013      	beq.n	80023de <HAL_GPIO_Init+0x20e>
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	4a4b      	ldr	r2, [pc, #300]	@ (80024e8 <HAL_GPIO_Init+0x318>)
 80023ba:	4293      	cmp	r3, r2
 80023bc:	d00d      	beq.n	80023da <HAL_GPIO_Init+0x20a>
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4a4a      	ldr	r2, [pc, #296]	@ (80024ec <HAL_GPIO_Init+0x31c>)
 80023c2:	4293      	cmp	r3, r2
 80023c4:	d007      	beq.n	80023d6 <HAL_GPIO_Init+0x206>
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	4a49      	ldr	r2, [pc, #292]	@ (80024f0 <HAL_GPIO_Init+0x320>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d101      	bne.n	80023d2 <HAL_GPIO_Init+0x202>
 80023ce:	2306      	movs	r3, #6
 80023d0:	e00c      	b.n	80023ec <HAL_GPIO_Init+0x21c>
 80023d2:	2307      	movs	r3, #7
 80023d4:	e00a      	b.n	80023ec <HAL_GPIO_Init+0x21c>
 80023d6:	2305      	movs	r3, #5
 80023d8:	e008      	b.n	80023ec <HAL_GPIO_Init+0x21c>
 80023da:	2304      	movs	r3, #4
 80023dc:	e006      	b.n	80023ec <HAL_GPIO_Init+0x21c>
 80023de:	2303      	movs	r3, #3
 80023e0:	e004      	b.n	80023ec <HAL_GPIO_Init+0x21c>
 80023e2:	2302      	movs	r3, #2
 80023e4:	e002      	b.n	80023ec <HAL_GPIO_Init+0x21c>
 80023e6:	2301      	movs	r3, #1
 80023e8:	e000      	b.n	80023ec <HAL_GPIO_Init+0x21c>
 80023ea:	2300      	movs	r3, #0
 80023ec:	69fa      	ldr	r2, [r7, #28]
 80023ee:	f002 0203 	and.w	r2, r2, #3
 80023f2:	0092      	lsls	r2, r2, #2
 80023f4:	4093      	lsls	r3, r2
 80023f6:	69ba      	ldr	r2, [r7, #24]
 80023f8:	4313      	orrs	r3, r2
 80023fa:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80023fc:	4935      	ldr	r1, [pc, #212]	@ (80024d4 <HAL_GPIO_Init+0x304>)
 80023fe:	69fb      	ldr	r3, [r7, #28]
 8002400:	089b      	lsrs	r3, r3, #2
 8002402:	3302      	adds	r3, #2
 8002404:	69ba      	ldr	r2, [r7, #24]
 8002406:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800240a:	4b3a      	ldr	r3, [pc, #232]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 800240c:	689b      	ldr	r3, [r3, #8]
 800240e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	43db      	mvns	r3, r3
 8002414:	69ba      	ldr	r2, [r7, #24]
 8002416:	4013      	ands	r3, r2
 8002418:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	685b      	ldr	r3, [r3, #4]
 800241e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002422:	2b00      	cmp	r3, #0
 8002424:	d003      	beq.n	800242e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002426:	69ba      	ldr	r2, [r7, #24]
 8002428:	693b      	ldr	r3, [r7, #16]
 800242a:	4313      	orrs	r3, r2
 800242c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800242e:	4a31      	ldr	r2, [pc, #196]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 8002430:	69bb      	ldr	r3, [r7, #24]
 8002432:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002434:	4b2f      	ldr	r3, [pc, #188]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 8002436:	68db      	ldr	r3, [r3, #12]
 8002438:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800243a:	693b      	ldr	r3, [r7, #16]
 800243c:	43db      	mvns	r3, r3
 800243e:	69ba      	ldr	r2, [r7, #24]
 8002440:	4013      	ands	r3, r2
 8002442:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002444:	683b      	ldr	r3, [r7, #0]
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002450:	69ba      	ldr	r2, [r7, #24]
 8002452:	693b      	ldr	r3, [r7, #16]
 8002454:	4313      	orrs	r3, r2
 8002456:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002458:	4a26      	ldr	r2, [pc, #152]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 800245a:	69bb      	ldr	r3, [r7, #24]
 800245c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800245e:	4b25      	ldr	r3, [pc, #148]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 8002460:	685b      	ldr	r3, [r3, #4]
 8002462:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002464:	693b      	ldr	r3, [r7, #16]
 8002466:	43db      	mvns	r3, r3
 8002468:	69ba      	ldr	r2, [r7, #24]
 800246a:	4013      	ands	r3, r2
 800246c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d003      	beq.n	8002482 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800247a:	69ba      	ldr	r2, [r7, #24]
 800247c:	693b      	ldr	r3, [r7, #16]
 800247e:	4313      	orrs	r3, r2
 8002480:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002482:	4a1c      	ldr	r2, [pc, #112]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 8002484:	69bb      	ldr	r3, [r7, #24]
 8002486:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002488:	4b1a      	ldr	r3, [pc, #104]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	43db      	mvns	r3, r3
 8002492:	69ba      	ldr	r2, [r7, #24]
 8002494:	4013      	ands	r3, r2
 8002496:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d003      	beq.n	80024ac <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80024a4:	69ba      	ldr	r2, [r7, #24]
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	4313      	orrs	r3, r2
 80024aa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80024ac:	4a11      	ldr	r2, [pc, #68]	@ (80024f4 <HAL_GPIO_Init+0x324>)
 80024ae:	69bb      	ldr	r3, [r7, #24]
 80024b0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80024b2:	69fb      	ldr	r3, [r7, #28]
 80024b4:	3301      	adds	r3, #1
 80024b6:	61fb      	str	r3, [r7, #28]
 80024b8:	69fb      	ldr	r3, [r7, #28]
 80024ba:	2b0f      	cmp	r3, #15
 80024bc:	f67f ae96 	bls.w	80021ec <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80024c0:	bf00      	nop
 80024c2:	bf00      	nop
 80024c4:	3724      	adds	r7, #36	@ 0x24
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40013800 	.word	0x40013800
 80024d8:	40020000 	.word	0x40020000
 80024dc:	40020400 	.word	0x40020400
 80024e0:	40020800 	.word	0x40020800
 80024e4:	40020c00 	.word	0x40020c00
 80024e8:	40021000 	.word	0x40021000
 80024ec:	40021400 	.word	0x40021400
 80024f0:	40021800 	.word	0x40021800
 80024f4:	40013c00 	.word	0x40013c00

080024f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80024f8:	b480      	push	{r7}
 80024fa:	b085      	sub	sp, #20
 80024fc:	af00      	add	r7, sp, #0
 80024fe:	6078      	str	r0, [r7, #4]
 8002500:	460b      	mov	r3, r1
 8002502:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	691a      	ldr	r2, [r3, #16]
 8002508:	887b      	ldrh	r3, [r7, #2]
 800250a:	4013      	ands	r3, r2
 800250c:	2b00      	cmp	r3, #0
 800250e:	d002      	beq.n	8002516 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002510:	2301      	movs	r3, #1
 8002512:	73fb      	strb	r3, [r7, #15]
 8002514:	e001      	b.n	800251a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002516:	2300      	movs	r3, #0
 8002518:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800251a:	7bfb      	ldrb	r3, [r7, #15]
}
 800251c:	4618      	mov	r0, r3
 800251e:	3714      	adds	r7, #20
 8002520:	46bd      	mov	sp, r7
 8002522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002526:	4770      	bx	lr

08002528 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002528:	b480      	push	{r7}
 800252a:	b083      	sub	sp, #12
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
 8002530:	460b      	mov	r3, r1
 8002532:	807b      	strh	r3, [r7, #2]
 8002534:	4613      	mov	r3, r2
 8002536:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002538:	787b      	ldrb	r3, [r7, #1]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800253e:	887a      	ldrh	r2, [r7, #2]
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002544:	e003      	b.n	800254e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002546:	887b      	ldrh	r3, [r7, #2]
 8002548:	041a      	lsls	r2, r3, #16
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	619a      	str	r2, [r3, #24]
}
 800254e:	bf00      	nop
 8002550:	370c      	adds	r7, #12
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
	...

0800255c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d101      	bne.n	800256e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800256a:	2301      	movs	r3, #1
 800256c:	e12b      	b.n	80027c6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002574:	b2db      	uxtb	r3, r3
 8002576:	2b00      	cmp	r3, #0
 8002578:	d106      	bne.n	8002588 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	2200      	movs	r2, #0
 800257e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002582:	6878      	ldr	r0, [r7, #4]
 8002584:	f7ff fb02 	bl	8001b8c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2224      	movs	r2, #36	@ 0x24
 800258c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f022 0201 	bic.w	r2, r2, #1
 800259e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	681a      	ldr	r2, [r3, #0]
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80025ae:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80025be:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80025c0:	f001 f9e6 	bl	8003990 <HAL_RCC_GetPCLK1Freq>
 80025c4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	685b      	ldr	r3, [r3, #4]
 80025ca:	4a81      	ldr	r2, [pc, #516]	@ (80027d0 <HAL_I2C_Init+0x274>)
 80025cc:	4293      	cmp	r3, r2
 80025ce:	d807      	bhi.n	80025e0 <HAL_I2C_Init+0x84>
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	4a80      	ldr	r2, [pc, #512]	@ (80027d4 <HAL_I2C_Init+0x278>)
 80025d4:	4293      	cmp	r3, r2
 80025d6:	bf94      	ite	ls
 80025d8:	2301      	movls	r3, #1
 80025da:	2300      	movhi	r3, #0
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	e006      	b.n	80025ee <HAL_I2C_Init+0x92>
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	4a7d      	ldr	r2, [pc, #500]	@ (80027d8 <HAL_I2C_Init+0x27c>)
 80025e4:	4293      	cmp	r3, r2
 80025e6:	bf94      	ite	ls
 80025e8:	2301      	movls	r3, #1
 80025ea:	2300      	movhi	r3, #0
 80025ec:	b2db      	uxtb	r3, r3
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d001      	beq.n	80025f6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e0e7      	b.n	80027c6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	4a78      	ldr	r2, [pc, #480]	@ (80027dc <HAL_I2C_Init+0x280>)
 80025fa:	fba2 2303 	umull	r2, r3, r2, r3
 80025fe:	0c9b      	lsrs	r3, r3, #18
 8002600:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	68ba      	ldr	r2, [r7, #8]
 8002612:	430a      	orrs	r2, r1
 8002614:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	6a1b      	ldr	r3, [r3, #32]
 800261c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	4a6a      	ldr	r2, [pc, #424]	@ (80027d0 <HAL_I2C_Init+0x274>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d802      	bhi.n	8002630 <HAL_I2C_Init+0xd4>
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	3301      	adds	r3, #1
 800262e:	e009      	b.n	8002644 <HAL_I2C_Init+0xe8>
 8002630:	68bb      	ldr	r3, [r7, #8]
 8002632:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002636:	fb02 f303 	mul.w	r3, r2, r3
 800263a:	4a69      	ldr	r2, [pc, #420]	@ (80027e0 <HAL_I2C_Init+0x284>)
 800263c:	fba2 2303 	umull	r2, r3, r2, r3
 8002640:	099b      	lsrs	r3, r3, #6
 8002642:	3301      	adds	r3, #1
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6812      	ldr	r2, [r2, #0]
 8002648:	430b      	orrs	r3, r1
 800264a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	69db      	ldr	r3, [r3, #28]
 8002652:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002656:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	495c      	ldr	r1, [pc, #368]	@ (80027d0 <HAL_I2C_Init+0x274>)
 8002660:	428b      	cmp	r3, r1
 8002662:	d819      	bhi.n	8002698 <HAL_I2C_Init+0x13c>
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	1e59      	subs	r1, r3, #1
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	685b      	ldr	r3, [r3, #4]
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002672:	1c59      	adds	r1, r3, #1
 8002674:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002678:	400b      	ands	r3, r1
 800267a:	2b00      	cmp	r3, #0
 800267c:	d00a      	beq.n	8002694 <HAL_I2C_Init+0x138>
 800267e:	68fb      	ldr	r3, [r7, #12]
 8002680:	1e59      	subs	r1, r3, #1
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	685b      	ldr	r3, [r3, #4]
 8002686:	005b      	lsls	r3, r3, #1
 8002688:	fbb1 f3f3 	udiv	r3, r1, r3
 800268c:	3301      	adds	r3, #1
 800268e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002692:	e051      	b.n	8002738 <HAL_I2C_Init+0x1dc>
 8002694:	2304      	movs	r3, #4
 8002696:	e04f      	b.n	8002738 <HAL_I2C_Init+0x1dc>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	689b      	ldr	r3, [r3, #8]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d111      	bne.n	80026c4 <HAL_I2C_Init+0x168>
 80026a0:	68fb      	ldr	r3, [r7, #12]
 80026a2:	1e58      	subs	r0, r3, #1
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	6859      	ldr	r1, [r3, #4]
 80026a8:	460b      	mov	r3, r1
 80026aa:	005b      	lsls	r3, r3, #1
 80026ac:	440b      	add	r3, r1
 80026ae:	fbb0 f3f3 	udiv	r3, r0, r3
 80026b2:	3301      	adds	r3, #1
 80026b4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	bf0c      	ite	eq
 80026bc:	2301      	moveq	r3, #1
 80026be:	2300      	movne	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	e012      	b.n	80026ea <HAL_I2C_Init+0x18e>
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	1e58      	subs	r0, r3, #1
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	6859      	ldr	r1, [r3, #4]
 80026cc:	460b      	mov	r3, r1
 80026ce:	009b      	lsls	r3, r3, #2
 80026d0:	440b      	add	r3, r1
 80026d2:	0099      	lsls	r1, r3, #2
 80026d4:	440b      	add	r3, r1
 80026d6:	fbb0 f3f3 	udiv	r3, r0, r3
 80026da:	3301      	adds	r3, #1
 80026dc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	bf0c      	ite	eq
 80026e4:	2301      	moveq	r3, #1
 80026e6:	2300      	movne	r3, #0
 80026e8:	b2db      	uxtb	r3, r3
 80026ea:	2b00      	cmp	r3, #0
 80026ec:	d001      	beq.n	80026f2 <HAL_I2C_Init+0x196>
 80026ee:	2301      	movs	r3, #1
 80026f0:	e022      	b.n	8002738 <HAL_I2C_Init+0x1dc>
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	689b      	ldr	r3, [r3, #8]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d10e      	bne.n	8002718 <HAL_I2C_Init+0x1bc>
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	1e58      	subs	r0, r3, #1
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6859      	ldr	r1, [r3, #4]
 8002702:	460b      	mov	r3, r1
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	440b      	add	r3, r1
 8002708:	fbb0 f3f3 	udiv	r3, r0, r3
 800270c:	3301      	adds	r3, #1
 800270e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002712:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002716:	e00f      	b.n	8002738 <HAL_I2C_Init+0x1dc>
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	1e58      	subs	r0, r3, #1
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	6859      	ldr	r1, [r3, #4]
 8002720:	460b      	mov	r3, r1
 8002722:	009b      	lsls	r3, r3, #2
 8002724:	440b      	add	r3, r1
 8002726:	0099      	lsls	r1, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	fbb0 f3f3 	udiv	r3, r0, r3
 800272e:	3301      	adds	r3, #1
 8002730:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002734:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002738:	6879      	ldr	r1, [r7, #4]
 800273a:	6809      	ldr	r1, [r1, #0]
 800273c:	4313      	orrs	r3, r2
 800273e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	69da      	ldr	r2, [r3, #28]
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	430a      	orrs	r2, r1
 800275a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	689b      	ldr	r3, [r3, #8]
 8002762:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002766:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800276a:	687a      	ldr	r2, [r7, #4]
 800276c:	6911      	ldr	r1, [r2, #16]
 800276e:	687a      	ldr	r2, [r7, #4]
 8002770:	68d2      	ldr	r2, [r2, #12]
 8002772:	4311      	orrs	r1, r2
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	6812      	ldr	r2, [r2, #0]
 8002778:	430b      	orrs	r3, r1
 800277a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	695a      	ldr	r2, [r3, #20]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	699b      	ldr	r3, [r3, #24]
 800278e:	431a      	orrs	r2, r3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	430a      	orrs	r2, r1
 8002796:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f042 0201 	orr.w	r2, r2, #1
 80027a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	2200      	movs	r2, #0
 80027ac:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	2220      	movs	r2, #32
 80027b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2200      	movs	r2, #0
 80027ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80027c4:	2300      	movs	r3, #0
}
 80027c6:	4618      	mov	r0, r3
 80027c8:	3710      	adds	r7, #16
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	000186a0 	.word	0x000186a0
 80027d4:	001e847f 	.word	0x001e847f
 80027d8:	003d08ff 	.word	0x003d08ff
 80027dc:	431bde83 	.word	0x431bde83
 80027e0:	10624dd3 	.word	0x10624dd3

080027e4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b088      	sub	sp, #32
 80027e8:	af02      	add	r7, sp, #8
 80027ea:	60f8      	str	r0, [r7, #12]
 80027ec:	607a      	str	r2, [r7, #4]
 80027ee:	461a      	mov	r2, r3
 80027f0:	460b      	mov	r3, r1
 80027f2:	817b      	strh	r3, [r7, #10]
 80027f4:	4613      	mov	r3, r2
 80027f6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80027f8:	f7ff fbd4 	bl	8001fa4 <HAL_GetTick>
 80027fc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002804:	b2db      	uxtb	r3, r3
 8002806:	2b20      	cmp	r3, #32
 8002808:	f040 80e0 	bne.w	80029cc <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800280c:	697b      	ldr	r3, [r7, #20]
 800280e:	9300      	str	r3, [sp, #0]
 8002810:	2319      	movs	r3, #25
 8002812:	2201      	movs	r2, #1
 8002814:	4970      	ldr	r1, [pc, #448]	@ (80029d8 <HAL_I2C_Master_Transmit+0x1f4>)
 8002816:	68f8      	ldr	r0, [r7, #12]
 8002818:	f000 fd92 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 800281c:	4603      	mov	r3, r0
 800281e:	2b00      	cmp	r3, #0
 8002820:	d001      	beq.n	8002826 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002822:	2302      	movs	r3, #2
 8002824:	e0d3      	b.n	80029ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800282c:	2b01      	cmp	r3, #1
 800282e:	d101      	bne.n	8002834 <HAL_I2C_Master_Transmit+0x50>
 8002830:	2302      	movs	r3, #2
 8002832:	e0cc      	b.n	80029ce <HAL_I2C_Master_Transmit+0x1ea>
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	2201      	movs	r2, #1
 8002838:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	f003 0301 	and.w	r3, r3, #1
 8002846:	2b01      	cmp	r3, #1
 8002848:	d007      	beq.n	800285a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	681a      	ldr	r2, [r3, #0]
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	f042 0201 	orr.w	r2, r2, #1
 8002858:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	681a      	ldr	r2, [r3, #0]
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002868:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	2221      	movs	r2, #33	@ 0x21
 800286e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	2210      	movs	r2, #16
 8002876:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	2200      	movs	r2, #0
 800287e:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	687a      	ldr	r2, [r7, #4]
 8002884:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	893a      	ldrh	r2, [r7, #8]
 800288a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002890:	b29a      	uxth	r2, r3
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	4a50      	ldr	r2, [pc, #320]	@ (80029dc <HAL_I2C_Master_Transmit+0x1f8>)
 800289a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 800289c:	8979      	ldrh	r1, [r7, #10]
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	6a3a      	ldr	r2, [r7, #32]
 80028a2:	68f8      	ldr	r0, [r7, #12]
 80028a4:	f000 fbfc 	bl	80030a0 <I2C_MasterRequestWrite>
 80028a8:	4603      	mov	r3, r0
 80028aa:	2b00      	cmp	r3, #0
 80028ac:	d001      	beq.n	80028b2 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80028ae:	2301      	movs	r3, #1
 80028b0:	e08d      	b.n	80029ce <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80028b2:	2300      	movs	r3, #0
 80028b4:	613b      	str	r3, [r7, #16]
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	695b      	ldr	r3, [r3, #20]
 80028bc:	613b      	str	r3, [r7, #16]
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	613b      	str	r3, [r7, #16]
 80028c6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80028c8:	e066      	b.n	8002998 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028ca:	697a      	ldr	r2, [r7, #20]
 80028cc:	6a39      	ldr	r1, [r7, #32]
 80028ce:	68f8      	ldr	r0, [r7, #12]
 80028d0:	f000 fe50 	bl	8003574 <I2C_WaitOnTXEFlagUntilTimeout>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00d      	beq.n	80028f6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028de:	2b04      	cmp	r3, #4
 80028e0:	d107      	bne.n	80028f2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80028f0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80028f2:	2301      	movs	r3, #1
 80028f4:	e06b      	b.n	80029ce <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028fa:	781a      	ldrb	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002906:	1c5a      	adds	r2, r3, #1
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002910:	b29b      	uxth	r3, r3
 8002912:	3b01      	subs	r3, #1
 8002914:	b29a      	uxth	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800291e:	3b01      	subs	r3, #1
 8002920:	b29a      	uxth	r2, r3
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	681b      	ldr	r3, [r3, #0]
 800292a:	695b      	ldr	r3, [r3, #20]
 800292c:	f003 0304 	and.w	r3, r3, #4
 8002930:	2b04      	cmp	r3, #4
 8002932:	d11b      	bne.n	800296c <HAL_I2C_Master_Transmit+0x188>
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002938:	2b00      	cmp	r3, #0
 800293a:	d017      	beq.n	800296c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002940:	781a      	ldrb	r2, [r3, #0]
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800294c:	1c5a      	adds	r2, r3, #1
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002956:	b29b      	uxth	r3, r3
 8002958:	3b01      	subs	r3, #1
 800295a:	b29a      	uxth	r2, r3
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002964:	3b01      	subs	r3, #1
 8002966:	b29a      	uxth	r2, r3
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800296c:	697a      	ldr	r2, [r7, #20]
 800296e:	6a39      	ldr	r1, [r7, #32]
 8002970:	68f8      	ldr	r0, [r7, #12]
 8002972:	f000 fe47 	bl	8003604 <I2C_WaitOnBTFFlagUntilTimeout>
 8002976:	4603      	mov	r3, r0
 8002978:	2b00      	cmp	r3, #0
 800297a:	d00d      	beq.n	8002998 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002980:	2b04      	cmp	r3, #4
 8002982:	d107      	bne.n	8002994 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	681a      	ldr	r2, [r3, #0]
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002992:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002994:	2301      	movs	r3, #1
 8002996:	e01a      	b.n	80029ce <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800299c:	2b00      	cmp	r3, #0
 800299e:	d194      	bne.n	80028ca <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	681a      	ldr	r2, [r3, #0]
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80029ae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	2200      	movs	r2, #0
 80029c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80029c8:	2300      	movs	r3, #0
 80029ca:	e000      	b.n	80029ce <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80029cc:	2302      	movs	r3, #2
  }
}
 80029ce:	4618      	mov	r0, r3
 80029d0:	3718      	adds	r7, #24
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	00100002 	.word	0x00100002
 80029dc:	ffff0000 	.word	0xffff0000

080029e0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08c      	sub	sp, #48	@ 0x30
 80029e4:	af02      	add	r7, sp, #8
 80029e6:	60f8      	str	r0, [r7, #12]
 80029e8:	607a      	str	r2, [r7, #4]
 80029ea:	461a      	mov	r2, r3
 80029ec:	460b      	mov	r3, r1
 80029ee:	817b      	strh	r3, [r7, #10]
 80029f0:	4613      	mov	r3, r2
 80029f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80029f4:	f7ff fad6 	bl	8001fa4 <HAL_GetTick>
 80029f8:	6278      	str	r0, [r7, #36]	@ 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a00:	b2db      	uxtb	r3, r3
 8002a02:	2b20      	cmp	r3, #32
 8002a04:	f040 8217 	bne.w	8002e36 <HAL_I2C_Master_Receive+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a0a:	9300      	str	r3, [sp, #0]
 8002a0c:	2319      	movs	r3, #25
 8002a0e:	2201      	movs	r2, #1
 8002a10:	497c      	ldr	r1, [pc, #496]	@ (8002c04 <HAL_I2C_Master_Receive+0x224>)
 8002a12:	68f8      	ldr	r0, [r7, #12]
 8002a14:	f000 fc94 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d001      	beq.n	8002a22 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002a1e:	2302      	movs	r3, #2
 8002a20:	e20a      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d101      	bne.n	8002a30 <HAL_I2C_Master_Receive+0x50>
 8002a2c:	2302      	movs	r3, #2
 8002a2e:	e203      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	2201      	movs	r2, #1
 8002a34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f003 0301 	and.w	r3, r3, #1
 8002a42:	2b01      	cmp	r3, #1
 8002a44:	d007      	beq.n	8002a56 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	681a      	ldr	r2, [r3, #0]
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	f042 0201 	orr.w	r2, r2, #1
 8002a54:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	681a      	ldr	r2, [r3, #0]
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002a64:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	2222      	movs	r2, #34	@ 0x22
 8002a6a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	2210      	movs	r2, #16
 8002a72:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	2200      	movs	r2, #0
 8002a7a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	687a      	ldr	r2, [r7, #4]
 8002a80:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	893a      	ldrh	r2, [r7, #8]
 8002a86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002a8c:	b29a      	uxth	r2, r3
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	4a5c      	ldr	r2, [pc, #368]	@ (8002c08 <HAL_I2C_Master_Receive+0x228>)
 8002a96:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002a98:	8979      	ldrh	r1, [r7, #10]
 8002a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a9e:	68f8      	ldr	r0, [r7, #12]
 8002aa0:	f000 fb80 	bl	80031a4 <I2C_MasterRequestRead>
 8002aa4:	4603      	mov	r3, r0
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d001      	beq.n	8002aae <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002aaa:	2301      	movs	r3, #1
 8002aac:	e1c4      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d113      	bne.n	8002ade <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ab6:	2300      	movs	r3, #0
 8002ab8:	623b      	str	r3, [r7, #32]
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	695b      	ldr	r3, [r3, #20]
 8002ac0:	623b      	str	r3, [r7, #32]
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	699b      	ldr	r3, [r3, #24]
 8002ac8:	623b      	str	r3, [r7, #32]
 8002aca:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	681a      	ldr	r2, [r3, #0]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ada:	601a      	str	r2, [r3, #0]
 8002adc:	e198      	b.n	8002e10 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ae2:	2b01      	cmp	r3, #1
 8002ae4:	d11b      	bne.n	8002b1e <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	681a      	ldr	r2, [r3, #0]
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002af4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002af6:	2300      	movs	r3, #0
 8002af8:	61fb      	str	r3, [r7, #28]
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	695b      	ldr	r3, [r3, #20]
 8002b00:	61fb      	str	r3, [r7, #28]
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	699b      	ldr	r3, [r3, #24]
 8002b08:	61fb      	str	r3, [r7, #28]
 8002b0a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	681a      	ldr	r2, [r3, #0]
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002b1a:	601a      	str	r2, [r3, #0]
 8002b1c:	e178      	b.n	8002e10 <HAL_I2C_Master_Receive+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b22:	2b02      	cmp	r3, #2
 8002b24:	d11b      	bne.n	8002b5e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	681a      	ldr	r2, [r3, #0]
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002b34:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	681a      	ldr	r2, [r3, #0]
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b44:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b46:	2300      	movs	r3, #0
 8002b48:	61bb      	str	r3, [r7, #24]
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	695b      	ldr	r3, [r3, #20]
 8002b50:	61bb      	str	r3, [r7, #24]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	699b      	ldr	r3, [r3, #24]
 8002b58:	61bb      	str	r3, [r7, #24]
 8002b5a:	69bb      	ldr	r3, [r7, #24]
 8002b5c:	e158      	b.n	8002e10 <HAL_I2C_Master_Receive+0x430>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002b6c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b6e:	2300      	movs	r3, #0
 8002b70:	617b      	str	r3, [r7, #20]
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	695b      	ldr	r3, [r3, #20]
 8002b78:	617b      	str	r3, [r7, #20]
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	699b      	ldr	r3, [r3, #24]
 8002b80:	617b      	str	r3, [r7, #20]
 8002b82:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002b84:	e144      	b.n	8002e10 <HAL_I2C_Master_Receive+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b8a:	2b03      	cmp	r3, #3
 8002b8c:	f200 80f1 	bhi.w	8002d72 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d123      	bne.n	8002be0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002b98:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002b9a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002b9c:	68f8      	ldr	r0, [r7, #12]
 8002b9e:	f000 fd79 	bl	8003694 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002ba2:	4603      	mov	r3, r0
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d001      	beq.n	8002bac <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	e145      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bac:	68fb      	ldr	r3, [r7, #12]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	691a      	ldr	r2, [r3, #16]
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bb6:	b2d2      	uxtb	r2, r2
 8002bb8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002bba:	68fb      	ldr	r3, [r7, #12]
 8002bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bbe:	1c5a      	adds	r2, r3, #1
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bc8:	3b01      	subs	r3, #1
 8002bca:	b29a      	uxth	r2, r3
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bd4:	b29b      	uxth	r3, r3
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	b29a      	uxth	r2, r3
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002bde:	e117      	b.n	8002e10 <HAL_I2C_Master_Receive+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d14e      	bne.n	8002c86 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002bea:	9300      	str	r3, [sp, #0]
 8002bec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bee:	2200      	movs	r2, #0
 8002bf0:	4906      	ldr	r1, [pc, #24]	@ (8002c0c <HAL_I2C_Master_Receive+0x22c>)
 8002bf2:	68f8      	ldr	r0, [r7, #12]
 8002bf4:	f000 fba4 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8002bf8:	4603      	mov	r3, r0
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d008      	beq.n	8002c10 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e11a      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
 8002c02:	bf00      	nop
 8002c04:	00100002 	.word	0x00100002
 8002c08:	ffff0000 	.word	0xffff0000
 8002c0c:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c10:	68fb      	ldr	r3, [r7, #12]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002c1e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691a      	ldr	r2, [r3, #16]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c32:	1c5a      	adds	r2, r3, #1
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	b29a      	uxth	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c52:	68fb      	ldr	r3, [r7, #12]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	691a      	ldr	r2, [r3, #16]
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c5c:	b2d2      	uxtb	r2, r2
 8002c5e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c64:	1c5a      	adds	r2, r3, #1
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002c6e:	3b01      	subs	r3, #1
 8002c70:	b29a      	uxth	r2, r3
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002c7a:	b29b      	uxth	r3, r3
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	b29a      	uxth	r2, r3
 8002c80:	68fb      	ldr	r3, [r7, #12]
 8002c82:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002c84:	e0c4      	b.n	8002e10 <HAL_I2C_Master_Receive+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c88:	9300      	str	r3, [sp, #0]
 8002c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	496c      	ldr	r1, [pc, #432]	@ (8002e40 <HAL_I2C_Master_Receive+0x460>)
 8002c90:	68f8      	ldr	r0, [r7, #12]
 8002c92:	f000 fb55 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8002c96:	4603      	mov	r3, r0
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e0cb      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002cae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	691a      	ldr	r2, [r3, #16]
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cba:	b2d2      	uxtb	r2, r2
 8002cbc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cbe:	68fb      	ldr	r3, [r7, #12]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002cc2:	1c5a      	adds	r2, r3, #1
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ccc:	3b01      	subs	r3, #1
 8002cce:	b29a      	uxth	r2, r3
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002cd8:	b29b      	uxth	r3, r3
 8002cda:	3b01      	subs	r3, #1
 8002cdc:	b29a      	uxth	r2, r3
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ce4:	9300      	str	r3, [sp, #0]
 8002ce6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ce8:	2200      	movs	r2, #0
 8002cea:	4955      	ldr	r1, [pc, #340]	@ (8002e40 <HAL_I2C_Master_Receive+0x460>)
 8002cec:	68f8      	ldr	r0, [r7, #12]
 8002cee:	f000 fb27 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8002cf2:	4603      	mov	r3, r0
 8002cf4:	2b00      	cmp	r3, #0
 8002cf6:	d001      	beq.n	8002cfc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	e09d      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	681a      	ldr	r2, [r3, #0]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002d0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	691a      	ldr	r2, [r3, #16]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d16:	b2d2      	uxtb	r2, r2
 8002d18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d1e:	1c5a      	adds	r2, r3, #1
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d28:	3b01      	subs	r3, #1
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d30:	68fb      	ldr	r3, [r7, #12]
 8002d32:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d34:	b29b      	uxth	r3, r3
 8002d36:	3b01      	subs	r3, #1
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d48:	b2d2      	uxtb	r2, r2
 8002d4a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d4c:	68fb      	ldr	r3, [r7, #12]
 8002d4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d50:	1c5a      	adds	r2, r3, #1
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d66:	b29b      	uxth	r3, r3
 8002d68:	3b01      	subs	r3, #1
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8002d70:	e04e      	b.n	8002e10 <HAL_I2C_Master_Receive+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002d72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002d74:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002d76:	68f8      	ldr	r0, [r7, #12]
 8002d78:	f000 fc8c 	bl	8003694 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e058      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	691a      	ldr	r2, [r3, #16]
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d90:	b2d2      	uxtb	r2, r2
 8002d92:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d98:	1c5a      	adds	r2, r3, #1
 8002d9a:	68fb      	ldr	r3, [r7, #12]
 8002d9c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002da2:	3b01      	subs	r3, #1
 8002da4:	b29a      	uxth	r2, r3
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dae:	b29b      	uxth	r3, r3
 8002db0:	3b01      	subs	r3, #1
 8002db2:	b29a      	uxth	r2, r3
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	f003 0304 	and.w	r3, r3, #4
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	d124      	bne.n	8002e10 <HAL_I2C_Master_Receive+0x430>
        {

          if (hi2c->XferSize == 3U)
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dca:	2b03      	cmp	r3, #3
 8002dcc:	d107      	bne.n	8002dde <HAL_I2C_Master_Receive+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002ddc:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	691a      	ldr	r2, [r3, #16]
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002de8:	b2d2      	uxtb	r2, r2
 8002dea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002df0:	1c5a      	adds	r2, r3, #1
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dfa:	3b01      	subs	r3, #1
 8002dfc:	b29a      	uxth	r2, r3
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e06:	b29b      	uxth	r3, r3
 8002e08:	3b01      	subs	r3, #1
 8002e0a:	b29a      	uxth	r2, r3
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	f47f aeb6 	bne.w	8002b86 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	2220      	movs	r2, #32
 8002e1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002e32:	2300      	movs	r3, #0
 8002e34:	e000      	b.n	8002e38 <HAL_I2C_Master_Receive+0x458>
  }
  else
  {
    return HAL_BUSY;
 8002e36:	2302      	movs	r3, #2
  }
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3728      	adds	r7, #40	@ 0x28
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	00010004 	.word	0x00010004

08002e44 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b08a      	sub	sp, #40	@ 0x28
 8002e48:	af02      	add	r7, sp, #8
 8002e4a:	60f8      	str	r0, [r7, #12]
 8002e4c:	607a      	str	r2, [r7, #4]
 8002e4e:	603b      	str	r3, [r7, #0]
 8002e50:	460b      	mov	r3, r1
 8002e52:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8002e54:	f7ff f8a6 	bl	8001fa4 <HAL_GetTick>
 8002e58:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	2b20      	cmp	r3, #32
 8002e68:	f040 8111 	bne.w	800308e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e6c:	69fb      	ldr	r3, [r7, #28]
 8002e6e:	9300      	str	r3, [sp, #0]
 8002e70:	2319      	movs	r3, #25
 8002e72:	2201      	movs	r2, #1
 8002e74:	4988      	ldr	r1, [pc, #544]	@ (8003098 <HAL_I2C_IsDeviceReady+0x254>)
 8002e76:	68f8      	ldr	r0, [r7, #12]
 8002e78:	f000 fa62 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d001      	beq.n	8002e86 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8002e82:	2302      	movs	r3, #2
 8002e84:	e104      	b.n	8003090 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e8c:	2b01      	cmp	r3, #1
 8002e8e:	d101      	bne.n	8002e94 <HAL_I2C_IsDeviceReady+0x50>
 8002e90:	2302      	movs	r3, #2
 8002e92:	e0fd      	b.n	8003090 <HAL_I2C_IsDeviceReady+0x24c>
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2201      	movs	r2, #1
 8002e98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0301 	and.w	r3, r3, #1
 8002ea6:	2b01      	cmp	r3, #1
 8002ea8:	d007      	beq.n	8002eba <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f042 0201 	orr.w	r2, r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002eba:	68fb      	ldr	r3, [r7, #12]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	681a      	ldr	r2, [r3, #0]
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ec8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	2224      	movs	r2, #36	@ 0x24
 8002ece:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ed2:	68fb      	ldr	r3, [r7, #12]
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	4a70      	ldr	r2, [pc, #448]	@ (800309c <HAL_I2C_IsDeviceReady+0x258>)
 8002edc:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	681a      	ldr	r2, [r3, #0]
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002eec:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8002eee:	69fb      	ldr	r3, [r7, #28]
 8002ef0:	9300      	str	r3, [sp, #0]
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002efa:	68f8      	ldr	r0, [r7, #12]
 8002efc:	f000 fa20 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8002f00:	4603      	mov	r3, r0
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	d00d      	beq.n	8002f22 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002f14:	d103      	bne.n	8002f1e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002f1c:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e0b6      	b.n	8003090 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002f22:	897b      	ldrh	r3, [r7, #10]
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	461a      	mov	r2, r3
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002f30:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8002f32:	f7ff f837 	bl	8001fa4 <HAL_GetTick>
 8002f36:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	695b      	ldr	r3, [r3, #20]
 8002f3e:	f003 0302 	and.w	r3, r3, #2
 8002f42:	2b02      	cmp	r3, #2
 8002f44:	bf0c      	ite	eq
 8002f46:	2301      	moveq	r3, #1
 8002f48:	2300      	movne	r3, #0
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	695b      	ldr	r3, [r3, #20]
 8002f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f5c:	bf0c      	ite	eq
 8002f5e:	2301      	moveq	r3, #1
 8002f60:	2300      	movne	r3, #0
 8002f62:	b2db      	uxtb	r3, r3
 8002f64:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002f66:	e025      	b.n	8002fb4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f68:	f7ff f81c 	bl	8001fa4 <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	683a      	ldr	r2, [r7, #0]
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d302      	bcc.n	8002f7e <HAL_I2C_IsDeviceReady+0x13a>
 8002f78:	683b      	ldr	r3, [r7, #0]
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d103      	bne.n	8002f86 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8002f7e:	68fb      	ldr	r3, [r7, #12]
 8002f80:	22a0      	movs	r2, #160	@ 0xa0
 8002f82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	695b      	ldr	r3, [r3, #20]
 8002f8c:	f003 0302 	and.w	r3, r3, #2
 8002f90:	2b02      	cmp	r3, #2
 8002f92:	bf0c      	ite	eq
 8002f94:	2301      	moveq	r3, #1
 8002f96:	2300      	movne	r3, #0
 8002f98:	b2db      	uxtb	r3, r3
 8002f9a:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	695b      	ldr	r3, [r3, #20]
 8002fa2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002fa6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002faa:	bf0c      	ite	eq
 8002fac:	2301      	moveq	r3, #1
 8002fae:	2300      	movne	r3, #0
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002fba:	b2db      	uxtb	r3, r3
 8002fbc:	2ba0      	cmp	r3, #160	@ 0xa0
 8002fbe:	d005      	beq.n	8002fcc <HAL_I2C_IsDeviceReady+0x188>
 8002fc0:	7dfb      	ldrb	r3, [r7, #23]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d102      	bne.n	8002fcc <HAL_I2C_IsDeviceReady+0x188>
 8002fc6:	7dbb      	ldrb	r3, [r7, #22]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d0cd      	beq.n	8002f68 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	2220      	movs	r2, #32
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8002fd4:	68fb      	ldr	r3, [r7, #12]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	695b      	ldr	r3, [r3, #20]
 8002fda:	f003 0302 	and.w	r3, r3, #2
 8002fde:	2b02      	cmp	r3, #2
 8002fe0:	d129      	bne.n	8003036 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe2:	68fb      	ldr	r3, [r7, #12]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ff0:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002ff2:	2300      	movs	r3, #0
 8002ff4:	613b      	str	r3, [r7, #16]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	695b      	ldr	r3, [r3, #20]
 8002ffc:	613b      	str	r3, [r7, #16]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	699b      	ldr	r3, [r3, #24]
 8003004:	613b      	str	r3, [r7, #16]
 8003006:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003008:	69fb      	ldr	r3, [r7, #28]
 800300a:	9300      	str	r3, [sp, #0]
 800300c:	2319      	movs	r3, #25
 800300e:	2201      	movs	r2, #1
 8003010:	4921      	ldr	r1, [pc, #132]	@ (8003098 <HAL_I2C_IsDeviceReady+0x254>)
 8003012:	68f8      	ldr	r0, [r7, #12]
 8003014:	f000 f994 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8003018:	4603      	mov	r3, r0
 800301a:	2b00      	cmp	r3, #0
 800301c:	d001      	beq.n	8003022 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e036      	b.n	8003090 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8003022:	68fb      	ldr	r3, [r7, #12]
 8003024:	2220      	movs	r2, #32
 8003026:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	2200      	movs	r2, #0
 800302e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8003032:	2300      	movs	r3, #0
 8003034:	e02c      	b.n	8003090 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	681a      	ldr	r2, [r3, #0]
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003044:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800304e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003050:	69fb      	ldr	r3, [r7, #28]
 8003052:	9300      	str	r3, [sp, #0]
 8003054:	2319      	movs	r3, #25
 8003056:	2201      	movs	r2, #1
 8003058:	490f      	ldr	r1, [pc, #60]	@ (8003098 <HAL_I2C_IsDeviceReady+0x254>)
 800305a:	68f8      	ldr	r0, [r7, #12]
 800305c:	f000 f970 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8003060:	4603      	mov	r3, r0
 8003062:	2b00      	cmp	r3, #0
 8003064:	d001      	beq.n	800306a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e012      	b.n	8003090 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800306a:	69bb      	ldr	r3, [r7, #24]
 800306c:	3301      	adds	r3, #1
 800306e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8003070:	69ba      	ldr	r2, [r7, #24]
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	429a      	cmp	r2, r3
 8003076:	f4ff af32 	bcc.w	8002ede <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	2220      	movs	r2, #32
 800307e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	2200      	movs	r2, #0
 8003086:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800308a:	2301      	movs	r3, #1
 800308c:	e000      	b.n	8003090 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800308e:	2302      	movs	r3, #2
  }
}
 8003090:	4618      	mov	r0, r3
 8003092:	3720      	adds	r7, #32
 8003094:	46bd      	mov	sp, r7
 8003096:	bd80      	pop	{r7, pc}
 8003098:	00100002 	.word	0x00100002
 800309c:	ffff0000 	.word	0xffff0000

080030a0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b088      	sub	sp, #32
 80030a4:	af02      	add	r7, sp, #8
 80030a6:	60f8      	str	r0, [r7, #12]
 80030a8:	607a      	str	r2, [r7, #4]
 80030aa:	603b      	str	r3, [r7, #0]
 80030ac:	460b      	mov	r3, r1
 80030ae:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030b4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80030b6:	697b      	ldr	r3, [r7, #20]
 80030b8:	2b08      	cmp	r3, #8
 80030ba:	d006      	beq.n	80030ca <I2C_MasterRequestWrite+0x2a>
 80030bc:	697b      	ldr	r3, [r7, #20]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d003      	beq.n	80030ca <I2C_MasterRequestWrite+0x2a>
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80030c8:	d108      	bne.n	80030dc <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	681a      	ldr	r2, [r3, #0]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030d8:	601a      	str	r2, [r3, #0]
 80030da:	e00b      	b.n	80030f4 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030e0:	2b12      	cmp	r3, #18
 80030e2:	d107      	bne.n	80030f4 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80030f2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80030f4:	683b      	ldr	r3, [r7, #0]
 80030f6:	9300      	str	r3, [sp, #0]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003100:	68f8      	ldr	r0, [r7, #12]
 8003102:	f000 f91d 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 8003106:	4603      	mov	r3, r0
 8003108:	2b00      	cmp	r3, #0
 800310a:	d00d      	beq.n	8003128 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003116:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800311a:	d103      	bne.n	8003124 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003122:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e035      	b.n	8003194 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	691b      	ldr	r3, [r3, #16]
 800312c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003130:	d108      	bne.n	8003144 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003132:	897b      	ldrh	r3, [r7, #10]
 8003134:	b2db      	uxtb	r3, r3
 8003136:	461a      	mov	r2, r3
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003140:	611a      	str	r2, [r3, #16]
 8003142:	e01b      	b.n	800317c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003144:	897b      	ldrh	r3, [r7, #10]
 8003146:	11db      	asrs	r3, r3, #7
 8003148:	b2db      	uxtb	r3, r3
 800314a:	f003 0306 	and.w	r3, r3, #6
 800314e:	b2db      	uxtb	r3, r3
 8003150:	f063 030f 	orn	r3, r3, #15
 8003154:	b2da      	uxtb	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800315c:	683b      	ldr	r3, [r7, #0]
 800315e:	687a      	ldr	r2, [r7, #4]
 8003160:	490e      	ldr	r1, [pc, #56]	@ (800319c <I2C_MasterRequestWrite+0xfc>)
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 f966 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e010      	b.n	8003194 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003172:	897b      	ldrh	r3, [r7, #10]
 8003174:	b2da      	uxtb	r2, r3
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800317c:	683b      	ldr	r3, [r7, #0]
 800317e:	687a      	ldr	r2, [r7, #4]
 8003180:	4907      	ldr	r1, [pc, #28]	@ (80031a0 <I2C_MasterRequestWrite+0x100>)
 8003182:	68f8      	ldr	r0, [r7, #12]
 8003184:	f000 f956 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003188:	4603      	mov	r3, r0
 800318a:	2b00      	cmp	r3, #0
 800318c:	d001      	beq.n	8003192 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800318e:	2301      	movs	r3, #1
 8003190:	e000      	b.n	8003194 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003192:	2300      	movs	r3, #0
}
 8003194:	4618      	mov	r0, r3
 8003196:	3718      	adds	r7, #24
 8003198:	46bd      	mov	sp, r7
 800319a:	bd80      	pop	{r7, pc}
 800319c:	00010008 	.word	0x00010008
 80031a0:	00010002 	.word	0x00010002

080031a4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80031a4:	b580      	push	{r7, lr}
 80031a6:	b088      	sub	sp, #32
 80031a8:	af02      	add	r7, sp, #8
 80031aa:	60f8      	str	r0, [r7, #12]
 80031ac:	607a      	str	r2, [r7, #4]
 80031ae:	603b      	str	r3, [r7, #0]
 80031b0:	460b      	mov	r3, r1
 80031b2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80031b4:	68fb      	ldr	r3, [r7, #12]
 80031b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	681a      	ldr	r2, [r3, #0]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031c8:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	2b08      	cmp	r3, #8
 80031ce:	d006      	beq.n	80031de <I2C_MasterRequestRead+0x3a>
 80031d0:	697b      	ldr	r3, [r7, #20]
 80031d2:	2b01      	cmp	r3, #1
 80031d4:	d003      	beq.n	80031de <I2C_MasterRequestRead+0x3a>
 80031d6:	697b      	ldr	r3, [r7, #20]
 80031d8:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80031dc:	d108      	bne.n	80031f0 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80031ec:	601a      	str	r2, [r3, #0]
 80031ee:	e00b      	b.n	8003208 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031f4:	2b11      	cmp	r3, #17
 80031f6:	d107      	bne.n	8003208 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	681a      	ldr	r2, [r3, #0]
 80031fe:	68fb      	ldr	r3, [r7, #12]
 8003200:	681b      	ldr	r3, [r3, #0]
 8003202:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003206:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2200      	movs	r2, #0
 8003210:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003214:	68f8      	ldr	r0, [r7, #12]
 8003216:	f000 f893 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 800321a:	4603      	mov	r3, r0
 800321c:	2b00      	cmp	r3, #0
 800321e:	d00d      	beq.n	800323c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800322a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800322e:	d103      	bne.n	8003238 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003236:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003238:	2303      	movs	r3, #3
 800323a:	e079      	b.n	8003330 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	691b      	ldr	r3, [r3, #16]
 8003240:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003244:	d108      	bne.n	8003258 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003246:	897b      	ldrh	r3, [r7, #10]
 8003248:	b2db      	uxtb	r3, r3
 800324a:	f043 0301 	orr.w	r3, r3, #1
 800324e:	b2da      	uxtb	r2, r3
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	611a      	str	r2, [r3, #16]
 8003256:	e05f      	b.n	8003318 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003258:	897b      	ldrh	r3, [r7, #10]
 800325a:	11db      	asrs	r3, r3, #7
 800325c:	b2db      	uxtb	r3, r3
 800325e:	f003 0306 	and.w	r3, r3, #6
 8003262:	b2db      	uxtb	r3, r3
 8003264:	f063 030f 	orn	r3, r3, #15
 8003268:	b2da      	uxtb	r2, r3
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	4930      	ldr	r1, [pc, #192]	@ (8003338 <I2C_MasterRequestRead+0x194>)
 8003276:	68f8      	ldr	r0, [r7, #12]
 8003278:	f000 f8dc 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800327c:	4603      	mov	r3, r0
 800327e:	2b00      	cmp	r3, #0
 8003280:	d001      	beq.n	8003286 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e054      	b.n	8003330 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003286:	897b      	ldrh	r3, [r7, #10]
 8003288:	b2da      	uxtb	r2, r3
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	687a      	ldr	r2, [r7, #4]
 8003294:	4929      	ldr	r1, [pc, #164]	@ (800333c <I2C_MasterRequestRead+0x198>)
 8003296:	68f8      	ldr	r0, [r7, #12]
 8003298:	f000 f8cc 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800329c:	4603      	mov	r3, r0
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d001      	beq.n	80032a6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80032a2:	2301      	movs	r3, #1
 80032a4:	e044      	b.n	8003330 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80032a6:	2300      	movs	r3, #0
 80032a8:	613b      	str	r3, [r7, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	695b      	ldr	r3, [r3, #20]
 80032b0:	613b      	str	r3, [r7, #16]
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	699b      	ldr	r3, [r3, #24]
 80032b8:	613b      	str	r3, [r7, #16]
 80032ba:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	68fb      	ldr	r3, [r7, #12]
 80032c4:	681b      	ldr	r3, [r3, #0]
 80032c6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80032ca:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80032cc:	683b      	ldr	r3, [r7, #0]
 80032ce:	9300      	str	r3, [sp, #0]
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2200      	movs	r2, #0
 80032d4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80032d8:	68f8      	ldr	r0, [r7, #12]
 80032da:	f000 f831 	bl	8003340 <I2C_WaitOnFlagUntilTimeout>
 80032de:	4603      	mov	r3, r0
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d00d      	beq.n	8003300 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80032f2:	d103      	bne.n	80032fc <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80032fa:	641a      	str	r2, [r3, #64]	@ 0x40
      }
      return HAL_TIMEOUT;
 80032fc:	2303      	movs	r3, #3
 80032fe:	e017      	b.n	8003330 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003300:	897b      	ldrh	r3, [r7, #10]
 8003302:	11db      	asrs	r3, r3, #7
 8003304:	b2db      	uxtb	r3, r3
 8003306:	f003 0306 	and.w	r3, r3, #6
 800330a:	b2db      	uxtb	r3, r3
 800330c:	f063 030e 	orn	r3, r3, #14
 8003310:	b2da      	uxtb	r2, r3
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	687a      	ldr	r2, [r7, #4]
 800331c:	4907      	ldr	r1, [pc, #28]	@ (800333c <I2C_MasterRequestRead+0x198>)
 800331e:	68f8      	ldr	r0, [r7, #12]
 8003320:	f000 f888 	bl	8003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003324:	4603      	mov	r3, r0
 8003326:	2b00      	cmp	r3, #0
 8003328:	d001      	beq.n	800332e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800332a:	2301      	movs	r3, #1
 800332c:	e000      	b.n	8003330 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800332e:	2300      	movs	r3, #0
}
 8003330:	4618      	mov	r0, r3
 8003332:	3718      	adds	r7, #24
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	00010008 	.word	0x00010008
 800333c:	00010002 	.word	0x00010002

08003340 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	b084      	sub	sp, #16
 8003344:	af00      	add	r7, sp, #0
 8003346:	60f8      	str	r0, [r7, #12]
 8003348:	60b9      	str	r1, [r7, #8]
 800334a:	603b      	str	r3, [r7, #0]
 800334c:	4613      	mov	r3, r2
 800334e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003350:	e048      	b.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003352:	683b      	ldr	r3, [r7, #0]
 8003354:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003358:	d044      	beq.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800335a:	f7fe fe23 	bl	8001fa4 <HAL_GetTick>
 800335e:	4602      	mov	r2, r0
 8003360:	69bb      	ldr	r3, [r7, #24]
 8003362:	1ad3      	subs	r3, r2, r3
 8003364:	683a      	ldr	r2, [r7, #0]
 8003366:	429a      	cmp	r2, r3
 8003368:	d302      	bcc.n	8003370 <I2C_WaitOnFlagUntilTimeout+0x30>
 800336a:	683b      	ldr	r3, [r7, #0]
 800336c:	2b00      	cmp	r3, #0
 800336e:	d139      	bne.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003370:	68bb      	ldr	r3, [r7, #8]
 8003372:	0c1b      	lsrs	r3, r3, #16
 8003374:	b2db      	uxtb	r3, r3
 8003376:	2b01      	cmp	r3, #1
 8003378:	d10d      	bne.n	8003396 <I2C_WaitOnFlagUntilTimeout+0x56>
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	695b      	ldr	r3, [r3, #20]
 8003380:	43da      	mvns	r2, r3
 8003382:	68bb      	ldr	r3, [r7, #8]
 8003384:	4013      	ands	r3, r2
 8003386:	b29b      	uxth	r3, r3
 8003388:	2b00      	cmp	r3, #0
 800338a:	bf0c      	ite	eq
 800338c:	2301      	moveq	r3, #1
 800338e:	2300      	movne	r3, #0
 8003390:	b2db      	uxtb	r3, r3
 8003392:	461a      	mov	r2, r3
 8003394:	e00c      	b.n	80033b0 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	43da      	mvns	r2, r3
 800339e:	68bb      	ldr	r3, [r7, #8]
 80033a0:	4013      	ands	r3, r2
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	bf0c      	ite	eq
 80033a8:	2301      	moveq	r3, #1
 80033aa:	2300      	movne	r3, #0
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	461a      	mov	r2, r3
 80033b0:	79fb      	ldrb	r3, [r7, #7]
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d116      	bne.n	80033e4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	2220      	movs	r2, #32
 80033c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	2200      	movs	r2, #0
 80033c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033d0:	f043 0220 	orr.w	r2, r3, #32
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	2200      	movs	r2, #0
 80033dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80033e0:	2301      	movs	r3, #1
 80033e2:	e023      	b.n	800342c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80033e4:	68bb      	ldr	r3, [r7, #8]
 80033e6:	0c1b      	lsrs	r3, r3, #16
 80033e8:	b2db      	uxtb	r3, r3
 80033ea:	2b01      	cmp	r3, #1
 80033ec:	d10d      	bne.n	800340a <I2C_WaitOnFlagUntilTimeout+0xca>
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	695b      	ldr	r3, [r3, #20]
 80033f4:	43da      	mvns	r2, r3
 80033f6:	68bb      	ldr	r3, [r7, #8]
 80033f8:	4013      	ands	r3, r2
 80033fa:	b29b      	uxth	r3, r3
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	bf0c      	ite	eq
 8003400:	2301      	moveq	r3, #1
 8003402:	2300      	movne	r3, #0
 8003404:	b2db      	uxtb	r3, r3
 8003406:	461a      	mov	r2, r3
 8003408:	e00c      	b.n	8003424 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	43da      	mvns	r2, r3
 8003412:	68bb      	ldr	r3, [r7, #8]
 8003414:	4013      	ands	r3, r2
 8003416:	b29b      	uxth	r3, r3
 8003418:	2b00      	cmp	r3, #0
 800341a:	bf0c      	ite	eq
 800341c:	2301      	moveq	r3, #1
 800341e:	2300      	movne	r3, #0
 8003420:	b2db      	uxtb	r3, r3
 8003422:	461a      	mov	r2, r3
 8003424:	79fb      	ldrb	r3, [r7, #7]
 8003426:	429a      	cmp	r2, r3
 8003428:	d093      	beq.n	8003352 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	3710      	adds	r7, #16
 8003430:	46bd      	mov	sp, r7
 8003432:	bd80      	pop	{r7, pc}

08003434 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b084      	sub	sp, #16
 8003438:	af00      	add	r7, sp, #0
 800343a:	60f8      	str	r0, [r7, #12]
 800343c:	60b9      	str	r1, [r7, #8]
 800343e:	607a      	str	r2, [r7, #4]
 8003440:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003442:	e071      	b.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	695b      	ldr	r3, [r3, #20]
 800344a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800344e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003452:	d123      	bne.n	800349c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	681a      	ldr	r2, [r3, #0]
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003462:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800346c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	2200      	movs	r2, #0
 8003472:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	2220      	movs	r2, #32
 8003478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003488:	f043 0204 	orr.w	r2, r3, #4
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	2200      	movs	r2, #0
 8003494:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e067      	b.n	800356c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80034a2:	d041      	beq.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80034a4:	f7fe fd7e 	bl	8001fa4 <HAL_GetTick>
 80034a8:	4602      	mov	r2, r0
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	1ad3      	subs	r3, r2, r3
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	429a      	cmp	r2, r3
 80034b2:	d302      	bcc.n	80034ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d136      	bne.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80034ba:	68bb      	ldr	r3, [r7, #8]
 80034bc:	0c1b      	lsrs	r3, r3, #16
 80034be:	b2db      	uxtb	r3, r3
 80034c0:	2b01      	cmp	r3, #1
 80034c2:	d10c      	bne.n	80034de <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	695b      	ldr	r3, [r3, #20]
 80034ca:	43da      	mvns	r2, r3
 80034cc:	68bb      	ldr	r3, [r7, #8]
 80034ce:	4013      	ands	r3, r2
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	bf14      	ite	ne
 80034d6:	2301      	movne	r3, #1
 80034d8:	2300      	moveq	r3, #0
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	e00b      	b.n	80034f6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	699b      	ldr	r3, [r3, #24]
 80034e4:	43da      	mvns	r2, r3
 80034e6:	68bb      	ldr	r3, [r7, #8]
 80034e8:	4013      	ands	r3, r2
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	bf14      	ite	ne
 80034f0:	2301      	movne	r3, #1
 80034f2:	2300      	moveq	r3, #0
 80034f4:	b2db      	uxtb	r3, r3
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d016      	beq.n	8003528 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2200      	movs	r2, #0
 80034fe:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	2220      	movs	r2, #32
 8003504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2200      	movs	r2, #0
 800350c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003514:	f043 0220 	orr.w	r2, r3, #32
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003524:	2301      	movs	r3, #1
 8003526:	e021      	b.n	800356c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003528:	68bb      	ldr	r3, [r7, #8]
 800352a:	0c1b      	lsrs	r3, r3, #16
 800352c:	b2db      	uxtb	r3, r3
 800352e:	2b01      	cmp	r3, #1
 8003530:	d10c      	bne.n	800354c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	695b      	ldr	r3, [r3, #20]
 8003538:	43da      	mvns	r2, r3
 800353a:	68bb      	ldr	r3, [r7, #8]
 800353c:	4013      	ands	r3, r2
 800353e:	b29b      	uxth	r3, r3
 8003540:	2b00      	cmp	r3, #0
 8003542:	bf14      	ite	ne
 8003544:	2301      	movne	r3, #1
 8003546:	2300      	moveq	r3, #0
 8003548:	b2db      	uxtb	r3, r3
 800354a:	e00b      	b.n	8003564 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	699b      	ldr	r3, [r3, #24]
 8003552:	43da      	mvns	r2, r3
 8003554:	68bb      	ldr	r3, [r7, #8]
 8003556:	4013      	ands	r3, r2
 8003558:	b29b      	uxth	r3, r3
 800355a:	2b00      	cmp	r3, #0
 800355c:	bf14      	ite	ne
 800355e:	2301      	movne	r3, #1
 8003560:	2300      	moveq	r3, #0
 8003562:	b2db      	uxtb	r3, r3
 8003564:	2b00      	cmp	r3, #0
 8003566:	f47f af6d 	bne.w	8003444 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	4618      	mov	r0, r3
 800356e:	3710      	adds	r7, #16
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}

08003574 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b084      	sub	sp, #16
 8003578:	af00      	add	r7, sp, #0
 800357a:	60f8      	str	r0, [r7, #12]
 800357c:	60b9      	str	r1, [r7, #8]
 800357e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003580:	e034      	b.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003582:	68f8      	ldr	r0, [r7, #12]
 8003584:	f000 f8e3 	bl	800374e <I2C_IsAcknowledgeFailed>
 8003588:	4603      	mov	r3, r0
 800358a:	2b00      	cmp	r3, #0
 800358c:	d001      	beq.n	8003592 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e034      	b.n	80035fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003592:	68bb      	ldr	r3, [r7, #8]
 8003594:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003598:	d028      	beq.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800359a:	f7fe fd03 	bl	8001fa4 <HAL_GetTick>
 800359e:	4602      	mov	r2, r0
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	1ad3      	subs	r3, r2, r3
 80035a4:	68ba      	ldr	r2, [r7, #8]
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d302      	bcc.n	80035b0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80035aa:	68bb      	ldr	r3, [r7, #8]
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	d11d      	bne.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035ba:	2b80      	cmp	r3, #128	@ 0x80
 80035bc:	d016      	beq.n	80035ec <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	2200      	movs	r2, #0
 80035c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	2220      	movs	r2, #32
 80035c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	2200      	movs	r2, #0
 80035d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d8:	f043 0220 	orr.w	r2, r3, #32
 80035dc:	68fb      	ldr	r3, [r7, #12]
 80035de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	2200      	movs	r2, #0
 80035e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e007      	b.n	80035fc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	695b      	ldr	r3, [r3, #20]
 80035f2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035f6:	2b80      	cmp	r3, #128	@ 0x80
 80035f8:	d1c3      	bne.n	8003582 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80035fa:	2300      	movs	r3, #0
}
 80035fc:	4618      	mov	r0, r3
 80035fe:	3710      	adds	r7, #16
 8003600:	46bd      	mov	sp, r7
 8003602:	bd80      	pop	{r7, pc}

08003604 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003604:	b580      	push	{r7, lr}
 8003606:	b084      	sub	sp, #16
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003610:	e034      	b.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 f89b 	bl	800374e <I2C_IsAcknowledgeFailed>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d001      	beq.n	8003622 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e034      	b.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003628:	d028      	beq.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800362a:	f7fe fcbb 	bl	8001fa4 <HAL_GetTick>
 800362e:	4602      	mov	r2, r0
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	68ba      	ldr	r2, [r7, #8]
 8003636:	429a      	cmp	r2, r3
 8003638:	d302      	bcc.n	8003640 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d11d      	bne.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	695b      	ldr	r3, [r3, #20]
 8003646:	f003 0304 	and.w	r3, r3, #4
 800364a:	2b04      	cmp	r3, #4
 800364c:	d016      	beq.n	800367c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	2200      	movs	r2, #0
 8003652:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	2220      	movs	r2, #32
 8003658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	2200      	movs	r2, #0
 8003660:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003668:	f043 0220 	orr.w	r2, r3, #32
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	2200      	movs	r2, #0
 8003674:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e007      	b.n	800368c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	695b      	ldr	r3, [r3, #20]
 8003682:	f003 0304 	and.w	r3, r3, #4
 8003686:	2b04      	cmp	r3, #4
 8003688:	d1c3      	bne.n	8003612 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3710      	adds	r7, #16
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}

08003694 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	b084      	sub	sp, #16
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80036a0:	e049      	b.n	8003736 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	695b      	ldr	r3, [r3, #20]
 80036a8:	f003 0310 	and.w	r3, r3, #16
 80036ac:	2b10      	cmp	r3, #16
 80036ae:	d119      	bne.n	80036e4 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f06f 0210 	mvn.w	r2, #16
 80036b8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	2220      	movs	r2, #32
 80036c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2200      	movs	r2, #0
 80036cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2200      	movs	r2, #0
 80036dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80036e0:	2301      	movs	r3, #1
 80036e2:	e030      	b.n	8003746 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80036e4:	f7fe fc5e 	bl	8001fa4 <HAL_GetTick>
 80036e8:	4602      	mov	r2, r0
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	68ba      	ldr	r2, [r7, #8]
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d302      	bcc.n	80036fa <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d11d      	bne.n	8003736 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	681b      	ldr	r3, [r3, #0]
 80036fe:	695b      	ldr	r3, [r3, #20]
 8003700:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003704:	2b40      	cmp	r3, #64	@ 0x40
 8003706:	d016      	beq.n	8003736 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2220      	movs	r2, #32
 8003712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	2200      	movs	r2, #0
 800371a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003722:	f043 0220 	orr.w	r2, r3, #32
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800372a:	68fb      	ldr	r3, [r7, #12]
 800372c:	2200      	movs	r2, #0
 800372e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	e007      	b.n	8003746 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	695b      	ldr	r3, [r3, #20]
 800373c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003740:	2b40      	cmp	r3, #64	@ 0x40
 8003742:	d1ae      	bne.n	80036a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3710      	adds	r7, #16
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800374e:	b480      	push	{r7}
 8003750:	b083      	sub	sp, #12
 8003752:	af00      	add	r7, sp, #0
 8003754:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	695b      	ldr	r3, [r3, #20]
 800375c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003760:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003764:	d11b      	bne.n	800379e <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800376e:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2200      	movs	r2, #0
 8003774:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2220      	movs	r2, #32
 800377a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800378a:	f043 0204 	orr.w	r2, r3, #4
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	2200      	movs	r2, #0
 8003796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e000      	b.n	80037a0 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800379e:	2300      	movs	r3, #0
}
 80037a0:	4618      	mov	r0, r3
 80037a2:	370c      	adds	r7, #12
 80037a4:	46bd      	mov	sp, r7
 80037a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037aa:	4770      	bx	lr

080037ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b084      	sub	sp, #16
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
 80037b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d101      	bne.n	80037c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	e0cc      	b.n	800395a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037c0:	4b68      	ldr	r3, [pc, #416]	@ (8003964 <HAL_RCC_ClockConfig+0x1b8>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 030f 	and.w	r3, r3, #15
 80037c8:	683a      	ldr	r2, [r7, #0]
 80037ca:	429a      	cmp	r2, r3
 80037cc:	d90c      	bls.n	80037e8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80037ce:	4b65      	ldr	r3, [pc, #404]	@ (8003964 <HAL_RCC_ClockConfig+0x1b8>)
 80037d0:	683a      	ldr	r2, [r7, #0]
 80037d2:	b2d2      	uxtb	r2, r2
 80037d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037d6:	4b63      	ldr	r3, [pc, #396]	@ (8003964 <HAL_RCC_ClockConfig+0x1b8>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f003 030f 	and.w	r3, r3, #15
 80037de:	683a      	ldr	r2, [r7, #0]
 80037e0:	429a      	cmp	r2, r3
 80037e2:	d001      	beq.n	80037e8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80037e4:	2301      	movs	r3, #1
 80037e6:	e0b8      	b.n	800395a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0302 	and.w	r3, r3, #2
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d020      	beq.n	8003836 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f003 0304 	and.w	r3, r3, #4
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d005      	beq.n	800380c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003800:	4b59      	ldr	r3, [pc, #356]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 8003802:	689b      	ldr	r3, [r3, #8]
 8003804:	4a58      	ldr	r2, [pc, #352]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 8003806:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800380a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	f003 0308 	and.w	r3, r3, #8
 8003814:	2b00      	cmp	r3, #0
 8003816:	d005      	beq.n	8003824 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003818:	4b53      	ldr	r3, [pc, #332]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	4a52      	ldr	r2, [pc, #328]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800381e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003822:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003824:	4b50      	ldr	r3, [pc, #320]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 8003826:	689b      	ldr	r3, [r3, #8]
 8003828:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	494d      	ldr	r1, [pc, #308]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 8003832:	4313      	orrs	r3, r2
 8003834:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	f003 0301 	and.w	r3, r3, #1
 800383e:	2b00      	cmp	r3, #0
 8003840:	d044      	beq.n	80038cc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	685b      	ldr	r3, [r3, #4]
 8003846:	2b01      	cmp	r3, #1
 8003848:	d107      	bne.n	800385a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384a:	4b47      	ldr	r3, [pc, #284]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003852:	2b00      	cmp	r3, #0
 8003854:	d119      	bne.n	800388a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e07f      	b.n	800395a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	2b02      	cmp	r3, #2
 8003860:	d003      	beq.n	800386a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003866:	2b03      	cmp	r3, #3
 8003868:	d107      	bne.n	800387a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800386a:	4b3f      	ldr	r3, [pc, #252]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003872:	2b00      	cmp	r3, #0
 8003874:	d109      	bne.n	800388a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003876:	2301      	movs	r3, #1
 8003878:	e06f      	b.n	800395a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800387a:	4b3b      	ldr	r3, [pc, #236]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	f003 0302 	and.w	r3, r3, #2
 8003882:	2b00      	cmp	r3, #0
 8003884:	d101      	bne.n	800388a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003886:	2301      	movs	r3, #1
 8003888:	e067      	b.n	800395a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800388a:	4b37      	ldr	r3, [pc, #220]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800388c:	689b      	ldr	r3, [r3, #8]
 800388e:	f023 0203 	bic.w	r2, r3, #3
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	685b      	ldr	r3, [r3, #4]
 8003896:	4934      	ldr	r1, [pc, #208]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 8003898:	4313      	orrs	r3, r2
 800389a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800389c:	f7fe fb82 	bl	8001fa4 <HAL_GetTick>
 80038a0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038a2:	e00a      	b.n	80038ba <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038a4:	f7fe fb7e 	bl	8001fa4 <HAL_GetTick>
 80038a8:	4602      	mov	r2, r0
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	1ad3      	subs	r3, r2, r3
 80038ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d901      	bls.n	80038ba <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038b6:	2303      	movs	r3, #3
 80038b8:	e04f      	b.n	800395a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038ba:	4b2b      	ldr	r3, [pc, #172]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 80038bc:	689b      	ldr	r3, [r3, #8]
 80038be:	f003 020c 	and.w	r2, r3, #12
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	009b      	lsls	r3, r3, #2
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d1eb      	bne.n	80038a4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038cc:	4b25      	ldr	r3, [pc, #148]	@ (8003964 <HAL_RCC_ClockConfig+0x1b8>)
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f003 030f 	and.w	r3, r3, #15
 80038d4:	683a      	ldr	r2, [r7, #0]
 80038d6:	429a      	cmp	r2, r3
 80038d8:	d20c      	bcs.n	80038f4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038da:	4b22      	ldr	r3, [pc, #136]	@ (8003964 <HAL_RCC_ClockConfig+0x1b8>)
 80038dc:	683a      	ldr	r2, [r7, #0]
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038e2:	4b20      	ldr	r3, [pc, #128]	@ (8003964 <HAL_RCC_ClockConfig+0x1b8>)
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	f003 030f 	and.w	r3, r3, #15
 80038ea:	683a      	ldr	r2, [r7, #0]
 80038ec:	429a      	cmp	r2, r3
 80038ee:	d001      	beq.n	80038f4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e032      	b.n	800395a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f003 0304 	and.w	r3, r3, #4
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d008      	beq.n	8003912 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003900:	4b19      	ldr	r3, [pc, #100]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	68db      	ldr	r3, [r3, #12]
 800390c:	4916      	ldr	r1, [pc, #88]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800390e:	4313      	orrs	r3, r2
 8003910:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d009      	beq.n	8003932 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800391e:	4b12      	ldr	r3, [pc, #72]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 8003920:	689b      	ldr	r3, [r3, #8]
 8003922:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	691b      	ldr	r3, [r3, #16]
 800392a:	00db      	lsls	r3, r3, #3
 800392c:	490e      	ldr	r1, [pc, #56]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800392e:	4313      	orrs	r3, r2
 8003930:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003932:	f000 f855 	bl	80039e0 <HAL_RCC_GetSysClockFreq>
 8003936:	4602      	mov	r2, r0
 8003938:	4b0b      	ldr	r3, [pc, #44]	@ (8003968 <HAL_RCC_ClockConfig+0x1bc>)
 800393a:	689b      	ldr	r3, [r3, #8]
 800393c:	091b      	lsrs	r3, r3, #4
 800393e:	f003 030f 	and.w	r3, r3, #15
 8003942:	490a      	ldr	r1, [pc, #40]	@ (800396c <HAL_RCC_ClockConfig+0x1c0>)
 8003944:	5ccb      	ldrb	r3, [r1, r3]
 8003946:	fa22 f303 	lsr.w	r3, r2, r3
 800394a:	4a09      	ldr	r2, [pc, #36]	@ (8003970 <HAL_RCC_ClockConfig+0x1c4>)
 800394c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800394e:	4b09      	ldr	r3, [pc, #36]	@ (8003974 <HAL_RCC_ClockConfig+0x1c8>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	4618      	mov	r0, r3
 8003954:	f7fe fae2 	bl	8001f1c <HAL_InitTick>

  return HAL_OK;
 8003958:	2300      	movs	r3, #0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3710      	adds	r7, #16
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	40023c00 	.word	0x40023c00
 8003968:	40023800 	.word	0x40023800
 800396c:	080084f0 	.word	0x080084f0
 8003970:	20000008 	.word	0x20000008
 8003974:	2000000c 	.word	0x2000000c

08003978 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800397c:	4b03      	ldr	r3, [pc, #12]	@ (800398c <HAL_RCC_GetHCLKFreq+0x14>)
 800397e:	681b      	ldr	r3, [r3, #0]
}
 8003980:	4618      	mov	r0, r3
 8003982:	46bd      	mov	sp, r7
 8003984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003988:	4770      	bx	lr
 800398a:	bf00      	nop
 800398c:	20000008 	.word	0x20000008

08003990 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003994:	f7ff fff0 	bl	8003978 <HAL_RCC_GetHCLKFreq>
 8003998:	4602      	mov	r2, r0
 800399a:	4b05      	ldr	r3, [pc, #20]	@ (80039b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800399c:	689b      	ldr	r3, [r3, #8]
 800399e:	0a9b      	lsrs	r3, r3, #10
 80039a0:	f003 0307 	and.w	r3, r3, #7
 80039a4:	4903      	ldr	r1, [pc, #12]	@ (80039b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039a6:	5ccb      	ldrb	r3, [r1, r3]
 80039a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039ac:	4618      	mov	r0, r3
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	40023800 	.word	0x40023800
 80039b4:	08008500 	.word	0x08008500

080039b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039b8:	b580      	push	{r7, lr}
 80039ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80039bc:	f7ff ffdc 	bl	8003978 <HAL_RCC_GetHCLKFreq>
 80039c0:	4602      	mov	r2, r0
 80039c2:	4b05      	ldr	r3, [pc, #20]	@ (80039d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	0b5b      	lsrs	r3, r3, #13
 80039c8:	f003 0307 	and.w	r3, r3, #7
 80039cc:	4903      	ldr	r1, [pc, #12]	@ (80039dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80039ce:	5ccb      	ldrb	r3, [r1, r3]
 80039d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039d4:	4618      	mov	r0, r3
 80039d6:	bd80      	pop	{r7, pc}
 80039d8:	40023800 	.word	0x40023800
 80039dc:	08008500 	.word	0x08008500

080039e0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039e0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039e4:	b0a6      	sub	sp, #152	@ 0x98
 80039e6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039e8:	2300      	movs	r3, #0
 80039ea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80039ee:	2300      	movs	r3, #0
 80039f0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80039f4:	2300      	movs	r3, #0
 80039f6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80039fa:	2300      	movs	r3, #0
 80039fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8003a00:	2300      	movs	r3, #0
 8003a02:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003a06:	4bc8      	ldr	r3, [pc, #800]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a08:	689b      	ldr	r3, [r3, #8]
 8003a0a:	f003 030c 	and.w	r3, r3, #12
 8003a0e:	2b0c      	cmp	r3, #12
 8003a10:	f200 817e 	bhi.w	8003d10 <HAL_RCC_GetSysClockFreq+0x330>
 8003a14:	a201      	add	r2, pc, #4	@ (adr r2, 8003a1c <HAL_RCC_GetSysClockFreq+0x3c>)
 8003a16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a1a:	bf00      	nop
 8003a1c:	08003a51 	.word	0x08003a51
 8003a20:	08003d11 	.word	0x08003d11
 8003a24:	08003d11 	.word	0x08003d11
 8003a28:	08003d11 	.word	0x08003d11
 8003a2c:	08003a59 	.word	0x08003a59
 8003a30:	08003d11 	.word	0x08003d11
 8003a34:	08003d11 	.word	0x08003d11
 8003a38:	08003d11 	.word	0x08003d11
 8003a3c:	08003a61 	.word	0x08003a61
 8003a40:	08003d11 	.word	0x08003d11
 8003a44:	08003d11 	.word	0x08003d11
 8003a48:	08003d11 	.word	0x08003d11
 8003a4c:	08003bcb 	.word	0x08003bcb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003a50:	4bb6      	ldr	r3, [pc, #728]	@ (8003d2c <HAL_RCC_GetSysClockFreq+0x34c>)
 8003a52:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003a56:	e15f      	b.n	8003d18 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003a58:	4bb5      	ldr	r3, [pc, #724]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003a5e:	e15b      	b.n	8003d18 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003a60:	4bb1      	ldr	r3, [pc, #708]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a62:	685b      	ldr	r3, [r3, #4]
 8003a64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003a68:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003a6c:	4bae      	ldr	r3, [pc, #696]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a6e:	685b      	ldr	r3, [r3, #4]
 8003a70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d031      	beq.n	8003adc <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a78:	4bab      	ldr	r3, [pc, #684]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003a7a:	685b      	ldr	r3, [r3, #4]
 8003a7c:	099b      	lsrs	r3, r3, #6
 8003a7e:	2200      	movs	r2, #0
 8003a80:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003a82:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003a86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a8a:	663b      	str	r3, [r7, #96]	@ 0x60
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	667b      	str	r3, [r7, #100]	@ 0x64
 8003a90:	4ba7      	ldr	r3, [pc, #668]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x350>)
 8003a92:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8003a96:	462a      	mov	r2, r5
 8003a98:	fb03 f202 	mul.w	r2, r3, r2
 8003a9c:	2300      	movs	r3, #0
 8003a9e:	4621      	mov	r1, r4
 8003aa0:	fb01 f303 	mul.w	r3, r1, r3
 8003aa4:	4413      	add	r3, r2
 8003aa6:	4aa2      	ldr	r2, [pc, #648]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x350>)
 8003aa8:	4621      	mov	r1, r4
 8003aaa:	fba1 1202 	umull	r1, r2, r1, r2
 8003aae:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003ab0:	460a      	mov	r2, r1
 8003ab2:	67ba      	str	r2, [r7, #120]	@ 0x78
 8003ab4:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8003ab6:	4413      	add	r3, r2
 8003ab8:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003aba:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003abe:	2200      	movs	r2, #0
 8003ac0:	65bb      	str	r3, [r7, #88]	@ 0x58
 8003ac2:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8003ac4:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003ac8:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003acc:	f7fd f88c 	bl	8000be8 <__aeabi_uldivmod>
 8003ad0:	4602      	mov	r2, r0
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	4613      	mov	r3, r2
 8003ad6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ada:	e064      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003adc:	4b92      	ldr	r3, [pc, #584]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ade:	685b      	ldr	r3, [r3, #4]
 8003ae0:	099b      	lsrs	r3, r3, #6
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	653b      	str	r3, [r7, #80]	@ 0x50
 8003ae6:	657a      	str	r2, [r7, #84]	@ 0x54
 8003ae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003aea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003aee:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003af0:	2300      	movs	r3, #0
 8003af2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003af4:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003af8:	4622      	mov	r2, r4
 8003afa:	462b      	mov	r3, r5
 8003afc:	f04f 0000 	mov.w	r0, #0
 8003b00:	f04f 0100 	mov.w	r1, #0
 8003b04:	0159      	lsls	r1, r3, #5
 8003b06:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003b0a:	0150      	lsls	r0, r2, #5
 8003b0c:	4602      	mov	r2, r0
 8003b0e:	460b      	mov	r3, r1
 8003b10:	4621      	mov	r1, r4
 8003b12:	1a51      	subs	r1, r2, r1
 8003b14:	6139      	str	r1, [r7, #16]
 8003b16:	4629      	mov	r1, r5
 8003b18:	eb63 0301 	sbc.w	r3, r3, r1
 8003b1c:	617b      	str	r3, [r7, #20]
 8003b1e:	f04f 0200 	mov.w	r2, #0
 8003b22:	f04f 0300 	mov.w	r3, #0
 8003b26:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003b2a:	4659      	mov	r1, fp
 8003b2c:	018b      	lsls	r3, r1, #6
 8003b2e:	4651      	mov	r1, sl
 8003b30:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003b34:	4651      	mov	r1, sl
 8003b36:	018a      	lsls	r2, r1, #6
 8003b38:	4651      	mov	r1, sl
 8003b3a:	ebb2 0801 	subs.w	r8, r2, r1
 8003b3e:	4659      	mov	r1, fp
 8003b40:	eb63 0901 	sbc.w	r9, r3, r1
 8003b44:	f04f 0200 	mov.w	r2, #0
 8003b48:	f04f 0300 	mov.w	r3, #0
 8003b4c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003b50:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003b54:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003b58:	4690      	mov	r8, r2
 8003b5a:	4699      	mov	r9, r3
 8003b5c:	4623      	mov	r3, r4
 8003b5e:	eb18 0303 	adds.w	r3, r8, r3
 8003b62:	60bb      	str	r3, [r7, #8]
 8003b64:	462b      	mov	r3, r5
 8003b66:	eb49 0303 	adc.w	r3, r9, r3
 8003b6a:	60fb      	str	r3, [r7, #12]
 8003b6c:	f04f 0200 	mov.w	r2, #0
 8003b70:	f04f 0300 	mov.w	r3, #0
 8003b74:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003b78:	4629      	mov	r1, r5
 8003b7a:	028b      	lsls	r3, r1, #10
 8003b7c:	4621      	mov	r1, r4
 8003b7e:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b82:	4621      	mov	r1, r4
 8003b84:	028a      	lsls	r2, r1, #10
 8003b86:	4610      	mov	r0, r2
 8003b88:	4619      	mov	r1, r3
 8003b8a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003b8e:	2200      	movs	r2, #0
 8003b90:	643b      	str	r3, [r7, #64]	@ 0x40
 8003b92:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b94:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003b98:	f7fd f826 	bl	8000be8 <__aeabi_uldivmod>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	460b      	mov	r3, r1
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003ba6:	4b60      	ldr	r3, [pc, #384]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003ba8:	685b      	ldr	r3, [r3, #4]
 8003baa:	0c1b      	lsrs	r3, r3, #16
 8003bac:	f003 0303 	and.w	r3, r3, #3
 8003bb0:	3301      	adds	r3, #1
 8003bb2:	005b      	lsls	r3, r3, #1
 8003bb4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003bb8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003bbc:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003bc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bc4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003bc8:	e0a6      	b.n	8003d18 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003bca:	4b57      	ldr	r3, [pc, #348]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003bd2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003bd6:	4b54      	ldr	r3, [pc, #336]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003bd8:	685b      	ldr	r3, [r3, #4]
 8003bda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d02a      	beq.n	8003c38 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003be2:	4b51      	ldr	r3, [pc, #324]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003be4:	685b      	ldr	r3, [r3, #4]
 8003be6:	099b      	lsrs	r3, r3, #6
 8003be8:	2200      	movs	r2, #0
 8003bea:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003bec:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003bee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003bf0:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8003bf4:	2100      	movs	r1, #0
 8003bf6:	4b4e      	ldr	r3, [pc, #312]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x350>)
 8003bf8:	fb03 f201 	mul.w	r2, r3, r1
 8003bfc:	2300      	movs	r3, #0
 8003bfe:	fb00 f303 	mul.w	r3, r0, r3
 8003c02:	4413      	add	r3, r2
 8003c04:	4a4a      	ldr	r2, [pc, #296]	@ (8003d30 <HAL_RCC_GetSysClockFreq+0x350>)
 8003c06:	fba0 1202 	umull	r1, r2, r0, r2
 8003c0a:	677a      	str	r2, [r7, #116]	@ 0x74
 8003c0c:	460a      	mov	r2, r1
 8003c0e:	673a      	str	r2, [r7, #112]	@ 0x70
 8003c10:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8003c12:	4413      	add	r3, r2
 8003c14:	677b      	str	r3, [r7, #116]	@ 0x74
 8003c16:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003c1e:	637a      	str	r2, [r7, #52]	@ 0x34
 8003c20:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8003c24:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003c28:	f7fc ffde 	bl	8000be8 <__aeabi_uldivmod>
 8003c2c:	4602      	mov	r2, r0
 8003c2e:	460b      	mov	r3, r1
 8003c30:	4613      	mov	r3, r2
 8003c32:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003c36:	e05b      	b.n	8003cf0 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003c38:	4b3b      	ldr	r3, [pc, #236]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	099b      	lsrs	r3, r3, #6
 8003c3e:	2200      	movs	r2, #0
 8003c40:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003c42:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003c44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c4a:	623b      	str	r3, [r7, #32]
 8003c4c:	2300      	movs	r3, #0
 8003c4e:	627b      	str	r3, [r7, #36]	@ 0x24
 8003c50:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003c54:	4642      	mov	r2, r8
 8003c56:	464b      	mov	r3, r9
 8003c58:	f04f 0000 	mov.w	r0, #0
 8003c5c:	f04f 0100 	mov.w	r1, #0
 8003c60:	0159      	lsls	r1, r3, #5
 8003c62:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003c66:	0150      	lsls	r0, r2, #5
 8003c68:	4602      	mov	r2, r0
 8003c6a:	460b      	mov	r3, r1
 8003c6c:	4641      	mov	r1, r8
 8003c6e:	ebb2 0a01 	subs.w	sl, r2, r1
 8003c72:	4649      	mov	r1, r9
 8003c74:	eb63 0b01 	sbc.w	fp, r3, r1
 8003c78:	f04f 0200 	mov.w	r2, #0
 8003c7c:	f04f 0300 	mov.w	r3, #0
 8003c80:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003c84:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003c88:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003c8c:	ebb2 040a 	subs.w	r4, r2, sl
 8003c90:	eb63 050b 	sbc.w	r5, r3, fp
 8003c94:	f04f 0200 	mov.w	r2, #0
 8003c98:	f04f 0300 	mov.w	r3, #0
 8003c9c:	00eb      	lsls	r3, r5, #3
 8003c9e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003ca2:	00e2      	lsls	r2, r4, #3
 8003ca4:	4614      	mov	r4, r2
 8003ca6:	461d      	mov	r5, r3
 8003ca8:	4643      	mov	r3, r8
 8003caa:	18e3      	adds	r3, r4, r3
 8003cac:	603b      	str	r3, [r7, #0]
 8003cae:	464b      	mov	r3, r9
 8003cb0:	eb45 0303 	adc.w	r3, r5, r3
 8003cb4:	607b      	str	r3, [r7, #4]
 8003cb6:	f04f 0200 	mov.w	r2, #0
 8003cba:	f04f 0300 	mov.w	r3, #0
 8003cbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003cc2:	4629      	mov	r1, r5
 8003cc4:	028b      	lsls	r3, r1, #10
 8003cc6:	4621      	mov	r1, r4
 8003cc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003ccc:	4621      	mov	r1, r4
 8003cce:	028a      	lsls	r2, r1, #10
 8003cd0:	4610      	mov	r0, r2
 8003cd2:	4619      	mov	r1, r3
 8003cd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003cd8:	2200      	movs	r2, #0
 8003cda:	61bb      	str	r3, [r7, #24]
 8003cdc:	61fa      	str	r2, [r7, #28]
 8003cde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003ce2:	f7fc ff81 	bl	8000be8 <__aeabi_uldivmod>
 8003ce6:	4602      	mov	r2, r0
 8003ce8:	460b      	mov	r3, r1
 8003cea:	4613      	mov	r3, r2
 8003cec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003cf0:	4b0d      	ldr	r3, [pc, #52]	@ (8003d28 <HAL_RCC_GetSysClockFreq+0x348>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	0f1b      	lsrs	r3, r3, #28
 8003cf6:	f003 0307 	and.w	r3, r3, #7
 8003cfa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003cfe:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003d02:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003d06:	fbb2 f3f3 	udiv	r3, r2, r3
 8003d0a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003d0e:	e003      	b.n	8003d18 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003d10:	4b06      	ldr	r3, [pc, #24]	@ (8003d2c <HAL_RCC_GetSysClockFreq+0x34c>)
 8003d12:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003d16:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003d18:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	3798      	adds	r7, #152	@ 0x98
 8003d20:	46bd      	mov	sp, r7
 8003d22:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d26:	bf00      	nop
 8003d28:	40023800 	.word	0x40023800
 8003d2c:	00f42400 	.word	0x00f42400
 8003d30:	017d7840 	.word	0x017d7840

08003d34 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b086      	sub	sp, #24
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d101      	bne.n	8003d46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003d42:	2301      	movs	r3, #1
 8003d44:	e28d      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	f003 0301 	and.w	r3, r3, #1
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	f000 8083 	beq.w	8003e5a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003d54:	4b94      	ldr	r3, [pc, #592]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d56:	689b      	ldr	r3, [r3, #8]
 8003d58:	f003 030c 	and.w	r3, r3, #12
 8003d5c:	2b04      	cmp	r3, #4
 8003d5e:	d019      	beq.n	8003d94 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003d60:	4b91      	ldr	r3, [pc, #580]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d62:	689b      	ldr	r3, [r3, #8]
 8003d64:	f003 030c 	and.w	r3, r3, #12
        || \
 8003d68:	2b08      	cmp	r3, #8
 8003d6a:	d106      	bne.n	8003d7a <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003d6c:	4b8e      	ldr	r3, [pc, #568]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d74:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d78:	d00c      	beq.n	8003d94 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d7a:	4b8b      	ldr	r3, [pc, #556]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003d82:	2b0c      	cmp	r3, #12
 8003d84:	d112      	bne.n	8003dac <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003d86:	4b88      	ldr	r3, [pc, #544]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d88:	685b      	ldr	r3, [r3, #4]
 8003d8a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003d8e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003d92:	d10b      	bne.n	8003dac <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d94:	4b84      	ldr	r3, [pc, #528]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d05b      	beq.n	8003e58 <HAL_RCC_OscConfig+0x124>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	685b      	ldr	r3, [r3, #4]
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d157      	bne.n	8003e58 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e25a      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003db4:	d106      	bne.n	8003dc4 <HAL_RCC_OscConfig+0x90>
 8003db6:	4b7c      	ldr	r3, [pc, #496]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4a7b      	ldr	r2, [pc, #492]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dbc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dc0:	6013      	str	r3, [r2, #0]
 8003dc2:	e01d      	b.n	8003e00 <HAL_RCC_OscConfig+0xcc>
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	685b      	ldr	r3, [r3, #4]
 8003dc8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dcc:	d10c      	bne.n	8003de8 <HAL_RCC_OscConfig+0xb4>
 8003dce:	4b76      	ldr	r3, [pc, #472]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	4a75      	ldr	r2, [pc, #468]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dd4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dd8:	6013      	str	r3, [r2, #0]
 8003dda:	4b73      	ldr	r3, [pc, #460]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4a72      	ldr	r2, [pc, #456]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003de0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de4:	6013      	str	r3, [r2, #0]
 8003de6:	e00b      	b.n	8003e00 <HAL_RCC_OscConfig+0xcc>
 8003de8:	4b6f      	ldr	r3, [pc, #444]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4a6e      	ldr	r2, [pc, #440]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003df2:	6013      	str	r3, [r2, #0]
 8003df4:	4b6c      	ldr	r3, [pc, #432]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	4a6b      	ldr	r2, [pc, #428]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003dfa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003dfe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d013      	beq.n	8003e30 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e08:	f7fe f8cc 	bl	8001fa4 <HAL_GetTick>
 8003e0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e0e:	e008      	b.n	8003e22 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e10:	f7fe f8c8 	bl	8001fa4 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	1ad3      	subs	r3, r2, r3
 8003e1a:	2b64      	cmp	r3, #100	@ 0x64
 8003e1c:	d901      	bls.n	8003e22 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003e1e:	2303      	movs	r3, #3
 8003e20:	e21f      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003e22:	4b61      	ldr	r3, [pc, #388]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d0f0      	beq.n	8003e10 <HAL_RCC_OscConfig+0xdc>
 8003e2e:	e014      	b.n	8003e5a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e30:	f7fe f8b8 	bl	8001fa4 <HAL_GetTick>
 8003e34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e36:	e008      	b.n	8003e4a <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e38:	f7fe f8b4 	bl	8001fa4 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	693b      	ldr	r3, [r7, #16]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	2b64      	cmp	r3, #100	@ 0x64
 8003e44:	d901      	bls.n	8003e4a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003e46:	2303      	movs	r3, #3
 8003e48:	e20b      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003e4a:	4b57      	ldr	r3, [pc, #348]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d1f0      	bne.n	8003e38 <HAL_RCC_OscConfig+0x104>
 8003e56:	e000      	b.n	8003e5a <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e58:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	f003 0302 	and.w	r3, r3, #2
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d06f      	beq.n	8003f46 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003e66:	4b50      	ldr	r3, [pc, #320]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	f003 030c 	and.w	r3, r3, #12
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d017      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e72:	4b4d      	ldr	r3, [pc, #308]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e74:	689b      	ldr	r3, [r3, #8]
 8003e76:	f003 030c 	and.w	r3, r3, #12
        || \
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d105      	bne.n	8003e8a <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e7e:	4b4a      	ldr	r3, [pc, #296]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e80:	685b      	ldr	r3, [r3, #4]
 8003e82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d00b      	beq.n	8003ea2 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e8a:	4b47      	ldr	r3, [pc, #284]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003e92:	2b0c      	cmp	r3, #12
 8003e94:	d11c      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003e96:	4b44      	ldr	r3, [pc, #272]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003e98:	685b      	ldr	r3, [r3, #4]
 8003e9a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003e9e:	2b00      	cmp	r3, #0
 8003ea0:	d116      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ea2:	4b41      	ldr	r3, [pc, #260]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d005      	beq.n	8003eba <HAL_RCC_OscConfig+0x186>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	68db      	ldr	r3, [r3, #12]
 8003eb2:	2b01      	cmp	r3, #1
 8003eb4:	d001      	beq.n	8003eba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	e1d3      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003eba:	4b3b      	ldr	r3, [pc, #236]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	691b      	ldr	r3, [r3, #16]
 8003ec6:	00db      	lsls	r3, r3, #3
 8003ec8:	4937      	ldr	r1, [pc, #220]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ece:	e03a      	b.n	8003f46 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	68db      	ldr	r3, [r3, #12]
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d020      	beq.n	8003f1a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ed8:	4b34      	ldr	r3, [pc, #208]	@ (8003fac <HAL_RCC_OscConfig+0x278>)
 8003eda:	2201      	movs	r2, #1
 8003edc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ede:	f7fe f861 	bl	8001fa4 <HAL_GetTick>
 8003ee2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ee4:	e008      	b.n	8003ef8 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ee6:	f7fe f85d 	bl	8001fa4 <HAL_GetTick>
 8003eea:	4602      	mov	r2, r0
 8003eec:	693b      	ldr	r3, [r7, #16]
 8003eee:	1ad3      	subs	r3, r2, r3
 8003ef0:	2b02      	cmp	r3, #2
 8003ef2:	d901      	bls.n	8003ef8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8003ef4:	2303      	movs	r3, #3
 8003ef6:	e1b4      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ef8:	4b2b      	ldr	r3, [pc, #172]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	f003 0302 	and.w	r3, r3, #2
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d0f0      	beq.n	8003ee6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f04:	4b28      	ldr	r3, [pc, #160]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	691b      	ldr	r3, [r3, #16]
 8003f10:	00db      	lsls	r3, r3, #3
 8003f12:	4925      	ldr	r1, [pc, #148]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003f14:	4313      	orrs	r3, r2
 8003f16:	600b      	str	r3, [r1, #0]
 8003f18:	e015      	b.n	8003f46 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f1a:	4b24      	ldr	r3, [pc, #144]	@ (8003fac <HAL_RCC_OscConfig+0x278>)
 8003f1c:	2200      	movs	r2, #0
 8003f1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f20:	f7fe f840 	bl	8001fa4 <HAL_GetTick>
 8003f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f26:	e008      	b.n	8003f3a <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f28:	f7fe f83c 	bl	8001fa4 <HAL_GetTick>
 8003f2c:	4602      	mov	r2, r0
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	1ad3      	subs	r3, r2, r3
 8003f32:	2b02      	cmp	r3, #2
 8003f34:	d901      	bls.n	8003f3a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003f36:	2303      	movs	r3, #3
 8003f38:	e193      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	f003 0302 	and.w	r3, r3, #2
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d1f0      	bne.n	8003f28 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 0308 	and.w	r3, r3, #8
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d036      	beq.n	8003fc0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	695b      	ldr	r3, [r3, #20]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d016      	beq.n	8003f88 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f5a:	4b15      	ldr	r3, [pc, #84]	@ (8003fb0 <HAL_RCC_OscConfig+0x27c>)
 8003f5c:	2201      	movs	r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f60:	f7fe f820 	bl	8001fa4 <HAL_GetTick>
 8003f64:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f66:	e008      	b.n	8003f7a <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f68:	f7fe f81c 	bl	8001fa4 <HAL_GetTick>
 8003f6c:	4602      	mov	r2, r0
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	1ad3      	subs	r3, r2, r3
 8003f72:	2b02      	cmp	r3, #2
 8003f74:	d901      	bls.n	8003f7a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003f76:	2303      	movs	r3, #3
 8003f78:	e173      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003f7a:	4b0b      	ldr	r3, [pc, #44]	@ (8003fa8 <HAL_RCC_OscConfig+0x274>)
 8003f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003f7e:	f003 0302 	and.w	r3, r3, #2
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d0f0      	beq.n	8003f68 <HAL_RCC_OscConfig+0x234>
 8003f86:	e01b      	b.n	8003fc0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003f88:	4b09      	ldr	r3, [pc, #36]	@ (8003fb0 <HAL_RCC_OscConfig+0x27c>)
 8003f8a:	2200      	movs	r2, #0
 8003f8c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f8e:	f7fe f809 	bl	8001fa4 <HAL_GetTick>
 8003f92:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f94:	e00e      	b.n	8003fb4 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f96:	f7fe f805 	bl	8001fa4 <HAL_GetTick>
 8003f9a:	4602      	mov	r2, r0
 8003f9c:	693b      	ldr	r3, [r7, #16]
 8003f9e:	1ad3      	subs	r3, r2, r3
 8003fa0:	2b02      	cmp	r3, #2
 8003fa2:	d907      	bls.n	8003fb4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003fa4:	2303      	movs	r3, #3
 8003fa6:	e15c      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
 8003fa8:	40023800 	.word	0x40023800
 8003fac:	42470000 	.word	0x42470000
 8003fb0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003fb4:	4b8a      	ldr	r3, [pc, #552]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003fb6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fb8:	f003 0302 	and.w	r3, r3, #2
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d1ea      	bne.n	8003f96 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f003 0304 	and.w	r3, r3, #4
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	f000 8097 	beq.w	80040fc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003fce:	2300      	movs	r3, #0
 8003fd0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003fd2:	4b83      	ldr	r3, [pc, #524]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003fd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fd6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d10f      	bne.n	8003ffe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003fde:	2300      	movs	r3, #0
 8003fe0:	60bb      	str	r3, [r7, #8]
 8003fe2:	4b7f      	ldr	r3, [pc, #508]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003fe4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fe6:	4a7e      	ldr	r2, [pc, #504]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003fe8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003fec:	6413      	str	r3, [r2, #64]	@ 0x40
 8003fee:	4b7c      	ldr	r3, [pc, #496]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8003ff0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ff2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ff6:	60bb      	str	r3, [r7, #8]
 8003ff8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003ffe:	4b79      	ldr	r3, [pc, #484]	@ (80041e4 <HAL_RCC_OscConfig+0x4b0>)
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004006:	2b00      	cmp	r3, #0
 8004008:	d118      	bne.n	800403c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800400a:	4b76      	ldr	r3, [pc, #472]	@ (80041e4 <HAL_RCC_OscConfig+0x4b0>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4a75      	ldr	r2, [pc, #468]	@ (80041e4 <HAL_RCC_OscConfig+0x4b0>)
 8004010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004014:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004016:	f7fd ffc5 	bl	8001fa4 <HAL_GetTick>
 800401a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800401c:	e008      	b.n	8004030 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800401e:	f7fd ffc1 	bl	8001fa4 <HAL_GetTick>
 8004022:	4602      	mov	r2, r0
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	1ad3      	subs	r3, r2, r3
 8004028:	2b02      	cmp	r3, #2
 800402a:	d901      	bls.n	8004030 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800402c:	2303      	movs	r3, #3
 800402e:	e118      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004030:	4b6c      	ldr	r3, [pc, #432]	@ (80041e4 <HAL_RCC_OscConfig+0x4b0>)
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004038:	2b00      	cmp	r3, #0
 800403a:	d0f0      	beq.n	800401e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	2b01      	cmp	r3, #1
 8004042:	d106      	bne.n	8004052 <HAL_RCC_OscConfig+0x31e>
 8004044:	4b66      	ldr	r3, [pc, #408]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004046:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004048:	4a65      	ldr	r2, [pc, #404]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800404a:	f043 0301 	orr.w	r3, r3, #1
 800404e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004050:	e01c      	b.n	800408c <HAL_RCC_OscConfig+0x358>
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	689b      	ldr	r3, [r3, #8]
 8004056:	2b05      	cmp	r3, #5
 8004058:	d10c      	bne.n	8004074 <HAL_RCC_OscConfig+0x340>
 800405a:	4b61      	ldr	r3, [pc, #388]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800405c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800405e:	4a60      	ldr	r2, [pc, #384]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004060:	f043 0304 	orr.w	r3, r3, #4
 8004064:	6713      	str	r3, [r2, #112]	@ 0x70
 8004066:	4b5e      	ldr	r3, [pc, #376]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004068:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800406a:	4a5d      	ldr	r2, [pc, #372]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800406c:	f043 0301 	orr.w	r3, r3, #1
 8004070:	6713      	str	r3, [r2, #112]	@ 0x70
 8004072:	e00b      	b.n	800408c <HAL_RCC_OscConfig+0x358>
 8004074:	4b5a      	ldr	r3, [pc, #360]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004076:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004078:	4a59      	ldr	r2, [pc, #356]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800407a:	f023 0301 	bic.w	r3, r3, #1
 800407e:	6713      	str	r3, [r2, #112]	@ 0x70
 8004080:	4b57      	ldr	r3, [pc, #348]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004084:	4a56      	ldr	r2, [pc, #344]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004086:	f023 0304 	bic.w	r3, r3, #4
 800408a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	689b      	ldr	r3, [r3, #8]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d015      	beq.n	80040c0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004094:	f7fd ff86 	bl	8001fa4 <HAL_GetTick>
 8004098:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800409a:	e00a      	b.n	80040b2 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800409c:	f7fd ff82 	bl	8001fa4 <HAL_GetTick>
 80040a0:	4602      	mov	r2, r0
 80040a2:	693b      	ldr	r3, [r7, #16]
 80040a4:	1ad3      	subs	r3, r2, r3
 80040a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d901      	bls.n	80040b2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e0d7      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040b2:	4b4b      	ldr	r3, [pc, #300]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80040b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040b6:	f003 0302 	and.w	r3, r3, #2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d0ee      	beq.n	800409c <HAL_RCC_OscConfig+0x368>
 80040be:	e014      	b.n	80040ea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040c0:	f7fd ff70 	bl	8001fa4 <HAL_GetTick>
 80040c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040c6:	e00a      	b.n	80040de <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040c8:	f7fd ff6c 	bl	8001fa4 <HAL_GetTick>
 80040cc:	4602      	mov	r2, r0
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	1ad3      	subs	r3, r2, r3
 80040d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040d6:	4293      	cmp	r3, r2
 80040d8:	d901      	bls.n	80040de <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80040da:	2303      	movs	r3, #3
 80040dc:	e0c1      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80040de:	4b40      	ldr	r3, [pc, #256]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80040e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80040e2:	f003 0302 	and.w	r3, r3, #2
 80040e6:	2b00      	cmp	r3, #0
 80040e8:	d1ee      	bne.n	80040c8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80040ea:	7dfb      	ldrb	r3, [r7, #23]
 80040ec:	2b01      	cmp	r3, #1
 80040ee:	d105      	bne.n	80040fc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80040f0:	4b3b      	ldr	r3, [pc, #236]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80040f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040f4:	4a3a      	ldr	r2, [pc, #232]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80040f6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80040fa:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	699b      	ldr	r3, [r3, #24]
 8004100:	2b00      	cmp	r3, #0
 8004102:	f000 80ad 	beq.w	8004260 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004106:	4b36      	ldr	r3, [pc, #216]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004108:	689b      	ldr	r3, [r3, #8]
 800410a:	f003 030c 	and.w	r3, r3, #12
 800410e:	2b08      	cmp	r3, #8
 8004110:	d060      	beq.n	80041d4 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	2b02      	cmp	r3, #2
 8004118:	d145      	bne.n	80041a6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800411a:	4b33      	ldr	r3, [pc, #204]	@ (80041e8 <HAL_RCC_OscConfig+0x4b4>)
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004120:	f7fd ff40 	bl	8001fa4 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004128:	f7fd ff3c 	bl	8001fa4 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e093      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800413a:	4b29      	ldr	r3, [pc, #164]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1f0      	bne.n	8004128 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	69da      	ldr	r2, [r3, #28]
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	6a1b      	ldr	r3, [r3, #32]
 800414e:	431a      	orrs	r2, r3
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004154:	019b      	lsls	r3, r3, #6
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800415c:	085b      	lsrs	r3, r3, #1
 800415e:	3b01      	subs	r3, #1
 8004160:	041b      	lsls	r3, r3, #16
 8004162:	431a      	orrs	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004168:	061b      	lsls	r3, r3, #24
 800416a:	431a      	orrs	r2, r3
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004170:	071b      	lsls	r3, r3, #28
 8004172:	491b      	ldr	r1, [pc, #108]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 8004174:	4313      	orrs	r3, r2
 8004176:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004178:	4b1b      	ldr	r3, [pc, #108]	@ (80041e8 <HAL_RCC_OscConfig+0x4b4>)
 800417a:	2201      	movs	r2, #1
 800417c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800417e:	f7fd ff11 	bl	8001fa4 <HAL_GetTick>
 8004182:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004184:	e008      	b.n	8004198 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004186:	f7fd ff0d 	bl	8001fa4 <HAL_GetTick>
 800418a:	4602      	mov	r2, r0
 800418c:	693b      	ldr	r3, [r7, #16]
 800418e:	1ad3      	subs	r3, r2, r3
 8004190:	2b02      	cmp	r3, #2
 8004192:	d901      	bls.n	8004198 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e064      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004198:	4b11      	ldr	r3, [pc, #68]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d0f0      	beq.n	8004186 <HAL_RCC_OscConfig+0x452>
 80041a4:	e05c      	b.n	8004260 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80041a6:	4b10      	ldr	r3, [pc, #64]	@ (80041e8 <HAL_RCC_OscConfig+0x4b4>)
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80041ac:	f7fd fefa 	bl	8001fa4 <HAL_GetTick>
 80041b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041b2:	e008      	b.n	80041c6 <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041b4:	f7fd fef6 	bl	8001fa4 <HAL_GetTick>
 80041b8:	4602      	mov	r2, r0
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	1ad3      	subs	r3, r2, r3
 80041be:	2b02      	cmp	r3, #2
 80041c0:	d901      	bls.n	80041c6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80041c2:	2303      	movs	r3, #3
 80041c4:	e04d      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80041c6:	4b06      	ldr	r3, [pc, #24]	@ (80041e0 <HAL_RCC_OscConfig+0x4ac>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d1f0      	bne.n	80041b4 <HAL_RCC_OscConfig+0x480>
 80041d2:	e045      	b.n	8004260 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	699b      	ldr	r3, [r3, #24]
 80041d8:	2b01      	cmp	r3, #1
 80041da:	d107      	bne.n	80041ec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80041dc:	2301      	movs	r3, #1
 80041de:	e040      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
 80041e0:	40023800 	.word	0x40023800
 80041e4:	40007000 	.word	0x40007000
 80041e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80041ec:	4b1f      	ldr	r3, [pc, #124]	@ (800426c <HAL_RCC_OscConfig+0x538>)
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	699b      	ldr	r3, [r3, #24]
 80041f6:	2b01      	cmp	r3, #1
 80041f8:	d030      	beq.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004204:	429a      	cmp	r2, r3
 8004206:	d129      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004212:	429a      	cmp	r2, r3
 8004214:	d122      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004216:	68fa      	ldr	r2, [r7, #12]
 8004218:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800421c:	4013      	ands	r3, r2
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004222:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004224:	4293      	cmp	r3, r2
 8004226:	d119      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004232:	085b      	lsrs	r3, r3, #1
 8004234:	3b01      	subs	r3, #1
 8004236:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004238:	429a      	cmp	r2, r3
 800423a:	d10f      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004246:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004248:	429a      	cmp	r2, r3
 800424a:	d107      	bne.n	800425c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004256:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004258:	429a      	cmp	r2, r3
 800425a:	d001      	beq.n	8004260 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800425c:	2301      	movs	r3, #1
 800425e:	e000      	b.n	8004262 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004260:	2300      	movs	r3, #0
}
 8004262:	4618      	mov	r0, r3
 8004264:	3718      	adds	r7, #24
 8004266:	46bd      	mov	sp, r7
 8004268:	bd80      	pop	{r7, pc}
 800426a:	bf00      	nop
 800426c:	40023800 	.word	0x40023800

08004270 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d101      	bne.n	8004282 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	e042      	b.n	8004308 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004288:	b2db      	uxtb	r3, r3
 800428a:	2b00      	cmp	r3, #0
 800428c:	d106      	bne.n	800429c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004296:	6878      	ldr	r0, [r7, #4]
 8004298:	f7fd fcc0 	bl	8001c1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2224      	movs	r2, #36	@ 0x24
 80042a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	68da      	ldr	r2, [r3, #12]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80042b2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042b4:	6878      	ldr	r0, [r7, #4]
 80042b6:	f000 f973 	bl	80045a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80042c8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	695a      	ldr	r2, [r3, #20]
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80042d8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	68da      	ldr	r2, [r3, #12]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80042e8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	2200      	movs	r2, #0
 80042ee:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2220      	movs	r2, #32
 80042f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2220      	movs	r2, #32
 80042fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004306:	2300      	movs	r3, #0
}
 8004308:	4618      	mov	r0, r3
 800430a:	3708      	adds	r7, #8
 800430c:	46bd      	mov	sp, r7
 800430e:	bd80      	pop	{r7, pc}

08004310 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004310:	b580      	push	{r7, lr}
 8004312:	b08a      	sub	sp, #40	@ 0x28
 8004314:	af02      	add	r7, sp, #8
 8004316:	60f8      	str	r0, [r7, #12]
 8004318:	60b9      	str	r1, [r7, #8]
 800431a:	603b      	str	r3, [r7, #0]
 800431c:	4613      	mov	r3, r2
 800431e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004320:	2300      	movs	r3, #0
 8004322:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800432a:	b2db      	uxtb	r3, r3
 800432c:	2b20      	cmp	r3, #32
 800432e:	d175      	bne.n	800441c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004330:	68bb      	ldr	r3, [r7, #8]
 8004332:	2b00      	cmp	r3, #0
 8004334:	d002      	beq.n	800433c <HAL_UART_Transmit+0x2c>
 8004336:	88fb      	ldrh	r3, [r7, #6]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d101      	bne.n	8004340 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800433c:	2301      	movs	r3, #1
 800433e:	e06e      	b.n	800441e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	2200      	movs	r2, #0
 8004344:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2221      	movs	r2, #33	@ 0x21
 800434a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800434e:	f7fd fe29 	bl	8001fa4 <HAL_GetTick>
 8004352:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004354:	68fb      	ldr	r3, [r7, #12]
 8004356:	88fa      	ldrh	r2, [r7, #6]
 8004358:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	88fa      	ldrh	r2, [r7, #6]
 800435e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	689b      	ldr	r3, [r3, #8]
 8004364:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004368:	d108      	bne.n	800437c <HAL_UART_Transmit+0x6c>
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	691b      	ldr	r3, [r3, #16]
 800436e:	2b00      	cmp	r3, #0
 8004370:	d104      	bne.n	800437c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004372:	2300      	movs	r3, #0
 8004374:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004376:	68bb      	ldr	r3, [r7, #8]
 8004378:	61bb      	str	r3, [r7, #24]
 800437a:	e003      	b.n	8004384 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800437c:	68bb      	ldr	r3, [r7, #8]
 800437e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004380:	2300      	movs	r3, #0
 8004382:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004384:	e02e      	b.n	80043e4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	9300      	str	r3, [sp, #0]
 800438a:	697b      	ldr	r3, [r7, #20]
 800438c:	2200      	movs	r2, #0
 800438e:	2180      	movs	r1, #128	@ 0x80
 8004390:	68f8      	ldr	r0, [r7, #12]
 8004392:	f000 f848 	bl	8004426 <UART_WaitOnFlagUntilTimeout>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d005      	beq.n	80043a8 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	2220      	movs	r2, #32
 80043a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e03a      	b.n	800441e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80043a8:	69fb      	ldr	r3, [r7, #28]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10b      	bne.n	80043c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043ae:	69bb      	ldr	r3, [r7, #24]
 80043b0:	881b      	ldrh	r3, [r3, #0]
 80043b2:	461a      	mov	r2, r3
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043bc:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80043be:	69bb      	ldr	r3, [r7, #24]
 80043c0:	3302      	adds	r3, #2
 80043c2:	61bb      	str	r3, [r7, #24]
 80043c4:	e007      	b.n	80043d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	781a      	ldrb	r2, [r3, #0]
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80043d0:	69fb      	ldr	r3, [r7, #28]
 80043d2:	3301      	adds	r3, #1
 80043d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043da:	b29b      	uxth	r3, r3
 80043dc:	3b01      	subs	r3, #1
 80043de:	b29a      	uxth	r2, r3
 80043e0:	68fb      	ldr	r3, [r7, #12]
 80043e2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80043e8:	b29b      	uxth	r3, r3
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1cb      	bne.n	8004386 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	9300      	str	r3, [sp, #0]
 80043f2:	697b      	ldr	r3, [r7, #20]
 80043f4:	2200      	movs	r2, #0
 80043f6:	2140      	movs	r1, #64	@ 0x40
 80043f8:	68f8      	ldr	r0, [r7, #12]
 80043fa:	f000 f814 	bl	8004426 <UART_WaitOnFlagUntilTimeout>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d005      	beq.n	8004410 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	2220      	movs	r2, #32
 8004408:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800440c:	2303      	movs	r3, #3
 800440e:	e006      	b.n	800441e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	2220      	movs	r2, #32
 8004414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004418:	2300      	movs	r3, #0
 800441a:	e000      	b.n	800441e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 800441c:	2302      	movs	r3, #2
  }
}
 800441e:	4618      	mov	r0, r3
 8004420:	3720      	adds	r7, #32
 8004422:	46bd      	mov	sp, r7
 8004424:	bd80      	pop	{r7, pc}

08004426 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004426:	b580      	push	{r7, lr}
 8004428:	b086      	sub	sp, #24
 800442a:	af00      	add	r7, sp, #0
 800442c:	60f8      	str	r0, [r7, #12]
 800442e:	60b9      	str	r1, [r7, #8]
 8004430:	603b      	str	r3, [r7, #0]
 8004432:	4613      	mov	r3, r2
 8004434:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004436:	e03b      	b.n	80044b0 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800443e:	d037      	beq.n	80044b0 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004440:	f7fd fdb0 	bl	8001fa4 <HAL_GetTick>
 8004444:	4602      	mov	r2, r0
 8004446:	683b      	ldr	r3, [r7, #0]
 8004448:	1ad3      	subs	r3, r2, r3
 800444a:	6a3a      	ldr	r2, [r7, #32]
 800444c:	429a      	cmp	r2, r3
 800444e:	d302      	bcc.n	8004456 <UART_WaitOnFlagUntilTimeout+0x30>
 8004450:	6a3b      	ldr	r3, [r7, #32]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d101      	bne.n	800445a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e03a      	b.n	80044d0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68db      	ldr	r3, [r3, #12]
 8004460:	f003 0304 	and.w	r3, r3, #4
 8004464:	2b00      	cmp	r3, #0
 8004466:	d023      	beq.n	80044b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004468:	68bb      	ldr	r3, [r7, #8]
 800446a:	2b80      	cmp	r3, #128	@ 0x80
 800446c:	d020      	beq.n	80044b0 <UART_WaitOnFlagUntilTimeout+0x8a>
 800446e:	68bb      	ldr	r3, [r7, #8]
 8004470:	2b40      	cmp	r3, #64	@ 0x40
 8004472:	d01d      	beq.n	80044b0 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	f003 0308 	and.w	r3, r3, #8
 800447e:	2b08      	cmp	r3, #8
 8004480:	d116      	bne.n	80044b0 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004482:	2300      	movs	r3, #0
 8004484:	617b      	str	r3, [r7, #20]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	617b      	str	r3, [r7, #20]
 800448e:	68fb      	ldr	r3, [r7, #12]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	617b      	str	r3, [r7, #20]
 8004496:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004498:	68f8      	ldr	r0, [r7, #12]
 800449a:	f000 f81d 	bl	80044d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	2208      	movs	r2, #8
 80044a2:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	2200      	movs	r2, #0
 80044a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80044ac:	2301      	movs	r3, #1
 80044ae:	e00f      	b.n	80044d0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	68bb      	ldr	r3, [r7, #8]
 80044b8:	4013      	ands	r3, r2
 80044ba:	68ba      	ldr	r2, [r7, #8]
 80044bc:	429a      	cmp	r2, r3
 80044be:	bf0c      	ite	eq
 80044c0:	2301      	moveq	r3, #1
 80044c2:	2300      	movne	r3, #0
 80044c4:	b2db      	uxtb	r3, r3
 80044c6:	461a      	mov	r2, r3
 80044c8:	79fb      	ldrb	r3, [r7, #7]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d0b4      	beq.n	8004438 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80044ce:	2300      	movs	r3, #0
}
 80044d0:	4618      	mov	r0, r3
 80044d2:	3718      	adds	r7, #24
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}

080044d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044d8:	b480      	push	{r7}
 80044da:	b095      	sub	sp, #84	@ 0x54
 80044dc:	af00      	add	r7, sp, #0
 80044de:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044e0:	687b      	ldr	r3, [r7, #4]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	330c      	adds	r3, #12
 80044e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80044e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80044ea:	e853 3f00 	ldrex	r3, [r3]
 80044ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80044f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80044f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	330c      	adds	r3, #12
 80044fe:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004500:	643a      	str	r2, [r7, #64]	@ 0x40
 8004502:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004504:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004506:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004508:	e841 2300 	strex	r3, r2, [r1]
 800450c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800450e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004510:	2b00      	cmp	r3, #0
 8004512:	d1e5      	bne.n	80044e0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	3314      	adds	r3, #20
 800451a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800451c:	6a3b      	ldr	r3, [r7, #32]
 800451e:	e853 3f00 	ldrex	r3, [r3]
 8004522:	61fb      	str	r3, [r7, #28]
   return(result);
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f023 0301 	bic.w	r3, r3, #1
 800452a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	3314      	adds	r3, #20
 8004532:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004534:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004536:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004538:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800453a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800453c:	e841 2300 	strex	r3, r2, [r1]
 8004540:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004542:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004544:	2b00      	cmp	r3, #0
 8004546:	d1e5      	bne.n	8004514 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800454c:	2b01      	cmp	r3, #1
 800454e:	d119      	bne.n	8004584 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	330c      	adds	r3, #12
 8004556:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	e853 3f00 	ldrex	r3, [r3]
 800455e:	60bb      	str	r3, [r7, #8]
   return(result);
 8004560:	68bb      	ldr	r3, [r7, #8]
 8004562:	f023 0310 	bic.w	r3, r3, #16
 8004566:	647b      	str	r3, [r7, #68]	@ 0x44
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	330c      	adds	r3, #12
 800456e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004570:	61ba      	str	r2, [r7, #24]
 8004572:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004574:	6979      	ldr	r1, [r7, #20]
 8004576:	69ba      	ldr	r2, [r7, #24]
 8004578:	e841 2300 	strex	r3, r2, [r1]
 800457c:	613b      	str	r3, [r7, #16]
   return(result);
 800457e:	693b      	ldr	r3, [r7, #16]
 8004580:	2b00      	cmp	r3, #0
 8004582:	d1e5      	bne.n	8004550 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2220      	movs	r2, #32
 8004588:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2200      	movs	r2, #0
 8004590:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004592:	bf00      	nop
 8004594:	3754      	adds	r7, #84	@ 0x54
 8004596:	46bd      	mov	sp, r7
 8004598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459c:	4770      	bx	lr
	...

080045a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80045a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80045a4:	b0c0      	sub	sp, #256	@ 0x100
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80045ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	691b      	ldr	r3, [r3, #16]
 80045b4:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80045b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045bc:	68d9      	ldr	r1, [r3, #12]
 80045be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045c2:	681a      	ldr	r2, [r3, #0]
 80045c4:	ea40 0301 	orr.w	r3, r0, r1
 80045c8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80045ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045ce:	689a      	ldr	r2, [r3, #8]
 80045d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045d4:	691b      	ldr	r3, [r3, #16]
 80045d6:	431a      	orrs	r2, r3
 80045d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045dc:	695b      	ldr	r3, [r3, #20]
 80045de:	431a      	orrs	r2, r3
 80045e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045e4:	69db      	ldr	r3, [r3, #28]
 80045e6:	4313      	orrs	r3, r2
 80045e8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80045ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68db      	ldr	r3, [r3, #12]
 80045f4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80045f8:	f021 010c 	bic.w	r1, r1, #12
 80045fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004606:	430b      	orrs	r3, r1
 8004608:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800460a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	695b      	ldr	r3, [r3, #20]
 8004612:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800461a:	6999      	ldr	r1, [r3, #24]
 800461c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004620:	681a      	ldr	r2, [r3, #0]
 8004622:	ea40 0301 	orr.w	r3, r0, r1
 8004626:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004628:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	4b8f      	ldr	r3, [pc, #572]	@ (800486c <UART_SetConfig+0x2cc>)
 8004630:	429a      	cmp	r2, r3
 8004632:	d005      	beq.n	8004640 <UART_SetConfig+0xa0>
 8004634:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004638:	681a      	ldr	r2, [r3, #0]
 800463a:	4b8d      	ldr	r3, [pc, #564]	@ (8004870 <UART_SetConfig+0x2d0>)
 800463c:	429a      	cmp	r2, r3
 800463e:	d104      	bne.n	800464a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004640:	f7ff f9ba 	bl	80039b8 <HAL_RCC_GetPCLK2Freq>
 8004644:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004648:	e003      	b.n	8004652 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800464a:	f7ff f9a1 	bl	8003990 <HAL_RCC_GetPCLK1Freq>
 800464e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004652:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004656:	69db      	ldr	r3, [r3, #28]
 8004658:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800465c:	f040 810c 	bne.w	8004878 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004660:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004664:	2200      	movs	r2, #0
 8004666:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800466a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800466e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004672:	4622      	mov	r2, r4
 8004674:	462b      	mov	r3, r5
 8004676:	1891      	adds	r1, r2, r2
 8004678:	65b9      	str	r1, [r7, #88]	@ 0x58
 800467a:	415b      	adcs	r3, r3
 800467c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800467e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004682:	4621      	mov	r1, r4
 8004684:	eb12 0801 	adds.w	r8, r2, r1
 8004688:	4629      	mov	r1, r5
 800468a:	eb43 0901 	adc.w	r9, r3, r1
 800468e:	f04f 0200 	mov.w	r2, #0
 8004692:	f04f 0300 	mov.w	r3, #0
 8004696:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800469a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800469e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046a2:	4690      	mov	r8, r2
 80046a4:	4699      	mov	r9, r3
 80046a6:	4623      	mov	r3, r4
 80046a8:	eb18 0303 	adds.w	r3, r8, r3
 80046ac:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80046b0:	462b      	mov	r3, r5
 80046b2:	eb49 0303 	adc.w	r3, r9, r3
 80046b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80046ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046be:	685b      	ldr	r3, [r3, #4]
 80046c0:	2200      	movs	r2, #0
 80046c2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80046c6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80046ca:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80046ce:	460b      	mov	r3, r1
 80046d0:	18db      	adds	r3, r3, r3
 80046d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80046d4:	4613      	mov	r3, r2
 80046d6:	eb42 0303 	adc.w	r3, r2, r3
 80046da:	657b      	str	r3, [r7, #84]	@ 0x54
 80046dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80046e0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80046e4:	f7fc fa80 	bl	8000be8 <__aeabi_uldivmod>
 80046e8:	4602      	mov	r2, r0
 80046ea:	460b      	mov	r3, r1
 80046ec:	4b61      	ldr	r3, [pc, #388]	@ (8004874 <UART_SetConfig+0x2d4>)
 80046ee:	fba3 2302 	umull	r2, r3, r3, r2
 80046f2:	095b      	lsrs	r3, r3, #5
 80046f4:	011c      	lsls	r4, r3, #4
 80046f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80046fa:	2200      	movs	r2, #0
 80046fc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004700:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004704:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004708:	4642      	mov	r2, r8
 800470a:	464b      	mov	r3, r9
 800470c:	1891      	adds	r1, r2, r2
 800470e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004710:	415b      	adcs	r3, r3
 8004712:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004714:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004718:	4641      	mov	r1, r8
 800471a:	eb12 0a01 	adds.w	sl, r2, r1
 800471e:	4649      	mov	r1, r9
 8004720:	eb43 0b01 	adc.w	fp, r3, r1
 8004724:	f04f 0200 	mov.w	r2, #0
 8004728:	f04f 0300 	mov.w	r3, #0
 800472c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004730:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004734:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004738:	4692      	mov	sl, r2
 800473a:	469b      	mov	fp, r3
 800473c:	4643      	mov	r3, r8
 800473e:	eb1a 0303 	adds.w	r3, sl, r3
 8004742:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004746:	464b      	mov	r3, r9
 8004748:	eb4b 0303 	adc.w	r3, fp, r3
 800474c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004750:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004754:	685b      	ldr	r3, [r3, #4]
 8004756:	2200      	movs	r2, #0
 8004758:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800475c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004760:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004764:	460b      	mov	r3, r1
 8004766:	18db      	adds	r3, r3, r3
 8004768:	643b      	str	r3, [r7, #64]	@ 0x40
 800476a:	4613      	mov	r3, r2
 800476c:	eb42 0303 	adc.w	r3, r2, r3
 8004770:	647b      	str	r3, [r7, #68]	@ 0x44
 8004772:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004776:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800477a:	f7fc fa35 	bl	8000be8 <__aeabi_uldivmod>
 800477e:	4602      	mov	r2, r0
 8004780:	460b      	mov	r3, r1
 8004782:	4611      	mov	r1, r2
 8004784:	4b3b      	ldr	r3, [pc, #236]	@ (8004874 <UART_SetConfig+0x2d4>)
 8004786:	fba3 2301 	umull	r2, r3, r3, r1
 800478a:	095b      	lsrs	r3, r3, #5
 800478c:	2264      	movs	r2, #100	@ 0x64
 800478e:	fb02 f303 	mul.w	r3, r2, r3
 8004792:	1acb      	subs	r3, r1, r3
 8004794:	00db      	lsls	r3, r3, #3
 8004796:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800479a:	4b36      	ldr	r3, [pc, #216]	@ (8004874 <UART_SetConfig+0x2d4>)
 800479c:	fba3 2302 	umull	r2, r3, r3, r2
 80047a0:	095b      	lsrs	r3, r3, #5
 80047a2:	005b      	lsls	r3, r3, #1
 80047a4:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80047a8:	441c      	add	r4, r3
 80047aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047ae:	2200      	movs	r2, #0
 80047b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80047b4:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80047b8:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 80047bc:	4642      	mov	r2, r8
 80047be:	464b      	mov	r3, r9
 80047c0:	1891      	adds	r1, r2, r2
 80047c2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80047c4:	415b      	adcs	r3, r3
 80047c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80047c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80047cc:	4641      	mov	r1, r8
 80047ce:	1851      	adds	r1, r2, r1
 80047d0:	6339      	str	r1, [r7, #48]	@ 0x30
 80047d2:	4649      	mov	r1, r9
 80047d4:	414b      	adcs	r3, r1
 80047d6:	637b      	str	r3, [r7, #52]	@ 0x34
 80047d8:	f04f 0200 	mov.w	r2, #0
 80047dc:	f04f 0300 	mov.w	r3, #0
 80047e0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80047e4:	4659      	mov	r1, fp
 80047e6:	00cb      	lsls	r3, r1, #3
 80047e8:	4651      	mov	r1, sl
 80047ea:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047ee:	4651      	mov	r1, sl
 80047f0:	00ca      	lsls	r2, r1, #3
 80047f2:	4610      	mov	r0, r2
 80047f4:	4619      	mov	r1, r3
 80047f6:	4603      	mov	r3, r0
 80047f8:	4642      	mov	r2, r8
 80047fa:	189b      	adds	r3, r3, r2
 80047fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004800:	464b      	mov	r3, r9
 8004802:	460a      	mov	r2, r1
 8004804:	eb42 0303 	adc.w	r3, r2, r3
 8004808:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800480c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004810:	685b      	ldr	r3, [r3, #4]
 8004812:	2200      	movs	r2, #0
 8004814:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004818:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800481c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004820:	460b      	mov	r3, r1
 8004822:	18db      	adds	r3, r3, r3
 8004824:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004826:	4613      	mov	r3, r2
 8004828:	eb42 0303 	adc.w	r3, r2, r3
 800482c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800482e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004832:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004836:	f7fc f9d7 	bl	8000be8 <__aeabi_uldivmod>
 800483a:	4602      	mov	r2, r0
 800483c:	460b      	mov	r3, r1
 800483e:	4b0d      	ldr	r3, [pc, #52]	@ (8004874 <UART_SetConfig+0x2d4>)
 8004840:	fba3 1302 	umull	r1, r3, r3, r2
 8004844:	095b      	lsrs	r3, r3, #5
 8004846:	2164      	movs	r1, #100	@ 0x64
 8004848:	fb01 f303 	mul.w	r3, r1, r3
 800484c:	1ad3      	subs	r3, r2, r3
 800484e:	00db      	lsls	r3, r3, #3
 8004850:	3332      	adds	r3, #50	@ 0x32
 8004852:	4a08      	ldr	r2, [pc, #32]	@ (8004874 <UART_SetConfig+0x2d4>)
 8004854:	fba2 2303 	umull	r2, r3, r2, r3
 8004858:	095b      	lsrs	r3, r3, #5
 800485a:	f003 0207 	and.w	r2, r3, #7
 800485e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	4422      	add	r2, r4
 8004866:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004868:	e106      	b.n	8004a78 <UART_SetConfig+0x4d8>
 800486a:	bf00      	nop
 800486c:	40011000 	.word	0x40011000
 8004870:	40011400 	.word	0x40011400
 8004874:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004878:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800487c:	2200      	movs	r2, #0
 800487e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004882:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004886:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800488a:	4642      	mov	r2, r8
 800488c:	464b      	mov	r3, r9
 800488e:	1891      	adds	r1, r2, r2
 8004890:	6239      	str	r1, [r7, #32]
 8004892:	415b      	adcs	r3, r3
 8004894:	627b      	str	r3, [r7, #36]	@ 0x24
 8004896:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800489a:	4641      	mov	r1, r8
 800489c:	1854      	adds	r4, r2, r1
 800489e:	4649      	mov	r1, r9
 80048a0:	eb43 0501 	adc.w	r5, r3, r1
 80048a4:	f04f 0200 	mov.w	r2, #0
 80048a8:	f04f 0300 	mov.w	r3, #0
 80048ac:	00eb      	lsls	r3, r5, #3
 80048ae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048b2:	00e2      	lsls	r2, r4, #3
 80048b4:	4614      	mov	r4, r2
 80048b6:	461d      	mov	r5, r3
 80048b8:	4643      	mov	r3, r8
 80048ba:	18e3      	adds	r3, r4, r3
 80048bc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80048c0:	464b      	mov	r3, r9
 80048c2:	eb45 0303 	adc.w	r3, r5, r3
 80048c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80048ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ce:	685b      	ldr	r3, [r3, #4]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80048d6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80048da:	f04f 0200 	mov.w	r2, #0
 80048de:	f04f 0300 	mov.w	r3, #0
 80048e2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80048e6:	4629      	mov	r1, r5
 80048e8:	008b      	lsls	r3, r1, #2
 80048ea:	4621      	mov	r1, r4
 80048ec:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80048f0:	4621      	mov	r1, r4
 80048f2:	008a      	lsls	r2, r1, #2
 80048f4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80048f8:	f7fc f976 	bl	8000be8 <__aeabi_uldivmod>
 80048fc:	4602      	mov	r2, r0
 80048fe:	460b      	mov	r3, r1
 8004900:	4b60      	ldr	r3, [pc, #384]	@ (8004a84 <UART_SetConfig+0x4e4>)
 8004902:	fba3 2302 	umull	r2, r3, r3, r2
 8004906:	095b      	lsrs	r3, r3, #5
 8004908:	011c      	lsls	r4, r3, #4
 800490a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800490e:	2200      	movs	r2, #0
 8004910:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004914:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004918:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800491c:	4642      	mov	r2, r8
 800491e:	464b      	mov	r3, r9
 8004920:	1891      	adds	r1, r2, r2
 8004922:	61b9      	str	r1, [r7, #24]
 8004924:	415b      	adcs	r3, r3
 8004926:	61fb      	str	r3, [r7, #28]
 8004928:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800492c:	4641      	mov	r1, r8
 800492e:	1851      	adds	r1, r2, r1
 8004930:	6139      	str	r1, [r7, #16]
 8004932:	4649      	mov	r1, r9
 8004934:	414b      	adcs	r3, r1
 8004936:	617b      	str	r3, [r7, #20]
 8004938:	f04f 0200 	mov.w	r2, #0
 800493c:	f04f 0300 	mov.w	r3, #0
 8004940:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004944:	4659      	mov	r1, fp
 8004946:	00cb      	lsls	r3, r1, #3
 8004948:	4651      	mov	r1, sl
 800494a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800494e:	4651      	mov	r1, sl
 8004950:	00ca      	lsls	r2, r1, #3
 8004952:	4610      	mov	r0, r2
 8004954:	4619      	mov	r1, r3
 8004956:	4603      	mov	r3, r0
 8004958:	4642      	mov	r2, r8
 800495a:	189b      	adds	r3, r3, r2
 800495c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004960:	464b      	mov	r3, r9
 8004962:	460a      	mov	r2, r1
 8004964:	eb42 0303 	adc.w	r3, r2, r3
 8004968:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800496c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004970:	685b      	ldr	r3, [r3, #4]
 8004972:	2200      	movs	r2, #0
 8004974:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004976:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004978:	f04f 0200 	mov.w	r2, #0
 800497c:	f04f 0300 	mov.w	r3, #0
 8004980:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004984:	4649      	mov	r1, r9
 8004986:	008b      	lsls	r3, r1, #2
 8004988:	4641      	mov	r1, r8
 800498a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800498e:	4641      	mov	r1, r8
 8004990:	008a      	lsls	r2, r1, #2
 8004992:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004996:	f7fc f927 	bl	8000be8 <__aeabi_uldivmod>
 800499a:	4602      	mov	r2, r0
 800499c:	460b      	mov	r3, r1
 800499e:	4611      	mov	r1, r2
 80049a0:	4b38      	ldr	r3, [pc, #224]	@ (8004a84 <UART_SetConfig+0x4e4>)
 80049a2:	fba3 2301 	umull	r2, r3, r3, r1
 80049a6:	095b      	lsrs	r3, r3, #5
 80049a8:	2264      	movs	r2, #100	@ 0x64
 80049aa:	fb02 f303 	mul.w	r3, r2, r3
 80049ae:	1acb      	subs	r3, r1, r3
 80049b0:	011b      	lsls	r3, r3, #4
 80049b2:	3332      	adds	r3, #50	@ 0x32
 80049b4:	4a33      	ldr	r2, [pc, #204]	@ (8004a84 <UART_SetConfig+0x4e4>)
 80049b6:	fba2 2303 	umull	r2, r3, r2, r3
 80049ba:	095b      	lsrs	r3, r3, #5
 80049bc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80049c0:	441c      	add	r4, r3
 80049c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80049c6:	2200      	movs	r2, #0
 80049c8:	673b      	str	r3, [r7, #112]	@ 0x70
 80049ca:	677a      	str	r2, [r7, #116]	@ 0x74
 80049cc:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80049d0:	4642      	mov	r2, r8
 80049d2:	464b      	mov	r3, r9
 80049d4:	1891      	adds	r1, r2, r2
 80049d6:	60b9      	str	r1, [r7, #8]
 80049d8:	415b      	adcs	r3, r3
 80049da:	60fb      	str	r3, [r7, #12]
 80049dc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049e0:	4641      	mov	r1, r8
 80049e2:	1851      	adds	r1, r2, r1
 80049e4:	6039      	str	r1, [r7, #0]
 80049e6:	4649      	mov	r1, r9
 80049e8:	414b      	adcs	r3, r1
 80049ea:	607b      	str	r3, [r7, #4]
 80049ec:	f04f 0200 	mov.w	r2, #0
 80049f0:	f04f 0300 	mov.w	r3, #0
 80049f4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80049f8:	4659      	mov	r1, fp
 80049fa:	00cb      	lsls	r3, r1, #3
 80049fc:	4651      	mov	r1, sl
 80049fe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004a02:	4651      	mov	r1, sl
 8004a04:	00ca      	lsls	r2, r1, #3
 8004a06:	4610      	mov	r0, r2
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4603      	mov	r3, r0
 8004a0c:	4642      	mov	r2, r8
 8004a0e:	189b      	adds	r3, r3, r2
 8004a10:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004a12:	464b      	mov	r3, r9
 8004a14:	460a      	mov	r2, r1
 8004a16:	eb42 0303 	adc.w	r3, r2, r3
 8004a1a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004a1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a20:	685b      	ldr	r3, [r3, #4]
 8004a22:	2200      	movs	r2, #0
 8004a24:	663b      	str	r3, [r7, #96]	@ 0x60
 8004a26:	667a      	str	r2, [r7, #100]	@ 0x64
 8004a28:	f04f 0200 	mov.w	r2, #0
 8004a2c:	f04f 0300 	mov.w	r3, #0
 8004a30:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004a34:	4649      	mov	r1, r9
 8004a36:	008b      	lsls	r3, r1, #2
 8004a38:	4641      	mov	r1, r8
 8004a3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004a3e:	4641      	mov	r1, r8
 8004a40:	008a      	lsls	r2, r1, #2
 8004a42:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004a46:	f7fc f8cf 	bl	8000be8 <__aeabi_uldivmod>
 8004a4a:	4602      	mov	r2, r0
 8004a4c:	460b      	mov	r3, r1
 8004a4e:	4b0d      	ldr	r3, [pc, #52]	@ (8004a84 <UART_SetConfig+0x4e4>)
 8004a50:	fba3 1302 	umull	r1, r3, r3, r2
 8004a54:	095b      	lsrs	r3, r3, #5
 8004a56:	2164      	movs	r1, #100	@ 0x64
 8004a58:	fb01 f303 	mul.w	r3, r1, r3
 8004a5c:	1ad3      	subs	r3, r2, r3
 8004a5e:	011b      	lsls	r3, r3, #4
 8004a60:	3332      	adds	r3, #50	@ 0x32
 8004a62:	4a08      	ldr	r2, [pc, #32]	@ (8004a84 <UART_SetConfig+0x4e4>)
 8004a64:	fba2 2303 	umull	r2, r3, r2, r3
 8004a68:	095b      	lsrs	r3, r3, #5
 8004a6a:	f003 020f 	and.w	r2, r3, #15
 8004a6e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4422      	add	r2, r4
 8004a76:	609a      	str	r2, [r3, #8]
}
 8004a78:	bf00      	nop
 8004a7a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004a84:	51eb851f 	.word	0x51eb851f

08004a88 <__cvt>:
 8004a88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004a8c:	ec57 6b10 	vmov	r6, r7, d0
 8004a90:	2f00      	cmp	r7, #0
 8004a92:	460c      	mov	r4, r1
 8004a94:	4619      	mov	r1, r3
 8004a96:	463b      	mov	r3, r7
 8004a98:	bfbb      	ittet	lt
 8004a9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8004a9e:	461f      	movlt	r7, r3
 8004aa0:	2300      	movge	r3, #0
 8004aa2:	232d      	movlt	r3, #45	@ 0x2d
 8004aa4:	700b      	strb	r3, [r1, #0]
 8004aa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004aa8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8004aac:	4691      	mov	r9, r2
 8004aae:	f023 0820 	bic.w	r8, r3, #32
 8004ab2:	bfbc      	itt	lt
 8004ab4:	4632      	movlt	r2, r6
 8004ab6:	4616      	movlt	r6, r2
 8004ab8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004abc:	d005      	beq.n	8004aca <__cvt+0x42>
 8004abe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004ac2:	d100      	bne.n	8004ac6 <__cvt+0x3e>
 8004ac4:	3401      	adds	r4, #1
 8004ac6:	2102      	movs	r1, #2
 8004ac8:	e000      	b.n	8004acc <__cvt+0x44>
 8004aca:	2103      	movs	r1, #3
 8004acc:	ab03      	add	r3, sp, #12
 8004ace:	9301      	str	r3, [sp, #4]
 8004ad0:	ab02      	add	r3, sp, #8
 8004ad2:	9300      	str	r3, [sp, #0]
 8004ad4:	ec47 6b10 	vmov	d0, r6, r7
 8004ad8:	4653      	mov	r3, sl
 8004ada:	4622      	mov	r2, r4
 8004adc:	f000 fde4 	bl	80056a8 <_dtoa_r>
 8004ae0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8004ae4:	4605      	mov	r5, r0
 8004ae6:	d119      	bne.n	8004b1c <__cvt+0x94>
 8004ae8:	f019 0f01 	tst.w	r9, #1
 8004aec:	d00e      	beq.n	8004b0c <__cvt+0x84>
 8004aee:	eb00 0904 	add.w	r9, r0, r4
 8004af2:	2200      	movs	r2, #0
 8004af4:	2300      	movs	r3, #0
 8004af6:	4630      	mov	r0, r6
 8004af8:	4639      	mov	r1, r7
 8004afa:	f7fc f805 	bl	8000b08 <__aeabi_dcmpeq>
 8004afe:	b108      	cbz	r0, 8004b04 <__cvt+0x7c>
 8004b00:	f8cd 900c 	str.w	r9, [sp, #12]
 8004b04:	2230      	movs	r2, #48	@ 0x30
 8004b06:	9b03      	ldr	r3, [sp, #12]
 8004b08:	454b      	cmp	r3, r9
 8004b0a:	d31e      	bcc.n	8004b4a <__cvt+0xc2>
 8004b0c:	9b03      	ldr	r3, [sp, #12]
 8004b0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004b10:	1b5b      	subs	r3, r3, r5
 8004b12:	4628      	mov	r0, r5
 8004b14:	6013      	str	r3, [r2, #0]
 8004b16:	b004      	add	sp, #16
 8004b18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8004b20:	eb00 0904 	add.w	r9, r0, r4
 8004b24:	d1e5      	bne.n	8004af2 <__cvt+0x6a>
 8004b26:	7803      	ldrb	r3, [r0, #0]
 8004b28:	2b30      	cmp	r3, #48	@ 0x30
 8004b2a:	d10a      	bne.n	8004b42 <__cvt+0xba>
 8004b2c:	2200      	movs	r2, #0
 8004b2e:	2300      	movs	r3, #0
 8004b30:	4630      	mov	r0, r6
 8004b32:	4639      	mov	r1, r7
 8004b34:	f7fb ffe8 	bl	8000b08 <__aeabi_dcmpeq>
 8004b38:	b918      	cbnz	r0, 8004b42 <__cvt+0xba>
 8004b3a:	f1c4 0401 	rsb	r4, r4, #1
 8004b3e:	f8ca 4000 	str.w	r4, [sl]
 8004b42:	f8da 3000 	ldr.w	r3, [sl]
 8004b46:	4499      	add	r9, r3
 8004b48:	e7d3      	b.n	8004af2 <__cvt+0x6a>
 8004b4a:	1c59      	adds	r1, r3, #1
 8004b4c:	9103      	str	r1, [sp, #12]
 8004b4e:	701a      	strb	r2, [r3, #0]
 8004b50:	e7d9      	b.n	8004b06 <__cvt+0x7e>

08004b52 <__exponent>:
 8004b52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b54:	2900      	cmp	r1, #0
 8004b56:	bfba      	itte	lt
 8004b58:	4249      	neglt	r1, r1
 8004b5a:	232d      	movlt	r3, #45	@ 0x2d
 8004b5c:	232b      	movge	r3, #43	@ 0x2b
 8004b5e:	2909      	cmp	r1, #9
 8004b60:	7002      	strb	r2, [r0, #0]
 8004b62:	7043      	strb	r3, [r0, #1]
 8004b64:	dd29      	ble.n	8004bba <__exponent+0x68>
 8004b66:	f10d 0307 	add.w	r3, sp, #7
 8004b6a:	461d      	mov	r5, r3
 8004b6c:	270a      	movs	r7, #10
 8004b6e:	461a      	mov	r2, r3
 8004b70:	fbb1 f6f7 	udiv	r6, r1, r7
 8004b74:	fb07 1416 	mls	r4, r7, r6, r1
 8004b78:	3430      	adds	r4, #48	@ 0x30
 8004b7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004b7e:	460c      	mov	r4, r1
 8004b80:	2c63      	cmp	r4, #99	@ 0x63
 8004b82:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 8004b86:	4631      	mov	r1, r6
 8004b88:	dcf1      	bgt.n	8004b6e <__exponent+0x1c>
 8004b8a:	3130      	adds	r1, #48	@ 0x30
 8004b8c:	1e94      	subs	r4, r2, #2
 8004b8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004b92:	1c41      	adds	r1, r0, #1
 8004b94:	4623      	mov	r3, r4
 8004b96:	42ab      	cmp	r3, r5
 8004b98:	d30a      	bcc.n	8004bb0 <__exponent+0x5e>
 8004b9a:	f10d 0309 	add.w	r3, sp, #9
 8004b9e:	1a9b      	subs	r3, r3, r2
 8004ba0:	42ac      	cmp	r4, r5
 8004ba2:	bf88      	it	hi
 8004ba4:	2300      	movhi	r3, #0
 8004ba6:	3302      	adds	r3, #2
 8004ba8:	4403      	add	r3, r0
 8004baa:	1a18      	subs	r0, r3, r0
 8004bac:	b003      	add	sp, #12
 8004bae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004bb0:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004bb4:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004bb8:	e7ed      	b.n	8004b96 <__exponent+0x44>
 8004bba:	2330      	movs	r3, #48	@ 0x30
 8004bbc:	3130      	adds	r1, #48	@ 0x30
 8004bbe:	7083      	strb	r3, [r0, #2]
 8004bc0:	70c1      	strb	r1, [r0, #3]
 8004bc2:	1d03      	adds	r3, r0, #4
 8004bc4:	e7f1      	b.n	8004baa <__exponent+0x58>
	...

08004bc8 <_printf_float>:
 8004bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bcc:	b08d      	sub	sp, #52	@ 0x34
 8004bce:	460c      	mov	r4, r1
 8004bd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004bd4:	4616      	mov	r6, r2
 8004bd6:	461f      	mov	r7, r3
 8004bd8:	4605      	mov	r5, r0
 8004bda:	f000 fcd9 	bl	8005590 <_localeconv_r>
 8004bde:	6803      	ldr	r3, [r0, #0]
 8004be0:	9304      	str	r3, [sp, #16]
 8004be2:	4618      	mov	r0, r3
 8004be4:	f7fb fb64 	bl	80002b0 <strlen>
 8004be8:	2300      	movs	r3, #0
 8004bea:	930a      	str	r3, [sp, #40]	@ 0x28
 8004bec:	f8d8 3000 	ldr.w	r3, [r8]
 8004bf0:	9005      	str	r0, [sp, #20]
 8004bf2:	3307      	adds	r3, #7
 8004bf4:	f023 0307 	bic.w	r3, r3, #7
 8004bf8:	f103 0208 	add.w	r2, r3, #8
 8004bfc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8004c00:	f8d4 b000 	ldr.w	fp, [r4]
 8004c04:	f8c8 2000 	str.w	r2, [r8]
 8004c08:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004c0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8004c10:	9307      	str	r3, [sp, #28]
 8004c12:	f8cd 8018 	str.w	r8, [sp, #24]
 8004c16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8004c1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c1e:	4b9c      	ldr	r3, [pc, #624]	@ (8004e90 <_printf_float+0x2c8>)
 8004c20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c24:	f7fb ffa2 	bl	8000b6c <__aeabi_dcmpun>
 8004c28:	bb70      	cbnz	r0, 8004c88 <_printf_float+0xc0>
 8004c2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004c2e:	4b98      	ldr	r3, [pc, #608]	@ (8004e90 <_printf_float+0x2c8>)
 8004c30:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004c34:	f7fb ff7c 	bl	8000b30 <__aeabi_dcmple>
 8004c38:	bb30      	cbnz	r0, 8004c88 <_printf_float+0xc0>
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	2300      	movs	r3, #0
 8004c3e:	4640      	mov	r0, r8
 8004c40:	4649      	mov	r1, r9
 8004c42:	f7fb ff6b 	bl	8000b1c <__aeabi_dcmplt>
 8004c46:	b110      	cbz	r0, 8004c4e <_printf_float+0x86>
 8004c48:	232d      	movs	r3, #45	@ 0x2d
 8004c4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004c4e:	4a91      	ldr	r2, [pc, #580]	@ (8004e94 <_printf_float+0x2cc>)
 8004c50:	4b91      	ldr	r3, [pc, #580]	@ (8004e98 <_printf_float+0x2d0>)
 8004c52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004c56:	bf8c      	ite	hi
 8004c58:	4690      	movhi	r8, r2
 8004c5a:	4698      	movls	r8, r3
 8004c5c:	2303      	movs	r3, #3
 8004c5e:	6123      	str	r3, [r4, #16]
 8004c60:	f02b 0304 	bic.w	r3, fp, #4
 8004c64:	6023      	str	r3, [r4, #0]
 8004c66:	f04f 0900 	mov.w	r9, #0
 8004c6a:	9700      	str	r7, [sp, #0]
 8004c6c:	4633      	mov	r3, r6
 8004c6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004c70:	4621      	mov	r1, r4
 8004c72:	4628      	mov	r0, r5
 8004c74:	f000 f9d2 	bl	800501c <_printf_common>
 8004c78:	3001      	adds	r0, #1
 8004c7a:	f040 808d 	bne.w	8004d98 <_printf_float+0x1d0>
 8004c7e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004c82:	b00d      	add	sp, #52	@ 0x34
 8004c84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c88:	4642      	mov	r2, r8
 8004c8a:	464b      	mov	r3, r9
 8004c8c:	4640      	mov	r0, r8
 8004c8e:	4649      	mov	r1, r9
 8004c90:	f7fb ff6c 	bl	8000b6c <__aeabi_dcmpun>
 8004c94:	b140      	cbz	r0, 8004ca8 <_printf_float+0xe0>
 8004c96:	464b      	mov	r3, r9
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	bfbc      	itt	lt
 8004c9c:	232d      	movlt	r3, #45	@ 0x2d
 8004c9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004ca2:	4a7e      	ldr	r2, [pc, #504]	@ (8004e9c <_printf_float+0x2d4>)
 8004ca4:	4b7e      	ldr	r3, [pc, #504]	@ (8004ea0 <_printf_float+0x2d8>)
 8004ca6:	e7d4      	b.n	8004c52 <_printf_float+0x8a>
 8004ca8:	6863      	ldr	r3, [r4, #4]
 8004caa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8004cae:	9206      	str	r2, [sp, #24]
 8004cb0:	1c5a      	adds	r2, r3, #1
 8004cb2:	d13b      	bne.n	8004d2c <_printf_float+0x164>
 8004cb4:	2306      	movs	r3, #6
 8004cb6:	6063      	str	r3, [r4, #4]
 8004cb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	6022      	str	r2, [r4, #0]
 8004cc0:	9303      	str	r3, [sp, #12]
 8004cc2:	ab0a      	add	r3, sp, #40	@ 0x28
 8004cc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004cc8:	ab09      	add	r3, sp, #36	@ 0x24
 8004cca:	9300      	str	r3, [sp, #0]
 8004ccc:	6861      	ldr	r1, [r4, #4]
 8004cce:	ec49 8b10 	vmov	d0, r8, r9
 8004cd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004cd6:	4628      	mov	r0, r5
 8004cd8:	f7ff fed6 	bl	8004a88 <__cvt>
 8004cdc:	9b06      	ldr	r3, [sp, #24]
 8004cde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004ce0:	2b47      	cmp	r3, #71	@ 0x47
 8004ce2:	4680      	mov	r8, r0
 8004ce4:	d129      	bne.n	8004d3a <_printf_float+0x172>
 8004ce6:	1cc8      	adds	r0, r1, #3
 8004ce8:	db02      	blt.n	8004cf0 <_printf_float+0x128>
 8004cea:	6863      	ldr	r3, [r4, #4]
 8004cec:	4299      	cmp	r1, r3
 8004cee:	dd41      	ble.n	8004d74 <_printf_float+0x1ac>
 8004cf0:	f1aa 0a02 	sub.w	sl, sl, #2
 8004cf4:	fa5f fa8a 	uxtb.w	sl, sl
 8004cf8:	3901      	subs	r1, #1
 8004cfa:	4652      	mov	r2, sl
 8004cfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004d00:	9109      	str	r1, [sp, #36]	@ 0x24
 8004d02:	f7ff ff26 	bl	8004b52 <__exponent>
 8004d06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004d08:	1813      	adds	r3, r2, r0
 8004d0a:	2a01      	cmp	r2, #1
 8004d0c:	4681      	mov	r9, r0
 8004d0e:	6123      	str	r3, [r4, #16]
 8004d10:	dc02      	bgt.n	8004d18 <_printf_float+0x150>
 8004d12:	6822      	ldr	r2, [r4, #0]
 8004d14:	07d2      	lsls	r2, r2, #31
 8004d16:	d501      	bpl.n	8004d1c <_printf_float+0x154>
 8004d18:	3301      	adds	r3, #1
 8004d1a:	6123      	str	r3, [r4, #16]
 8004d1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0a2      	beq.n	8004c6a <_printf_float+0xa2>
 8004d24:	232d      	movs	r3, #45	@ 0x2d
 8004d26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d2a:	e79e      	b.n	8004c6a <_printf_float+0xa2>
 8004d2c:	9a06      	ldr	r2, [sp, #24]
 8004d2e:	2a47      	cmp	r2, #71	@ 0x47
 8004d30:	d1c2      	bne.n	8004cb8 <_printf_float+0xf0>
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d1c0      	bne.n	8004cb8 <_printf_float+0xf0>
 8004d36:	2301      	movs	r3, #1
 8004d38:	e7bd      	b.n	8004cb6 <_printf_float+0xee>
 8004d3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004d3e:	d9db      	bls.n	8004cf8 <_printf_float+0x130>
 8004d40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004d44:	d118      	bne.n	8004d78 <_printf_float+0x1b0>
 8004d46:	2900      	cmp	r1, #0
 8004d48:	6863      	ldr	r3, [r4, #4]
 8004d4a:	dd0b      	ble.n	8004d64 <_printf_float+0x19c>
 8004d4c:	6121      	str	r1, [r4, #16]
 8004d4e:	b913      	cbnz	r3, 8004d56 <_printf_float+0x18e>
 8004d50:	6822      	ldr	r2, [r4, #0]
 8004d52:	07d0      	lsls	r0, r2, #31
 8004d54:	d502      	bpl.n	8004d5c <_printf_float+0x194>
 8004d56:	3301      	adds	r3, #1
 8004d58:	440b      	add	r3, r1
 8004d5a:	6123      	str	r3, [r4, #16]
 8004d5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004d5e:	f04f 0900 	mov.w	r9, #0
 8004d62:	e7db      	b.n	8004d1c <_printf_float+0x154>
 8004d64:	b913      	cbnz	r3, 8004d6c <_printf_float+0x1a4>
 8004d66:	6822      	ldr	r2, [r4, #0]
 8004d68:	07d2      	lsls	r2, r2, #31
 8004d6a:	d501      	bpl.n	8004d70 <_printf_float+0x1a8>
 8004d6c:	3302      	adds	r3, #2
 8004d6e:	e7f4      	b.n	8004d5a <_printf_float+0x192>
 8004d70:	2301      	movs	r3, #1
 8004d72:	e7f2      	b.n	8004d5a <_printf_float+0x192>
 8004d74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004d78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004d7a:	4299      	cmp	r1, r3
 8004d7c:	db05      	blt.n	8004d8a <_printf_float+0x1c2>
 8004d7e:	6823      	ldr	r3, [r4, #0]
 8004d80:	6121      	str	r1, [r4, #16]
 8004d82:	07d8      	lsls	r0, r3, #31
 8004d84:	d5ea      	bpl.n	8004d5c <_printf_float+0x194>
 8004d86:	1c4b      	adds	r3, r1, #1
 8004d88:	e7e7      	b.n	8004d5a <_printf_float+0x192>
 8004d8a:	2900      	cmp	r1, #0
 8004d8c:	bfd4      	ite	le
 8004d8e:	f1c1 0202 	rsble	r2, r1, #2
 8004d92:	2201      	movgt	r2, #1
 8004d94:	4413      	add	r3, r2
 8004d96:	e7e0      	b.n	8004d5a <_printf_float+0x192>
 8004d98:	6823      	ldr	r3, [r4, #0]
 8004d9a:	055a      	lsls	r2, r3, #21
 8004d9c:	d407      	bmi.n	8004dae <_printf_float+0x1e6>
 8004d9e:	6923      	ldr	r3, [r4, #16]
 8004da0:	4642      	mov	r2, r8
 8004da2:	4631      	mov	r1, r6
 8004da4:	4628      	mov	r0, r5
 8004da6:	47b8      	blx	r7
 8004da8:	3001      	adds	r0, #1
 8004daa:	d12b      	bne.n	8004e04 <_printf_float+0x23c>
 8004dac:	e767      	b.n	8004c7e <_printf_float+0xb6>
 8004dae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004db2:	f240 80dd 	bls.w	8004f70 <_printf_float+0x3a8>
 8004db6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004dba:	2200      	movs	r2, #0
 8004dbc:	2300      	movs	r3, #0
 8004dbe:	f7fb fea3 	bl	8000b08 <__aeabi_dcmpeq>
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	d033      	beq.n	8004e2e <_printf_float+0x266>
 8004dc6:	4a37      	ldr	r2, [pc, #220]	@ (8004ea4 <_printf_float+0x2dc>)
 8004dc8:	2301      	movs	r3, #1
 8004dca:	4631      	mov	r1, r6
 8004dcc:	4628      	mov	r0, r5
 8004dce:	47b8      	blx	r7
 8004dd0:	3001      	adds	r0, #1
 8004dd2:	f43f af54 	beq.w	8004c7e <_printf_float+0xb6>
 8004dd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8004dda:	4543      	cmp	r3, r8
 8004ddc:	db02      	blt.n	8004de4 <_printf_float+0x21c>
 8004dde:	6823      	ldr	r3, [r4, #0]
 8004de0:	07d8      	lsls	r0, r3, #31
 8004de2:	d50f      	bpl.n	8004e04 <_printf_float+0x23c>
 8004de4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004de8:	4631      	mov	r1, r6
 8004dea:	4628      	mov	r0, r5
 8004dec:	47b8      	blx	r7
 8004dee:	3001      	adds	r0, #1
 8004df0:	f43f af45 	beq.w	8004c7e <_printf_float+0xb6>
 8004df4:	f04f 0900 	mov.w	r9, #0
 8004df8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 8004dfc:	f104 0a1a 	add.w	sl, r4, #26
 8004e00:	45c8      	cmp	r8, r9
 8004e02:	dc09      	bgt.n	8004e18 <_printf_float+0x250>
 8004e04:	6823      	ldr	r3, [r4, #0]
 8004e06:	079b      	lsls	r3, r3, #30
 8004e08:	f100 8103 	bmi.w	8005012 <_printf_float+0x44a>
 8004e0c:	68e0      	ldr	r0, [r4, #12]
 8004e0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004e10:	4298      	cmp	r0, r3
 8004e12:	bfb8      	it	lt
 8004e14:	4618      	movlt	r0, r3
 8004e16:	e734      	b.n	8004c82 <_printf_float+0xba>
 8004e18:	2301      	movs	r3, #1
 8004e1a:	4652      	mov	r2, sl
 8004e1c:	4631      	mov	r1, r6
 8004e1e:	4628      	mov	r0, r5
 8004e20:	47b8      	blx	r7
 8004e22:	3001      	adds	r0, #1
 8004e24:	f43f af2b 	beq.w	8004c7e <_printf_float+0xb6>
 8004e28:	f109 0901 	add.w	r9, r9, #1
 8004e2c:	e7e8      	b.n	8004e00 <_printf_float+0x238>
 8004e2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	dc39      	bgt.n	8004ea8 <_printf_float+0x2e0>
 8004e34:	4a1b      	ldr	r2, [pc, #108]	@ (8004ea4 <_printf_float+0x2dc>)
 8004e36:	2301      	movs	r3, #1
 8004e38:	4631      	mov	r1, r6
 8004e3a:	4628      	mov	r0, r5
 8004e3c:	47b8      	blx	r7
 8004e3e:	3001      	adds	r0, #1
 8004e40:	f43f af1d 	beq.w	8004c7e <_printf_float+0xb6>
 8004e44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004e48:	ea59 0303 	orrs.w	r3, r9, r3
 8004e4c:	d102      	bne.n	8004e54 <_printf_float+0x28c>
 8004e4e:	6823      	ldr	r3, [r4, #0]
 8004e50:	07d9      	lsls	r1, r3, #31
 8004e52:	d5d7      	bpl.n	8004e04 <_printf_float+0x23c>
 8004e54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e58:	4631      	mov	r1, r6
 8004e5a:	4628      	mov	r0, r5
 8004e5c:	47b8      	blx	r7
 8004e5e:	3001      	adds	r0, #1
 8004e60:	f43f af0d 	beq.w	8004c7e <_printf_float+0xb6>
 8004e64:	f04f 0a00 	mov.w	sl, #0
 8004e68:	f104 0b1a 	add.w	fp, r4, #26
 8004e6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004e6e:	425b      	negs	r3, r3
 8004e70:	4553      	cmp	r3, sl
 8004e72:	dc01      	bgt.n	8004e78 <_printf_float+0x2b0>
 8004e74:	464b      	mov	r3, r9
 8004e76:	e793      	b.n	8004da0 <_printf_float+0x1d8>
 8004e78:	2301      	movs	r3, #1
 8004e7a:	465a      	mov	r2, fp
 8004e7c:	4631      	mov	r1, r6
 8004e7e:	4628      	mov	r0, r5
 8004e80:	47b8      	blx	r7
 8004e82:	3001      	adds	r0, #1
 8004e84:	f43f aefb 	beq.w	8004c7e <_printf_float+0xb6>
 8004e88:	f10a 0a01 	add.w	sl, sl, #1
 8004e8c:	e7ee      	b.n	8004e6c <_printf_float+0x2a4>
 8004e8e:	bf00      	nop
 8004e90:	7fefffff 	.word	0x7fefffff
 8004e94:	0800850c 	.word	0x0800850c
 8004e98:	08008508 	.word	0x08008508
 8004e9c:	08008514 	.word	0x08008514
 8004ea0:	08008510 	.word	0x08008510
 8004ea4:	08008518 	.word	0x08008518
 8004ea8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004eaa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004eae:	4553      	cmp	r3, sl
 8004eb0:	bfa8      	it	ge
 8004eb2:	4653      	movge	r3, sl
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	4699      	mov	r9, r3
 8004eb8:	dc36      	bgt.n	8004f28 <_printf_float+0x360>
 8004eba:	f04f 0b00 	mov.w	fp, #0
 8004ebe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ec2:	f104 021a 	add.w	r2, r4, #26
 8004ec6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004ec8:	9306      	str	r3, [sp, #24]
 8004eca:	eba3 0309 	sub.w	r3, r3, r9
 8004ece:	455b      	cmp	r3, fp
 8004ed0:	dc31      	bgt.n	8004f36 <_printf_float+0x36e>
 8004ed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ed4:	459a      	cmp	sl, r3
 8004ed6:	dc3a      	bgt.n	8004f4e <_printf_float+0x386>
 8004ed8:	6823      	ldr	r3, [r4, #0]
 8004eda:	07da      	lsls	r2, r3, #31
 8004edc:	d437      	bmi.n	8004f4e <_printf_float+0x386>
 8004ede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ee0:	ebaa 0903 	sub.w	r9, sl, r3
 8004ee4:	9b06      	ldr	r3, [sp, #24]
 8004ee6:	ebaa 0303 	sub.w	r3, sl, r3
 8004eea:	4599      	cmp	r9, r3
 8004eec:	bfa8      	it	ge
 8004eee:	4699      	movge	r9, r3
 8004ef0:	f1b9 0f00 	cmp.w	r9, #0
 8004ef4:	dc33      	bgt.n	8004f5e <_printf_float+0x396>
 8004ef6:	f04f 0800 	mov.w	r8, #0
 8004efa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004efe:	f104 0b1a 	add.w	fp, r4, #26
 8004f02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f04:	ebaa 0303 	sub.w	r3, sl, r3
 8004f08:	eba3 0309 	sub.w	r3, r3, r9
 8004f0c:	4543      	cmp	r3, r8
 8004f0e:	f77f af79 	ble.w	8004e04 <_printf_float+0x23c>
 8004f12:	2301      	movs	r3, #1
 8004f14:	465a      	mov	r2, fp
 8004f16:	4631      	mov	r1, r6
 8004f18:	4628      	mov	r0, r5
 8004f1a:	47b8      	blx	r7
 8004f1c:	3001      	adds	r0, #1
 8004f1e:	f43f aeae 	beq.w	8004c7e <_printf_float+0xb6>
 8004f22:	f108 0801 	add.w	r8, r8, #1
 8004f26:	e7ec      	b.n	8004f02 <_printf_float+0x33a>
 8004f28:	4642      	mov	r2, r8
 8004f2a:	4631      	mov	r1, r6
 8004f2c:	4628      	mov	r0, r5
 8004f2e:	47b8      	blx	r7
 8004f30:	3001      	adds	r0, #1
 8004f32:	d1c2      	bne.n	8004eba <_printf_float+0x2f2>
 8004f34:	e6a3      	b.n	8004c7e <_printf_float+0xb6>
 8004f36:	2301      	movs	r3, #1
 8004f38:	4631      	mov	r1, r6
 8004f3a:	4628      	mov	r0, r5
 8004f3c:	9206      	str	r2, [sp, #24]
 8004f3e:	47b8      	blx	r7
 8004f40:	3001      	adds	r0, #1
 8004f42:	f43f ae9c 	beq.w	8004c7e <_printf_float+0xb6>
 8004f46:	9a06      	ldr	r2, [sp, #24]
 8004f48:	f10b 0b01 	add.w	fp, fp, #1
 8004f4c:	e7bb      	b.n	8004ec6 <_printf_float+0x2fe>
 8004f4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f52:	4631      	mov	r1, r6
 8004f54:	4628      	mov	r0, r5
 8004f56:	47b8      	blx	r7
 8004f58:	3001      	adds	r0, #1
 8004f5a:	d1c0      	bne.n	8004ede <_printf_float+0x316>
 8004f5c:	e68f      	b.n	8004c7e <_printf_float+0xb6>
 8004f5e:	9a06      	ldr	r2, [sp, #24]
 8004f60:	464b      	mov	r3, r9
 8004f62:	4442      	add	r2, r8
 8004f64:	4631      	mov	r1, r6
 8004f66:	4628      	mov	r0, r5
 8004f68:	47b8      	blx	r7
 8004f6a:	3001      	adds	r0, #1
 8004f6c:	d1c3      	bne.n	8004ef6 <_printf_float+0x32e>
 8004f6e:	e686      	b.n	8004c7e <_printf_float+0xb6>
 8004f70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004f74:	f1ba 0f01 	cmp.w	sl, #1
 8004f78:	dc01      	bgt.n	8004f7e <_printf_float+0x3b6>
 8004f7a:	07db      	lsls	r3, r3, #31
 8004f7c:	d536      	bpl.n	8004fec <_printf_float+0x424>
 8004f7e:	2301      	movs	r3, #1
 8004f80:	4642      	mov	r2, r8
 8004f82:	4631      	mov	r1, r6
 8004f84:	4628      	mov	r0, r5
 8004f86:	47b8      	blx	r7
 8004f88:	3001      	adds	r0, #1
 8004f8a:	f43f ae78 	beq.w	8004c7e <_printf_float+0xb6>
 8004f8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004f92:	4631      	mov	r1, r6
 8004f94:	4628      	mov	r0, r5
 8004f96:	47b8      	blx	r7
 8004f98:	3001      	adds	r0, #1
 8004f9a:	f43f ae70 	beq.w	8004c7e <_printf_float+0xb6>
 8004f9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 8004faa:	f7fb fdad 	bl	8000b08 <__aeabi_dcmpeq>
 8004fae:	b9c0      	cbnz	r0, 8004fe2 <_printf_float+0x41a>
 8004fb0:	4653      	mov	r3, sl
 8004fb2:	f108 0201 	add.w	r2, r8, #1
 8004fb6:	4631      	mov	r1, r6
 8004fb8:	4628      	mov	r0, r5
 8004fba:	47b8      	blx	r7
 8004fbc:	3001      	adds	r0, #1
 8004fbe:	d10c      	bne.n	8004fda <_printf_float+0x412>
 8004fc0:	e65d      	b.n	8004c7e <_printf_float+0xb6>
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	465a      	mov	r2, fp
 8004fc6:	4631      	mov	r1, r6
 8004fc8:	4628      	mov	r0, r5
 8004fca:	47b8      	blx	r7
 8004fcc:	3001      	adds	r0, #1
 8004fce:	f43f ae56 	beq.w	8004c7e <_printf_float+0xb6>
 8004fd2:	f108 0801 	add.w	r8, r8, #1
 8004fd6:	45d0      	cmp	r8, sl
 8004fd8:	dbf3      	blt.n	8004fc2 <_printf_float+0x3fa>
 8004fda:	464b      	mov	r3, r9
 8004fdc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004fe0:	e6df      	b.n	8004da2 <_printf_float+0x1da>
 8004fe2:	f04f 0800 	mov.w	r8, #0
 8004fe6:	f104 0b1a 	add.w	fp, r4, #26
 8004fea:	e7f4      	b.n	8004fd6 <_printf_float+0x40e>
 8004fec:	2301      	movs	r3, #1
 8004fee:	4642      	mov	r2, r8
 8004ff0:	e7e1      	b.n	8004fb6 <_printf_float+0x3ee>
 8004ff2:	2301      	movs	r3, #1
 8004ff4:	464a      	mov	r2, r9
 8004ff6:	4631      	mov	r1, r6
 8004ff8:	4628      	mov	r0, r5
 8004ffa:	47b8      	blx	r7
 8004ffc:	3001      	adds	r0, #1
 8004ffe:	f43f ae3e 	beq.w	8004c7e <_printf_float+0xb6>
 8005002:	f108 0801 	add.w	r8, r8, #1
 8005006:	68e3      	ldr	r3, [r4, #12]
 8005008:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800500a:	1a5b      	subs	r3, r3, r1
 800500c:	4543      	cmp	r3, r8
 800500e:	dcf0      	bgt.n	8004ff2 <_printf_float+0x42a>
 8005010:	e6fc      	b.n	8004e0c <_printf_float+0x244>
 8005012:	f04f 0800 	mov.w	r8, #0
 8005016:	f104 0919 	add.w	r9, r4, #25
 800501a:	e7f4      	b.n	8005006 <_printf_float+0x43e>

0800501c <_printf_common>:
 800501c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005020:	4616      	mov	r6, r2
 8005022:	4698      	mov	r8, r3
 8005024:	688a      	ldr	r2, [r1, #8]
 8005026:	690b      	ldr	r3, [r1, #16]
 8005028:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800502c:	4293      	cmp	r3, r2
 800502e:	bfb8      	it	lt
 8005030:	4613      	movlt	r3, r2
 8005032:	6033      	str	r3, [r6, #0]
 8005034:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005038:	4607      	mov	r7, r0
 800503a:	460c      	mov	r4, r1
 800503c:	b10a      	cbz	r2, 8005042 <_printf_common+0x26>
 800503e:	3301      	adds	r3, #1
 8005040:	6033      	str	r3, [r6, #0]
 8005042:	6823      	ldr	r3, [r4, #0]
 8005044:	0699      	lsls	r1, r3, #26
 8005046:	bf42      	ittt	mi
 8005048:	6833      	ldrmi	r3, [r6, #0]
 800504a:	3302      	addmi	r3, #2
 800504c:	6033      	strmi	r3, [r6, #0]
 800504e:	6825      	ldr	r5, [r4, #0]
 8005050:	f015 0506 	ands.w	r5, r5, #6
 8005054:	d106      	bne.n	8005064 <_printf_common+0x48>
 8005056:	f104 0a19 	add.w	sl, r4, #25
 800505a:	68e3      	ldr	r3, [r4, #12]
 800505c:	6832      	ldr	r2, [r6, #0]
 800505e:	1a9b      	subs	r3, r3, r2
 8005060:	42ab      	cmp	r3, r5
 8005062:	dc26      	bgt.n	80050b2 <_printf_common+0x96>
 8005064:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005068:	6822      	ldr	r2, [r4, #0]
 800506a:	3b00      	subs	r3, #0
 800506c:	bf18      	it	ne
 800506e:	2301      	movne	r3, #1
 8005070:	0692      	lsls	r2, r2, #26
 8005072:	d42b      	bmi.n	80050cc <_printf_common+0xb0>
 8005074:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005078:	4641      	mov	r1, r8
 800507a:	4638      	mov	r0, r7
 800507c:	47c8      	blx	r9
 800507e:	3001      	adds	r0, #1
 8005080:	d01e      	beq.n	80050c0 <_printf_common+0xa4>
 8005082:	6823      	ldr	r3, [r4, #0]
 8005084:	6922      	ldr	r2, [r4, #16]
 8005086:	f003 0306 	and.w	r3, r3, #6
 800508a:	2b04      	cmp	r3, #4
 800508c:	bf02      	ittt	eq
 800508e:	68e5      	ldreq	r5, [r4, #12]
 8005090:	6833      	ldreq	r3, [r6, #0]
 8005092:	1aed      	subeq	r5, r5, r3
 8005094:	68a3      	ldr	r3, [r4, #8]
 8005096:	bf0c      	ite	eq
 8005098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800509c:	2500      	movne	r5, #0
 800509e:	4293      	cmp	r3, r2
 80050a0:	bfc4      	itt	gt
 80050a2:	1a9b      	subgt	r3, r3, r2
 80050a4:	18ed      	addgt	r5, r5, r3
 80050a6:	2600      	movs	r6, #0
 80050a8:	341a      	adds	r4, #26
 80050aa:	42b5      	cmp	r5, r6
 80050ac:	d11a      	bne.n	80050e4 <_printf_common+0xc8>
 80050ae:	2000      	movs	r0, #0
 80050b0:	e008      	b.n	80050c4 <_printf_common+0xa8>
 80050b2:	2301      	movs	r3, #1
 80050b4:	4652      	mov	r2, sl
 80050b6:	4641      	mov	r1, r8
 80050b8:	4638      	mov	r0, r7
 80050ba:	47c8      	blx	r9
 80050bc:	3001      	adds	r0, #1
 80050be:	d103      	bne.n	80050c8 <_printf_common+0xac>
 80050c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80050c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050c8:	3501      	adds	r5, #1
 80050ca:	e7c6      	b.n	800505a <_printf_common+0x3e>
 80050cc:	18e1      	adds	r1, r4, r3
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	2030      	movs	r0, #48	@ 0x30
 80050d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80050d6:	4422      	add	r2, r4
 80050d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80050dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80050e0:	3302      	adds	r3, #2
 80050e2:	e7c7      	b.n	8005074 <_printf_common+0x58>
 80050e4:	2301      	movs	r3, #1
 80050e6:	4622      	mov	r2, r4
 80050e8:	4641      	mov	r1, r8
 80050ea:	4638      	mov	r0, r7
 80050ec:	47c8      	blx	r9
 80050ee:	3001      	adds	r0, #1
 80050f0:	d0e6      	beq.n	80050c0 <_printf_common+0xa4>
 80050f2:	3601      	adds	r6, #1
 80050f4:	e7d9      	b.n	80050aa <_printf_common+0x8e>
	...

080050f8 <_printf_i>:
 80050f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050fc:	7e0f      	ldrb	r7, [r1, #24]
 80050fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005100:	2f78      	cmp	r7, #120	@ 0x78
 8005102:	4691      	mov	r9, r2
 8005104:	4680      	mov	r8, r0
 8005106:	460c      	mov	r4, r1
 8005108:	469a      	mov	sl, r3
 800510a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800510e:	d807      	bhi.n	8005120 <_printf_i+0x28>
 8005110:	2f62      	cmp	r7, #98	@ 0x62
 8005112:	d80a      	bhi.n	800512a <_printf_i+0x32>
 8005114:	2f00      	cmp	r7, #0
 8005116:	f000 80d1 	beq.w	80052bc <_printf_i+0x1c4>
 800511a:	2f58      	cmp	r7, #88	@ 0x58
 800511c:	f000 80b8 	beq.w	8005290 <_printf_i+0x198>
 8005120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005124:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005128:	e03a      	b.n	80051a0 <_printf_i+0xa8>
 800512a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800512e:	2b15      	cmp	r3, #21
 8005130:	d8f6      	bhi.n	8005120 <_printf_i+0x28>
 8005132:	a101      	add	r1, pc, #4	@ (adr r1, 8005138 <_printf_i+0x40>)
 8005134:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005138:	08005191 	.word	0x08005191
 800513c:	080051a5 	.word	0x080051a5
 8005140:	08005121 	.word	0x08005121
 8005144:	08005121 	.word	0x08005121
 8005148:	08005121 	.word	0x08005121
 800514c:	08005121 	.word	0x08005121
 8005150:	080051a5 	.word	0x080051a5
 8005154:	08005121 	.word	0x08005121
 8005158:	08005121 	.word	0x08005121
 800515c:	08005121 	.word	0x08005121
 8005160:	08005121 	.word	0x08005121
 8005164:	080052a3 	.word	0x080052a3
 8005168:	080051cf 	.word	0x080051cf
 800516c:	0800525d 	.word	0x0800525d
 8005170:	08005121 	.word	0x08005121
 8005174:	08005121 	.word	0x08005121
 8005178:	080052c5 	.word	0x080052c5
 800517c:	08005121 	.word	0x08005121
 8005180:	080051cf 	.word	0x080051cf
 8005184:	08005121 	.word	0x08005121
 8005188:	08005121 	.word	0x08005121
 800518c:	08005265 	.word	0x08005265
 8005190:	6833      	ldr	r3, [r6, #0]
 8005192:	1d1a      	adds	r2, r3, #4
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	6032      	str	r2, [r6, #0]
 8005198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800519c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80051a0:	2301      	movs	r3, #1
 80051a2:	e09c      	b.n	80052de <_printf_i+0x1e6>
 80051a4:	6833      	ldr	r3, [r6, #0]
 80051a6:	6820      	ldr	r0, [r4, #0]
 80051a8:	1d19      	adds	r1, r3, #4
 80051aa:	6031      	str	r1, [r6, #0]
 80051ac:	0606      	lsls	r6, r0, #24
 80051ae:	d501      	bpl.n	80051b4 <_printf_i+0xbc>
 80051b0:	681d      	ldr	r5, [r3, #0]
 80051b2:	e003      	b.n	80051bc <_printf_i+0xc4>
 80051b4:	0645      	lsls	r5, r0, #25
 80051b6:	d5fb      	bpl.n	80051b0 <_printf_i+0xb8>
 80051b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80051bc:	2d00      	cmp	r5, #0
 80051be:	da03      	bge.n	80051c8 <_printf_i+0xd0>
 80051c0:	232d      	movs	r3, #45	@ 0x2d
 80051c2:	426d      	negs	r5, r5
 80051c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80051c8:	4858      	ldr	r0, [pc, #352]	@ (800532c <_printf_i+0x234>)
 80051ca:	230a      	movs	r3, #10
 80051cc:	e011      	b.n	80051f2 <_printf_i+0xfa>
 80051ce:	6821      	ldr	r1, [r4, #0]
 80051d0:	6833      	ldr	r3, [r6, #0]
 80051d2:	0608      	lsls	r0, r1, #24
 80051d4:	f853 5b04 	ldr.w	r5, [r3], #4
 80051d8:	d402      	bmi.n	80051e0 <_printf_i+0xe8>
 80051da:	0649      	lsls	r1, r1, #25
 80051dc:	bf48      	it	mi
 80051de:	b2ad      	uxthmi	r5, r5
 80051e0:	2f6f      	cmp	r7, #111	@ 0x6f
 80051e2:	4852      	ldr	r0, [pc, #328]	@ (800532c <_printf_i+0x234>)
 80051e4:	6033      	str	r3, [r6, #0]
 80051e6:	bf14      	ite	ne
 80051e8:	230a      	movne	r3, #10
 80051ea:	2308      	moveq	r3, #8
 80051ec:	2100      	movs	r1, #0
 80051ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80051f2:	6866      	ldr	r6, [r4, #4]
 80051f4:	60a6      	str	r6, [r4, #8]
 80051f6:	2e00      	cmp	r6, #0
 80051f8:	db05      	blt.n	8005206 <_printf_i+0x10e>
 80051fa:	6821      	ldr	r1, [r4, #0]
 80051fc:	432e      	orrs	r6, r5
 80051fe:	f021 0104 	bic.w	r1, r1, #4
 8005202:	6021      	str	r1, [r4, #0]
 8005204:	d04b      	beq.n	800529e <_printf_i+0x1a6>
 8005206:	4616      	mov	r6, r2
 8005208:	fbb5 f1f3 	udiv	r1, r5, r3
 800520c:	fb03 5711 	mls	r7, r3, r1, r5
 8005210:	5dc7      	ldrb	r7, [r0, r7]
 8005212:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005216:	462f      	mov	r7, r5
 8005218:	42bb      	cmp	r3, r7
 800521a:	460d      	mov	r5, r1
 800521c:	d9f4      	bls.n	8005208 <_printf_i+0x110>
 800521e:	2b08      	cmp	r3, #8
 8005220:	d10b      	bne.n	800523a <_printf_i+0x142>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	07df      	lsls	r7, r3, #31
 8005226:	d508      	bpl.n	800523a <_printf_i+0x142>
 8005228:	6923      	ldr	r3, [r4, #16]
 800522a:	6861      	ldr	r1, [r4, #4]
 800522c:	4299      	cmp	r1, r3
 800522e:	bfde      	ittt	le
 8005230:	2330      	movle	r3, #48	@ 0x30
 8005232:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005236:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800523a:	1b92      	subs	r2, r2, r6
 800523c:	6122      	str	r2, [r4, #16]
 800523e:	f8cd a000 	str.w	sl, [sp]
 8005242:	464b      	mov	r3, r9
 8005244:	aa03      	add	r2, sp, #12
 8005246:	4621      	mov	r1, r4
 8005248:	4640      	mov	r0, r8
 800524a:	f7ff fee7 	bl	800501c <_printf_common>
 800524e:	3001      	adds	r0, #1
 8005250:	d14a      	bne.n	80052e8 <_printf_i+0x1f0>
 8005252:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8005256:	b004      	add	sp, #16
 8005258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800525c:	6823      	ldr	r3, [r4, #0]
 800525e:	f043 0320 	orr.w	r3, r3, #32
 8005262:	6023      	str	r3, [r4, #0]
 8005264:	4832      	ldr	r0, [pc, #200]	@ (8005330 <_printf_i+0x238>)
 8005266:	2778      	movs	r7, #120	@ 0x78
 8005268:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800526c:	6823      	ldr	r3, [r4, #0]
 800526e:	6831      	ldr	r1, [r6, #0]
 8005270:	061f      	lsls	r7, r3, #24
 8005272:	f851 5b04 	ldr.w	r5, [r1], #4
 8005276:	d402      	bmi.n	800527e <_printf_i+0x186>
 8005278:	065f      	lsls	r7, r3, #25
 800527a:	bf48      	it	mi
 800527c:	b2ad      	uxthmi	r5, r5
 800527e:	6031      	str	r1, [r6, #0]
 8005280:	07d9      	lsls	r1, r3, #31
 8005282:	bf44      	itt	mi
 8005284:	f043 0320 	orrmi.w	r3, r3, #32
 8005288:	6023      	strmi	r3, [r4, #0]
 800528a:	b11d      	cbz	r5, 8005294 <_printf_i+0x19c>
 800528c:	2310      	movs	r3, #16
 800528e:	e7ad      	b.n	80051ec <_printf_i+0xf4>
 8005290:	4826      	ldr	r0, [pc, #152]	@ (800532c <_printf_i+0x234>)
 8005292:	e7e9      	b.n	8005268 <_printf_i+0x170>
 8005294:	6823      	ldr	r3, [r4, #0]
 8005296:	f023 0320 	bic.w	r3, r3, #32
 800529a:	6023      	str	r3, [r4, #0]
 800529c:	e7f6      	b.n	800528c <_printf_i+0x194>
 800529e:	4616      	mov	r6, r2
 80052a0:	e7bd      	b.n	800521e <_printf_i+0x126>
 80052a2:	6833      	ldr	r3, [r6, #0]
 80052a4:	6825      	ldr	r5, [r4, #0]
 80052a6:	6961      	ldr	r1, [r4, #20]
 80052a8:	1d18      	adds	r0, r3, #4
 80052aa:	6030      	str	r0, [r6, #0]
 80052ac:	062e      	lsls	r6, r5, #24
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	d501      	bpl.n	80052b6 <_printf_i+0x1be>
 80052b2:	6019      	str	r1, [r3, #0]
 80052b4:	e002      	b.n	80052bc <_printf_i+0x1c4>
 80052b6:	0668      	lsls	r0, r5, #25
 80052b8:	d5fb      	bpl.n	80052b2 <_printf_i+0x1ba>
 80052ba:	8019      	strh	r1, [r3, #0]
 80052bc:	2300      	movs	r3, #0
 80052be:	6123      	str	r3, [r4, #16]
 80052c0:	4616      	mov	r6, r2
 80052c2:	e7bc      	b.n	800523e <_printf_i+0x146>
 80052c4:	6833      	ldr	r3, [r6, #0]
 80052c6:	1d1a      	adds	r2, r3, #4
 80052c8:	6032      	str	r2, [r6, #0]
 80052ca:	681e      	ldr	r6, [r3, #0]
 80052cc:	6862      	ldr	r2, [r4, #4]
 80052ce:	2100      	movs	r1, #0
 80052d0:	4630      	mov	r0, r6
 80052d2:	f7fa ff9d 	bl	8000210 <memchr>
 80052d6:	b108      	cbz	r0, 80052dc <_printf_i+0x1e4>
 80052d8:	1b80      	subs	r0, r0, r6
 80052da:	6060      	str	r0, [r4, #4]
 80052dc:	6863      	ldr	r3, [r4, #4]
 80052de:	6123      	str	r3, [r4, #16]
 80052e0:	2300      	movs	r3, #0
 80052e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052e6:	e7aa      	b.n	800523e <_printf_i+0x146>
 80052e8:	6923      	ldr	r3, [r4, #16]
 80052ea:	4632      	mov	r2, r6
 80052ec:	4649      	mov	r1, r9
 80052ee:	4640      	mov	r0, r8
 80052f0:	47d0      	blx	sl
 80052f2:	3001      	adds	r0, #1
 80052f4:	d0ad      	beq.n	8005252 <_printf_i+0x15a>
 80052f6:	6823      	ldr	r3, [r4, #0]
 80052f8:	079b      	lsls	r3, r3, #30
 80052fa:	d413      	bmi.n	8005324 <_printf_i+0x22c>
 80052fc:	68e0      	ldr	r0, [r4, #12]
 80052fe:	9b03      	ldr	r3, [sp, #12]
 8005300:	4298      	cmp	r0, r3
 8005302:	bfb8      	it	lt
 8005304:	4618      	movlt	r0, r3
 8005306:	e7a6      	b.n	8005256 <_printf_i+0x15e>
 8005308:	2301      	movs	r3, #1
 800530a:	4632      	mov	r2, r6
 800530c:	4649      	mov	r1, r9
 800530e:	4640      	mov	r0, r8
 8005310:	47d0      	blx	sl
 8005312:	3001      	adds	r0, #1
 8005314:	d09d      	beq.n	8005252 <_printf_i+0x15a>
 8005316:	3501      	adds	r5, #1
 8005318:	68e3      	ldr	r3, [r4, #12]
 800531a:	9903      	ldr	r1, [sp, #12]
 800531c:	1a5b      	subs	r3, r3, r1
 800531e:	42ab      	cmp	r3, r5
 8005320:	dcf2      	bgt.n	8005308 <_printf_i+0x210>
 8005322:	e7eb      	b.n	80052fc <_printf_i+0x204>
 8005324:	2500      	movs	r5, #0
 8005326:	f104 0619 	add.w	r6, r4, #25
 800532a:	e7f5      	b.n	8005318 <_printf_i+0x220>
 800532c:	0800851a 	.word	0x0800851a
 8005330:	0800852b 	.word	0x0800852b

08005334 <sniprintf>:
 8005334:	b40c      	push	{r2, r3}
 8005336:	b530      	push	{r4, r5, lr}
 8005338:	4b18      	ldr	r3, [pc, #96]	@ (800539c <sniprintf+0x68>)
 800533a:	1e0c      	subs	r4, r1, #0
 800533c:	681d      	ldr	r5, [r3, #0]
 800533e:	b09d      	sub	sp, #116	@ 0x74
 8005340:	da08      	bge.n	8005354 <sniprintf+0x20>
 8005342:	238b      	movs	r3, #139	@ 0x8b
 8005344:	602b      	str	r3, [r5, #0]
 8005346:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800534a:	b01d      	add	sp, #116	@ 0x74
 800534c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005350:	b002      	add	sp, #8
 8005352:	4770      	bx	lr
 8005354:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8005358:	f8ad 3014 	strh.w	r3, [sp, #20]
 800535c:	f04f 0300 	mov.w	r3, #0
 8005360:	931b      	str	r3, [sp, #108]	@ 0x6c
 8005362:	bf14      	ite	ne
 8005364:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 8005368:	4623      	moveq	r3, r4
 800536a:	9304      	str	r3, [sp, #16]
 800536c:	9307      	str	r3, [sp, #28]
 800536e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8005372:	9002      	str	r0, [sp, #8]
 8005374:	9006      	str	r0, [sp, #24]
 8005376:	f8ad 3016 	strh.w	r3, [sp, #22]
 800537a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800537c:	ab21      	add	r3, sp, #132	@ 0x84
 800537e:	a902      	add	r1, sp, #8
 8005380:	4628      	mov	r0, r5
 8005382:	9301      	str	r3, [sp, #4]
 8005384:	f000 ffbc 	bl	8006300 <_svfiprintf_r>
 8005388:	1c43      	adds	r3, r0, #1
 800538a:	bfbc      	itt	lt
 800538c:	238b      	movlt	r3, #139	@ 0x8b
 800538e:	602b      	strlt	r3, [r5, #0]
 8005390:	2c00      	cmp	r4, #0
 8005392:	d0da      	beq.n	800534a <sniprintf+0x16>
 8005394:	9b02      	ldr	r3, [sp, #8]
 8005396:	2200      	movs	r2, #0
 8005398:	701a      	strb	r2, [r3, #0]
 800539a:	e7d6      	b.n	800534a <sniprintf+0x16>
 800539c:	20000020 	.word	0x20000020

080053a0 <std>:
 80053a0:	2300      	movs	r3, #0
 80053a2:	b510      	push	{r4, lr}
 80053a4:	4604      	mov	r4, r0
 80053a6:	e9c0 3300 	strd	r3, r3, [r0]
 80053aa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80053ae:	6083      	str	r3, [r0, #8]
 80053b0:	8181      	strh	r1, [r0, #12]
 80053b2:	6643      	str	r3, [r0, #100]	@ 0x64
 80053b4:	81c2      	strh	r2, [r0, #14]
 80053b6:	6183      	str	r3, [r0, #24]
 80053b8:	4619      	mov	r1, r3
 80053ba:	2208      	movs	r2, #8
 80053bc:	305c      	adds	r0, #92	@ 0x5c
 80053be:	f000 f8b1 	bl	8005524 <memset>
 80053c2:	4b0d      	ldr	r3, [pc, #52]	@ (80053f8 <std+0x58>)
 80053c4:	6263      	str	r3, [r4, #36]	@ 0x24
 80053c6:	4b0d      	ldr	r3, [pc, #52]	@ (80053fc <std+0x5c>)
 80053c8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80053ca:	4b0d      	ldr	r3, [pc, #52]	@ (8005400 <std+0x60>)
 80053cc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80053ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005404 <std+0x64>)
 80053d0:	6323      	str	r3, [r4, #48]	@ 0x30
 80053d2:	4b0d      	ldr	r3, [pc, #52]	@ (8005408 <std+0x68>)
 80053d4:	6224      	str	r4, [r4, #32]
 80053d6:	429c      	cmp	r4, r3
 80053d8:	d006      	beq.n	80053e8 <std+0x48>
 80053da:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80053de:	4294      	cmp	r4, r2
 80053e0:	d002      	beq.n	80053e8 <std+0x48>
 80053e2:	33d0      	adds	r3, #208	@ 0xd0
 80053e4:	429c      	cmp	r4, r3
 80053e6:	d105      	bne.n	80053f4 <std+0x54>
 80053e8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80053ec:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053f0:	f000 b8ca 	b.w	8005588 <__retarget_lock_init_recursive>
 80053f4:	bd10      	pop	{r4, pc}
 80053f6:	bf00      	nop
 80053f8:	08006eb1 	.word	0x08006eb1
 80053fc:	08006ed3 	.word	0x08006ed3
 8005400:	08006f0b 	.word	0x08006f0b
 8005404:	08006f2f 	.word	0x08006f2f
 8005408:	200006a4 	.word	0x200006a4

0800540c <stdio_exit_handler>:
 800540c:	4a02      	ldr	r2, [pc, #8]	@ (8005418 <stdio_exit_handler+0xc>)
 800540e:	4903      	ldr	r1, [pc, #12]	@ (800541c <stdio_exit_handler+0x10>)
 8005410:	4803      	ldr	r0, [pc, #12]	@ (8005420 <stdio_exit_handler+0x14>)
 8005412:	f000 b869 	b.w	80054e8 <_fwalk_sglue>
 8005416:	bf00      	nop
 8005418:	20000014 	.word	0x20000014
 800541c:	08006755 	.word	0x08006755
 8005420:	20000024 	.word	0x20000024

08005424 <cleanup_stdio>:
 8005424:	6841      	ldr	r1, [r0, #4]
 8005426:	4b0c      	ldr	r3, [pc, #48]	@ (8005458 <cleanup_stdio+0x34>)
 8005428:	4299      	cmp	r1, r3
 800542a:	b510      	push	{r4, lr}
 800542c:	4604      	mov	r4, r0
 800542e:	d001      	beq.n	8005434 <cleanup_stdio+0x10>
 8005430:	f001 f990 	bl	8006754 <_fflush_r>
 8005434:	68a1      	ldr	r1, [r4, #8]
 8005436:	4b09      	ldr	r3, [pc, #36]	@ (800545c <cleanup_stdio+0x38>)
 8005438:	4299      	cmp	r1, r3
 800543a:	d002      	beq.n	8005442 <cleanup_stdio+0x1e>
 800543c:	4620      	mov	r0, r4
 800543e:	f001 f989 	bl	8006754 <_fflush_r>
 8005442:	68e1      	ldr	r1, [r4, #12]
 8005444:	4b06      	ldr	r3, [pc, #24]	@ (8005460 <cleanup_stdio+0x3c>)
 8005446:	4299      	cmp	r1, r3
 8005448:	d004      	beq.n	8005454 <cleanup_stdio+0x30>
 800544a:	4620      	mov	r0, r4
 800544c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005450:	f001 b980 	b.w	8006754 <_fflush_r>
 8005454:	bd10      	pop	{r4, pc}
 8005456:	bf00      	nop
 8005458:	200006a4 	.word	0x200006a4
 800545c:	2000070c 	.word	0x2000070c
 8005460:	20000774 	.word	0x20000774

08005464 <global_stdio_init.part.0>:
 8005464:	b510      	push	{r4, lr}
 8005466:	4b0b      	ldr	r3, [pc, #44]	@ (8005494 <global_stdio_init.part.0+0x30>)
 8005468:	4c0b      	ldr	r4, [pc, #44]	@ (8005498 <global_stdio_init.part.0+0x34>)
 800546a:	4a0c      	ldr	r2, [pc, #48]	@ (800549c <global_stdio_init.part.0+0x38>)
 800546c:	601a      	str	r2, [r3, #0]
 800546e:	4620      	mov	r0, r4
 8005470:	2200      	movs	r2, #0
 8005472:	2104      	movs	r1, #4
 8005474:	f7ff ff94 	bl	80053a0 <std>
 8005478:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800547c:	2201      	movs	r2, #1
 800547e:	2109      	movs	r1, #9
 8005480:	f7ff ff8e 	bl	80053a0 <std>
 8005484:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005488:	2202      	movs	r2, #2
 800548a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800548e:	2112      	movs	r1, #18
 8005490:	f7ff bf86 	b.w	80053a0 <std>
 8005494:	200007dc 	.word	0x200007dc
 8005498:	200006a4 	.word	0x200006a4
 800549c:	0800540d 	.word	0x0800540d

080054a0 <__sfp_lock_acquire>:
 80054a0:	4801      	ldr	r0, [pc, #4]	@ (80054a8 <__sfp_lock_acquire+0x8>)
 80054a2:	f000 b872 	b.w	800558a <__retarget_lock_acquire_recursive>
 80054a6:	bf00      	nop
 80054a8:	200007e1 	.word	0x200007e1

080054ac <__sfp_lock_release>:
 80054ac:	4801      	ldr	r0, [pc, #4]	@ (80054b4 <__sfp_lock_release+0x8>)
 80054ae:	f000 b86d 	b.w	800558c <__retarget_lock_release_recursive>
 80054b2:	bf00      	nop
 80054b4:	200007e1 	.word	0x200007e1

080054b8 <__sinit>:
 80054b8:	b510      	push	{r4, lr}
 80054ba:	4604      	mov	r4, r0
 80054bc:	f7ff fff0 	bl	80054a0 <__sfp_lock_acquire>
 80054c0:	6a23      	ldr	r3, [r4, #32]
 80054c2:	b11b      	cbz	r3, 80054cc <__sinit+0x14>
 80054c4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80054c8:	f7ff bff0 	b.w	80054ac <__sfp_lock_release>
 80054cc:	4b04      	ldr	r3, [pc, #16]	@ (80054e0 <__sinit+0x28>)
 80054ce:	6223      	str	r3, [r4, #32]
 80054d0:	4b04      	ldr	r3, [pc, #16]	@ (80054e4 <__sinit+0x2c>)
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d1f5      	bne.n	80054c4 <__sinit+0xc>
 80054d8:	f7ff ffc4 	bl	8005464 <global_stdio_init.part.0>
 80054dc:	e7f2      	b.n	80054c4 <__sinit+0xc>
 80054de:	bf00      	nop
 80054e0:	08005425 	.word	0x08005425
 80054e4:	200007dc 	.word	0x200007dc

080054e8 <_fwalk_sglue>:
 80054e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80054ec:	4607      	mov	r7, r0
 80054ee:	4688      	mov	r8, r1
 80054f0:	4614      	mov	r4, r2
 80054f2:	2600      	movs	r6, #0
 80054f4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80054f8:	f1b9 0901 	subs.w	r9, r9, #1
 80054fc:	d505      	bpl.n	800550a <_fwalk_sglue+0x22>
 80054fe:	6824      	ldr	r4, [r4, #0]
 8005500:	2c00      	cmp	r4, #0
 8005502:	d1f7      	bne.n	80054f4 <_fwalk_sglue+0xc>
 8005504:	4630      	mov	r0, r6
 8005506:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800550a:	89ab      	ldrh	r3, [r5, #12]
 800550c:	2b01      	cmp	r3, #1
 800550e:	d907      	bls.n	8005520 <_fwalk_sglue+0x38>
 8005510:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005514:	3301      	adds	r3, #1
 8005516:	d003      	beq.n	8005520 <_fwalk_sglue+0x38>
 8005518:	4629      	mov	r1, r5
 800551a:	4638      	mov	r0, r7
 800551c:	47c0      	blx	r8
 800551e:	4306      	orrs	r6, r0
 8005520:	3568      	adds	r5, #104	@ 0x68
 8005522:	e7e9      	b.n	80054f8 <_fwalk_sglue+0x10>

08005524 <memset>:
 8005524:	4402      	add	r2, r0
 8005526:	4603      	mov	r3, r0
 8005528:	4293      	cmp	r3, r2
 800552a:	d100      	bne.n	800552e <memset+0xa>
 800552c:	4770      	bx	lr
 800552e:	f803 1b01 	strb.w	r1, [r3], #1
 8005532:	e7f9      	b.n	8005528 <memset+0x4>

08005534 <__errno>:
 8005534:	4b01      	ldr	r3, [pc, #4]	@ (800553c <__errno+0x8>)
 8005536:	6818      	ldr	r0, [r3, #0]
 8005538:	4770      	bx	lr
 800553a:	bf00      	nop
 800553c:	20000020 	.word	0x20000020

08005540 <__libc_init_array>:
 8005540:	b570      	push	{r4, r5, r6, lr}
 8005542:	4d0d      	ldr	r5, [pc, #52]	@ (8005578 <__libc_init_array+0x38>)
 8005544:	4c0d      	ldr	r4, [pc, #52]	@ (800557c <__libc_init_array+0x3c>)
 8005546:	1b64      	subs	r4, r4, r5
 8005548:	10a4      	asrs	r4, r4, #2
 800554a:	2600      	movs	r6, #0
 800554c:	42a6      	cmp	r6, r4
 800554e:	d109      	bne.n	8005564 <__libc_init_array+0x24>
 8005550:	4d0b      	ldr	r5, [pc, #44]	@ (8005580 <__libc_init_array+0x40>)
 8005552:	4c0c      	ldr	r4, [pc, #48]	@ (8005584 <__libc_init_array+0x44>)
 8005554:	f002 f8f6 	bl	8007744 <_init>
 8005558:	1b64      	subs	r4, r4, r5
 800555a:	10a4      	asrs	r4, r4, #2
 800555c:	2600      	movs	r6, #0
 800555e:	42a6      	cmp	r6, r4
 8005560:	d105      	bne.n	800556e <__libc_init_array+0x2e>
 8005562:	bd70      	pop	{r4, r5, r6, pc}
 8005564:	f855 3b04 	ldr.w	r3, [r5], #4
 8005568:	4798      	blx	r3
 800556a:	3601      	adds	r6, #1
 800556c:	e7ee      	b.n	800554c <__libc_init_array+0xc>
 800556e:	f855 3b04 	ldr.w	r3, [r5], #4
 8005572:	4798      	blx	r3
 8005574:	3601      	adds	r6, #1
 8005576:	e7f2      	b.n	800555e <__libc_init_array+0x1e>
 8005578:	08008884 	.word	0x08008884
 800557c:	08008884 	.word	0x08008884
 8005580:	08008884 	.word	0x08008884
 8005584:	08008888 	.word	0x08008888

08005588 <__retarget_lock_init_recursive>:
 8005588:	4770      	bx	lr

0800558a <__retarget_lock_acquire_recursive>:
 800558a:	4770      	bx	lr

0800558c <__retarget_lock_release_recursive>:
 800558c:	4770      	bx	lr
	...

08005590 <_localeconv_r>:
 8005590:	4800      	ldr	r0, [pc, #0]	@ (8005594 <_localeconv_r+0x4>)
 8005592:	4770      	bx	lr
 8005594:	20000160 	.word	0x20000160

08005598 <quorem>:
 8005598:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800559c:	6903      	ldr	r3, [r0, #16]
 800559e:	690c      	ldr	r4, [r1, #16]
 80055a0:	42a3      	cmp	r3, r4
 80055a2:	4607      	mov	r7, r0
 80055a4:	db7e      	blt.n	80056a4 <quorem+0x10c>
 80055a6:	3c01      	subs	r4, #1
 80055a8:	f101 0814 	add.w	r8, r1, #20
 80055ac:	00a3      	lsls	r3, r4, #2
 80055ae:	f100 0514 	add.w	r5, r0, #20
 80055b2:	9300      	str	r3, [sp, #0]
 80055b4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80055b8:	9301      	str	r3, [sp, #4]
 80055ba:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80055be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80055c2:	3301      	adds	r3, #1
 80055c4:	429a      	cmp	r2, r3
 80055c6:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80055ca:	fbb2 f6f3 	udiv	r6, r2, r3
 80055ce:	d32e      	bcc.n	800562e <quorem+0x96>
 80055d0:	f04f 0a00 	mov.w	sl, #0
 80055d4:	46c4      	mov	ip, r8
 80055d6:	46ae      	mov	lr, r5
 80055d8:	46d3      	mov	fp, sl
 80055da:	f85c 3b04 	ldr.w	r3, [ip], #4
 80055de:	b298      	uxth	r0, r3
 80055e0:	fb06 a000 	mla	r0, r6, r0, sl
 80055e4:	0c02      	lsrs	r2, r0, #16
 80055e6:	0c1b      	lsrs	r3, r3, #16
 80055e8:	fb06 2303 	mla	r3, r6, r3, r2
 80055ec:	f8de 2000 	ldr.w	r2, [lr]
 80055f0:	b280      	uxth	r0, r0
 80055f2:	b292      	uxth	r2, r2
 80055f4:	1a12      	subs	r2, r2, r0
 80055f6:	445a      	add	r2, fp
 80055f8:	f8de 0000 	ldr.w	r0, [lr]
 80055fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005600:	b29b      	uxth	r3, r3
 8005602:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005606:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800560a:	b292      	uxth	r2, r2
 800560c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005610:	45e1      	cmp	r9, ip
 8005612:	f84e 2b04 	str.w	r2, [lr], #4
 8005616:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800561a:	d2de      	bcs.n	80055da <quorem+0x42>
 800561c:	9b00      	ldr	r3, [sp, #0]
 800561e:	58eb      	ldr	r3, [r5, r3]
 8005620:	b92b      	cbnz	r3, 800562e <quorem+0x96>
 8005622:	9b01      	ldr	r3, [sp, #4]
 8005624:	3b04      	subs	r3, #4
 8005626:	429d      	cmp	r5, r3
 8005628:	461a      	mov	r2, r3
 800562a:	d32f      	bcc.n	800568c <quorem+0xf4>
 800562c:	613c      	str	r4, [r7, #16]
 800562e:	4638      	mov	r0, r7
 8005630:	f001 fb36 	bl	8006ca0 <__mcmp>
 8005634:	2800      	cmp	r0, #0
 8005636:	db25      	blt.n	8005684 <quorem+0xec>
 8005638:	4629      	mov	r1, r5
 800563a:	2000      	movs	r0, #0
 800563c:	f858 2b04 	ldr.w	r2, [r8], #4
 8005640:	f8d1 c000 	ldr.w	ip, [r1]
 8005644:	fa1f fe82 	uxth.w	lr, r2
 8005648:	fa1f f38c 	uxth.w	r3, ip
 800564c:	eba3 030e 	sub.w	r3, r3, lr
 8005650:	4403      	add	r3, r0
 8005652:	0c12      	lsrs	r2, r2, #16
 8005654:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005658:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800565c:	b29b      	uxth	r3, r3
 800565e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005662:	45c1      	cmp	r9, r8
 8005664:	f841 3b04 	str.w	r3, [r1], #4
 8005668:	ea4f 4022 	mov.w	r0, r2, asr #16
 800566c:	d2e6      	bcs.n	800563c <quorem+0xa4>
 800566e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005672:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005676:	b922      	cbnz	r2, 8005682 <quorem+0xea>
 8005678:	3b04      	subs	r3, #4
 800567a:	429d      	cmp	r5, r3
 800567c:	461a      	mov	r2, r3
 800567e:	d30b      	bcc.n	8005698 <quorem+0x100>
 8005680:	613c      	str	r4, [r7, #16]
 8005682:	3601      	adds	r6, #1
 8005684:	4630      	mov	r0, r6
 8005686:	b003      	add	sp, #12
 8005688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800568c:	6812      	ldr	r2, [r2, #0]
 800568e:	3b04      	subs	r3, #4
 8005690:	2a00      	cmp	r2, #0
 8005692:	d1cb      	bne.n	800562c <quorem+0x94>
 8005694:	3c01      	subs	r4, #1
 8005696:	e7c6      	b.n	8005626 <quorem+0x8e>
 8005698:	6812      	ldr	r2, [r2, #0]
 800569a:	3b04      	subs	r3, #4
 800569c:	2a00      	cmp	r2, #0
 800569e:	d1ef      	bne.n	8005680 <quorem+0xe8>
 80056a0:	3c01      	subs	r4, #1
 80056a2:	e7ea      	b.n	800567a <quorem+0xe2>
 80056a4:	2000      	movs	r0, #0
 80056a6:	e7ee      	b.n	8005686 <quorem+0xee>

080056a8 <_dtoa_r>:
 80056a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80056ac:	69c7      	ldr	r7, [r0, #28]
 80056ae:	b097      	sub	sp, #92	@ 0x5c
 80056b0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80056b4:	ec55 4b10 	vmov	r4, r5, d0
 80056b8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80056ba:	9107      	str	r1, [sp, #28]
 80056bc:	4681      	mov	r9, r0
 80056be:	920c      	str	r2, [sp, #48]	@ 0x30
 80056c0:	9311      	str	r3, [sp, #68]	@ 0x44
 80056c2:	b97f      	cbnz	r7, 80056e4 <_dtoa_r+0x3c>
 80056c4:	2010      	movs	r0, #16
 80056c6:	f000 ff17 	bl	80064f8 <malloc>
 80056ca:	4602      	mov	r2, r0
 80056cc:	f8c9 001c 	str.w	r0, [r9, #28]
 80056d0:	b920      	cbnz	r0, 80056dc <_dtoa_r+0x34>
 80056d2:	4ba9      	ldr	r3, [pc, #676]	@ (8005978 <_dtoa_r+0x2d0>)
 80056d4:	21ef      	movs	r1, #239	@ 0xef
 80056d6:	48a9      	ldr	r0, [pc, #676]	@ (800597c <_dtoa_r+0x2d4>)
 80056d8:	f001 fcda 	bl	8007090 <__assert_func>
 80056dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80056e0:	6007      	str	r7, [r0, #0]
 80056e2:	60c7      	str	r7, [r0, #12]
 80056e4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80056e8:	6819      	ldr	r1, [r3, #0]
 80056ea:	b159      	cbz	r1, 8005704 <_dtoa_r+0x5c>
 80056ec:	685a      	ldr	r2, [r3, #4]
 80056ee:	604a      	str	r2, [r1, #4]
 80056f0:	2301      	movs	r3, #1
 80056f2:	4093      	lsls	r3, r2
 80056f4:	608b      	str	r3, [r1, #8]
 80056f6:	4648      	mov	r0, r9
 80056f8:	f001 f8a0 	bl	800683c <_Bfree>
 80056fc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005700:	2200      	movs	r2, #0
 8005702:	601a      	str	r2, [r3, #0]
 8005704:	1e2b      	subs	r3, r5, #0
 8005706:	bfb9      	ittee	lt
 8005708:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800570c:	9305      	strlt	r3, [sp, #20]
 800570e:	2300      	movge	r3, #0
 8005710:	6033      	strge	r3, [r6, #0]
 8005712:	9f05      	ldr	r7, [sp, #20]
 8005714:	4b9a      	ldr	r3, [pc, #616]	@ (8005980 <_dtoa_r+0x2d8>)
 8005716:	bfbc      	itt	lt
 8005718:	2201      	movlt	r2, #1
 800571a:	6032      	strlt	r2, [r6, #0]
 800571c:	43bb      	bics	r3, r7
 800571e:	d112      	bne.n	8005746 <_dtoa_r+0x9e>
 8005720:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005722:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005726:	6013      	str	r3, [r2, #0]
 8005728:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800572c:	4323      	orrs	r3, r4
 800572e:	f000 855a 	beq.w	80061e6 <_dtoa_r+0xb3e>
 8005732:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005734:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005994 <_dtoa_r+0x2ec>
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 855c 	beq.w	80061f6 <_dtoa_r+0xb4e>
 800573e:	f10a 0303 	add.w	r3, sl, #3
 8005742:	f000 bd56 	b.w	80061f2 <_dtoa_r+0xb4a>
 8005746:	ed9d 7b04 	vldr	d7, [sp, #16]
 800574a:	2200      	movs	r2, #0
 800574c:	ec51 0b17 	vmov	r0, r1, d7
 8005750:	2300      	movs	r3, #0
 8005752:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005756:	f7fb f9d7 	bl	8000b08 <__aeabi_dcmpeq>
 800575a:	4680      	mov	r8, r0
 800575c:	b158      	cbz	r0, 8005776 <_dtoa_r+0xce>
 800575e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005760:	2301      	movs	r3, #1
 8005762:	6013      	str	r3, [r2, #0]
 8005764:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005766:	b113      	cbz	r3, 800576e <_dtoa_r+0xc6>
 8005768:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800576a:	4b86      	ldr	r3, [pc, #536]	@ (8005984 <_dtoa_r+0x2dc>)
 800576c:	6013      	str	r3, [r2, #0]
 800576e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005998 <_dtoa_r+0x2f0>
 8005772:	f000 bd40 	b.w	80061f6 <_dtoa_r+0xb4e>
 8005776:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800577a:	aa14      	add	r2, sp, #80	@ 0x50
 800577c:	a915      	add	r1, sp, #84	@ 0x54
 800577e:	4648      	mov	r0, r9
 8005780:	f001 fb3e 	bl	8006e00 <__d2b>
 8005784:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005788:	9002      	str	r0, [sp, #8]
 800578a:	2e00      	cmp	r6, #0
 800578c:	d078      	beq.n	8005880 <_dtoa_r+0x1d8>
 800578e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005790:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005794:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005798:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800579c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80057a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80057a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80057a8:	4619      	mov	r1, r3
 80057aa:	2200      	movs	r2, #0
 80057ac:	4b76      	ldr	r3, [pc, #472]	@ (8005988 <_dtoa_r+0x2e0>)
 80057ae:	f7fa fd8b 	bl	80002c8 <__aeabi_dsub>
 80057b2:	a36b      	add	r3, pc, #428	@ (adr r3, 8005960 <_dtoa_r+0x2b8>)
 80057b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b8:	f7fa ff3e 	bl	8000638 <__aeabi_dmul>
 80057bc:	a36a      	add	r3, pc, #424	@ (adr r3, 8005968 <_dtoa_r+0x2c0>)
 80057be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c2:	f7fa fd83 	bl	80002cc <__adddf3>
 80057c6:	4604      	mov	r4, r0
 80057c8:	4630      	mov	r0, r6
 80057ca:	460d      	mov	r5, r1
 80057cc:	f7fa feca 	bl	8000564 <__aeabi_i2d>
 80057d0:	a367      	add	r3, pc, #412	@ (adr r3, 8005970 <_dtoa_r+0x2c8>)
 80057d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057d6:	f7fa ff2f 	bl	8000638 <__aeabi_dmul>
 80057da:	4602      	mov	r2, r0
 80057dc:	460b      	mov	r3, r1
 80057de:	4620      	mov	r0, r4
 80057e0:	4629      	mov	r1, r5
 80057e2:	f7fa fd73 	bl	80002cc <__adddf3>
 80057e6:	4604      	mov	r4, r0
 80057e8:	460d      	mov	r5, r1
 80057ea:	f7fb f9d5 	bl	8000b98 <__aeabi_d2iz>
 80057ee:	2200      	movs	r2, #0
 80057f0:	4607      	mov	r7, r0
 80057f2:	2300      	movs	r3, #0
 80057f4:	4620      	mov	r0, r4
 80057f6:	4629      	mov	r1, r5
 80057f8:	f7fb f990 	bl	8000b1c <__aeabi_dcmplt>
 80057fc:	b140      	cbz	r0, 8005810 <_dtoa_r+0x168>
 80057fe:	4638      	mov	r0, r7
 8005800:	f7fa feb0 	bl	8000564 <__aeabi_i2d>
 8005804:	4622      	mov	r2, r4
 8005806:	462b      	mov	r3, r5
 8005808:	f7fb f97e 	bl	8000b08 <__aeabi_dcmpeq>
 800580c:	b900      	cbnz	r0, 8005810 <_dtoa_r+0x168>
 800580e:	3f01      	subs	r7, #1
 8005810:	2f16      	cmp	r7, #22
 8005812:	d852      	bhi.n	80058ba <_dtoa_r+0x212>
 8005814:	4b5d      	ldr	r3, [pc, #372]	@ (800598c <_dtoa_r+0x2e4>)
 8005816:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800581a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800581e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005822:	f7fb f97b 	bl	8000b1c <__aeabi_dcmplt>
 8005826:	2800      	cmp	r0, #0
 8005828:	d049      	beq.n	80058be <_dtoa_r+0x216>
 800582a:	3f01      	subs	r7, #1
 800582c:	2300      	movs	r3, #0
 800582e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005830:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005832:	1b9b      	subs	r3, r3, r6
 8005834:	1e5a      	subs	r2, r3, #1
 8005836:	bf45      	ittet	mi
 8005838:	f1c3 0301 	rsbmi	r3, r3, #1
 800583c:	9300      	strmi	r3, [sp, #0]
 800583e:	2300      	movpl	r3, #0
 8005840:	2300      	movmi	r3, #0
 8005842:	9206      	str	r2, [sp, #24]
 8005844:	bf54      	ite	pl
 8005846:	9300      	strpl	r3, [sp, #0]
 8005848:	9306      	strmi	r3, [sp, #24]
 800584a:	2f00      	cmp	r7, #0
 800584c:	db39      	blt.n	80058c2 <_dtoa_r+0x21a>
 800584e:	9b06      	ldr	r3, [sp, #24]
 8005850:	970d      	str	r7, [sp, #52]	@ 0x34
 8005852:	443b      	add	r3, r7
 8005854:	9306      	str	r3, [sp, #24]
 8005856:	2300      	movs	r3, #0
 8005858:	9308      	str	r3, [sp, #32]
 800585a:	9b07      	ldr	r3, [sp, #28]
 800585c:	2b09      	cmp	r3, #9
 800585e:	d863      	bhi.n	8005928 <_dtoa_r+0x280>
 8005860:	2b05      	cmp	r3, #5
 8005862:	bfc4      	itt	gt
 8005864:	3b04      	subgt	r3, #4
 8005866:	9307      	strgt	r3, [sp, #28]
 8005868:	9b07      	ldr	r3, [sp, #28]
 800586a:	f1a3 0302 	sub.w	r3, r3, #2
 800586e:	bfcc      	ite	gt
 8005870:	2400      	movgt	r4, #0
 8005872:	2401      	movle	r4, #1
 8005874:	2b03      	cmp	r3, #3
 8005876:	d863      	bhi.n	8005940 <_dtoa_r+0x298>
 8005878:	e8df f003 	tbb	[pc, r3]
 800587c:	2b375452 	.word	0x2b375452
 8005880:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005884:	441e      	add	r6, r3
 8005886:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800588a:	2b20      	cmp	r3, #32
 800588c:	bfc1      	itttt	gt
 800588e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005892:	409f      	lslgt	r7, r3
 8005894:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005898:	fa24 f303 	lsrgt.w	r3, r4, r3
 800589c:	bfd6      	itet	le
 800589e:	f1c3 0320 	rsble	r3, r3, #32
 80058a2:	ea47 0003 	orrgt.w	r0, r7, r3
 80058a6:	fa04 f003 	lslle.w	r0, r4, r3
 80058aa:	f7fa fe4b 	bl	8000544 <__aeabi_ui2d>
 80058ae:	2201      	movs	r2, #1
 80058b0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80058b4:	3e01      	subs	r6, #1
 80058b6:	9212      	str	r2, [sp, #72]	@ 0x48
 80058b8:	e776      	b.n	80057a8 <_dtoa_r+0x100>
 80058ba:	2301      	movs	r3, #1
 80058bc:	e7b7      	b.n	800582e <_dtoa_r+0x186>
 80058be:	9010      	str	r0, [sp, #64]	@ 0x40
 80058c0:	e7b6      	b.n	8005830 <_dtoa_r+0x188>
 80058c2:	9b00      	ldr	r3, [sp, #0]
 80058c4:	1bdb      	subs	r3, r3, r7
 80058c6:	9300      	str	r3, [sp, #0]
 80058c8:	427b      	negs	r3, r7
 80058ca:	9308      	str	r3, [sp, #32]
 80058cc:	2300      	movs	r3, #0
 80058ce:	930d      	str	r3, [sp, #52]	@ 0x34
 80058d0:	e7c3      	b.n	800585a <_dtoa_r+0x1b2>
 80058d2:	2301      	movs	r3, #1
 80058d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80058d6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058d8:	eb07 0b03 	add.w	fp, r7, r3
 80058dc:	f10b 0301 	add.w	r3, fp, #1
 80058e0:	2b01      	cmp	r3, #1
 80058e2:	9303      	str	r3, [sp, #12]
 80058e4:	bfb8      	it	lt
 80058e6:	2301      	movlt	r3, #1
 80058e8:	e006      	b.n	80058f8 <_dtoa_r+0x250>
 80058ea:	2301      	movs	r3, #1
 80058ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80058ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	dd28      	ble.n	8005946 <_dtoa_r+0x29e>
 80058f4:	469b      	mov	fp, r3
 80058f6:	9303      	str	r3, [sp, #12]
 80058f8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80058fc:	2100      	movs	r1, #0
 80058fe:	2204      	movs	r2, #4
 8005900:	f102 0514 	add.w	r5, r2, #20
 8005904:	429d      	cmp	r5, r3
 8005906:	d926      	bls.n	8005956 <_dtoa_r+0x2ae>
 8005908:	6041      	str	r1, [r0, #4]
 800590a:	4648      	mov	r0, r9
 800590c:	f000 ff56 	bl	80067bc <_Balloc>
 8005910:	4682      	mov	sl, r0
 8005912:	2800      	cmp	r0, #0
 8005914:	d142      	bne.n	800599c <_dtoa_r+0x2f4>
 8005916:	4b1e      	ldr	r3, [pc, #120]	@ (8005990 <_dtoa_r+0x2e8>)
 8005918:	4602      	mov	r2, r0
 800591a:	f240 11af 	movw	r1, #431	@ 0x1af
 800591e:	e6da      	b.n	80056d6 <_dtoa_r+0x2e>
 8005920:	2300      	movs	r3, #0
 8005922:	e7e3      	b.n	80058ec <_dtoa_r+0x244>
 8005924:	2300      	movs	r3, #0
 8005926:	e7d5      	b.n	80058d4 <_dtoa_r+0x22c>
 8005928:	2401      	movs	r4, #1
 800592a:	2300      	movs	r3, #0
 800592c:	9307      	str	r3, [sp, #28]
 800592e:	9409      	str	r4, [sp, #36]	@ 0x24
 8005930:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 8005934:	2200      	movs	r2, #0
 8005936:	f8cd b00c 	str.w	fp, [sp, #12]
 800593a:	2312      	movs	r3, #18
 800593c:	920c      	str	r2, [sp, #48]	@ 0x30
 800593e:	e7db      	b.n	80058f8 <_dtoa_r+0x250>
 8005940:	2301      	movs	r3, #1
 8005942:	9309      	str	r3, [sp, #36]	@ 0x24
 8005944:	e7f4      	b.n	8005930 <_dtoa_r+0x288>
 8005946:	f04f 0b01 	mov.w	fp, #1
 800594a:	f8cd b00c 	str.w	fp, [sp, #12]
 800594e:	465b      	mov	r3, fp
 8005950:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005954:	e7d0      	b.n	80058f8 <_dtoa_r+0x250>
 8005956:	3101      	adds	r1, #1
 8005958:	0052      	lsls	r2, r2, #1
 800595a:	e7d1      	b.n	8005900 <_dtoa_r+0x258>
 800595c:	f3af 8000 	nop.w
 8005960:	636f4361 	.word	0x636f4361
 8005964:	3fd287a7 	.word	0x3fd287a7
 8005968:	8b60c8b3 	.word	0x8b60c8b3
 800596c:	3fc68a28 	.word	0x3fc68a28
 8005970:	509f79fb 	.word	0x509f79fb
 8005974:	3fd34413 	.word	0x3fd34413
 8005978:	08008549 	.word	0x08008549
 800597c:	08008560 	.word	0x08008560
 8005980:	7ff00000 	.word	0x7ff00000
 8005984:	08008519 	.word	0x08008519
 8005988:	3ff80000 	.word	0x3ff80000
 800598c:	080086b0 	.word	0x080086b0
 8005990:	080085b8 	.word	0x080085b8
 8005994:	08008545 	.word	0x08008545
 8005998:	08008518 	.word	0x08008518
 800599c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059a0:	6018      	str	r0, [r3, #0]
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	2b0e      	cmp	r3, #14
 80059a6:	f200 80a1 	bhi.w	8005aec <_dtoa_r+0x444>
 80059aa:	2c00      	cmp	r4, #0
 80059ac:	f000 809e 	beq.w	8005aec <_dtoa_r+0x444>
 80059b0:	2f00      	cmp	r7, #0
 80059b2:	dd33      	ble.n	8005a1c <_dtoa_r+0x374>
 80059b4:	4b9c      	ldr	r3, [pc, #624]	@ (8005c28 <_dtoa_r+0x580>)
 80059b6:	f007 020f 	and.w	r2, r7, #15
 80059ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80059be:	ed93 7b00 	vldr	d7, [r3]
 80059c2:	05f8      	lsls	r0, r7, #23
 80059c4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80059c8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80059cc:	d516      	bpl.n	80059fc <_dtoa_r+0x354>
 80059ce:	4b97      	ldr	r3, [pc, #604]	@ (8005c2c <_dtoa_r+0x584>)
 80059d0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80059d4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80059d8:	f7fa ff58 	bl	800088c <__aeabi_ddiv>
 80059dc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059e0:	f004 040f 	and.w	r4, r4, #15
 80059e4:	2603      	movs	r6, #3
 80059e6:	4d91      	ldr	r5, [pc, #580]	@ (8005c2c <_dtoa_r+0x584>)
 80059e8:	b954      	cbnz	r4, 8005a00 <_dtoa_r+0x358>
 80059ea:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80059ee:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80059f2:	f7fa ff4b 	bl	800088c <__aeabi_ddiv>
 80059f6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80059fa:	e028      	b.n	8005a4e <_dtoa_r+0x3a6>
 80059fc:	2602      	movs	r6, #2
 80059fe:	e7f2      	b.n	80059e6 <_dtoa_r+0x33e>
 8005a00:	07e1      	lsls	r1, r4, #31
 8005a02:	d508      	bpl.n	8005a16 <_dtoa_r+0x36e>
 8005a04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005a08:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a0c:	f7fa fe14 	bl	8000638 <__aeabi_dmul>
 8005a10:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005a14:	3601      	adds	r6, #1
 8005a16:	1064      	asrs	r4, r4, #1
 8005a18:	3508      	adds	r5, #8
 8005a1a:	e7e5      	b.n	80059e8 <_dtoa_r+0x340>
 8005a1c:	f000 80af 	beq.w	8005b7e <_dtoa_r+0x4d6>
 8005a20:	427c      	negs	r4, r7
 8005a22:	4b81      	ldr	r3, [pc, #516]	@ (8005c28 <_dtoa_r+0x580>)
 8005a24:	4d81      	ldr	r5, [pc, #516]	@ (8005c2c <_dtoa_r+0x584>)
 8005a26:	f004 020f 	and.w	r2, r4, #15
 8005a2a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a32:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005a36:	f7fa fdff 	bl	8000638 <__aeabi_dmul>
 8005a3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a3e:	1124      	asrs	r4, r4, #4
 8005a40:	2300      	movs	r3, #0
 8005a42:	2602      	movs	r6, #2
 8005a44:	2c00      	cmp	r4, #0
 8005a46:	f040 808f 	bne.w	8005b68 <_dtoa_r+0x4c0>
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d1d3      	bne.n	80059f6 <_dtoa_r+0x34e>
 8005a4e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005a50:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	f000 8094 	beq.w	8005b82 <_dtoa_r+0x4da>
 8005a5a:	4b75      	ldr	r3, [pc, #468]	@ (8005c30 <_dtoa_r+0x588>)
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	4620      	mov	r0, r4
 8005a60:	4629      	mov	r1, r5
 8005a62:	f7fb f85b 	bl	8000b1c <__aeabi_dcmplt>
 8005a66:	2800      	cmp	r0, #0
 8005a68:	f000 808b 	beq.w	8005b82 <_dtoa_r+0x4da>
 8005a6c:	9b03      	ldr	r3, [sp, #12]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	f000 8087 	beq.w	8005b82 <_dtoa_r+0x4da>
 8005a74:	f1bb 0f00 	cmp.w	fp, #0
 8005a78:	dd34      	ble.n	8005ae4 <_dtoa_r+0x43c>
 8005a7a:	4620      	mov	r0, r4
 8005a7c:	4b6d      	ldr	r3, [pc, #436]	@ (8005c34 <_dtoa_r+0x58c>)
 8005a7e:	2200      	movs	r2, #0
 8005a80:	4629      	mov	r1, r5
 8005a82:	f7fa fdd9 	bl	8000638 <__aeabi_dmul>
 8005a86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005a8a:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005a8e:	3601      	adds	r6, #1
 8005a90:	465c      	mov	r4, fp
 8005a92:	4630      	mov	r0, r6
 8005a94:	f7fa fd66 	bl	8000564 <__aeabi_i2d>
 8005a98:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005a9c:	f7fa fdcc 	bl	8000638 <__aeabi_dmul>
 8005aa0:	4b65      	ldr	r3, [pc, #404]	@ (8005c38 <_dtoa_r+0x590>)
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f7fa fc12 	bl	80002cc <__adddf3>
 8005aa8:	4605      	mov	r5, r0
 8005aaa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005aae:	2c00      	cmp	r4, #0
 8005ab0:	d16a      	bne.n	8005b88 <_dtoa_r+0x4e0>
 8005ab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ab6:	4b61      	ldr	r3, [pc, #388]	@ (8005c3c <_dtoa_r+0x594>)
 8005ab8:	2200      	movs	r2, #0
 8005aba:	f7fa fc05 	bl	80002c8 <__aeabi_dsub>
 8005abe:	4602      	mov	r2, r0
 8005ac0:	460b      	mov	r3, r1
 8005ac2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ac6:	462a      	mov	r2, r5
 8005ac8:	4633      	mov	r3, r6
 8005aca:	f7fb f845 	bl	8000b58 <__aeabi_dcmpgt>
 8005ace:	2800      	cmp	r0, #0
 8005ad0:	f040 8298 	bne.w	8006004 <_dtoa_r+0x95c>
 8005ad4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ad8:	462a      	mov	r2, r5
 8005ada:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005ade:	f7fb f81d 	bl	8000b1c <__aeabi_dcmplt>
 8005ae2:	bb38      	cbnz	r0, 8005b34 <_dtoa_r+0x48c>
 8005ae4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005ae8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005aec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	f2c0 8157 	blt.w	8005da2 <_dtoa_r+0x6fa>
 8005af4:	2f0e      	cmp	r7, #14
 8005af6:	f300 8154 	bgt.w	8005da2 <_dtoa_r+0x6fa>
 8005afa:	4b4b      	ldr	r3, [pc, #300]	@ (8005c28 <_dtoa_r+0x580>)
 8005afc:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b00:	ed93 7b00 	vldr	d7, [r3]
 8005b04:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	ed8d 7b00 	vstr	d7, [sp]
 8005b0c:	f280 80e5 	bge.w	8005cda <_dtoa_r+0x632>
 8005b10:	9b03      	ldr	r3, [sp, #12]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	f300 80e1 	bgt.w	8005cda <_dtoa_r+0x632>
 8005b18:	d10c      	bne.n	8005b34 <_dtoa_r+0x48c>
 8005b1a:	4b48      	ldr	r3, [pc, #288]	@ (8005c3c <_dtoa_r+0x594>)
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	ec51 0b17 	vmov	r0, r1, d7
 8005b22:	f7fa fd89 	bl	8000638 <__aeabi_dmul>
 8005b26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005b2a:	f7fb f80b 	bl	8000b44 <__aeabi_dcmpge>
 8005b2e:	2800      	cmp	r0, #0
 8005b30:	f000 8266 	beq.w	8006000 <_dtoa_r+0x958>
 8005b34:	2400      	movs	r4, #0
 8005b36:	4625      	mov	r5, r4
 8005b38:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005b3a:	4656      	mov	r6, sl
 8005b3c:	ea6f 0803 	mvn.w	r8, r3
 8005b40:	2700      	movs	r7, #0
 8005b42:	4621      	mov	r1, r4
 8005b44:	4648      	mov	r0, r9
 8005b46:	f000 fe79 	bl	800683c <_Bfree>
 8005b4a:	2d00      	cmp	r5, #0
 8005b4c:	f000 80bd 	beq.w	8005cca <_dtoa_r+0x622>
 8005b50:	b12f      	cbz	r7, 8005b5e <_dtoa_r+0x4b6>
 8005b52:	42af      	cmp	r7, r5
 8005b54:	d003      	beq.n	8005b5e <_dtoa_r+0x4b6>
 8005b56:	4639      	mov	r1, r7
 8005b58:	4648      	mov	r0, r9
 8005b5a:	f000 fe6f 	bl	800683c <_Bfree>
 8005b5e:	4629      	mov	r1, r5
 8005b60:	4648      	mov	r0, r9
 8005b62:	f000 fe6b 	bl	800683c <_Bfree>
 8005b66:	e0b0      	b.n	8005cca <_dtoa_r+0x622>
 8005b68:	07e2      	lsls	r2, r4, #31
 8005b6a:	d505      	bpl.n	8005b78 <_dtoa_r+0x4d0>
 8005b6c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005b70:	f7fa fd62 	bl	8000638 <__aeabi_dmul>
 8005b74:	3601      	adds	r6, #1
 8005b76:	2301      	movs	r3, #1
 8005b78:	1064      	asrs	r4, r4, #1
 8005b7a:	3508      	adds	r5, #8
 8005b7c:	e762      	b.n	8005a44 <_dtoa_r+0x39c>
 8005b7e:	2602      	movs	r6, #2
 8005b80:	e765      	b.n	8005a4e <_dtoa_r+0x3a6>
 8005b82:	9c03      	ldr	r4, [sp, #12]
 8005b84:	46b8      	mov	r8, r7
 8005b86:	e784      	b.n	8005a92 <_dtoa_r+0x3ea>
 8005b88:	4b27      	ldr	r3, [pc, #156]	@ (8005c28 <_dtoa_r+0x580>)
 8005b8a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005b8c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005b90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005b94:	4454      	add	r4, sl
 8005b96:	2900      	cmp	r1, #0
 8005b98:	d054      	beq.n	8005c44 <_dtoa_r+0x59c>
 8005b9a:	4929      	ldr	r1, [pc, #164]	@ (8005c40 <_dtoa_r+0x598>)
 8005b9c:	2000      	movs	r0, #0
 8005b9e:	f7fa fe75 	bl	800088c <__aeabi_ddiv>
 8005ba2:	4633      	mov	r3, r6
 8005ba4:	462a      	mov	r2, r5
 8005ba6:	f7fa fb8f 	bl	80002c8 <__aeabi_dsub>
 8005baa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005bae:	4656      	mov	r6, sl
 8005bb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bb4:	f7fa fff0 	bl	8000b98 <__aeabi_d2iz>
 8005bb8:	4605      	mov	r5, r0
 8005bba:	f7fa fcd3 	bl	8000564 <__aeabi_i2d>
 8005bbe:	4602      	mov	r2, r0
 8005bc0:	460b      	mov	r3, r1
 8005bc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005bc6:	f7fa fb7f 	bl	80002c8 <__aeabi_dsub>
 8005bca:	3530      	adds	r5, #48	@ 0x30
 8005bcc:	4602      	mov	r2, r0
 8005bce:	460b      	mov	r3, r1
 8005bd0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005bd4:	f806 5b01 	strb.w	r5, [r6], #1
 8005bd8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005bdc:	f7fa ff9e 	bl	8000b1c <__aeabi_dcmplt>
 8005be0:	2800      	cmp	r0, #0
 8005be2:	d172      	bne.n	8005cca <_dtoa_r+0x622>
 8005be4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005be8:	4911      	ldr	r1, [pc, #68]	@ (8005c30 <_dtoa_r+0x588>)
 8005bea:	2000      	movs	r0, #0
 8005bec:	f7fa fb6c 	bl	80002c8 <__aeabi_dsub>
 8005bf0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005bf4:	f7fa ff92 	bl	8000b1c <__aeabi_dcmplt>
 8005bf8:	2800      	cmp	r0, #0
 8005bfa:	f040 80b4 	bne.w	8005d66 <_dtoa_r+0x6be>
 8005bfe:	42a6      	cmp	r6, r4
 8005c00:	f43f af70 	beq.w	8005ae4 <_dtoa_r+0x43c>
 8005c04:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005c08:	4b0a      	ldr	r3, [pc, #40]	@ (8005c34 <_dtoa_r+0x58c>)
 8005c0a:	2200      	movs	r2, #0
 8005c0c:	f7fa fd14 	bl	8000638 <__aeabi_dmul>
 8005c10:	4b08      	ldr	r3, [pc, #32]	@ (8005c34 <_dtoa_r+0x58c>)
 8005c12:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005c16:	2200      	movs	r2, #0
 8005c18:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c1c:	f7fa fd0c 	bl	8000638 <__aeabi_dmul>
 8005c20:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005c24:	e7c4      	b.n	8005bb0 <_dtoa_r+0x508>
 8005c26:	bf00      	nop
 8005c28:	080086b0 	.word	0x080086b0
 8005c2c:	08008688 	.word	0x08008688
 8005c30:	3ff00000 	.word	0x3ff00000
 8005c34:	40240000 	.word	0x40240000
 8005c38:	401c0000 	.word	0x401c0000
 8005c3c:	40140000 	.word	0x40140000
 8005c40:	3fe00000 	.word	0x3fe00000
 8005c44:	4631      	mov	r1, r6
 8005c46:	4628      	mov	r0, r5
 8005c48:	f7fa fcf6 	bl	8000638 <__aeabi_dmul>
 8005c4c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005c50:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005c52:	4656      	mov	r6, sl
 8005c54:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c58:	f7fa ff9e 	bl	8000b98 <__aeabi_d2iz>
 8005c5c:	4605      	mov	r5, r0
 8005c5e:	f7fa fc81 	bl	8000564 <__aeabi_i2d>
 8005c62:	4602      	mov	r2, r0
 8005c64:	460b      	mov	r3, r1
 8005c66:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c6a:	f7fa fb2d 	bl	80002c8 <__aeabi_dsub>
 8005c6e:	3530      	adds	r5, #48	@ 0x30
 8005c70:	f806 5b01 	strb.w	r5, [r6], #1
 8005c74:	4602      	mov	r2, r0
 8005c76:	460b      	mov	r3, r1
 8005c78:	42a6      	cmp	r6, r4
 8005c7a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005c7e:	f04f 0200 	mov.w	r2, #0
 8005c82:	d124      	bne.n	8005cce <_dtoa_r+0x626>
 8005c84:	4baf      	ldr	r3, [pc, #700]	@ (8005f44 <_dtoa_r+0x89c>)
 8005c86:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005c8a:	f7fa fb1f 	bl	80002cc <__adddf3>
 8005c8e:	4602      	mov	r2, r0
 8005c90:	460b      	mov	r3, r1
 8005c92:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005c96:	f7fa ff5f 	bl	8000b58 <__aeabi_dcmpgt>
 8005c9a:	2800      	cmp	r0, #0
 8005c9c:	d163      	bne.n	8005d66 <_dtoa_r+0x6be>
 8005c9e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005ca2:	49a8      	ldr	r1, [pc, #672]	@ (8005f44 <_dtoa_r+0x89c>)
 8005ca4:	2000      	movs	r0, #0
 8005ca6:	f7fa fb0f 	bl	80002c8 <__aeabi_dsub>
 8005caa:	4602      	mov	r2, r0
 8005cac:	460b      	mov	r3, r1
 8005cae:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005cb2:	f7fa ff33 	bl	8000b1c <__aeabi_dcmplt>
 8005cb6:	2800      	cmp	r0, #0
 8005cb8:	f43f af14 	beq.w	8005ae4 <_dtoa_r+0x43c>
 8005cbc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005cbe:	1e73      	subs	r3, r6, #1
 8005cc0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005cc2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005cc6:	2b30      	cmp	r3, #48	@ 0x30
 8005cc8:	d0f8      	beq.n	8005cbc <_dtoa_r+0x614>
 8005cca:	4647      	mov	r7, r8
 8005ccc:	e03b      	b.n	8005d46 <_dtoa_r+0x69e>
 8005cce:	4b9e      	ldr	r3, [pc, #632]	@ (8005f48 <_dtoa_r+0x8a0>)
 8005cd0:	f7fa fcb2 	bl	8000638 <__aeabi_dmul>
 8005cd4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cd8:	e7bc      	b.n	8005c54 <_dtoa_r+0x5ac>
 8005cda:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005cde:	4656      	mov	r6, sl
 8005ce0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ce4:	4620      	mov	r0, r4
 8005ce6:	4629      	mov	r1, r5
 8005ce8:	f7fa fdd0 	bl	800088c <__aeabi_ddiv>
 8005cec:	f7fa ff54 	bl	8000b98 <__aeabi_d2iz>
 8005cf0:	4680      	mov	r8, r0
 8005cf2:	f7fa fc37 	bl	8000564 <__aeabi_i2d>
 8005cf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005cfa:	f7fa fc9d 	bl	8000638 <__aeabi_dmul>
 8005cfe:	4602      	mov	r2, r0
 8005d00:	460b      	mov	r3, r1
 8005d02:	4620      	mov	r0, r4
 8005d04:	4629      	mov	r1, r5
 8005d06:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8005d0a:	f7fa fadd 	bl	80002c8 <__aeabi_dsub>
 8005d0e:	f806 4b01 	strb.w	r4, [r6], #1
 8005d12:	9d03      	ldr	r5, [sp, #12]
 8005d14:	eba6 040a 	sub.w	r4, r6, sl
 8005d18:	42a5      	cmp	r5, r4
 8005d1a:	4602      	mov	r2, r0
 8005d1c:	460b      	mov	r3, r1
 8005d1e:	d133      	bne.n	8005d88 <_dtoa_r+0x6e0>
 8005d20:	f7fa fad4 	bl	80002cc <__adddf3>
 8005d24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d28:	4604      	mov	r4, r0
 8005d2a:	460d      	mov	r5, r1
 8005d2c:	f7fa ff14 	bl	8000b58 <__aeabi_dcmpgt>
 8005d30:	b9c0      	cbnz	r0, 8005d64 <_dtoa_r+0x6bc>
 8005d32:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d36:	4620      	mov	r0, r4
 8005d38:	4629      	mov	r1, r5
 8005d3a:	f7fa fee5 	bl	8000b08 <__aeabi_dcmpeq>
 8005d3e:	b110      	cbz	r0, 8005d46 <_dtoa_r+0x69e>
 8005d40:	f018 0f01 	tst.w	r8, #1
 8005d44:	d10e      	bne.n	8005d64 <_dtoa_r+0x6bc>
 8005d46:	9902      	ldr	r1, [sp, #8]
 8005d48:	4648      	mov	r0, r9
 8005d4a:	f000 fd77 	bl	800683c <_Bfree>
 8005d4e:	2300      	movs	r3, #0
 8005d50:	7033      	strb	r3, [r6, #0]
 8005d52:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005d54:	3701      	adds	r7, #1
 8005d56:	601f      	str	r7, [r3, #0]
 8005d58:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	f000 824b 	beq.w	80061f6 <_dtoa_r+0xb4e>
 8005d60:	601e      	str	r6, [r3, #0]
 8005d62:	e248      	b.n	80061f6 <_dtoa_r+0xb4e>
 8005d64:	46b8      	mov	r8, r7
 8005d66:	4633      	mov	r3, r6
 8005d68:	461e      	mov	r6, r3
 8005d6a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005d6e:	2a39      	cmp	r2, #57	@ 0x39
 8005d70:	d106      	bne.n	8005d80 <_dtoa_r+0x6d8>
 8005d72:	459a      	cmp	sl, r3
 8005d74:	d1f8      	bne.n	8005d68 <_dtoa_r+0x6c0>
 8005d76:	2230      	movs	r2, #48	@ 0x30
 8005d78:	f108 0801 	add.w	r8, r8, #1
 8005d7c:	f88a 2000 	strb.w	r2, [sl]
 8005d80:	781a      	ldrb	r2, [r3, #0]
 8005d82:	3201      	adds	r2, #1
 8005d84:	701a      	strb	r2, [r3, #0]
 8005d86:	e7a0      	b.n	8005cca <_dtoa_r+0x622>
 8005d88:	4b6f      	ldr	r3, [pc, #444]	@ (8005f48 <_dtoa_r+0x8a0>)
 8005d8a:	2200      	movs	r2, #0
 8005d8c:	f7fa fc54 	bl	8000638 <__aeabi_dmul>
 8005d90:	2200      	movs	r2, #0
 8005d92:	2300      	movs	r3, #0
 8005d94:	4604      	mov	r4, r0
 8005d96:	460d      	mov	r5, r1
 8005d98:	f7fa feb6 	bl	8000b08 <__aeabi_dcmpeq>
 8005d9c:	2800      	cmp	r0, #0
 8005d9e:	d09f      	beq.n	8005ce0 <_dtoa_r+0x638>
 8005da0:	e7d1      	b.n	8005d46 <_dtoa_r+0x69e>
 8005da2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005da4:	2a00      	cmp	r2, #0
 8005da6:	f000 80ea 	beq.w	8005f7e <_dtoa_r+0x8d6>
 8005daa:	9a07      	ldr	r2, [sp, #28]
 8005dac:	2a01      	cmp	r2, #1
 8005dae:	f300 80cd 	bgt.w	8005f4c <_dtoa_r+0x8a4>
 8005db2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005db4:	2a00      	cmp	r2, #0
 8005db6:	f000 80c1 	beq.w	8005f3c <_dtoa_r+0x894>
 8005dba:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8005dbe:	9c08      	ldr	r4, [sp, #32]
 8005dc0:	9e00      	ldr	r6, [sp, #0]
 8005dc2:	9a00      	ldr	r2, [sp, #0]
 8005dc4:	441a      	add	r2, r3
 8005dc6:	9200      	str	r2, [sp, #0]
 8005dc8:	9a06      	ldr	r2, [sp, #24]
 8005dca:	2101      	movs	r1, #1
 8005dcc:	441a      	add	r2, r3
 8005dce:	4648      	mov	r0, r9
 8005dd0:	9206      	str	r2, [sp, #24]
 8005dd2:	f000 fde7 	bl	80069a4 <__i2b>
 8005dd6:	4605      	mov	r5, r0
 8005dd8:	b166      	cbz	r6, 8005df4 <_dtoa_r+0x74c>
 8005dda:	9b06      	ldr	r3, [sp, #24]
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	dd09      	ble.n	8005df4 <_dtoa_r+0x74c>
 8005de0:	42b3      	cmp	r3, r6
 8005de2:	9a00      	ldr	r2, [sp, #0]
 8005de4:	bfa8      	it	ge
 8005de6:	4633      	movge	r3, r6
 8005de8:	1ad2      	subs	r2, r2, r3
 8005dea:	9200      	str	r2, [sp, #0]
 8005dec:	9a06      	ldr	r2, [sp, #24]
 8005dee:	1af6      	subs	r6, r6, r3
 8005df0:	1ad3      	subs	r3, r2, r3
 8005df2:	9306      	str	r3, [sp, #24]
 8005df4:	9b08      	ldr	r3, [sp, #32]
 8005df6:	b30b      	cbz	r3, 8005e3c <_dtoa_r+0x794>
 8005df8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	f000 80c6 	beq.w	8005f8c <_dtoa_r+0x8e4>
 8005e00:	2c00      	cmp	r4, #0
 8005e02:	f000 80c0 	beq.w	8005f86 <_dtoa_r+0x8de>
 8005e06:	4629      	mov	r1, r5
 8005e08:	4622      	mov	r2, r4
 8005e0a:	4648      	mov	r0, r9
 8005e0c:	f000 fe82 	bl	8006b14 <__pow5mult>
 8005e10:	9a02      	ldr	r2, [sp, #8]
 8005e12:	4601      	mov	r1, r0
 8005e14:	4605      	mov	r5, r0
 8005e16:	4648      	mov	r0, r9
 8005e18:	f000 fdda 	bl	80069d0 <__multiply>
 8005e1c:	9902      	ldr	r1, [sp, #8]
 8005e1e:	4680      	mov	r8, r0
 8005e20:	4648      	mov	r0, r9
 8005e22:	f000 fd0b 	bl	800683c <_Bfree>
 8005e26:	9b08      	ldr	r3, [sp, #32]
 8005e28:	1b1b      	subs	r3, r3, r4
 8005e2a:	9308      	str	r3, [sp, #32]
 8005e2c:	f000 80b1 	beq.w	8005f92 <_dtoa_r+0x8ea>
 8005e30:	9a08      	ldr	r2, [sp, #32]
 8005e32:	4641      	mov	r1, r8
 8005e34:	4648      	mov	r0, r9
 8005e36:	f000 fe6d 	bl	8006b14 <__pow5mult>
 8005e3a:	9002      	str	r0, [sp, #8]
 8005e3c:	2101      	movs	r1, #1
 8005e3e:	4648      	mov	r0, r9
 8005e40:	f000 fdb0 	bl	80069a4 <__i2b>
 8005e44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e46:	4604      	mov	r4, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	f000 81d8 	beq.w	80061fe <_dtoa_r+0xb56>
 8005e4e:	461a      	mov	r2, r3
 8005e50:	4601      	mov	r1, r0
 8005e52:	4648      	mov	r0, r9
 8005e54:	f000 fe5e 	bl	8006b14 <__pow5mult>
 8005e58:	9b07      	ldr	r3, [sp, #28]
 8005e5a:	2b01      	cmp	r3, #1
 8005e5c:	4604      	mov	r4, r0
 8005e5e:	f300 809f 	bgt.w	8005fa0 <_dtoa_r+0x8f8>
 8005e62:	9b04      	ldr	r3, [sp, #16]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	f040 8097 	bne.w	8005f98 <_dtoa_r+0x8f0>
 8005e6a:	9b05      	ldr	r3, [sp, #20]
 8005e6c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	f040 8093 	bne.w	8005f9c <_dtoa_r+0x8f4>
 8005e76:	9b05      	ldr	r3, [sp, #20]
 8005e78:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005e7c:	0d1b      	lsrs	r3, r3, #20
 8005e7e:	051b      	lsls	r3, r3, #20
 8005e80:	b133      	cbz	r3, 8005e90 <_dtoa_r+0x7e8>
 8005e82:	9b00      	ldr	r3, [sp, #0]
 8005e84:	3301      	adds	r3, #1
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	9b06      	ldr	r3, [sp, #24]
 8005e8a:	3301      	adds	r3, #1
 8005e8c:	9306      	str	r3, [sp, #24]
 8005e8e:	2301      	movs	r3, #1
 8005e90:	9308      	str	r3, [sp, #32]
 8005e92:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	f000 81b8 	beq.w	800620a <_dtoa_r+0xb62>
 8005e9a:	6923      	ldr	r3, [r4, #16]
 8005e9c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8005ea0:	6918      	ldr	r0, [r3, #16]
 8005ea2:	f000 fd33 	bl	800690c <__hi0bits>
 8005ea6:	f1c0 0020 	rsb	r0, r0, #32
 8005eaa:	9b06      	ldr	r3, [sp, #24]
 8005eac:	4418      	add	r0, r3
 8005eae:	f010 001f 	ands.w	r0, r0, #31
 8005eb2:	f000 8082 	beq.w	8005fba <_dtoa_r+0x912>
 8005eb6:	f1c0 0320 	rsb	r3, r0, #32
 8005eba:	2b04      	cmp	r3, #4
 8005ebc:	dd73      	ble.n	8005fa6 <_dtoa_r+0x8fe>
 8005ebe:	9b00      	ldr	r3, [sp, #0]
 8005ec0:	f1c0 001c 	rsb	r0, r0, #28
 8005ec4:	4403      	add	r3, r0
 8005ec6:	9300      	str	r3, [sp, #0]
 8005ec8:	9b06      	ldr	r3, [sp, #24]
 8005eca:	4403      	add	r3, r0
 8005ecc:	4406      	add	r6, r0
 8005ece:	9306      	str	r3, [sp, #24]
 8005ed0:	9b00      	ldr	r3, [sp, #0]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	dd05      	ble.n	8005ee2 <_dtoa_r+0x83a>
 8005ed6:	9902      	ldr	r1, [sp, #8]
 8005ed8:	461a      	mov	r2, r3
 8005eda:	4648      	mov	r0, r9
 8005edc:	f000 fe74 	bl	8006bc8 <__lshift>
 8005ee0:	9002      	str	r0, [sp, #8]
 8005ee2:	9b06      	ldr	r3, [sp, #24]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	dd05      	ble.n	8005ef4 <_dtoa_r+0x84c>
 8005ee8:	4621      	mov	r1, r4
 8005eea:	461a      	mov	r2, r3
 8005eec:	4648      	mov	r0, r9
 8005eee:	f000 fe6b 	bl	8006bc8 <__lshift>
 8005ef2:	4604      	mov	r4, r0
 8005ef4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d061      	beq.n	8005fbe <_dtoa_r+0x916>
 8005efa:	9802      	ldr	r0, [sp, #8]
 8005efc:	4621      	mov	r1, r4
 8005efe:	f000 fecf 	bl	8006ca0 <__mcmp>
 8005f02:	2800      	cmp	r0, #0
 8005f04:	da5b      	bge.n	8005fbe <_dtoa_r+0x916>
 8005f06:	2300      	movs	r3, #0
 8005f08:	9902      	ldr	r1, [sp, #8]
 8005f0a:	220a      	movs	r2, #10
 8005f0c:	4648      	mov	r0, r9
 8005f0e:	f000 fcb7 	bl	8006880 <__multadd>
 8005f12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005f14:	9002      	str	r0, [sp, #8]
 8005f16:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	f000 8177 	beq.w	800620e <_dtoa_r+0xb66>
 8005f20:	4629      	mov	r1, r5
 8005f22:	2300      	movs	r3, #0
 8005f24:	220a      	movs	r2, #10
 8005f26:	4648      	mov	r0, r9
 8005f28:	f000 fcaa 	bl	8006880 <__multadd>
 8005f2c:	f1bb 0f00 	cmp.w	fp, #0
 8005f30:	4605      	mov	r5, r0
 8005f32:	dc6f      	bgt.n	8006014 <_dtoa_r+0x96c>
 8005f34:	9b07      	ldr	r3, [sp, #28]
 8005f36:	2b02      	cmp	r3, #2
 8005f38:	dc49      	bgt.n	8005fce <_dtoa_r+0x926>
 8005f3a:	e06b      	b.n	8006014 <_dtoa_r+0x96c>
 8005f3c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005f3e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8005f42:	e73c      	b.n	8005dbe <_dtoa_r+0x716>
 8005f44:	3fe00000 	.word	0x3fe00000
 8005f48:	40240000 	.word	0x40240000
 8005f4c:	9b03      	ldr	r3, [sp, #12]
 8005f4e:	1e5c      	subs	r4, r3, #1
 8005f50:	9b08      	ldr	r3, [sp, #32]
 8005f52:	42a3      	cmp	r3, r4
 8005f54:	db09      	blt.n	8005f6a <_dtoa_r+0x8c2>
 8005f56:	1b1c      	subs	r4, r3, r4
 8005f58:	9b03      	ldr	r3, [sp, #12]
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f6bf af30 	bge.w	8005dc0 <_dtoa_r+0x718>
 8005f60:	9b00      	ldr	r3, [sp, #0]
 8005f62:	9a03      	ldr	r2, [sp, #12]
 8005f64:	1a9e      	subs	r6, r3, r2
 8005f66:	2300      	movs	r3, #0
 8005f68:	e72b      	b.n	8005dc2 <_dtoa_r+0x71a>
 8005f6a:	9b08      	ldr	r3, [sp, #32]
 8005f6c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005f6e:	9408      	str	r4, [sp, #32]
 8005f70:	1ae3      	subs	r3, r4, r3
 8005f72:	441a      	add	r2, r3
 8005f74:	9e00      	ldr	r6, [sp, #0]
 8005f76:	9b03      	ldr	r3, [sp, #12]
 8005f78:	920d      	str	r2, [sp, #52]	@ 0x34
 8005f7a:	2400      	movs	r4, #0
 8005f7c:	e721      	b.n	8005dc2 <_dtoa_r+0x71a>
 8005f7e:	9c08      	ldr	r4, [sp, #32]
 8005f80:	9e00      	ldr	r6, [sp, #0]
 8005f82:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8005f84:	e728      	b.n	8005dd8 <_dtoa_r+0x730>
 8005f86:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8005f8a:	e751      	b.n	8005e30 <_dtoa_r+0x788>
 8005f8c:	9a08      	ldr	r2, [sp, #32]
 8005f8e:	9902      	ldr	r1, [sp, #8]
 8005f90:	e750      	b.n	8005e34 <_dtoa_r+0x78c>
 8005f92:	f8cd 8008 	str.w	r8, [sp, #8]
 8005f96:	e751      	b.n	8005e3c <_dtoa_r+0x794>
 8005f98:	2300      	movs	r3, #0
 8005f9a:	e779      	b.n	8005e90 <_dtoa_r+0x7e8>
 8005f9c:	9b04      	ldr	r3, [sp, #16]
 8005f9e:	e777      	b.n	8005e90 <_dtoa_r+0x7e8>
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	9308      	str	r3, [sp, #32]
 8005fa4:	e779      	b.n	8005e9a <_dtoa_r+0x7f2>
 8005fa6:	d093      	beq.n	8005ed0 <_dtoa_r+0x828>
 8005fa8:	9a00      	ldr	r2, [sp, #0]
 8005faa:	331c      	adds	r3, #28
 8005fac:	441a      	add	r2, r3
 8005fae:	9200      	str	r2, [sp, #0]
 8005fb0:	9a06      	ldr	r2, [sp, #24]
 8005fb2:	441a      	add	r2, r3
 8005fb4:	441e      	add	r6, r3
 8005fb6:	9206      	str	r2, [sp, #24]
 8005fb8:	e78a      	b.n	8005ed0 <_dtoa_r+0x828>
 8005fba:	4603      	mov	r3, r0
 8005fbc:	e7f4      	b.n	8005fa8 <_dtoa_r+0x900>
 8005fbe:	9b03      	ldr	r3, [sp, #12]
 8005fc0:	2b00      	cmp	r3, #0
 8005fc2:	46b8      	mov	r8, r7
 8005fc4:	dc20      	bgt.n	8006008 <_dtoa_r+0x960>
 8005fc6:	469b      	mov	fp, r3
 8005fc8:	9b07      	ldr	r3, [sp, #28]
 8005fca:	2b02      	cmp	r3, #2
 8005fcc:	dd1e      	ble.n	800600c <_dtoa_r+0x964>
 8005fce:	f1bb 0f00 	cmp.w	fp, #0
 8005fd2:	f47f adb1 	bne.w	8005b38 <_dtoa_r+0x490>
 8005fd6:	4621      	mov	r1, r4
 8005fd8:	465b      	mov	r3, fp
 8005fda:	2205      	movs	r2, #5
 8005fdc:	4648      	mov	r0, r9
 8005fde:	f000 fc4f 	bl	8006880 <__multadd>
 8005fe2:	4601      	mov	r1, r0
 8005fe4:	4604      	mov	r4, r0
 8005fe6:	9802      	ldr	r0, [sp, #8]
 8005fe8:	f000 fe5a 	bl	8006ca0 <__mcmp>
 8005fec:	2800      	cmp	r0, #0
 8005fee:	f77f ada3 	ble.w	8005b38 <_dtoa_r+0x490>
 8005ff2:	4656      	mov	r6, sl
 8005ff4:	2331      	movs	r3, #49	@ 0x31
 8005ff6:	f806 3b01 	strb.w	r3, [r6], #1
 8005ffa:	f108 0801 	add.w	r8, r8, #1
 8005ffe:	e59f      	b.n	8005b40 <_dtoa_r+0x498>
 8006000:	9c03      	ldr	r4, [sp, #12]
 8006002:	46b8      	mov	r8, r7
 8006004:	4625      	mov	r5, r4
 8006006:	e7f4      	b.n	8005ff2 <_dtoa_r+0x94a>
 8006008:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800600c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800600e:	2b00      	cmp	r3, #0
 8006010:	f000 8101 	beq.w	8006216 <_dtoa_r+0xb6e>
 8006014:	2e00      	cmp	r6, #0
 8006016:	dd05      	ble.n	8006024 <_dtoa_r+0x97c>
 8006018:	4629      	mov	r1, r5
 800601a:	4632      	mov	r2, r6
 800601c:	4648      	mov	r0, r9
 800601e:	f000 fdd3 	bl	8006bc8 <__lshift>
 8006022:	4605      	mov	r5, r0
 8006024:	9b08      	ldr	r3, [sp, #32]
 8006026:	2b00      	cmp	r3, #0
 8006028:	d05c      	beq.n	80060e4 <_dtoa_r+0xa3c>
 800602a:	6869      	ldr	r1, [r5, #4]
 800602c:	4648      	mov	r0, r9
 800602e:	f000 fbc5 	bl	80067bc <_Balloc>
 8006032:	4606      	mov	r6, r0
 8006034:	b928      	cbnz	r0, 8006042 <_dtoa_r+0x99a>
 8006036:	4b82      	ldr	r3, [pc, #520]	@ (8006240 <_dtoa_r+0xb98>)
 8006038:	4602      	mov	r2, r0
 800603a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800603e:	f7ff bb4a 	b.w	80056d6 <_dtoa_r+0x2e>
 8006042:	692a      	ldr	r2, [r5, #16]
 8006044:	3202      	adds	r2, #2
 8006046:	0092      	lsls	r2, r2, #2
 8006048:	f105 010c 	add.w	r1, r5, #12
 800604c:	300c      	adds	r0, #12
 800604e:	f001 f811 	bl	8007074 <memcpy>
 8006052:	2201      	movs	r2, #1
 8006054:	4631      	mov	r1, r6
 8006056:	4648      	mov	r0, r9
 8006058:	f000 fdb6 	bl	8006bc8 <__lshift>
 800605c:	f10a 0301 	add.w	r3, sl, #1
 8006060:	9300      	str	r3, [sp, #0]
 8006062:	eb0a 030b 	add.w	r3, sl, fp
 8006066:	9308      	str	r3, [sp, #32]
 8006068:	9b04      	ldr	r3, [sp, #16]
 800606a:	f003 0301 	and.w	r3, r3, #1
 800606e:	462f      	mov	r7, r5
 8006070:	9306      	str	r3, [sp, #24]
 8006072:	4605      	mov	r5, r0
 8006074:	9b00      	ldr	r3, [sp, #0]
 8006076:	9802      	ldr	r0, [sp, #8]
 8006078:	4621      	mov	r1, r4
 800607a:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800607e:	f7ff fa8b 	bl	8005598 <quorem>
 8006082:	4603      	mov	r3, r0
 8006084:	3330      	adds	r3, #48	@ 0x30
 8006086:	9003      	str	r0, [sp, #12]
 8006088:	4639      	mov	r1, r7
 800608a:	9802      	ldr	r0, [sp, #8]
 800608c:	9309      	str	r3, [sp, #36]	@ 0x24
 800608e:	f000 fe07 	bl	8006ca0 <__mcmp>
 8006092:	462a      	mov	r2, r5
 8006094:	9004      	str	r0, [sp, #16]
 8006096:	4621      	mov	r1, r4
 8006098:	4648      	mov	r0, r9
 800609a:	f000 fe1d 	bl	8006cd8 <__mdiff>
 800609e:	68c2      	ldr	r2, [r0, #12]
 80060a0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060a2:	4606      	mov	r6, r0
 80060a4:	bb02      	cbnz	r2, 80060e8 <_dtoa_r+0xa40>
 80060a6:	4601      	mov	r1, r0
 80060a8:	9802      	ldr	r0, [sp, #8]
 80060aa:	f000 fdf9 	bl	8006ca0 <__mcmp>
 80060ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060b0:	4602      	mov	r2, r0
 80060b2:	4631      	mov	r1, r6
 80060b4:	4648      	mov	r0, r9
 80060b6:	920c      	str	r2, [sp, #48]	@ 0x30
 80060b8:	9309      	str	r3, [sp, #36]	@ 0x24
 80060ba:	f000 fbbf 	bl	800683c <_Bfree>
 80060be:	9b07      	ldr	r3, [sp, #28]
 80060c0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80060c2:	9e00      	ldr	r6, [sp, #0]
 80060c4:	ea42 0103 	orr.w	r1, r2, r3
 80060c8:	9b06      	ldr	r3, [sp, #24]
 80060ca:	4319      	orrs	r1, r3
 80060cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80060ce:	d10d      	bne.n	80060ec <_dtoa_r+0xa44>
 80060d0:	2b39      	cmp	r3, #57	@ 0x39
 80060d2:	d027      	beq.n	8006124 <_dtoa_r+0xa7c>
 80060d4:	9a04      	ldr	r2, [sp, #16]
 80060d6:	2a00      	cmp	r2, #0
 80060d8:	dd01      	ble.n	80060de <_dtoa_r+0xa36>
 80060da:	9b03      	ldr	r3, [sp, #12]
 80060dc:	3331      	adds	r3, #49	@ 0x31
 80060de:	f88b 3000 	strb.w	r3, [fp]
 80060e2:	e52e      	b.n	8005b42 <_dtoa_r+0x49a>
 80060e4:	4628      	mov	r0, r5
 80060e6:	e7b9      	b.n	800605c <_dtoa_r+0x9b4>
 80060e8:	2201      	movs	r2, #1
 80060ea:	e7e2      	b.n	80060b2 <_dtoa_r+0xa0a>
 80060ec:	9904      	ldr	r1, [sp, #16]
 80060ee:	2900      	cmp	r1, #0
 80060f0:	db04      	blt.n	80060fc <_dtoa_r+0xa54>
 80060f2:	9807      	ldr	r0, [sp, #28]
 80060f4:	4301      	orrs	r1, r0
 80060f6:	9806      	ldr	r0, [sp, #24]
 80060f8:	4301      	orrs	r1, r0
 80060fa:	d120      	bne.n	800613e <_dtoa_r+0xa96>
 80060fc:	2a00      	cmp	r2, #0
 80060fe:	ddee      	ble.n	80060de <_dtoa_r+0xa36>
 8006100:	9902      	ldr	r1, [sp, #8]
 8006102:	9300      	str	r3, [sp, #0]
 8006104:	2201      	movs	r2, #1
 8006106:	4648      	mov	r0, r9
 8006108:	f000 fd5e 	bl	8006bc8 <__lshift>
 800610c:	4621      	mov	r1, r4
 800610e:	9002      	str	r0, [sp, #8]
 8006110:	f000 fdc6 	bl	8006ca0 <__mcmp>
 8006114:	2800      	cmp	r0, #0
 8006116:	9b00      	ldr	r3, [sp, #0]
 8006118:	dc02      	bgt.n	8006120 <_dtoa_r+0xa78>
 800611a:	d1e0      	bne.n	80060de <_dtoa_r+0xa36>
 800611c:	07da      	lsls	r2, r3, #31
 800611e:	d5de      	bpl.n	80060de <_dtoa_r+0xa36>
 8006120:	2b39      	cmp	r3, #57	@ 0x39
 8006122:	d1da      	bne.n	80060da <_dtoa_r+0xa32>
 8006124:	2339      	movs	r3, #57	@ 0x39
 8006126:	f88b 3000 	strb.w	r3, [fp]
 800612a:	4633      	mov	r3, r6
 800612c:	461e      	mov	r6, r3
 800612e:	3b01      	subs	r3, #1
 8006130:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006134:	2a39      	cmp	r2, #57	@ 0x39
 8006136:	d04e      	beq.n	80061d6 <_dtoa_r+0xb2e>
 8006138:	3201      	adds	r2, #1
 800613a:	701a      	strb	r2, [r3, #0]
 800613c:	e501      	b.n	8005b42 <_dtoa_r+0x49a>
 800613e:	2a00      	cmp	r2, #0
 8006140:	dd03      	ble.n	800614a <_dtoa_r+0xaa2>
 8006142:	2b39      	cmp	r3, #57	@ 0x39
 8006144:	d0ee      	beq.n	8006124 <_dtoa_r+0xa7c>
 8006146:	3301      	adds	r3, #1
 8006148:	e7c9      	b.n	80060de <_dtoa_r+0xa36>
 800614a:	9a00      	ldr	r2, [sp, #0]
 800614c:	9908      	ldr	r1, [sp, #32]
 800614e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006152:	428a      	cmp	r2, r1
 8006154:	d028      	beq.n	80061a8 <_dtoa_r+0xb00>
 8006156:	9902      	ldr	r1, [sp, #8]
 8006158:	2300      	movs	r3, #0
 800615a:	220a      	movs	r2, #10
 800615c:	4648      	mov	r0, r9
 800615e:	f000 fb8f 	bl	8006880 <__multadd>
 8006162:	42af      	cmp	r7, r5
 8006164:	9002      	str	r0, [sp, #8]
 8006166:	f04f 0300 	mov.w	r3, #0
 800616a:	f04f 020a 	mov.w	r2, #10
 800616e:	4639      	mov	r1, r7
 8006170:	4648      	mov	r0, r9
 8006172:	d107      	bne.n	8006184 <_dtoa_r+0xadc>
 8006174:	f000 fb84 	bl	8006880 <__multadd>
 8006178:	4607      	mov	r7, r0
 800617a:	4605      	mov	r5, r0
 800617c:	9b00      	ldr	r3, [sp, #0]
 800617e:	3301      	adds	r3, #1
 8006180:	9300      	str	r3, [sp, #0]
 8006182:	e777      	b.n	8006074 <_dtoa_r+0x9cc>
 8006184:	f000 fb7c 	bl	8006880 <__multadd>
 8006188:	4629      	mov	r1, r5
 800618a:	4607      	mov	r7, r0
 800618c:	2300      	movs	r3, #0
 800618e:	220a      	movs	r2, #10
 8006190:	4648      	mov	r0, r9
 8006192:	f000 fb75 	bl	8006880 <__multadd>
 8006196:	4605      	mov	r5, r0
 8006198:	e7f0      	b.n	800617c <_dtoa_r+0xad4>
 800619a:	f1bb 0f00 	cmp.w	fp, #0
 800619e:	bfcc      	ite	gt
 80061a0:	465e      	movgt	r6, fp
 80061a2:	2601      	movle	r6, #1
 80061a4:	4456      	add	r6, sl
 80061a6:	2700      	movs	r7, #0
 80061a8:	9902      	ldr	r1, [sp, #8]
 80061aa:	9300      	str	r3, [sp, #0]
 80061ac:	2201      	movs	r2, #1
 80061ae:	4648      	mov	r0, r9
 80061b0:	f000 fd0a 	bl	8006bc8 <__lshift>
 80061b4:	4621      	mov	r1, r4
 80061b6:	9002      	str	r0, [sp, #8]
 80061b8:	f000 fd72 	bl	8006ca0 <__mcmp>
 80061bc:	2800      	cmp	r0, #0
 80061be:	dcb4      	bgt.n	800612a <_dtoa_r+0xa82>
 80061c0:	d102      	bne.n	80061c8 <_dtoa_r+0xb20>
 80061c2:	9b00      	ldr	r3, [sp, #0]
 80061c4:	07db      	lsls	r3, r3, #31
 80061c6:	d4b0      	bmi.n	800612a <_dtoa_r+0xa82>
 80061c8:	4633      	mov	r3, r6
 80061ca:	461e      	mov	r6, r3
 80061cc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061d0:	2a30      	cmp	r2, #48	@ 0x30
 80061d2:	d0fa      	beq.n	80061ca <_dtoa_r+0xb22>
 80061d4:	e4b5      	b.n	8005b42 <_dtoa_r+0x49a>
 80061d6:	459a      	cmp	sl, r3
 80061d8:	d1a8      	bne.n	800612c <_dtoa_r+0xa84>
 80061da:	2331      	movs	r3, #49	@ 0x31
 80061dc:	f108 0801 	add.w	r8, r8, #1
 80061e0:	f88a 3000 	strb.w	r3, [sl]
 80061e4:	e4ad      	b.n	8005b42 <_dtoa_r+0x49a>
 80061e6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80061e8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006244 <_dtoa_r+0xb9c>
 80061ec:	b11b      	cbz	r3, 80061f6 <_dtoa_r+0xb4e>
 80061ee:	f10a 0308 	add.w	r3, sl, #8
 80061f2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80061f4:	6013      	str	r3, [r2, #0]
 80061f6:	4650      	mov	r0, sl
 80061f8:	b017      	add	sp, #92	@ 0x5c
 80061fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80061fe:	9b07      	ldr	r3, [sp, #28]
 8006200:	2b01      	cmp	r3, #1
 8006202:	f77f ae2e 	ble.w	8005e62 <_dtoa_r+0x7ba>
 8006206:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006208:	9308      	str	r3, [sp, #32]
 800620a:	2001      	movs	r0, #1
 800620c:	e64d      	b.n	8005eaa <_dtoa_r+0x802>
 800620e:	f1bb 0f00 	cmp.w	fp, #0
 8006212:	f77f aed9 	ble.w	8005fc8 <_dtoa_r+0x920>
 8006216:	4656      	mov	r6, sl
 8006218:	9802      	ldr	r0, [sp, #8]
 800621a:	4621      	mov	r1, r4
 800621c:	f7ff f9bc 	bl	8005598 <quorem>
 8006220:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006224:	f806 3b01 	strb.w	r3, [r6], #1
 8006228:	eba6 020a 	sub.w	r2, r6, sl
 800622c:	4593      	cmp	fp, r2
 800622e:	ddb4      	ble.n	800619a <_dtoa_r+0xaf2>
 8006230:	9902      	ldr	r1, [sp, #8]
 8006232:	2300      	movs	r3, #0
 8006234:	220a      	movs	r2, #10
 8006236:	4648      	mov	r0, r9
 8006238:	f000 fb22 	bl	8006880 <__multadd>
 800623c:	9002      	str	r0, [sp, #8]
 800623e:	e7eb      	b.n	8006218 <_dtoa_r+0xb70>
 8006240:	080085b8 	.word	0x080085b8
 8006244:	0800853c 	.word	0x0800853c

08006248 <__ssputs_r>:
 8006248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800624c:	688e      	ldr	r6, [r1, #8]
 800624e:	461f      	mov	r7, r3
 8006250:	42be      	cmp	r6, r7
 8006252:	680b      	ldr	r3, [r1, #0]
 8006254:	4682      	mov	sl, r0
 8006256:	460c      	mov	r4, r1
 8006258:	4690      	mov	r8, r2
 800625a:	d82d      	bhi.n	80062b8 <__ssputs_r+0x70>
 800625c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006260:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006264:	d026      	beq.n	80062b4 <__ssputs_r+0x6c>
 8006266:	6965      	ldr	r5, [r4, #20]
 8006268:	6909      	ldr	r1, [r1, #16]
 800626a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800626e:	eba3 0901 	sub.w	r9, r3, r1
 8006272:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006276:	1c7b      	adds	r3, r7, #1
 8006278:	444b      	add	r3, r9
 800627a:	106d      	asrs	r5, r5, #1
 800627c:	429d      	cmp	r5, r3
 800627e:	bf38      	it	cc
 8006280:	461d      	movcc	r5, r3
 8006282:	0553      	lsls	r3, r2, #21
 8006284:	d527      	bpl.n	80062d6 <__ssputs_r+0x8e>
 8006286:	4629      	mov	r1, r5
 8006288:	f000 f960 	bl	800654c <_malloc_r>
 800628c:	4606      	mov	r6, r0
 800628e:	b360      	cbz	r0, 80062ea <__ssputs_r+0xa2>
 8006290:	6921      	ldr	r1, [r4, #16]
 8006292:	464a      	mov	r2, r9
 8006294:	f000 feee 	bl	8007074 <memcpy>
 8006298:	89a3      	ldrh	r3, [r4, #12]
 800629a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800629e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80062a2:	81a3      	strh	r3, [r4, #12]
 80062a4:	6126      	str	r6, [r4, #16]
 80062a6:	6165      	str	r5, [r4, #20]
 80062a8:	444e      	add	r6, r9
 80062aa:	eba5 0509 	sub.w	r5, r5, r9
 80062ae:	6026      	str	r6, [r4, #0]
 80062b0:	60a5      	str	r5, [r4, #8]
 80062b2:	463e      	mov	r6, r7
 80062b4:	42be      	cmp	r6, r7
 80062b6:	d900      	bls.n	80062ba <__ssputs_r+0x72>
 80062b8:	463e      	mov	r6, r7
 80062ba:	6820      	ldr	r0, [r4, #0]
 80062bc:	4632      	mov	r2, r6
 80062be:	4641      	mov	r1, r8
 80062c0:	f000 fe67 	bl	8006f92 <memmove>
 80062c4:	68a3      	ldr	r3, [r4, #8]
 80062c6:	1b9b      	subs	r3, r3, r6
 80062c8:	60a3      	str	r3, [r4, #8]
 80062ca:	6823      	ldr	r3, [r4, #0]
 80062cc:	4433      	add	r3, r6
 80062ce:	6023      	str	r3, [r4, #0]
 80062d0:	2000      	movs	r0, #0
 80062d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d6:	462a      	mov	r2, r5
 80062d8:	f000 fe2d 	bl	8006f36 <_realloc_r>
 80062dc:	4606      	mov	r6, r0
 80062de:	2800      	cmp	r0, #0
 80062e0:	d1e0      	bne.n	80062a4 <__ssputs_r+0x5c>
 80062e2:	6921      	ldr	r1, [r4, #16]
 80062e4:	4650      	mov	r0, sl
 80062e6:	f000 ff05 	bl	80070f4 <_free_r>
 80062ea:	230c      	movs	r3, #12
 80062ec:	f8ca 3000 	str.w	r3, [sl]
 80062f0:	89a3      	ldrh	r3, [r4, #12]
 80062f2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80062f6:	81a3      	strh	r3, [r4, #12]
 80062f8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80062fc:	e7e9      	b.n	80062d2 <__ssputs_r+0x8a>
	...

08006300 <_svfiprintf_r>:
 8006300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006304:	4698      	mov	r8, r3
 8006306:	898b      	ldrh	r3, [r1, #12]
 8006308:	061b      	lsls	r3, r3, #24
 800630a:	b09d      	sub	sp, #116	@ 0x74
 800630c:	4607      	mov	r7, r0
 800630e:	460d      	mov	r5, r1
 8006310:	4614      	mov	r4, r2
 8006312:	d510      	bpl.n	8006336 <_svfiprintf_r+0x36>
 8006314:	690b      	ldr	r3, [r1, #16]
 8006316:	b973      	cbnz	r3, 8006336 <_svfiprintf_r+0x36>
 8006318:	2140      	movs	r1, #64	@ 0x40
 800631a:	f000 f917 	bl	800654c <_malloc_r>
 800631e:	6028      	str	r0, [r5, #0]
 8006320:	6128      	str	r0, [r5, #16]
 8006322:	b930      	cbnz	r0, 8006332 <_svfiprintf_r+0x32>
 8006324:	230c      	movs	r3, #12
 8006326:	603b      	str	r3, [r7, #0]
 8006328:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800632c:	b01d      	add	sp, #116	@ 0x74
 800632e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006332:	2340      	movs	r3, #64	@ 0x40
 8006334:	616b      	str	r3, [r5, #20]
 8006336:	2300      	movs	r3, #0
 8006338:	9309      	str	r3, [sp, #36]	@ 0x24
 800633a:	2320      	movs	r3, #32
 800633c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006340:	f8cd 800c 	str.w	r8, [sp, #12]
 8006344:	2330      	movs	r3, #48	@ 0x30
 8006346:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80064e4 <_svfiprintf_r+0x1e4>
 800634a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800634e:	f04f 0901 	mov.w	r9, #1
 8006352:	4623      	mov	r3, r4
 8006354:	469a      	mov	sl, r3
 8006356:	f813 2b01 	ldrb.w	r2, [r3], #1
 800635a:	b10a      	cbz	r2, 8006360 <_svfiprintf_r+0x60>
 800635c:	2a25      	cmp	r2, #37	@ 0x25
 800635e:	d1f9      	bne.n	8006354 <_svfiprintf_r+0x54>
 8006360:	ebba 0b04 	subs.w	fp, sl, r4
 8006364:	d00b      	beq.n	800637e <_svfiprintf_r+0x7e>
 8006366:	465b      	mov	r3, fp
 8006368:	4622      	mov	r2, r4
 800636a:	4629      	mov	r1, r5
 800636c:	4638      	mov	r0, r7
 800636e:	f7ff ff6b 	bl	8006248 <__ssputs_r>
 8006372:	3001      	adds	r0, #1
 8006374:	f000 80a7 	beq.w	80064c6 <_svfiprintf_r+0x1c6>
 8006378:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800637a:	445a      	add	r2, fp
 800637c:	9209      	str	r2, [sp, #36]	@ 0x24
 800637e:	f89a 3000 	ldrb.w	r3, [sl]
 8006382:	2b00      	cmp	r3, #0
 8006384:	f000 809f 	beq.w	80064c6 <_svfiprintf_r+0x1c6>
 8006388:	2300      	movs	r3, #0
 800638a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800638e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006392:	f10a 0a01 	add.w	sl, sl, #1
 8006396:	9304      	str	r3, [sp, #16]
 8006398:	9307      	str	r3, [sp, #28]
 800639a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800639e:	931a      	str	r3, [sp, #104]	@ 0x68
 80063a0:	4654      	mov	r4, sl
 80063a2:	2205      	movs	r2, #5
 80063a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063a8:	484e      	ldr	r0, [pc, #312]	@ (80064e4 <_svfiprintf_r+0x1e4>)
 80063aa:	f7f9 ff31 	bl	8000210 <memchr>
 80063ae:	9a04      	ldr	r2, [sp, #16]
 80063b0:	b9d8      	cbnz	r0, 80063ea <_svfiprintf_r+0xea>
 80063b2:	06d0      	lsls	r0, r2, #27
 80063b4:	bf44      	itt	mi
 80063b6:	2320      	movmi	r3, #32
 80063b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063bc:	0711      	lsls	r1, r2, #28
 80063be:	bf44      	itt	mi
 80063c0:	232b      	movmi	r3, #43	@ 0x2b
 80063c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80063c6:	f89a 3000 	ldrb.w	r3, [sl]
 80063ca:	2b2a      	cmp	r3, #42	@ 0x2a
 80063cc:	d015      	beq.n	80063fa <_svfiprintf_r+0xfa>
 80063ce:	9a07      	ldr	r2, [sp, #28]
 80063d0:	4654      	mov	r4, sl
 80063d2:	2000      	movs	r0, #0
 80063d4:	f04f 0c0a 	mov.w	ip, #10
 80063d8:	4621      	mov	r1, r4
 80063da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80063de:	3b30      	subs	r3, #48	@ 0x30
 80063e0:	2b09      	cmp	r3, #9
 80063e2:	d94b      	bls.n	800647c <_svfiprintf_r+0x17c>
 80063e4:	b1b0      	cbz	r0, 8006414 <_svfiprintf_r+0x114>
 80063e6:	9207      	str	r2, [sp, #28]
 80063e8:	e014      	b.n	8006414 <_svfiprintf_r+0x114>
 80063ea:	eba0 0308 	sub.w	r3, r0, r8
 80063ee:	fa09 f303 	lsl.w	r3, r9, r3
 80063f2:	4313      	orrs	r3, r2
 80063f4:	9304      	str	r3, [sp, #16]
 80063f6:	46a2      	mov	sl, r4
 80063f8:	e7d2      	b.n	80063a0 <_svfiprintf_r+0xa0>
 80063fa:	9b03      	ldr	r3, [sp, #12]
 80063fc:	1d19      	adds	r1, r3, #4
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	9103      	str	r1, [sp, #12]
 8006402:	2b00      	cmp	r3, #0
 8006404:	bfbb      	ittet	lt
 8006406:	425b      	neglt	r3, r3
 8006408:	f042 0202 	orrlt.w	r2, r2, #2
 800640c:	9307      	strge	r3, [sp, #28]
 800640e:	9307      	strlt	r3, [sp, #28]
 8006410:	bfb8      	it	lt
 8006412:	9204      	strlt	r2, [sp, #16]
 8006414:	7823      	ldrb	r3, [r4, #0]
 8006416:	2b2e      	cmp	r3, #46	@ 0x2e
 8006418:	d10a      	bne.n	8006430 <_svfiprintf_r+0x130>
 800641a:	7863      	ldrb	r3, [r4, #1]
 800641c:	2b2a      	cmp	r3, #42	@ 0x2a
 800641e:	d132      	bne.n	8006486 <_svfiprintf_r+0x186>
 8006420:	9b03      	ldr	r3, [sp, #12]
 8006422:	1d1a      	adds	r2, r3, #4
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	9203      	str	r2, [sp, #12]
 8006428:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800642c:	3402      	adds	r4, #2
 800642e:	9305      	str	r3, [sp, #20]
 8006430:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80064f4 <_svfiprintf_r+0x1f4>
 8006434:	7821      	ldrb	r1, [r4, #0]
 8006436:	2203      	movs	r2, #3
 8006438:	4650      	mov	r0, sl
 800643a:	f7f9 fee9 	bl	8000210 <memchr>
 800643e:	b138      	cbz	r0, 8006450 <_svfiprintf_r+0x150>
 8006440:	9b04      	ldr	r3, [sp, #16]
 8006442:	eba0 000a 	sub.w	r0, r0, sl
 8006446:	2240      	movs	r2, #64	@ 0x40
 8006448:	4082      	lsls	r2, r0
 800644a:	4313      	orrs	r3, r2
 800644c:	3401      	adds	r4, #1
 800644e:	9304      	str	r3, [sp, #16]
 8006450:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006454:	4824      	ldr	r0, [pc, #144]	@ (80064e8 <_svfiprintf_r+0x1e8>)
 8006456:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800645a:	2206      	movs	r2, #6
 800645c:	f7f9 fed8 	bl	8000210 <memchr>
 8006460:	2800      	cmp	r0, #0
 8006462:	d036      	beq.n	80064d2 <_svfiprintf_r+0x1d2>
 8006464:	4b21      	ldr	r3, [pc, #132]	@ (80064ec <_svfiprintf_r+0x1ec>)
 8006466:	bb1b      	cbnz	r3, 80064b0 <_svfiprintf_r+0x1b0>
 8006468:	9b03      	ldr	r3, [sp, #12]
 800646a:	3307      	adds	r3, #7
 800646c:	f023 0307 	bic.w	r3, r3, #7
 8006470:	3308      	adds	r3, #8
 8006472:	9303      	str	r3, [sp, #12]
 8006474:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006476:	4433      	add	r3, r6
 8006478:	9309      	str	r3, [sp, #36]	@ 0x24
 800647a:	e76a      	b.n	8006352 <_svfiprintf_r+0x52>
 800647c:	fb0c 3202 	mla	r2, ip, r2, r3
 8006480:	460c      	mov	r4, r1
 8006482:	2001      	movs	r0, #1
 8006484:	e7a8      	b.n	80063d8 <_svfiprintf_r+0xd8>
 8006486:	2300      	movs	r3, #0
 8006488:	3401      	adds	r4, #1
 800648a:	9305      	str	r3, [sp, #20]
 800648c:	4619      	mov	r1, r3
 800648e:	f04f 0c0a 	mov.w	ip, #10
 8006492:	4620      	mov	r0, r4
 8006494:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006498:	3a30      	subs	r2, #48	@ 0x30
 800649a:	2a09      	cmp	r2, #9
 800649c:	d903      	bls.n	80064a6 <_svfiprintf_r+0x1a6>
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d0c6      	beq.n	8006430 <_svfiprintf_r+0x130>
 80064a2:	9105      	str	r1, [sp, #20]
 80064a4:	e7c4      	b.n	8006430 <_svfiprintf_r+0x130>
 80064a6:	fb0c 2101 	mla	r1, ip, r1, r2
 80064aa:	4604      	mov	r4, r0
 80064ac:	2301      	movs	r3, #1
 80064ae:	e7f0      	b.n	8006492 <_svfiprintf_r+0x192>
 80064b0:	ab03      	add	r3, sp, #12
 80064b2:	9300      	str	r3, [sp, #0]
 80064b4:	462a      	mov	r2, r5
 80064b6:	4b0e      	ldr	r3, [pc, #56]	@ (80064f0 <_svfiprintf_r+0x1f0>)
 80064b8:	a904      	add	r1, sp, #16
 80064ba:	4638      	mov	r0, r7
 80064bc:	f7fe fb84 	bl	8004bc8 <_printf_float>
 80064c0:	1c42      	adds	r2, r0, #1
 80064c2:	4606      	mov	r6, r0
 80064c4:	d1d6      	bne.n	8006474 <_svfiprintf_r+0x174>
 80064c6:	89ab      	ldrh	r3, [r5, #12]
 80064c8:	065b      	lsls	r3, r3, #25
 80064ca:	f53f af2d 	bmi.w	8006328 <_svfiprintf_r+0x28>
 80064ce:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80064d0:	e72c      	b.n	800632c <_svfiprintf_r+0x2c>
 80064d2:	ab03      	add	r3, sp, #12
 80064d4:	9300      	str	r3, [sp, #0]
 80064d6:	462a      	mov	r2, r5
 80064d8:	4b05      	ldr	r3, [pc, #20]	@ (80064f0 <_svfiprintf_r+0x1f0>)
 80064da:	a904      	add	r1, sp, #16
 80064dc:	4638      	mov	r0, r7
 80064de:	f7fe fe0b 	bl	80050f8 <_printf_i>
 80064e2:	e7ed      	b.n	80064c0 <_svfiprintf_r+0x1c0>
 80064e4:	080085c9 	.word	0x080085c9
 80064e8:	080085d3 	.word	0x080085d3
 80064ec:	08004bc9 	.word	0x08004bc9
 80064f0:	08006249 	.word	0x08006249
 80064f4:	080085cf 	.word	0x080085cf

080064f8 <malloc>:
 80064f8:	4b02      	ldr	r3, [pc, #8]	@ (8006504 <malloc+0xc>)
 80064fa:	4601      	mov	r1, r0
 80064fc:	6818      	ldr	r0, [r3, #0]
 80064fe:	f000 b825 	b.w	800654c <_malloc_r>
 8006502:	bf00      	nop
 8006504:	20000020 	.word	0x20000020

08006508 <sbrk_aligned>:
 8006508:	b570      	push	{r4, r5, r6, lr}
 800650a:	4e0f      	ldr	r6, [pc, #60]	@ (8006548 <sbrk_aligned+0x40>)
 800650c:	460c      	mov	r4, r1
 800650e:	6831      	ldr	r1, [r6, #0]
 8006510:	4605      	mov	r5, r0
 8006512:	b911      	cbnz	r1, 800651a <sbrk_aligned+0x12>
 8006514:	f000 fd7c 	bl	8007010 <_sbrk_r>
 8006518:	6030      	str	r0, [r6, #0]
 800651a:	4621      	mov	r1, r4
 800651c:	4628      	mov	r0, r5
 800651e:	f000 fd77 	bl	8007010 <_sbrk_r>
 8006522:	1c43      	adds	r3, r0, #1
 8006524:	d103      	bne.n	800652e <sbrk_aligned+0x26>
 8006526:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800652a:	4620      	mov	r0, r4
 800652c:	bd70      	pop	{r4, r5, r6, pc}
 800652e:	1cc4      	adds	r4, r0, #3
 8006530:	f024 0403 	bic.w	r4, r4, #3
 8006534:	42a0      	cmp	r0, r4
 8006536:	d0f8      	beq.n	800652a <sbrk_aligned+0x22>
 8006538:	1a21      	subs	r1, r4, r0
 800653a:	4628      	mov	r0, r5
 800653c:	f000 fd68 	bl	8007010 <_sbrk_r>
 8006540:	3001      	adds	r0, #1
 8006542:	d1f2      	bne.n	800652a <sbrk_aligned+0x22>
 8006544:	e7ef      	b.n	8006526 <sbrk_aligned+0x1e>
 8006546:	bf00      	nop
 8006548:	200007e4 	.word	0x200007e4

0800654c <_malloc_r>:
 800654c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006550:	1ccd      	adds	r5, r1, #3
 8006552:	f025 0503 	bic.w	r5, r5, #3
 8006556:	3508      	adds	r5, #8
 8006558:	2d0c      	cmp	r5, #12
 800655a:	bf38      	it	cc
 800655c:	250c      	movcc	r5, #12
 800655e:	2d00      	cmp	r5, #0
 8006560:	4606      	mov	r6, r0
 8006562:	db01      	blt.n	8006568 <_malloc_r+0x1c>
 8006564:	42a9      	cmp	r1, r5
 8006566:	d904      	bls.n	8006572 <_malloc_r+0x26>
 8006568:	230c      	movs	r3, #12
 800656a:	6033      	str	r3, [r6, #0]
 800656c:	2000      	movs	r0, #0
 800656e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006572:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006648 <_malloc_r+0xfc>
 8006576:	f000 f915 	bl	80067a4 <__malloc_lock>
 800657a:	f8d8 3000 	ldr.w	r3, [r8]
 800657e:	461c      	mov	r4, r3
 8006580:	bb44      	cbnz	r4, 80065d4 <_malloc_r+0x88>
 8006582:	4629      	mov	r1, r5
 8006584:	4630      	mov	r0, r6
 8006586:	f7ff ffbf 	bl	8006508 <sbrk_aligned>
 800658a:	1c43      	adds	r3, r0, #1
 800658c:	4604      	mov	r4, r0
 800658e:	d158      	bne.n	8006642 <_malloc_r+0xf6>
 8006590:	f8d8 4000 	ldr.w	r4, [r8]
 8006594:	4627      	mov	r7, r4
 8006596:	2f00      	cmp	r7, #0
 8006598:	d143      	bne.n	8006622 <_malloc_r+0xd6>
 800659a:	2c00      	cmp	r4, #0
 800659c:	d04b      	beq.n	8006636 <_malloc_r+0xea>
 800659e:	6823      	ldr	r3, [r4, #0]
 80065a0:	4639      	mov	r1, r7
 80065a2:	4630      	mov	r0, r6
 80065a4:	eb04 0903 	add.w	r9, r4, r3
 80065a8:	f000 fd32 	bl	8007010 <_sbrk_r>
 80065ac:	4581      	cmp	r9, r0
 80065ae:	d142      	bne.n	8006636 <_malloc_r+0xea>
 80065b0:	6821      	ldr	r1, [r4, #0]
 80065b2:	1a6d      	subs	r5, r5, r1
 80065b4:	4629      	mov	r1, r5
 80065b6:	4630      	mov	r0, r6
 80065b8:	f7ff ffa6 	bl	8006508 <sbrk_aligned>
 80065bc:	3001      	adds	r0, #1
 80065be:	d03a      	beq.n	8006636 <_malloc_r+0xea>
 80065c0:	6823      	ldr	r3, [r4, #0]
 80065c2:	442b      	add	r3, r5
 80065c4:	6023      	str	r3, [r4, #0]
 80065c6:	f8d8 3000 	ldr.w	r3, [r8]
 80065ca:	685a      	ldr	r2, [r3, #4]
 80065cc:	bb62      	cbnz	r2, 8006628 <_malloc_r+0xdc>
 80065ce:	f8c8 7000 	str.w	r7, [r8]
 80065d2:	e00f      	b.n	80065f4 <_malloc_r+0xa8>
 80065d4:	6822      	ldr	r2, [r4, #0]
 80065d6:	1b52      	subs	r2, r2, r5
 80065d8:	d420      	bmi.n	800661c <_malloc_r+0xd0>
 80065da:	2a0b      	cmp	r2, #11
 80065dc:	d917      	bls.n	800660e <_malloc_r+0xc2>
 80065de:	1961      	adds	r1, r4, r5
 80065e0:	42a3      	cmp	r3, r4
 80065e2:	6025      	str	r5, [r4, #0]
 80065e4:	bf18      	it	ne
 80065e6:	6059      	strne	r1, [r3, #4]
 80065e8:	6863      	ldr	r3, [r4, #4]
 80065ea:	bf08      	it	eq
 80065ec:	f8c8 1000 	streq.w	r1, [r8]
 80065f0:	5162      	str	r2, [r4, r5]
 80065f2:	604b      	str	r3, [r1, #4]
 80065f4:	4630      	mov	r0, r6
 80065f6:	f000 f8db 	bl	80067b0 <__malloc_unlock>
 80065fa:	f104 000b 	add.w	r0, r4, #11
 80065fe:	1d23      	adds	r3, r4, #4
 8006600:	f020 0007 	bic.w	r0, r0, #7
 8006604:	1ac2      	subs	r2, r0, r3
 8006606:	bf1c      	itt	ne
 8006608:	1a1b      	subne	r3, r3, r0
 800660a:	50a3      	strne	r3, [r4, r2]
 800660c:	e7af      	b.n	800656e <_malloc_r+0x22>
 800660e:	6862      	ldr	r2, [r4, #4]
 8006610:	42a3      	cmp	r3, r4
 8006612:	bf0c      	ite	eq
 8006614:	f8c8 2000 	streq.w	r2, [r8]
 8006618:	605a      	strne	r2, [r3, #4]
 800661a:	e7eb      	b.n	80065f4 <_malloc_r+0xa8>
 800661c:	4623      	mov	r3, r4
 800661e:	6864      	ldr	r4, [r4, #4]
 8006620:	e7ae      	b.n	8006580 <_malloc_r+0x34>
 8006622:	463c      	mov	r4, r7
 8006624:	687f      	ldr	r7, [r7, #4]
 8006626:	e7b6      	b.n	8006596 <_malloc_r+0x4a>
 8006628:	461a      	mov	r2, r3
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	42a3      	cmp	r3, r4
 800662e:	d1fb      	bne.n	8006628 <_malloc_r+0xdc>
 8006630:	2300      	movs	r3, #0
 8006632:	6053      	str	r3, [r2, #4]
 8006634:	e7de      	b.n	80065f4 <_malloc_r+0xa8>
 8006636:	230c      	movs	r3, #12
 8006638:	6033      	str	r3, [r6, #0]
 800663a:	4630      	mov	r0, r6
 800663c:	f000 f8b8 	bl	80067b0 <__malloc_unlock>
 8006640:	e794      	b.n	800656c <_malloc_r+0x20>
 8006642:	6005      	str	r5, [r0, #0]
 8006644:	e7d6      	b.n	80065f4 <_malloc_r+0xa8>
 8006646:	bf00      	nop
 8006648:	200007e8 	.word	0x200007e8

0800664c <__sflush_r>:
 800664c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006650:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006654:	0716      	lsls	r6, r2, #28
 8006656:	4605      	mov	r5, r0
 8006658:	460c      	mov	r4, r1
 800665a:	d454      	bmi.n	8006706 <__sflush_r+0xba>
 800665c:	684b      	ldr	r3, [r1, #4]
 800665e:	2b00      	cmp	r3, #0
 8006660:	dc02      	bgt.n	8006668 <__sflush_r+0x1c>
 8006662:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006664:	2b00      	cmp	r3, #0
 8006666:	dd48      	ble.n	80066fa <__sflush_r+0xae>
 8006668:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800666a:	2e00      	cmp	r6, #0
 800666c:	d045      	beq.n	80066fa <__sflush_r+0xae>
 800666e:	2300      	movs	r3, #0
 8006670:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006674:	682f      	ldr	r7, [r5, #0]
 8006676:	6a21      	ldr	r1, [r4, #32]
 8006678:	602b      	str	r3, [r5, #0]
 800667a:	d030      	beq.n	80066de <__sflush_r+0x92>
 800667c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800667e:	89a3      	ldrh	r3, [r4, #12]
 8006680:	0759      	lsls	r1, r3, #29
 8006682:	d505      	bpl.n	8006690 <__sflush_r+0x44>
 8006684:	6863      	ldr	r3, [r4, #4]
 8006686:	1ad2      	subs	r2, r2, r3
 8006688:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800668a:	b10b      	cbz	r3, 8006690 <__sflush_r+0x44>
 800668c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800668e:	1ad2      	subs	r2, r2, r3
 8006690:	2300      	movs	r3, #0
 8006692:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006694:	6a21      	ldr	r1, [r4, #32]
 8006696:	4628      	mov	r0, r5
 8006698:	47b0      	blx	r6
 800669a:	1c43      	adds	r3, r0, #1
 800669c:	89a3      	ldrh	r3, [r4, #12]
 800669e:	d106      	bne.n	80066ae <__sflush_r+0x62>
 80066a0:	6829      	ldr	r1, [r5, #0]
 80066a2:	291d      	cmp	r1, #29
 80066a4:	d82b      	bhi.n	80066fe <__sflush_r+0xb2>
 80066a6:	4a2a      	ldr	r2, [pc, #168]	@ (8006750 <__sflush_r+0x104>)
 80066a8:	40ca      	lsrs	r2, r1
 80066aa:	07d6      	lsls	r6, r2, #31
 80066ac:	d527      	bpl.n	80066fe <__sflush_r+0xb2>
 80066ae:	2200      	movs	r2, #0
 80066b0:	6062      	str	r2, [r4, #4]
 80066b2:	04d9      	lsls	r1, r3, #19
 80066b4:	6922      	ldr	r2, [r4, #16]
 80066b6:	6022      	str	r2, [r4, #0]
 80066b8:	d504      	bpl.n	80066c4 <__sflush_r+0x78>
 80066ba:	1c42      	adds	r2, r0, #1
 80066bc:	d101      	bne.n	80066c2 <__sflush_r+0x76>
 80066be:	682b      	ldr	r3, [r5, #0]
 80066c0:	b903      	cbnz	r3, 80066c4 <__sflush_r+0x78>
 80066c2:	6560      	str	r0, [r4, #84]	@ 0x54
 80066c4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80066c6:	602f      	str	r7, [r5, #0]
 80066c8:	b1b9      	cbz	r1, 80066fa <__sflush_r+0xae>
 80066ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80066ce:	4299      	cmp	r1, r3
 80066d0:	d002      	beq.n	80066d8 <__sflush_r+0x8c>
 80066d2:	4628      	mov	r0, r5
 80066d4:	f000 fd0e 	bl	80070f4 <_free_r>
 80066d8:	2300      	movs	r3, #0
 80066da:	6363      	str	r3, [r4, #52]	@ 0x34
 80066dc:	e00d      	b.n	80066fa <__sflush_r+0xae>
 80066de:	2301      	movs	r3, #1
 80066e0:	4628      	mov	r0, r5
 80066e2:	47b0      	blx	r6
 80066e4:	4602      	mov	r2, r0
 80066e6:	1c50      	adds	r0, r2, #1
 80066e8:	d1c9      	bne.n	800667e <__sflush_r+0x32>
 80066ea:	682b      	ldr	r3, [r5, #0]
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d0c6      	beq.n	800667e <__sflush_r+0x32>
 80066f0:	2b1d      	cmp	r3, #29
 80066f2:	d001      	beq.n	80066f8 <__sflush_r+0xac>
 80066f4:	2b16      	cmp	r3, #22
 80066f6:	d11e      	bne.n	8006736 <__sflush_r+0xea>
 80066f8:	602f      	str	r7, [r5, #0]
 80066fa:	2000      	movs	r0, #0
 80066fc:	e022      	b.n	8006744 <__sflush_r+0xf8>
 80066fe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006702:	b21b      	sxth	r3, r3
 8006704:	e01b      	b.n	800673e <__sflush_r+0xf2>
 8006706:	690f      	ldr	r7, [r1, #16]
 8006708:	2f00      	cmp	r7, #0
 800670a:	d0f6      	beq.n	80066fa <__sflush_r+0xae>
 800670c:	0793      	lsls	r3, r2, #30
 800670e:	680e      	ldr	r6, [r1, #0]
 8006710:	bf08      	it	eq
 8006712:	694b      	ldreq	r3, [r1, #20]
 8006714:	600f      	str	r7, [r1, #0]
 8006716:	bf18      	it	ne
 8006718:	2300      	movne	r3, #0
 800671a:	eba6 0807 	sub.w	r8, r6, r7
 800671e:	608b      	str	r3, [r1, #8]
 8006720:	f1b8 0f00 	cmp.w	r8, #0
 8006724:	dde9      	ble.n	80066fa <__sflush_r+0xae>
 8006726:	6a21      	ldr	r1, [r4, #32]
 8006728:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800672a:	4643      	mov	r3, r8
 800672c:	463a      	mov	r2, r7
 800672e:	4628      	mov	r0, r5
 8006730:	47b0      	blx	r6
 8006732:	2800      	cmp	r0, #0
 8006734:	dc08      	bgt.n	8006748 <__sflush_r+0xfc>
 8006736:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800673a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800673e:	81a3      	strh	r3, [r4, #12]
 8006740:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006744:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006748:	4407      	add	r7, r0
 800674a:	eba8 0800 	sub.w	r8, r8, r0
 800674e:	e7e7      	b.n	8006720 <__sflush_r+0xd4>
 8006750:	20400001 	.word	0x20400001

08006754 <_fflush_r>:
 8006754:	b538      	push	{r3, r4, r5, lr}
 8006756:	690b      	ldr	r3, [r1, #16]
 8006758:	4605      	mov	r5, r0
 800675a:	460c      	mov	r4, r1
 800675c:	b913      	cbnz	r3, 8006764 <_fflush_r+0x10>
 800675e:	2500      	movs	r5, #0
 8006760:	4628      	mov	r0, r5
 8006762:	bd38      	pop	{r3, r4, r5, pc}
 8006764:	b118      	cbz	r0, 800676e <_fflush_r+0x1a>
 8006766:	6a03      	ldr	r3, [r0, #32]
 8006768:	b90b      	cbnz	r3, 800676e <_fflush_r+0x1a>
 800676a:	f7fe fea5 	bl	80054b8 <__sinit>
 800676e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006772:	2b00      	cmp	r3, #0
 8006774:	d0f3      	beq.n	800675e <_fflush_r+0xa>
 8006776:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006778:	07d0      	lsls	r0, r2, #31
 800677a:	d404      	bmi.n	8006786 <_fflush_r+0x32>
 800677c:	0599      	lsls	r1, r3, #22
 800677e:	d402      	bmi.n	8006786 <_fflush_r+0x32>
 8006780:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006782:	f7fe ff02 	bl	800558a <__retarget_lock_acquire_recursive>
 8006786:	4628      	mov	r0, r5
 8006788:	4621      	mov	r1, r4
 800678a:	f7ff ff5f 	bl	800664c <__sflush_r>
 800678e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006790:	07da      	lsls	r2, r3, #31
 8006792:	4605      	mov	r5, r0
 8006794:	d4e4      	bmi.n	8006760 <_fflush_r+0xc>
 8006796:	89a3      	ldrh	r3, [r4, #12]
 8006798:	059b      	lsls	r3, r3, #22
 800679a:	d4e1      	bmi.n	8006760 <_fflush_r+0xc>
 800679c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800679e:	f7fe fef5 	bl	800558c <__retarget_lock_release_recursive>
 80067a2:	e7dd      	b.n	8006760 <_fflush_r+0xc>

080067a4 <__malloc_lock>:
 80067a4:	4801      	ldr	r0, [pc, #4]	@ (80067ac <__malloc_lock+0x8>)
 80067a6:	f7fe bef0 	b.w	800558a <__retarget_lock_acquire_recursive>
 80067aa:	bf00      	nop
 80067ac:	200007e0 	.word	0x200007e0

080067b0 <__malloc_unlock>:
 80067b0:	4801      	ldr	r0, [pc, #4]	@ (80067b8 <__malloc_unlock+0x8>)
 80067b2:	f7fe beeb 	b.w	800558c <__retarget_lock_release_recursive>
 80067b6:	bf00      	nop
 80067b8:	200007e0 	.word	0x200007e0

080067bc <_Balloc>:
 80067bc:	b570      	push	{r4, r5, r6, lr}
 80067be:	69c6      	ldr	r6, [r0, #28]
 80067c0:	4604      	mov	r4, r0
 80067c2:	460d      	mov	r5, r1
 80067c4:	b976      	cbnz	r6, 80067e4 <_Balloc+0x28>
 80067c6:	2010      	movs	r0, #16
 80067c8:	f7ff fe96 	bl	80064f8 <malloc>
 80067cc:	4602      	mov	r2, r0
 80067ce:	61e0      	str	r0, [r4, #28]
 80067d0:	b920      	cbnz	r0, 80067dc <_Balloc+0x20>
 80067d2:	4b18      	ldr	r3, [pc, #96]	@ (8006834 <_Balloc+0x78>)
 80067d4:	4818      	ldr	r0, [pc, #96]	@ (8006838 <_Balloc+0x7c>)
 80067d6:	216b      	movs	r1, #107	@ 0x6b
 80067d8:	f000 fc5a 	bl	8007090 <__assert_func>
 80067dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80067e0:	6006      	str	r6, [r0, #0]
 80067e2:	60c6      	str	r6, [r0, #12]
 80067e4:	69e6      	ldr	r6, [r4, #28]
 80067e6:	68f3      	ldr	r3, [r6, #12]
 80067e8:	b183      	cbz	r3, 800680c <_Balloc+0x50>
 80067ea:	69e3      	ldr	r3, [r4, #28]
 80067ec:	68db      	ldr	r3, [r3, #12]
 80067ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80067f2:	b9b8      	cbnz	r0, 8006824 <_Balloc+0x68>
 80067f4:	2101      	movs	r1, #1
 80067f6:	fa01 f605 	lsl.w	r6, r1, r5
 80067fa:	1d72      	adds	r2, r6, #5
 80067fc:	0092      	lsls	r2, r2, #2
 80067fe:	4620      	mov	r0, r4
 8006800:	f000 fc64 	bl	80070cc <_calloc_r>
 8006804:	b160      	cbz	r0, 8006820 <_Balloc+0x64>
 8006806:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800680a:	e00e      	b.n	800682a <_Balloc+0x6e>
 800680c:	2221      	movs	r2, #33	@ 0x21
 800680e:	2104      	movs	r1, #4
 8006810:	4620      	mov	r0, r4
 8006812:	f000 fc5b 	bl	80070cc <_calloc_r>
 8006816:	69e3      	ldr	r3, [r4, #28]
 8006818:	60f0      	str	r0, [r6, #12]
 800681a:	68db      	ldr	r3, [r3, #12]
 800681c:	2b00      	cmp	r3, #0
 800681e:	d1e4      	bne.n	80067ea <_Balloc+0x2e>
 8006820:	2000      	movs	r0, #0
 8006822:	bd70      	pop	{r4, r5, r6, pc}
 8006824:	6802      	ldr	r2, [r0, #0]
 8006826:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800682a:	2300      	movs	r3, #0
 800682c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006830:	e7f7      	b.n	8006822 <_Balloc+0x66>
 8006832:	bf00      	nop
 8006834:	08008549 	.word	0x08008549
 8006838:	080085da 	.word	0x080085da

0800683c <_Bfree>:
 800683c:	b570      	push	{r4, r5, r6, lr}
 800683e:	69c6      	ldr	r6, [r0, #28]
 8006840:	4605      	mov	r5, r0
 8006842:	460c      	mov	r4, r1
 8006844:	b976      	cbnz	r6, 8006864 <_Bfree+0x28>
 8006846:	2010      	movs	r0, #16
 8006848:	f7ff fe56 	bl	80064f8 <malloc>
 800684c:	4602      	mov	r2, r0
 800684e:	61e8      	str	r0, [r5, #28]
 8006850:	b920      	cbnz	r0, 800685c <_Bfree+0x20>
 8006852:	4b09      	ldr	r3, [pc, #36]	@ (8006878 <_Bfree+0x3c>)
 8006854:	4809      	ldr	r0, [pc, #36]	@ (800687c <_Bfree+0x40>)
 8006856:	218f      	movs	r1, #143	@ 0x8f
 8006858:	f000 fc1a 	bl	8007090 <__assert_func>
 800685c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006860:	6006      	str	r6, [r0, #0]
 8006862:	60c6      	str	r6, [r0, #12]
 8006864:	b13c      	cbz	r4, 8006876 <_Bfree+0x3a>
 8006866:	69eb      	ldr	r3, [r5, #28]
 8006868:	6862      	ldr	r2, [r4, #4]
 800686a:	68db      	ldr	r3, [r3, #12]
 800686c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006870:	6021      	str	r1, [r4, #0]
 8006872:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006876:	bd70      	pop	{r4, r5, r6, pc}
 8006878:	08008549 	.word	0x08008549
 800687c:	080085da 	.word	0x080085da

08006880 <__multadd>:
 8006880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006884:	690d      	ldr	r5, [r1, #16]
 8006886:	4607      	mov	r7, r0
 8006888:	460c      	mov	r4, r1
 800688a:	461e      	mov	r6, r3
 800688c:	f101 0c14 	add.w	ip, r1, #20
 8006890:	2000      	movs	r0, #0
 8006892:	f8dc 3000 	ldr.w	r3, [ip]
 8006896:	b299      	uxth	r1, r3
 8006898:	fb02 6101 	mla	r1, r2, r1, r6
 800689c:	0c1e      	lsrs	r6, r3, #16
 800689e:	0c0b      	lsrs	r3, r1, #16
 80068a0:	fb02 3306 	mla	r3, r2, r6, r3
 80068a4:	b289      	uxth	r1, r1
 80068a6:	3001      	adds	r0, #1
 80068a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80068ac:	4285      	cmp	r5, r0
 80068ae:	f84c 1b04 	str.w	r1, [ip], #4
 80068b2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80068b6:	dcec      	bgt.n	8006892 <__multadd+0x12>
 80068b8:	b30e      	cbz	r6, 80068fe <__multadd+0x7e>
 80068ba:	68a3      	ldr	r3, [r4, #8]
 80068bc:	42ab      	cmp	r3, r5
 80068be:	dc19      	bgt.n	80068f4 <__multadd+0x74>
 80068c0:	6861      	ldr	r1, [r4, #4]
 80068c2:	4638      	mov	r0, r7
 80068c4:	3101      	adds	r1, #1
 80068c6:	f7ff ff79 	bl	80067bc <_Balloc>
 80068ca:	4680      	mov	r8, r0
 80068cc:	b928      	cbnz	r0, 80068da <__multadd+0x5a>
 80068ce:	4602      	mov	r2, r0
 80068d0:	4b0c      	ldr	r3, [pc, #48]	@ (8006904 <__multadd+0x84>)
 80068d2:	480d      	ldr	r0, [pc, #52]	@ (8006908 <__multadd+0x88>)
 80068d4:	21ba      	movs	r1, #186	@ 0xba
 80068d6:	f000 fbdb 	bl	8007090 <__assert_func>
 80068da:	6922      	ldr	r2, [r4, #16]
 80068dc:	3202      	adds	r2, #2
 80068de:	f104 010c 	add.w	r1, r4, #12
 80068e2:	0092      	lsls	r2, r2, #2
 80068e4:	300c      	adds	r0, #12
 80068e6:	f000 fbc5 	bl	8007074 <memcpy>
 80068ea:	4621      	mov	r1, r4
 80068ec:	4638      	mov	r0, r7
 80068ee:	f7ff ffa5 	bl	800683c <_Bfree>
 80068f2:	4644      	mov	r4, r8
 80068f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80068f8:	3501      	adds	r5, #1
 80068fa:	615e      	str	r6, [r3, #20]
 80068fc:	6125      	str	r5, [r4, #16]
 80068fe:	4620      	mov	r0, r4
 8006900:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006904:	080085b8 	.word	0x080085b8
 8006908:	080085da 	.word	0x080085da

0800690c <__hi0bits>:
 800690c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006910:	4603      	mov	r3, r0
 8006912:	bf36      	itet	cc
 8006914:	0403      	lslcc	r3, r0, #16
 8006916:	2000      	movcs	r0, #0
 8006918:	2010      	movcc	r0, #16
 800691a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800691e:	bf3c      	itt	cc
 8006920:	021b      	lslcc	r3, r3, #8
 8006922:	3008      	addcc	r0, #8
 8006924:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006928:	bf3c      	itt	cc
 800692a:	011b      	lslcc	r3, r3, #4
 800692c:	3004      	addcc	r0, #4
 800692e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006932:	bf3c      	itt	cc
 8006934:	009b      	lslcc	r3, r3, #2
 8006936:	3002      	addcc	r0, #2
 8006938:	2b00      	cmp	r3, #0
 800693a:	db05      	blt.n	8006948 <__hi0bits+0x3c>
 800693c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006940:	f100 0001 	add.w	r0, r0, #1
 8006944:	bf08      	it	eq
 8006946:	2020      	moveq	r0, #32
 8006948:	4770      	bx	lr

0800694a <__lo0bits>:
 800694a:	6803      	ldr	r3, [r0, #0]
 800694c:	4602      	mov	r2, r0
 800694e:	f013 0007 	ands.w	r0, r3, #7
 8006952:	d00b      	beq.n	800696c <__lo0bits+0x22>
 8006954:	07d9      	lsls	r1, r3, #31
 8006956:	d421      	bmi.n	800699c <__lo0bits+0x52>
 8006958:	0798      	lsls	r0, r3, #30
 800695a:	bf49      	itett	mi
 800695c:	085b      	lsrmi	r3, r3, #1
 800695e:	089b      	lsrpl	r3, r3, #2
 8006960:	2001      	movmi	r0, #1
 8006962:	6013      	strmi	r3, [r2, #0]
 8006964:	bf5c      	itt	pl
 8006966:	6013      	strpl	r3, [r2, #0]
 8006968:	2002      	movpl	r0, #2
 800696a:	4770      	bx	lr
 800696c:	b299      	uxth	r1, r3
 800696e:	b909      	cbnz	r1, 8006974 <__lo0bits+0x2a>
 8006970:	0c1b      	lsrs	r3, r3, #16
 8006972:	2010      	movs	r0, #16
 8006974:	b2d9      	uxtb	r1, r3
 8006976:	b909      	cbnz	r1, 800697c <__lo0bits+0x32>
 8006978:	3008      	adds	r0, #8
 800697a:	0a1b      	lsrs	r3, r3, #8
 800697c:	0719      	lsls	r1, r3, #28
 800697e:	bf04      	itt	eq
 8006980:	091b      	lsreq	r3, r3, #4
 8006982:	3004      	addeq	r0, #4
 8006984:	0799      	lsls	r1, r3, #30
 8006986:	bf04      	itt	eq
 8006988:	089b      	lsreq	r3, r3, #2
 800698a:	3002      	addeq	r0, #2
 800698c:	07d9      	lsls	r1, r3, #31
 800698e:	d403      	bmi.n	8006998 <__lo0bits+0x4e>
 8006990:	085b      	lsrs	r3, r3, #1
 8006992:	f100 0001 	add.w	r0, r0, #1
 8006996:	d003      	beq.n	80069a0 <__lo0bits+0x56>
 8006998:	6013      	str	r3, [r2, #0]
 800699a:	4770      	bx	lr
 800699c:	2000      	movs	r0, #0
 800699e:	4770      	bx	lr
 80069a0:	2020      	movs	r0, #32
 80069a2:	4770      	bx	lr

080069a4 <__i2b>:
 80069a4:	b510      	push	{r4, lr}
 80069a6:	460c      	mov	r4, r1
 80069a8:	2101      	movs	r1, #1
 80069aa:	f7ff ff07 	bl	80067bc <_Balloc>
 80069ae:	4602      	mov	r2, r0
 80069b0:	b928      	cbnz	r0, 80069be <__i2b+0x1a>
 80069b2:	4b05      	ldr	r3, [pc, #20]	@ (80069c8 <__i2b+0x24>)
 80069b4:	4805      	ldr	r0, [pc, #20]	@ (80069cc <__i2b+0x28>)
 80069b6:	f240 1145 	movw	r1, #325	@ 0x145
 80069ba:	f000 fb69 	bl	8007090 <__assert_func>
 80069be:	2301      	movs	r3, #1
 80069c0:	6144      	str	r4, [r0, #20]
 80069c2:	6103      	str	r3, [r0, #16]
 80069c4:	bd10      	pop	{r4, pc}
 80069c6:	bf00      	nop
 80069c8:	080085b8 	.word	0x080085b8
 80069cc:	080085da 	.word	0x080085da

080069d0 <__multiply>:
 80069d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069d4:	4617      	mov	r7, r2
 80069d6:	690a      	ldr	r2, [r1, #16]
 80069d8:	693b      	ldr	r3, [r7, #16]
 80069da:	429a      	cmp	r2, r3
 80069dc:	bfa8      	it	ge
 80069de:	463b      	movge	r3, r7
 80069e0:	4689      	mov	r9, r1
 80069e2:	bfa4      	itt	ge
 80069e4:	460f      	movge	r7, r1
 80069e6:	4699      	movge	r9, r3
 80069e8:	693d      	ldr	r5, [r7, #16]
 80069ea:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	6879      	ldr	r1, [r7, #4]
 80069f2:	eb05 060a 	add.w	r6, r5, sl
 80069f6:	42b3      	cmp	r3, r6
 80069f8:	b085      	sub	sp, #20
 80069fa:	bfb8      	it	lt
 80069fc:	3101      	addlt	r1, #1
 80069fe:	f7ff fedd 	bl	80067bc <_Balloc>
 8006a02:	b930      	cbnz	r0, 8006a12 <__multiply+0x42>
 8006a04:	4602      	mov	r2, r0
 8006a06:	4b41      	ldr	r3, [pc, #260]	@ (8006b0c <__multiply+0x13c>)
 8006a08:	4841      	ldr	r0, [pc, #260]	@ (8006b10 <__multiply+0x140>)
 8006a0a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006a0e:	f000 fb3f 	bl	8007090 <__assert_func>
 8006a12:	f100 0414 	add.w	r4, r0, #20
 8006a16:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006a1a:	4623      	mov	r3, r4
 8006a1c:	2200      	movs	r2, #0
 8006a1e:	4573      	cmp	r3, lr
 8006a20:	d320      	bcc.n	8006a64 <__multiply+0x94>
 8006a22:	f107 0814 	add.w	r8, r7, #20
 8006a26:	f109 0114 	add.w	r1, r9, #20
 8006a2a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006a2e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006a32:	9302      	str	r3, [sp, #8]
 8006a34:	1beb      	subs	r3, r5, r7
 8006a36:	3b15      	subs	r3, #21
 8006a38:	f023 0303 	bic.w	r3, r3, #3
 8006a3c:	3304      	adds	r3, #4
 8006a3e:	3715      	adds	r7, #21
 8006a40:	42bd      	cmp	r5, r7
 8006a42:	bf38      	it	cc
 8006a44:	2304      	movcc	r3, #4
 8006a46:	9301      	str	r3, [sp, #4]
 8006a48:	9b02      	ldr	r3, [sp, #8]
 8006a4a:	9103      	str	r1, [sp, #12]
 8006a4c:	428b      	cmp	r3, r1
 8006a4e:	d80c      	bhi.n	8006a6a <__multiply+0x9a>
 8006a50:	2e00      	cmp	r6, #0
 8006a52:	dd03      	ble.n	8006a5c <__multiply+0x8c>
 8006a54:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d055      	beq.n	8006b08 <__multiply+0x138>
 8006a5c:	6106      	str	r6, [r0, #16]
 8006a5e:	b005      	add	sp, #20
 8006a60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a64:	f843 2b04 	str.w	r2, [r3], #4
 8006a68:	e7d9      	b.n	8006a1e <__multiply+0x4e>
 8006a6a:	f8b1 a000 	ldrh.w	sl, [r1]
 8006a6e:	f1ba 0f00 	cmp.w	sl, #0
 8006a72:	d01f      	beq.n	8006ab4 <__multiply+0xe4>
 8006a74:	46c4      	mov	ip, r8
 8006a76:	46a1      	mov	r9, r4
 8006a78:	2700      	movs	r7, #0
 8006a7a:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006a7e:	f8d9 3000 	ldr.w	r3, [r9]
 8006a82:	fa1f fb82 	uxth.w	fp, r2
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	fb0a 330b 	mla	r3, sl, fp, r3
 8006a8c:	443b      	add	r3, r7
 8006a8e:	f8d9 7000 	ldr.w	r7, [r9]
 8006a92:	0c12      	lsrs	r2, r2, #16
 8006a94:	0c3f      	lsrs	r7, r7, #16
 8006a96:	fb0a 7202 	mla	r2, sl, r2, r7
 8006a9a:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006a9e:	b29b      	uxth	r3, r3
 8006aa0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006aa4:	4565      	cmp	r5, ip
 8006aa6:	f849 3b04 	str.w	r3, [r9], #4
 8006aaa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006aae:	d8e4      	bhi.n	8006a7a <__multiply+0xaa>
 8006ab0:	9b01      	ldr	r3, [sp, #4]
 8006ab2:	50e7      	str	r7, [r4, r3]
 8006ab4:	9b03      	ldr	r3, [sp, #12]
 8006ab6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006aba:	3104      	adds	r1, #4
 8006abc:	f1b9 0f00 	cmp.w	r9, #0
 8006ac0:	d020      	beq.n	8006b04 <__multiply+0x134>
 8006ac2:	6823      	ldr	r3, [r4, #0]
 8006ac4:	4647      	mov	r7, r8
 8006ac6:	46a4      	mov	ip, r4
 8006ac8:	f04f 0a00 	mov.w	sl, #0
 8006acc:	f8b7 b000 	ldrh.w	fp, [r7]
 8006ad0:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ad4:	fb09 220b 	mla	r2, r9, fp, r2
 8006ad8:	4452      	add	r2, sl
 8006ada:	b29b      	uxth	r3, r3
 8006adc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ae0:	f84c 3b04 	str.w	r3, [ip], #4
 8006ae4:	f857 3b04 	ldr.w	r3, [r7], #4
 8006ae8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006aec:	f8bc 3000 	ldrh.w	r3, [ip]
 8006af0:	fb09 330a 	mla	r3, r9, sl, r3
 8006af4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006af8:	42bd      	cmp	r5, r7
 8006afa:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006afe:	d8e5      	bhi.n	8006acc <__multiply+0xfc>
 8006b00:	9a01      	ldr	r2, [sp, #4]
 8006b02:	50a3      	str	r3, [r4, r2]
 8006b04:	3404      	adds	r4, #4
 8006b06:	e79f      	b.n	8006a48 <__multiply+0x78>
 8006b08:	3e01      	subs	r6, #1
 8006b0a:	e7a1      	b.n	8006a50 <__multiply+0x80>
 8006b0c:	080085b8 	.word	0x080085b8
 8006b10:	080085da 	.word	0x080085da

08006b14 <__pow5mult>:
 8006b14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b18:	4615      	mov	r5, r2
 8006b1a:	f012 0203 	ands.w	r2, r2, #3
 8006b1e:	4607      	mov	r7, r0
 8006b20:	460e      	mov	r6, r1
 8006b22:	d007      	beq.n	8006b34 <__pow5mult+0x20>
 8006b24:	4c25      	ldr	r4, [pc, #148]	@ (8006bbc <__pow5mult+0xa8>)
 8006b26:	3a01      	subs	r2, #1
 8006b28:	2300      	movs	r3, #0
 8006b2a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b2e:	f7ff fea7 	bl	8006880 <__multadd>
 8006b32:	4606      	mov	r6, r0
 8006b34:	10ad      	asrs	r5, r5, #2
 8006b36:	d03d      	beq.n	8006bb4 <__pow5mult+0xa0>
 8006b38:	69fc      	ldr	r4, [r7, #28]
 8006b3a:	b97c      	cbnz	r4, 8006b5c <__pow5mult+0x48>
 8006b3c:	2010      	movs	r0, #16
 8006b3e:	f7ff fcdb 	bl	80064f8 <malloc>
 8006b42:	4602      	mov	r2, r0
 8006b44:	61f8      	str	r0, [r7, #28]
 8006b46:	b928      	cbnz	r0, 8006b54 <__pow5mult+0x40>
 8006b48:	4b1d      	ldr	r3, [pc, #116]	@ (8006bc0 <__pow5mult+0xac>)
 8006b4a:	481e      	ldr	r0, [pc, #120]	@ (8006bc4 <__pow5mult+0xb0>)
 8006b4c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006b50:	f000 fa9e 	bl	8007090 <__assert_func>
 8006b54:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006b58:	6004      	str	r4, [r0, #0]
 8006b5a:	60c4      	str	r4, [r0, #12]
 8006b5c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006b60:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b64:	b94c      	cbnz	r4, 8006b7a <__pow5mult+0x66>
 8006b66:	f240 2171 	movw	r1, #625	@ 0x271
 8006b6a:	4638      	mov	r0, r7
 8006b6c:	f7ff ff1a 	bl	80069a4 <__i2b>
 8006b70:	2300      	movs	r3, #0
 8006b72:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b76:	4604      	mov	r4, r0
 8006b78:	6003      	str	r3, [r0, #0]
 8006b7a:	f04f 0900 	mov.w	r9, #0
 8006b7e:	07eb      	lsls	r3, r5, #31
 8006b80:	d50a      	bpl.n	8006b98 <__pow5mult+0x84>
 8006b82:	4631      	mov	r1, r6
 8006b84:	4622      	mov	r2, r4
 8006b86:	4638      	mov	r0, r7
 8006b88:	f7ff ff22 	bl	80069d0 <__multiply>
 8006b8c:	4631      	mov	r1, r6
 8006b8e:	4680      	mov	r8, r0
 8006b90:	4638      	mov	r0, r7
 8006b92:	f7ff fe53 	bl	800683c <_Bfree>
 8006b96:	4646      	mov	r6, r8
 8006b98:	106d      	asrs	r5, r5, #1
 8006b9a:	d00b      	beq.n	8006bb4 <__pow5mult+0xa0>
 8006b9c:	6820      	ldr	r0, [r4, #0]
 8006b9e:	b938      	cbnz	r0, 8006bb0 <__pow5mult+0x9c>
 8006ba0:	4622      	mov	r2, r4
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	4638      	mov	r0, r7
 8006ba6:	f7ff ff13 	bl	80069d0 <__multiply>
 8006baa:	6020      	str	r0, [r4, #0]
 8006bac:	f8c0 9000 	str.w	r9, [r0]
 8006bb0:	4604      	mov	r4, r0
 8006bb2:	e7e4      	b.n	8006b7e <__pow5mult+0x6a>
 8006bb4:	4630      	mov	r0, r6
 8006bb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bba:	bf00      	nop
 8006bbc:	0800867c 	.word	0x0800867c
 8006bc0:	08008549 	.word	0x08008549
 8006bc4:	080085da 	.word	0x080085da

08006bc8 <__lshift>:
 8006bc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bcc:	460c      	mov	r4, r1
 8006bce:	6849      	ldr	r1, [r1, #4]
 8006bd0:	6923      	ldr	r3, [r4, #16]
 8006bd2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006bd6:	68a3      	ldr	r3, [r4, #8]
 8006bd8:	4607      	mov	r7, r0
 8006bda:	4691      	mov	r9, r2
 8006bdc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006be0:	f108 0601 	add.w	r6, r8, #1
 8006be4:	42b3      	cmp	r3, r6
 8006be6:	db0b      	blt.n	8006c00 <__lshift+0x38>
 8006be8:	4638      	mov	r0, r7
 8006bea:	f7ff fde7 	bl	80067bc <_Balloc>
 8006bee:	4605      	mov	r5, r0
 8006bf0:	b948      	cbnz	r0, 8006c06 <__lshift+0x3e>
 8006bf2:	4602      	mov	r2, r0
 8006bf4:	4b28      	ldr	r3, [pc, #160]	@ (8006c98 <__lshift+0xd0>)
 8006bf6:	4829      	ldr	r0, [pc, #164]	@ (8006c9c <__lshift+0xd4>)
 8006bf8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006bfc:	f000 fa48 	bl	8007090 <__assert_func>
 8006c00:	3101      	adds	r1, #1
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	e7ee      	b.n	8006be4 <__lshift+0x1c>
 8006c06:	2300      	movs	r3, #0
 8006c08:	f100 0114 	add.w	r1, r0, #20
 8006c0c:	f100 0210 	add.w	r2, r0, #16
 8006c10:	4618      	mov	r0, r3
 8006c12:	4553      	cmp	r3, sl
 8006c14:	db33      	blt.n	8006c7e <__lshift+0xb6>
 8006c16:	6920      	ldr	r0, [r4, #16]
 8006c18:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006c1c:	f104 0314 	add.w	r3, r4, #20
 8006c20:	f019 091f 	ands.w	r9, r9, #31
 8006c24:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006c28:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006c2c:	d02b      	beq.n	8006c86 <__lshift+0xbe>
 8006c2e:	f1c9 0e20 	rsb	lr, r9, #32
 8006c32:	468a      	mov	sl, r1
 8006c34:	2200      	movs	r2, #0
 8006c36:	6818      	ldr	r0, [r3, #0]
 8006c38:	fa00 f009 	lsl.w	r0, r0, r9
 8006c3c:	4310      	orrs	r0, r2
 8006c3e:	f84a 0b04 	str.w	r0, [sl], #4
 8006c42:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c46:	459c      	cmp	ip, r3
 8006c48:	fa22 f20e 	lsr.w	r2, r2, lr
 8006c4c:	d8f3      	bhi.n	8006c36 <__lshift+0x6e>
 8006c4e:	ebac 0304 	sub.w	r3, ip, r4
 8006c52:	3b15      	subs	r3, #21
 8006c54:	f023 0303 	bic.w	r3, r3, #3
 8006c58:	3304      	adds	r3, #4
 8006c5a:	f104 0015 	add.w	r0, r4, #21
 8006c5e:	4560      	cmp	r0, ip
 8006c60:	bf88      	it	hi
 8006c62:	2304      	movhi	r3, #4
 8006c64:	50ca      	str	r2, [r1, r3]
 8006c66:	b10a      	cbz	r2, 8006c6c <__lshift+0xa4>
 8006c68:	f108 0602 	add.w	r6, r8, #2
 8006c6c:	3e01      	subs	r6, #1
 8006c6e:	4638      	mov	r0, r7
 8006c70:	612e      	str	r6, [r5, #16]
 8006c72:	4621      	mov	r1, r4
 8006c74:	f7ff fde2 	bl	800683c <_Bfree>
 8006c78:	4628      	mov	r0, r5
 8006c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c7e:	f842 0f04 	str.w	r0, [r2, #4]!
 8006c82:	3301      	adds	r3, #1
 8006c84:	e7c5      	b.n	8006c12 <__lshift+0x4a>
 8006c86:	3904      	subs	r1, #4
 8006c88:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c8c:	f841 2f04 	str.w	r2, [r1, #4]!
 8006c90:	459c      	cmp	ip, r3
 8006c92:	d8f9      	bhi.n	8006c88 <__lshift+0xc0>
 8006c94:	e7ea      	b.n	8006c6c <__lshift+0xa4>
 8006c96:	bf00      	nop
 8006c98:	080085b8 	.word	0x080085b8
 8006c9c:	080085da 	.word	0x080085da

08006ca0 <__mcmp>:
 8006ca0:	690a      	ldr	r2, [r1, #16]
 8006ca2:	4603      	mov	r3, r0
 8006ca4:	6900      	ldr	r0, [r0, #16]
 8006ca6:	1a80      	subs	r0, r0, r2
 8006ca8:	b530      	push	{r4, r5, lr}
 8006caa:	d10e      	bne.n	8006cca <__mcmp+0x2a>
 8006cac:	3314      	adds	r3, #20
 8006cae:	3114      	adds	r1, #20
 8006cb0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006cb4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006cb8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006cbc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006cc0:	4295      	cmp	r5, r2
 8006cc2:	d003      	beq.n	8006ccc <__mcmp+0x2c>
 8006cc4:	d205      	bcs.n	8006cd2 <__mcmp+0x32>
 8006cc6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8006cca:	bd30      	pop	{r4, r5, pc}
 8006ccc:	42a3      	cmp	r3, r4
 8006cce:	d3f3      	bcc.n	8006cb8 <__mcmp+0x18>
 8006cd0:	e7fb      	b.n	8006cca <__mcmp+0x2a>
 8006cd2:	2001      	movs	r0, #1
 8006cd4:	e7f9      	b.n	8006cca <__mcmp+0x2a>
	...

08006cd8 <__mdiff>:
 8006cd8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006cdc:	4689      	mov	r9, r1
 8006cde:	4606      	mov	r6, r0
 8006ce0:	4611      	mov	r1, r2
 8006ce2:	4648      	mov	r0, r9
 8006ce4:	4614      	mov	r4, r2
 8006ce6:	f7ff ffdb 	bl	8006ca0 <__mcmp>
 8006cea:	1e05      	subs	r5, r0, #0
 8006cec:	d112      	bne.n	8006d14 <__mdiff+0x3c>
 8006cee:	4629      	mov	r1, r5
 8006cf0:	4630      	mov	r0, r6
 8006cf2:	f7ff fd63 	bl	80067bc <_Balloc>
 8006cf6:	4602      	mov	r2, r0
 8006cf8:	b928      	cbnz	r0, 8006d06 <__mdiff+0x2e>
 8006cfa:	4b3f      	ldr	r3, [pc, #252]	@ (8006df8 <__mdiff+0x120>)
 8006cfc:	f240 2137 	movw	r1, #567	@ 0x237
 8006d00:	483e      	ldr	r0, [pc, #248]	@ (8006dfc <__mdiff+0x124>)
 8006d02:	f000 f9c5 	bl	8007090 <__assert_func>
 8006d06:	2301      	movs	r3, #1
 8006d08:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006d0c:	4610      	mov	r0, r2
 8006d0e:	b003      	add	sp, #12
 8006d10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d14:	bfbc      	itt	lt
 8006d16:	464b      	movlt	r3, r9
 8006d18:	46a1      	movlt	r9, r4
 8006d1a:	4630      	mov	r0, r6
 8006d1c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006d20:	bfba      	itte	lt
 8006d22:	461c      	movlt	r4, r3
 8006d24:	2501      	movlt	r5, #1
 8006d26:	2500      	movge	r5, #0
 8006d28:	f7ff fd48 	bl	80067bc <_Balloc>
 8006d2c:	4602      	mov	r2, r0
 8006d2e:	b918      	cbnz	r0, 8006d38 <__mdiff+0x60>
 8006d30:	4b31      	ldr	r3, [pc, #196]	@ (8006df8 <__mdiff+0x120>)
 8006d32:	f240 2145 	movw	r1, #581	@ 0x245
 8006d36:	e7e3      	b.n	8006d00 <__mdiff+0x28>
 8006d38:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006d3c:	6926      	ldr	r6, [r4, #16]
 8006d3e:	60c5      	str	r5, [r0, #12]
 8006d40:	f109 0310 	add.w	r3, r9, #16
 8006d44:	f109 0514 	add.w	r5, r9, #20
 8006d48:	f104 0e14 	add.w	lr, r4, #20
 8006d4c:	f100 0b14 	add.w	fp, r0, #20
 8006d50:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006d54:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006d58:	9301      	str	r3, [sp, #4]
 8006d5a:	46d9      	mov	r9, fp
 8006d5c:	f04f 0c00 	mov.w	ip, #0
 8006d60:	9b01      	ldr	r3, [sp, #4]
 8006d62:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006d66:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006d6a:	9301      	str	r3, [sp, #4]
 8006d6c:	fa1f f38a 	uxth.w	r3, sl
 8006d70:	4619      	mov	r1, r3
 8006d72:	b283      	uxth	r3, r0
 8006d74:	1acb      	subs	r3, r1, r3
 8006d76:	0c00      	lsrs	r0, r0, #16
 8006d78:	4463      	add	r3, ip
 8006d7a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006d7e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006d82:	b29b      	uxth	r3, r3
 8006d84:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006d88:	4576      	cmp	r6, lr
 8006d8a:	f849 3b04 	str.w	r3, [r9], #4
 8006d8e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d92:	d8e5      	bhi.n	8006d60 <__mdiff+0x88>
 8006d94:	1b33      	subs	r3, r6, r4
 8006d96:	3b15      	subs	r3, #21
 8006d98:	f023 0303 	bic.w	r3, r3, #3
 8006d9c:	3415      	adds	r4, #21
 8006d9e:	3304      	adds	r3, #4
 8006da0:	42a6      	cmp	r6, r4
 8006da2:	bf38      	it	cc
 8006da4:	2304      	movcc	r3, #4
 8006da6:	441d      	add	r5, r3
 8006da8:	445b      	add	r3, fp
 8006daa:	461e      	mov	r6, r3
 8006dac:	462c      	mov	r4, r5
 8006dae:	4544      	cmp	r4, r8
 8006db0:	d30e      	bcc.n	8006dd0 <__mdiff+0xf8>
 8006db2:	f108 0103 	add.w	r1, r8, #3
 8006db6:	1b49      	subs	r1, r1, r5
 8006db8:	f021 0103 	bic.w	r1, r1, #3
 8006dbc:	3d03      	subs	r5, #3
 8006dbe:	45a8      	cmp	r8, r5
 8006dc0:	bf38      	it	cc
 8006dc2:	2100      	movcc	r1, #0
 8006dc4:	440b      	add	r3, r1
 8006dc6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006dca:	b191      	cbz	r1, 8006df2 <__mdiff+0x11a>
 8006dcc:	6117      	str	r7, [r2, #16]
 8006dce:	e79d      	b.n	8006d0c <__mdiff+0x34>
 8006dd0:	f854 1b04 	ldr.w	r1, [r4], #4
 8006dd4:	46e6      	mov	lr, ip
 8006dd6:	0c08      	lsrs	r0, r1, #16
 8006dd8:	fa1c fc81 	uxtah	ip, ip, r1
 8006ddc:	4471      	add	r1, lr
 8006dde:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006de2:	b289      	uxth	r1, r1
 8006de4:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006de8:	f846 1b04 	str.w	r1, [r6], #4
 8006dec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006df0:	e7dd      	b.n	8006dae <__mdiff+0xd6>
 8006df2:	3f01      	subs	r7, #1
 8006df4:	e7e7      	b.n	8006dc6 <__mdiff+0xee>
 8006df6:	bf00      	nop
 8006df8:	080085b8 	.word	0x080085b8
 8006dfc:	080085da 	.word	0x080085da

08006e00 <__d2b>:
 8006e00:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006e04:	460f      	mov	r7, r1
 8006e06:	2101      	movs	r1, #1
 8006e08:	ec59 8b10 	vmov	r8, r9, d0
 8006e0c:	4616      	mov	r6, r2
 8006e0e:	f7ff fcd5 	bl	80067bc <_Balloc>
 8006e12:	4604      	mov	r4, r0
 8006e14:	b930      	cbnz	r0, 8006e24 <__d2b+0x24>
 8006e16:	4602      	mov	r2, r0
 8006e18:	4b23      	ldr	r3, [pc, #140]	@ (8006ea8 <__d2b+0xa8>)
 8006e1a:	4824      	ldr	r0, [pc, #144]	@ (8006eac <__d2b+0xac>)
 8006e1c:	f240 310f 	movw	r1, #783	@ 0x30f
 8006e20:	f000 f936 	bl	8007090 <__assert_func>
 8006e24:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006e28:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006e2c:	b10d      	cbz	r5, 8006e32 <__d2b+0x32>
 8006e2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006e32:	9301      	str	r3, [sp, #4]
 8006e34:	f1b8 0300 	subs.w	r3, r8, #0
 8006e38:	d023      	beq.n	8006e82 <__d2b+0x82>
 8006e3a:	4668      	mov	r0, sp
 8006e3c:	9300      	str	r3, [sp, #0]
 8006e3e:	f7ff fd84 	bl	800694a <__lo0bits>
 8006e42:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006e46:	b1d0      	cbz	r0, 8006e7e <__d2b+0x7e>
 8006e48:	f1c0 0320 	rsb	r3, r0, #32
 8006e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8006e50:	430b      	orrs	r3, r1
 8006e52:	40c2      	lsrs	r2, r0
 8006e54:	6163      	str	r3, [r4, #20]
 8006e56:	9201      	str	r2, [sp, #4]
 8006e58:	9b01      	ldr	r3, [sp, #4]
 8006e5a:	61a3      	str	r3, [r4, #24]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	bf0c      	ite	eq
 8006e60:	2201      	moveq	r2, #1
 8006e62:	2202      	movne	r2, #2
 8006e64:	6122      	str	r2, [r4, #16]
 8006e66:	b1a5      	cbz	r5, 8006e92 <__d2b+0x92>
 8006e68:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006e6c:	4405      	add	r5, r0
 8006e6e:	603d      	str	r5, [r7, #0]
 8006e70:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006e74:	6030      	str	r0, [r6, #0]
 8006e76:	4620      	mov	r0, r4
 8006e78:	b003      	add	sp, #12
 8006e7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e7e:	6161      	str	r1, [r4, #20]
 8006e80:	e7ea      	b.n	8006e58 <__d2b+0x58>
 8006e82:	a801      	add	r0, sp, #4
 8006e84:	f7ff fd61 	bl	800694a <__lo0bits>
 8006e88:	9b01      	ldr	r3, [sp, #4]
 8006e8a:	6163      	str	r3, [r4, #20]
 8006e8c:	3020      	adds	r0, #32
 8006e8e:	2201      	movs	r2, #1
 8006e90:	e7e8      	b.n	8006e64 <__d2b+0x64>
 8006e92:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006e96:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006e9a:	6038      	str	r0, [r7, #0]
 8006e9c:	6918      	ldr	r0, [r3, #16]
 8006e9e:	f7ff fd35 	bl	800690c <__hi0bits>
 8006ea2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006ea6:	e7e5      	b.n	8006e74 <__d2b+0x74>
 8006ea8:	080085b8 	.word	0x080085b8
 8006eac:	080085da 	.word	0x080085da

08006eb0 <__sread>:
 8006eb0:	b510      	push	{r4, lr}
 8006eb2:	460c      	mov	r4, r1
 8006eb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006eb8:	f000 f898 	bl	8006fec <_read_r>
 8006ebc:	2800      	cmp	r0, #0
 8006ebe:	bfab      	itete	ge
 8006ec0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006ec2:	89a3      	ldrhlt	r3, [r4, #12]
 8006ec4:	181b      	addge	r3, r3, r0
 8006ec6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006eca:	bfac      	ite	ge
 8006ecc:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006ece:	81a3      	strhlt	r3, [r4, #12]
 8006ed0:	bd10      	pop	{r4, pc}

08006ed2 <__swrite>:
 8006ed2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ed6:	461f      	mov	r7, r3
 8006ed8:	898b      	ldrh	r3, [r1, #12]
 8006eda:	05db      	lsls	r3, r3, #23
 8006edc:	4605      	mov	r5, r0
 8006ede:	460c      	mov	r4, r1
 8006ee0:	4616      	mov	r6, r2
 8006ee2:	d505      	bpl.n	8006ef0 <__swrite+0x1e>
 8006ee4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006ee8:	2302      	movs	r3, #2
 8006eea:	2200      	movs	r2, #0
 8006eec:	f000 f86c 	bl	8006fc8 <_lseek_r>
 8006ef0:	89a3      	ldrh	r3, [r4, #12]
 8006ef2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006ef6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006efa:	81a3      	strh	r3, [r4, #12]
 8006efc:	4632      	mov	r2, r6
 8006efe:	463b      	mov	r3, r7
 8006f00:	4628      	mov	r0, r5
 8006f02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f06:	f000 b893 	b.w	8007030 <_write_r>

08006f0a <__sseek>:
 8006f0a:	b510      	push	{r4, lr}
 8006f0c:	460c      	mov	r4, r1
 8006f0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f12:	f000 f859 	bl	8006fc8 <_lseek_r>
 8006f16:	1c43      	adds	r3, r0, #1
 8006f18:	89a3      	ldrh	r3, [r4, #12]
 8006f1a:	bf15      	itete	ne
 8006f1c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006f1e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006f22:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006f26:	81a3      	strheq	r3, [r4, #12]
 8006f28:	bf18      	it	ne
 8006f2a:	81a3      	strhne	r3, [r4, #12]
 8006f2c:	bd10      	pop	{r4, pc}

08006f2e <__sclose>:
 8006f2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006f32:	f000 b88f 	b.w	8007054 <_close_r>

08006f36 <_realloc_r>:
 8006f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f3a:	4607      	mov	r7, r0
 8006f3c:	4614      	mov	r4, r2
 8006f3e:	460d      	mov	r5, r1
 8006f40:	b921      	cbnz	r1, 8006f4c <_realloc_r+0x16>
 8006f42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f46:	4611      	mov	r1, r2
 8006f48:	f7ff bb00 	b.w	800654c <_malloc_r>
 8006f4c:	b92a      	cbnz	r2, 8006f5a <_realloc_r+0x24>
 8006f4e:	f000 f8d1 	bl	80070f4 <_free_r>
 8006f52:	4625      	mov	r5, r4
 8006f54:	4628      	mov	r0, r5
 8006f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f5a:	f000 f927 	bl	80071ac <_malloc_usable_size_r>
 8006f5e:	4284      	cmp	r4, r0
 8006f60:	4606      	mov	r6, r0
 8006f62:	d802      	bhi.n	8006f6a <_realloc_r+0x34>
 8006f64:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f68:	d8f4      	bhi.n	8006f54 <_realloc_r+0x1e>
 8006f6a:	4621      	mov	r1, r4
 8006f6c:	4638      	mov	r0, r7
 8006f6e:	f7ff faed 	bl	800654c <_malloc_r>
 8006f72:	4680      	mov	r8, r0
 8006f74:	b908      	cbnz	r0, 8006f7a <_realloc_r+0x44>
 8006f76:	4645      	mov	r5, r8
 8006f78:	e7ec      	b.n	8006f54 <_realloc_r+0x1e>
 8006f7a:	42b4      	cmp	r4, r6
 8006f7c:	4622      	mov	r2, r4
 8006f7e:	4629      	mov	r1, r5
 8006f80:	bf28      	it	cs
 8006f82:	4632      	movcs	r2, r6
 8006f84:	f000 f876 	bl	8007074 <memcpy>
 8006f88:	4629      	mov	r1, r5
 8006f8a:	4638      	mov	r0, r7
 8006f8c:	f000 f8b2 	bl	80070f4 <_free_r>
 8006f90:	e7f1      	b.n	8006f76 <_realloc_r+0x40>

08006f92 <memmove>:
 8006f92:	4288      	cmp	r0, r1
 8006f94:	b510      	push	{r4, lr}
 8006f96:	eb01 0402 	add.w	r4, r1, r2
 8006f9a:	d902      	bls.n	8006fa2 <memmove+0x10>
 8006f9c:	4284      	cmp	r4, r0
 8006f9e:	4623      	mov	r3, r4
 8006fa0:	d807      	bhi.n	8006fb2 <memmove+0x20>
 8006fa2:	1e43      	subs	r3, r0, #1
 8006fa4:	42a1      	cmp	r1, r4
 8006fa6:	d008      	beq.n	8006fba <memmove+0x28>
 8006fa8:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006fac:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006fb0:	e7f8      	b.n	8006fa4 <memmove+0x12>
 8006fb2:	4402      	add	r2, r0
 8006fb4:	4601      	mov	r1, r0
 8006fb6:	428a      	cmp	r2, r1
 8006fb8:	d100      	bne.n	8006fbc <memmove+0x2a>
 8006fba:	bd10      	pop	{r4, pc}
 8006fbc:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006fc0:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006fc4:	e7f7      	b.n	8006fb6 <memmove+0x24>
	...

08006fc8 <_lseek_r>:
 8006fc8:	b538      	push	{r3, r4, r5, lr}
 8006fca:	4d07      	ldr	r5, [pc, #28]	@ (8006fe8 <_lseek_r+0x20>)
 8006fcc:	4604      	mov	r4, r0
 8006fce:	4608      	mov	r0, r1
 8006fd0:	4611      	mov	r1, r2
 8006fd2:	2200      	movs	r2, #0
 8006fd4:	602a      	str	r2, [r5, #0]
 8006fd6:	461a      	mov	r2, r3
 8006fd8:	f7fa fefe 	bl	8001dd8 <_lseek>
 8006fdc:	1c43      	adds	r3, r0, #1
 8006fde:	d102      	bne.n	8006fe6 <_lseek_r+0x1e>
 8006fe0:	682b      	ldr	r3, [r5, #0]
 8006fe2:	b103      	cbz	r3, 8006fe6 <_lseek_r+0x1e>
 8006fe4:	6023      	str	r3, [r4, #0]
 8006fe6:	bd38      	pop	{r3, r4, r5, pc}
 8006fe8:	200007ec 	.word	0x200007ec

08006fec <_read_r>:
 8006fec:	b538      	push	{r3, r4, r5, lr}
 8006fee:	4d07      	ldr	r5, [pc, #28]	@ (800700c <_read_r+0x20>)
 8006ff0:	4604      	mov	r4, r0
 8006ff2:	4608      	mov	r0, r1
 8006ff4:	4611      	mov	r1, r2
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	602a      	str	r2, [r5, #0]
 8006ffa:	461a      	mov	r2, r3
 8006ffc:	f7fa fea8 	bl	8001d50 <_read>
 8007000:	1c43      	adds	r3, r0, #1
 8007002:	d102      	bne.n	800700a <_read_r+0x1e>
 8007004:	682b      	ldr	r3, [r5, #0]
 8007006:	b103      	cbz	r3, 800700a <_read_r+0x1e>
 8007008:	6023      	str	r3, [r4, #0]
 800700a:	bd38      	pop	{r3, r4, r5, pc}
 800700c:	200007ec 	.word	0x200007ec

08007010 <_sbrk_r>:
 8007010:	b538      	push	{r3, r4, r5, lr}
 8007012:	4d06      	ldr	r5, [pc, #24]	@ (800702c <_sbrk_r+0x1c>)
 8007014:	2300      	movs	r3, #0
 8007016:	4604      	mov	r4, r0
 8007018:	4608      	mov	r0, r1
 800701a:	602b      	str	r3, [r5, #0]
 800701c:	f7fa feea 	bl	8001df4 <_sbrk>
 8007020:	1c43      	adds	r3, r0, #1
 8007022:	d102      	bne.n	800702a <_sbrk_r+0x1a>
 8007024:	682b      	ldr	r3, [r5, #0]
 8007026:	b103      	cbz	r3, 800702a <_sbrk_r+0x1a>
 8007028:	6023      	str	r3, [r4, #0]
 800702a:	bd38      	pop	{r3, r4, r5, pc}
 800702c:	200007ec 	.word	0x200007ec

08007030 <_write_r>:
 8007030:	b538      	push	{r3, r4, r5, lr}
 8007032:	4d07      	ldr	r5, [pc, #28]	@ (8007050 <_write_r+0x20>)
 8007034:	4604      	mov	r4, r0
 8007036:	4608      	mov	r0, r1
 8007038:	4611      	mov	r1, r2
 800703a:	2200      	movs	r2, #0
 800703c:	602a      	str	r2, [r5, #0]
 800703e:	461a      	mov	r2, r3
 8007040:	f7f9 ff68 	bl	8000f14 <_write>
 8007044:	1c43      	adds	r3, r0, #1
 8007046:	d102      	bne.n	800704e <_write_r+0x1e>
 8007048:	682b      	ldr	r3, [r5, #0]
 800704a:	b103      	cbz	r3, 800704e <_write_r+0x1e>
 800704c:	6023      	str	r3, [r4, #0]
 800704e:	bd38      	pop	{r3, r4, r5, pc}
 8007050:	200007ec 	.word	0x200007ec

08007054 <_close_r>:
 8007054:	b538      	push	{r3, r4, r5, lr}
 8007056:	4d06      	ldr	r5, [pc, #24]	@ (8007070 <_close_r+0x1c>)
 8007058:	2300      	movs	r3, #0
 800705a:	4604      	mov	r4, r0
 800705c:	4608      	mov	r0, r1
 800705e:	602b      	str	r3, [r5, #0]
 8007060:	f7fa fe93 	bl	8001d8a <_close>
 8007064:	1c43      	adds	r3, r0, #1
 8007066:	d102      	bne.n	800706e <_close_r+0x1a>
 8007068:	682b      	ldr	r3, [r5, #0]
 800706a:	b103      	cbz	r3, 800706e <_close_r+0x1a>
 800706c:	6023      	str	r3, [r4, #0]
 800706e:	bd38      	pop	{r3, r4, r5, pc}
 8007070:	200007ec 	.word	0x200007ec

08007074 <memcpy>:
 8007074:	440a      	add	r2, r1
 8007076:	4291      	cmp	r1, r2
 8007078:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800707c:	d100      	bne.n	8007080 <memcpy+0xc>
 800707e:	4770      	bx	lr
 8007080:	b510      	push	{r4, lr}
 8007082:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007086:	f803 4f01 	strb.w	r4, [r3, #1]!
 800708a:	4291      	cmp	r1, r2
 800708c:	d1f9      	bne.n	8007082 <memcpy+0xe>
 800708e:	bd10      	pop	{r4, pc}

08007090 <__assert_func>:
 8007090:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007092:	4614      	mov	r4, r2
 8007094:	461a      	mov	r2, r3
 8007096:	4b09      	ldr	r3, [pc, #36]	@ (80070bc <__assert_func+0x2c>)
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	4605      	mov	r5, r0
 800709c:	68d8      	ldr	r0, [r3, #12]
 800709e:	b14c      	cbz	r4, 80070b4 <__assert_func+0x24>
 80070a0:	4b07      	ldr	r3, [pc, #28]	@ (80070c0 <__assert_func+0x30>)
 80070a2:	9100      	str	r1, [sp, #0]
 80070a4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80070a8:	4906      	ldr	r1, [pc, #24]	@ (80070c4 <__assert_func+0x34>)
 80070aa:	462b      	mov	r3, r5
 80070ac:	f000 f886 	bl	80071bc <fiprintf>
 80070b0:	f000 f8a3 	bl	80071fa <abort>
 80070b4:	4b04      	ldr	r3, [pc, #16]	@ (80070c8 <__assert_func+0x38>)
 80070b6:	461c      	mov	r4, r3
 80070b8:	e7f3      	b.n	80070a2 <__assert_func+0x12>
 80070ba:	bf00      	nop
 80070bc:	20000020 	.word	0x20000020
 80070c0:	0800863d 	.word	0x0800863d
 80070c4:	0800864a 	.word	0x0800864a
 80070c8:	08008678 	.word	0x08008678

080070cc <_calloc_r>:
 80070cc:	b570      	push	{r4, r5, r6, lr}
 80070ce:	fba1 5402 	umull	r5, r4, r1, r2
 80070d2:	b934      	cbnz	r4, 80070e2 <_calloc_r+0x16>
 80070d4:	4629      	mov	r1, r5
 80070d6:	f7ff fa39 	bl	800654c <_malloc_r>
 80070da:	4606      	mov	r6, r0
 80070dc:	b928      	cbnz	r0, 80070ea <_calloc_r+0x1e>
 80070de:	4630      	mov	r0, r6
 80070e0:	bd70      	pop	{r4, r5, r6, pc}
 80070e2:	220c      	movs	r2, #12
 80070e4:	6002      	str	r2, [r0, #0]
 80070e6:	2600      	movs	r6, #0
 80070e8:	e7f9      	b.n	80070de <_calloc_r+0x12>
 80070ea:	462a      	mov	r2, r5
 80070ec:	4621      	mov	r1, r4
 80070ee:	f7fe fa19 	bl	8005524 <memset>
 80070f2:	e7f4      	b.n	80070de <_calloc_r+0x12>

080070f4 <_free_r>:
 80070f4:	b538      	push	{r3, r4, r5, lr}
 80070f6:	4605      	mov	r5, r0
 80070f8:	2900      	cmp	r1, #0
 80070fa:	d041      	beq.n	8007180 <_free_r+0x8c>
 80070fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007100:	1f0c      	subs	r4, r1, #4
 8007102:	2b00      	cmp	r3, #0
 8007104:	bfb8      	it	lt
 8007106:	18e4      	addlt	r4, r4, r3
 8007108:	f7ff fb4c 	bl	80067a4 <__malloc_lock>
 800710c:	4a1d      	ldr	r2, [pc, #116]	@ (8007184 <_free_r+0x90>)
 800710e:	6813      	ldr	r3, [r2, #0]
 8007110:	b933      	cbnz	r3, 8007120 <_free_r+0x2c>
 8007112:	6063      	str	r3, [r4, #4]
 8007114:	6014      	str	r4, [r2, #0]
 8007116:	4628      	mov	r0, r5
 8007118:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800711c:	f7ff bb48 	b.w	80067b0 <__malloc_unlock>
 8007120:	42a3      	cmp	r3, r4
 8007122:	d908      	bls.n	8007136 <_free_r+0x42>
 8007124:	6820      	ldr	r0, [r4, #0]
 8007126:	1821      	adds	r1, r4, r0
 8007128:	428b      	cmp	r3, r1
 800712a:	bf01      	itttt	eq
 800712c:	6819      	ldreq	r1, [r3, #0]
 800712e:	685b      	ldreq	r3, [r3, #4]
 8007130:	1809      	addeq	r1, r1, r0
 8007132:	6021      	streq	r1, [r4, #0]
 8007134:	e7ed      	b.n	8007112 <_free_r+0x1e>
 8007136:	461a      	mov	r2, r3
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	b10b      	cbz	r3, 8007140 <_free_r+0x4c>
 800713c:	42a3      	cmp	r3, r4
 800713e:	d9fa      	bls.n	8007136 <_free_r+0x42>
 8007140:	6811      	ldr	r1, [r2, #0]
 8007142:	1850      	adds	r0, r2, r1
 8007144:	42a0      	cmp	r0, r4
 8007146:	d10b      	bne.n	8007160 <_free_r+0x6c>
 8007148:	6820      	ldr	r0, [r4, #0]
 800714a:	4401      	add	r1, r0
 800714c:	1850      	adds	r0, r2, r1
 800714e:	4283      	cmp	r3, r0
 8007150:	6011      	str	r1, [r2, #0]
 8007152:	d1e0      	bne.n	8007116 <_free_r+0x22>
 8007154:	6818      	ldr	r0, [r3, #0]
 8007156:	685b      	ldr	r3, [r3, #4]
 8007158:	6053      	str	r3, [r2, #4]
 800715a:	4408      	add	r0, r1
 800715c:	6010      	str	r0, [r2, #0]
 800715e:	e7da      	b.n	8007116 <_free_r+0x22>
 8007160:	d902      	bls.n	8007168 <_free_r+0x74>
 8007162:	230c      	movs	r3, #12
 8007164:	602b      	str	r3, [r5, #0]
 8007166:	e7d6      	b.n	8007116 <_free_r+0x22>
 8007168:	6820      	ldr	r0, [r4, #0]
 800716a:	1821      	adds	r1, r4, r0
 800716c:	428b      	cmp	r3, r1
 800716e:	bf04      	itt	eq
 8007170:	6819      	ldreq	r1, [r3, #0]
 8007172:	685b      	ldreq	r3, [r3, #4]
 8007174:	6063      	str	r3, [r4, #4]
 8007176:	bf04      	itt	eq
 8007178:	1809      	addeq	r1, r1, r0
 800717a:	6021      	streq	r1, [r4, #0]
 800717c:	6054      	str	r4, [r2, #4]
 800717e:	e7ca      	b.n	8007116 <_free_r+0x22>
 8007180:	bd38      	pop	{r3, r4, r5, pc}
 8007182:	bf00      	nop
 8007184:	200007e8 	.word	0x200007e8

08007188 <__ascii_mbtowc>:
 8007188:	b082      	sub	sp, #8
 800718a:	b901      	cbnz	r1, 800718e <__ascii_mbtowc+0x6>
 800718c:	a901      	add	r1, sp, #4
 800718e:	b142      	cbz	r2, 80071a2 <__ascii_mbtowc+0x1a>
 8007190:	b14b      	cbz	r3, 80071a6 <__ascii_mbtowc+0x1e>
 8007192:	7813      	ldrb	r3, [r2, #0]
 8007194:	600b      	str	r3, [r1, #0]
 8007196:	7812      	ldrb	r2, [r2, #0]
 8007198:	1e10      	subs	r0, r2, #0
 800719a:	bf18      	it	ne
 800719c:	2001      	movne	r0, #1
 800719e:	b002      	add	sp, #8
 80071a0:	4770      	bx	lr
 80071a2:	4610      	mov	r0, r2
 80071a4:	e7fb      	b.n	800719e <__ascii_mbtowc+0x16>
 80071a6:	f06f 0001 	mvn.w	r0, #1
 80071aa:	e7f8      	b.n	800719e <__ascii_mbtowc+0x16>

080071ac <_malloc_usable_size_r>:
 80071ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80071b0:	1f18      	subs	r0, r3, #4
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	bfbc      	itt	lt
 80071b6:	580b      	ldrlt	r3, [r1, r0]
 80071b8:	18c0      	addlt	r0, r0, r3
 80071ba:	4770      	bx	lr

080071bc <fiprintf>:
 80071bc:	b40e      	push	{r1, r2, r3}
 80071be:	b503      	push	{r0, r1, lr}
 80071c0:	4601      	mov	r1, r0
 80071c2:	ab03      	add	r3, sp, #12
 80071c4:	4805      	ldr	r0, [pc, #20]	@ (80071dc <fiprintf+0x20>)
 80071c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80071ca:	6800      	ldr	r0, [r0, #0]
 80071cc:	9301      	str	r3, [sp, #4]
 80071ce:	f000 f845 	bl	800725c <_vfiprintf_r>
 80071d2:	b002      	add	sp, #8
 80071d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80071d8:	b003      	add	sp, #12
 80071da:	4770      	bx	lr
 80071dc:	20000020 	.word	0x20000020

080071e0 <__ascii_wctomb>:
 80071e0:	4603      	mov	r3, r0
 80071e2:	4608      	mov	r0, r1
 80071e4:	b141      	cbz	r1, 80071f8 <__ascii_wctomb+0x18>
 80071e6:	2aff      	cmp	r2, #255	@ 0xff
 80071e8:	d904      	bls.n	80071f4 <__ascii_wctomb+0x14>
 80071ea:	228a      	movs	r2, #138	@ 0x8a
 80071ec:	601a      	str	r2, [r3, #0]
 80071ee:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80071f2:	4770      	bx	lr
 80071f4:	700a      	strb	r2, [r1, #0]
 80071f6:	2001      	movs	r0, #1
 80071f8:	4770      	bx	lr

080071fa <abort>:
 80071fa:	b508      	push	{r3, lr}
 80071fc:	2006      	movs	r0, #6
 80071fe:	f000 fa63 	bl	80076c8 <raise>
 8007202:	2001      	movs	r0, #1
 8007204:	f7fa fd99 	bl	8001d3a <_exit>

08007208 <__sfputc_r>:
 8007208:	6893      	ldr	r3, [r2, #8]
 800720a:	3b01      	subs	r3, #1
 800720c:	2b00      	cmp	r3, #0
 800720e:	b410      	push	{r4}
 8007210:	6093      	str	r3, [r2, #8]
 8007212:	da08      	bge.n	8007226 <__sfputc_r+0x1e>
 8007214:	6994      	ldr	r4, [r2, #24]
 8007216:	42a3      	cmp	r3, r4
 8007218:	db01      	blt.n	800721e <__sfputc_r+0x16>
 800721a:	290a      	cmp	r1, #10
 800721c:	d103      	bne.n	8007226 <__sfputc_r+0x1e>
 800721e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007222:	f000 b933 	b.w	800748c <__swbuf_r>
 8007226:	6813      	ldr	r3, [r2, #0]
 8007228:	1c58      	adds	r0, r3, #1
 800722a:	6010      	str	r0, [r2, #0]
 800722c:	7019      	strb	r1, [r3, #0]
 800722e:	4608      	mov	r0, r1
 8007230:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007234:	4770      	bx	lr

08007236 <__sfputs_r>:
 8007236:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007238:	4606      	mov	r6, r0
 800723a:	460f      	mov	r7, r1
 800723c:	4614      	mov	r4, r2
 800723e:	18d5      	adds	r5, r2, r3
 8007240:	42ac      	cmp	r4, r5
 8007242:	d101      	bne.n	8007248 <__sfputs_r+0x12>
 8007244:	2000      	movs	r0, #0
 8007246:	e007      	b.n	8007258 <__sfputs_r+0x22>
 8007248:	f814 1b01 	ldrb.w	r1, [r4], #1
 800724c:	463a      	mov	r2, r7
 800724e:	4630      	mov	r0, r6
 8007250:	f7ff ffda 	bl	8007208 <__sfputc_r>
 8007254:	1c43      	adds	r3, r0, #1
 8007256:	d1f3      	bne.n	8007240 <__sfputs_r+0xa>
 8007258:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800725c <_vfiprintf_r>:
 800725c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007260:	460d      	mov	r5, r1
 8007262:	b09d      	sub	sp, #116	@ 0x74
 8007264:	4614      	mov	r4, r2
 8007266:	4698      	mov	r8, r3
 8007268:	4606      	mov	r6, r0
 800726a:	b118      	cbz	r0, 8007274 <_vfiprintf_r+0x18>
 800726c:	6a03      	ldr	r3, [r0, #32]
 800726e:	b90b      	cbnz	r3, 8007274 <_vfiprintf_r+0x18>
 8007270:	f7fe f922 	bl	80054b8 <__sinit>
 8007274:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007276:	07d9      	lsls	r1, r3, #31
 8007278:	d405      	bmi.n	8007286 <_vfiprintf_r+0x2a>
 800727a:	89ab      	ldrh	r3, [r5, #12]
 800727c:	059a      	lsls	r2, r3, #22
 800727e:	d402      	bmi.n	8007286 <_vfiprintf_r+0x2a>
 8007280:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007282:	f7fe f982 	bl	800558a <__retarget_lock_acquire_recursive>
 8007286:	89ab      	ldrh	r3, [r5, #12]
 8007288:	071b      	lsls	r3, r3, #28
 800728a:	d501      	bpl.n	8007290 <_vfiprintf_r+0x34>
 800728c:	692b      	ldr	r3, [r5, #16]
 800728e:	b99b      	cbnz	r3, 80072b8 <_vfiprintf_r+0x5c>
 8007290:	4629      	mov	r1, r5
 8007292:	4630      	mov	r0, r6
 8007294:	f000 f938 	bl	8007508 <__swsetup_r>
 8007298:	b170      	cbz	r0, 80072b8 <_vfiprintf_r+0x5c>
 800729a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800729c:	07dc      	lsls	r4, r3, #31
 800729e:	d504      	bpl.n	80072aa <_vfiprintf_r+0x4e>
 80072a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80072a4:	b01d      	add	sp, #116	@ 0x74
 80072a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072aa:	89ab      	ldrh	r3, [r5, #12]
 80072ac:	0598      	lsls	r0, r3, #22
 80072ae:	d4f7      	bmi.n	80072a0 <_vfiprintf_r+0x44>
 80072b0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80072b2:	f7fe f96b 	bl	800558c <__retarget_lock_release_recursive>
 80072b6:	e7f3      	b.n	80072a0 <_vfiprintf_r+0x44>
 80072b8:	2300      	movs	r3, #0
 80072ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80072bc:	2320      	movs	r3, #32
 80072be:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80072c2:	f8cd 800c 	str.w	r8, [sp, #12]
 80072c6:	2330      	movs	r3, #48	@ 0x30
 80072c8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007478 <_vfiprintf_r+0x21c>
 80072cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80072d0:	f04f 0901 	mov.w	r9, #1
 80072d4:	4623      	mov	r3, r4
 80072d6:	469a      	mov	sl, r3
 80072d8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80072dc:	b10a      	cbz	r2, 80072e2 <_vfiprintf_r+0x86>
 80072de:	2a25      	cmp	r2, #37	@ 0x25
 80072e0:	d1f9      	bne.n	80072d6 <_vfiprintf_r+0x7a>
 80072e2:	ebba 0b04 	subs.w	fp, sl, r4
 80072e6:	d00b      	beq.n	8007300 <_vfiprintf_r+0xa4>
 80072e8:	465b      	mov	r3, fp
 80072ea:	4622      	mov	r2, r4
 80072ec:	4629      	mov	r1, r5
 80072ee:	4630      	mov	r0, r6
 80072f0:	f7ff ffa1 	bl	8007236 <__sfputs_r>
 80072f4:	3001      	adds	r0, #1
 80072f6:	f000 80a7 	beq.w	8007448 <_vfiprintf_r+0x1ec>
 80072fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80072fc:	445a      	add	r2, fp
 80072fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8007300:	f89a 3000 	ldrb.w	r3, [sl]
 8007304:	2b00      	cmp	r3, #0
 8007306:	f000 809f 	beq.w	8007448 <_vfiprintf_r+0x1ec>
 800730a:	2300      	movs	r3, #0
 800730c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8007310:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007314:	f10a 0a01 	add.w	sl, sl, #1
 8007318:	9304      	str	r3, [sp, #16]
 800731a:	9307      	str	r3, [sp, #28]
 800731c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007320:	931a      	str	r3, [sp, #104]	@ 0x68
 8007322:	4654      	mov	r4, sl
 8007324:	2205      	movs	r2, #5
 8007326:	f814 1b01 	ldrb.w	r1, [r4], #1
 800732a:	4853      	ldr	r0, [pc, #332]	@ (8007478 <_vfiprintf_r+0x21c>)
 800732c:	f7f8 ff70 	bl	8000210 <memchr>
 8007330:	9a04      	ldr	r2, [sp, #16]
 8007332:	b9d8      	cbnz	r0, 800736c <_vfiprintf_r+0x110>
 8007334:	06d1      	lsls	r1, r2, #27
 8007336:	bf44      	itt	mi
 8007338:	2320      	movmi	r3, #32
 800733a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800733e:	0713      	lsls	r3, r2, #28
 8007340:	bf44      	itt	mi
 8007342:	232b      	movmi	r3, #43	@ 0x2b
 8007344:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007348:	f89a 3000 	ldrb.w	r3, [sl]
 800734c:	2b2a      	cmp	r3, #42	@ 0x2a
 800734e:	d015      	beq.n	800737c <_vfiprintf_r+0x120>
 8007350:	9a07      	ldr	r2, [sp, #28]
 8007352:	4654      	mov	r4, sl
 8007354:	2000      	movs	r0, #0
 8007356:	f04f 0c0a 	mov.w	ip, #10
 800735a:	4621      	mov	r1, r4
 800735c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007360:	3b30      	subs	r3, #48	@ 0x30
 8007362:	2b09      	cmp	r3, #9
 8007364:	d94b      	bls.n	80073fe <_vfiprintf_r+0x1a2>
 8007366:	b1b0      	cbz	r0, 8007396 <_vfiprintf_r+0x13a>
 8007368:	9207      	str	r2, [sp, #28]
 800736a:	e014      	b.n	8007396 <_vfiprintf_r+0x13a>
 800736c:	eba0 0308 	sub.w	r3, r0, r8
 8007370:	fa09 f303 	lsl.w	r3, r9, r3
 8007374:	4313      	orrs	r3, r2
 8007376:	9304      	str	r3, [sp, #16]
 8007378:	46a2      	mov	sl, r4
 800737a:	e7d2      	b.n	8007322 <_vfiprintf_r+0xc6>
 800737c:	9b03      	ldr	r3, [sp, #12]
 800737e:	1d19      	adds	r1, r3, #4
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	9103      	str	r1, [sp, #12]
 8007384:	2b00      	cmp	r3, #0
 8007386:	bfbb      	ittet	lt
 8007388:	425b      	neglt	r3, r3
 800738a:	f042 0202 	orrlt.w	r2, r2, #2
 800738e:	9307      	strge	r3, [sp, #28]
 8007390:	9307      	strlt	r3, [sp, #28]
 8007392:	bfb8      	it	lt
 8007394:	9204      	strlt	r2, [sp, #16]
 8007396:	7823      	ldrb	r3, [r4, #0]
 8007398:	2b2e      	cmp	r3, #46	@ 0x2e
 800739a:	d10a      	bne.n	80073b2 <_vfiprintf_r+0x156>
 800739c:	7863      	ldrb	r3, [r4, #1]
 800739e:	2b2a      	cmp	r3, #42	@ 0x2a
 80073a0:	d132      	bne.n	8007408 <_vfiprintf_r+0x1ac>
 80073a2:	9b03      	ldr	r3, [sp, #12]
 80073a4:	1d1a      	adds	r2, r3, #4
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	9203      	str	r2, [sp, #12]
 80073aa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80073ae:	3402      	adds	r4, #2
 80073b0:	9305      	str	r3, [sp, #20]
 80073b2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007488 <_vfiprintf_r+0x22c>
 80073b6:	7821      	ldrb	r1, [r4, #0]
 80073b8:	2203      	movs	r2, #3
 80073ba:	4650      	mov	r0, sl
 80073bc:	f7f8 ff28 	bl	8000210 <memchr>
 80073c0:	b138      	cbz	r0, 80073d2 <_vfiprintf_r+0x176>
 80073c2:	9b04      	ldr	r3, [sp, #16]
 80073c4:	eba0 000a 	sub.w	r0, r0, sl
 80073c8:	2240      	movs	r2, #64	@ 0x40
 80073ca:	4082      	lsls	r2, r0
 80073cc:	4313      	orrs	r3, r2
 80073ce:	3401      	adds	r4, #1
 80073d0:	9304      	str	r3, [sp, #16]
 80073d2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073d6:	4829      	ldr	r0, [pc, #164]	@ (800747c <_vfiprintf_r+0x220>)
 80073d8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80073dc:	2206      	movs	r2, #6
 80073de:	f7f8 ff17 	bl	8000210 <memchr>
 80073e2:	2800      	cmp	r0, #0
 80073e4:	d03f      	beq.n	8007466 <_vfiprintf_r+0x20a>
 80073e6:	4b26      	ldr	r3, [pc, #152]	@ (8007480 <_vfiprintf_r+0x224>)
 80073e8:	bb1b      	cbnz	r3, 8007432 <_vfiprintf_r+0x1d6>
 80073ea:	9b03      	ldr	r3, [sp, #12]
 80073ec:	3307      	adds	r3, #7
 80073ee:	f023 0307 	bic.w	r3, r3, #7
 80073f2:	3308      	adds	r3, #8
 80073f4:	9303      	str	r3, [sp, #12]
 80073f6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80073f8:	443b      	add	r3, r7
 80073fa:	9309      	str	r3, [sp, #36]	@ 0x24
 80073fc:	e76a      	b.n	80072d4 <_vfiprintf_r+0x78>
 80073fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007402:	460c      	mov	r4, r1
 8007404:	2001      	movs	r0, #1
 8007406:	e7a8      	b.n	800735a <_vfiprintf_r+0xfe>
 8007408:	2300      	movs	r3, #0
 800740a:	3401      	adds	r4, #1
 800740c:	9305      	str	r3, [sp, #20]
 800740e:	4619      	mov	r1, r3
 8007410:	f04f 0c0a 	mov.w	ip, #10
 8007414:	4620      	mov	r0, r4
 8007416:	f810 2b01 	ldrb.w	r2, [r0], #1
 800741a:	3a30      	subs	r2, #48	@ 0x30
 800741c:	2a09      	cmp	r2, #9
 800741e:	d903      	bls.n	8007428 <_vfiprintf_r+0x1cc>
 8007420:	2b00      	cmp	r3, #0
 8007422:	d0c6      	beq.n	80073b2 <_vfiprintf_r+0x156>
 8007424:	9105      	str	r1, [sp, #20]
 8007426:	e7c4      	b.n	80073b2 <_vfiprintf_r+0x156>
 8007428:	fb0c 2101 	mla	r1, ip, r1, r2
 800742c:	4604      	mov	r4, r0
 800742e:	2301      	movs	r3, #1
 8007430:	e7f0      	b.n	8007414 <_vfiprintf_r+0x1b8>
 8007432:	ab03      	add	r3, sp, #12
 8007434:	9300      	str	r3, [sp, #0]
 8007436:	462a      	mov	r2, r5
 8007438:	4b12      	ldr	r3, [pc, #72]	@ (8007484 <_vfiprintf_r+0x228>)
 800743a:	a904      	add	r1, sp, #16
 800743c:	4630      	mov	r0, r6
 800743e:	f7fd fbc3 	bl	8004bc8 <_printf_float>
 8007442:	4607      	mov	r7, r0
 8007444:	1c78      	adds	r0, r7, #1
 8007446:	d1d6      	bne.n	80073f6 <_vfiprintf_r+0x19a>
 8007448:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800744a:	07d9      	lsls	r1, r3, #31
 800744c:	d405      	bmi.n	800745a <_vfiprintf_r+0x1fe>
 800744e:	89ab      	ldrh	r3, [r5, #12]
 8007450:	059a      	lsls	r2, r3, #22
 8007452:	d402      	bmi.n	800745a <_vfiprintf_r+0x1fe>
 8007454:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007456:	f7fe f899 	bl	800558c <__retarget_lock_release_recursive>
 800745a:	89ab      	ldrh	r3, [r5, #12]
 800745c:	065b      	lsls	r3, r3, #25
 800745e:	f53f af1f 	bmi.w	80072a0 <_vfiprintf_r+0x44>
 8007462:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007464:	e71e      	b.n	80072a4 <_vfiprintf_r+0x48>
 8007466:	ab03      	add	r3, sp, #12
 8007468:	9300      	str	r3, [sp, #0]
 800746a:	462a      	mov	r2, r5
 800746c:	4b05      	ldr	r3, [pc, #20]	@ (8007484 <_vfiprintf_r+0x228>)
 800746e:	a904      	add	r1, sp, #16
 8007470:	4630      	mov	r0, r6
 8007472:	f7fd fe41 	bl	80050f8 <_printf_i>
 8007476:	e7e4      	b.n	8007442 <_vfiprintf_r+0x1e6>
 8007478:	080085c9 	.word	0x080085c9
 800747c:	080085d3 	.word	0x080085d3
 8007480:	08004bc9 	.word	0x08004bc9
 8007484:	08007237 	.word	0x08007237
 8007488:	080085cf 	.word	0x080085cf

0800748c <__swbuf_r>:
 800748c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800748e:	460e      	mov	r6, r1
 8007490:	4614      	mov	r4, r2
 8007492:	4605      	mov	r5, r0
 8007494:	b118      	cbz	r0, 800749e <__swbuf_r+0x12>
 8007496:	6a03      	ldr	r3, [r0, #32]
 8007498:	b90b      	cbnz	r3, 800749e <__swbuf_r+0x12>
 800749a:	f7fe f80d 	bl	80054b8 <__sinit>
 800749e:	69a3      	ldr	r3, [r4, #24]
 80074a0:	60a3      	str	r3, [r4, #8]
 80074a2:	89a3      	ldrh	r3, [r4, #12]
 80074a4:	071a      	lsls	r2, r3, #28
 80074a6:	d501      	bpl.n	80074ac <__swbuf_r+0x20>
 80074a8:	6923      	ldr	r3, [r4, #16]
 80074aa:	b943      	cbnz	r3, 80074be <__swbuf_r+0x32>
 80074ac:	4621      	mov	r1, r4
 80074ae:	4628      	mov	r0, r5
 80074b0:	f000 f82a 	bl	8007508 <__swsetup_r>
 80074b4:	b118      	cbz	r0, 80074be <__swbuf_r+0x32>
 80074b6:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 80074ba:	4638      	mov	r0, r7
 80074bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80074be:	6823      	ldr	r3, [r4, #0]
 80074c0:	6922      	ldr	r2, [r4, #16]
 80074c2:	1a98      	subs	r0, r3, r2
 80074c4:	6963      	ldr	r3, [r4, #20]
 80074c6:	b2f6      	uxtb	r6, r6
 80074c8:	4283      	cmp	r3, r0
 80074ca:	4637      	mov	r7, r6
 80074cc:	dc05      	bgt.n	80074da <__swbuf_r+0x4e>
 80074ce:	4621      	mov	r1, r4
 80074d0:	4628      	mov	r0, r5
 80074d2:	f7ff f93f 	bl	8006754 <_fflush_r>
 80074d6:	2800      	cmp	r0, #0
 80074d8:	d1ed      	bne.n	80074b6 <__swbuf_r+0x2a>
 80074da:	68a3      	ldr	r3, [r4, #8]
 80074dc:	3b01      	subs	r3, #1
 80074de:	60a3      	str	r3, [r4, #8]
 80074e0:	6823      	ldr	r3, [r4, #0]
 80074e2:	1c5a      	adds	r2, r3, #1
 80074e4:	6022      	str	r2, [r4, #0]
 80074e6:	701e      	strb	r6, [r3, #0]
 80074e8:	6962      	ldr	r2, [r4, #20]
 80074ea:	1c43      	adds	r3, r0, #1
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d004      	beq.n	80074fa <__swbuf_r+0x6e>
 80074f0:	89a3      	ldrh	r3, [r4, #12]
 80074f2:	07db      	lsls	r3, r3, #31
 80074f4:	d5e1      	bpl.n	80074ba <__swbuf_r+0x2e>
 80074f6:	2e0a      	cmp	r6, #10
 80074f8:	d1df      	bne.n	80074ba <__swbuf_r+0x2e>
 80074fa:	4621      	mov	r1, r4
 80074fc:	4628      	mov	r0, r5
 80074fe:	f7ff f929 	bl	8006754 <_fflush_r>
 8007502:	2800      	cmp	r0, #0
 8007504:	d0d9      	beq.n	80074ba <__swbuf_r+0x2e>
 8007506:	e7d6      	b.n	80074b6 <__swbuf_r+0x2a>

08007508 <__swsetup_r>:
 8007508:	b538      	push	{r3, r4, r5, lr}
 800750a:	4b29      	ldr	r3, [pc, #164]	@ (80075b0 <__swsetup_r+0xa8>)
 800750c:	4605      	mov	r5, r0
 800750e:	6818      	ldr	r0, [r3, #0]
 8007510:	460c      	mov	r4, r1
 8007512:	b118      	cbz	r0, 800751c <__swsetup_r+0x14>
 8007514:	6a03      	ldr	r3, [r0, #32]
 8007516:	b90b      	cbnz	r3, 800751c <__swsetup_r+0x14>
 8007518:	f7fd ffce 	bl	80054b8 <__sinit>
 800751c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007520:	0719      	lsls	r1, r3, #28
 8007522:	d422      	bmi.n	800756a <__swsetup_r+0x62>
 8007524:	06da      	lsls	r2, r3, #27
 8007526:	d407      	bmi.n	8007538 <__swsetup_r+0x30>
 8007528:	2209      	movs	r2, #9
 800752a:	602a      	str	r2, [r5, #0]
 800752c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007530:	81a3      	strh	r3, [r4, #12]
 8007532:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007536:	e033      	b.n	80075a0 <__swsetup_r+0x98>
 8007538:	0758      	lsls	r0, r3, #29
 800753a:	d512      	bpl.n	8007562 <__swsetup_r+0x5a>
 800753c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800753e:	b141      	cbz	r1, 8007552 <__swsetup_r+0x4a>
 8007540:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007544:	4299      	cmp	r1, r3
 8007546:	d002      	beq.n	800754e <__swsetup_r+0x46>
 8007548:	4628      	mov	r0, r5
 800754a:	f7ff fdd3 	bl	80070f4 <_free_r>
 800754e:	2300      	movs	r3, #0
 8007550:	6363      	str	r3, [r4, #52]	@ 0x34
 8007552:	89a3      	ldrh	r3, [r4, #12]
 8007554:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007558:	81a3      	strh	r3, [r4, #12]
 800755a:	2300      	movs	r3, #0
 800755c:	6063      	str	r3, [r4, #4]
 800755e:	6923      	ldr	r3, [r4, #16]
 8007560:	6023      	str	r3, [r4, #0]
 8007562:	89a3      	ldrh	r3, [r4, #12]
 8007564:	f043 0308 	orr.w	r3, r3, #8
 8007568:	81a3      	strh	r3, [r4, #12]
 800756a:	6923      	ldr	r3, [r4, #16]
 800756c:	b94b      	cbnz	r3, 8007582 <__swsetup_r+0x7a>
 800756e:	89a3      	ldrh	r3, [r4, #12]
 8007570:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007574:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007578:	d003      	beq.n	8007582 <__swsetup_r+0x7a>
 800757a:	4621      	mov	r1, r4
 800757c:	4628      	mov	r0, r5
 800757e:	f000 f83f 	bl	8007600 <__smakebuf_r>
 8007582:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007586:	f013 0201 	ands.w	r2, r3, #1
 800758a:	d00a      	beq.n	80075a2 <__swsetup_r+0x9a>
 800758c:	2200      	movs	r2, #0
 800758e:	60a2      	str	r2, [r4, #8]
 8007590:	6962      	ldr	r2, [r4, #20]
 8007592:	4252      	negs	r2, r2
 8007594:	61a2      	str	r2, [r4, #24]
 8007596:	6922      	ldr	r2, [r4, #16]
 8007598:	b942      	cbnz	r2, 80075ac <__swsetup_r+0xa4>
 800759a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800759e:	d1c5      	bne.n	800752c <__swsetup_r+0x24>
 80075a0:	bd38      	pop	{r3, r4, r5, pc}
 80075a2:	0799      	lsls	r1, r3, #30
 80075a4:	bf58      	it	pl
 80075a6:	6962      	ldrpl	r2, [r4, #20]
 80075a8:	60a2      	str	r2, [r4, #8]
 80075aa:	e7f4      	b.n	8007596 <__swsetup_r+0x8e>
 80075ac:	2000      	movs	r0, #0
 80075ae:	e7f7      	b.n	80075a0 <__swsetup_r+0x98>
 80075b0:	20000020 	.word	0x20000020

080075b4 <__swhatbuf_r>:
 80075b4:	b570      	push	{r4, r5, r6, lr}
 80075b6:	460c      	mov	r4, r1
 80075b8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075bc:	2900      	cmp	r1, #0
 80075be:	b096      	sub	sp, #88	@ 0x58
 80075c0:	4615      	mov	r5, r2
 80075c2:	461e      	mov	r6, r3
 80075c4:	da0d      	bge.n	80075e2 <__swhatbuf_r+0x2e>
 80075c6:	89a3      	ldrh	r3, [r4, #12]
 80075c8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80075cc:	f04f 0100 	mov.w	r1, #0
 80075d0:	bf14      	ite	ne
 80075d2:	2340      	movne	r3, #64	@ 0x40
 80075d4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80075d8:	2000      	movs	r0, #0
 80075da:	6031      	str	r1, [r6, #0]
 80075dc:	602b      	str	r3, [r5, #0]
 80075de:	b016      	add	sp, #88	@ 0x58
 80075e0:	bd70      	pop	{r4, r5, r6, pc}
 80075e2:	466a      	mov	r2, sp
 80075e4:	f000 f89c 	bl	8007720 <_fstat_r>
 80075e8:	2800      	cmp	r0, #0
 80075ea:	dbec      	blt.n	80075c6 <__swhatbuf_r+0x12>
 80075ec:	9901      	ldr	r1, [sp, #4]
 80075ee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80075f2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80075f6:	4259      	negs	r1, r3
 80075f8:	4159      	adcs	r1, r3
 80075fa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80075fe:	e7eb      	b.n	80075d8 <__swhatbuf_r+0x24>

08007600 <__smakebuf_r>:
 8007600:	898b      	ldrh	r3, [r1, #12]
 8007602:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007604:	079d      	lsls	r5, r3, #30
 8007606:	4606      	mov	r6, r0
 8007608:	460c      	mov	r4, r1
 800760a:	d507      	bpl.n	800761c <__smakebuf_r+0x1c>
 800760c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007610:	6023      	str	r3, [r4, #0]
 8007612:	6123      	str	r3, [r4, #16]
 8007614:	2301      	movs	r3, #1
 8007616:	6163      	str	r3, [r4, #20]
 8007618:	b003      	add	sp, #12
 800761a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800761c:	ab01      	add	r3, sp, #4
 800761e:	466a      	mov	r2, sp
 8007620:	f7ff ffc8 	bl	80075b4 <__swhatbuf_r>
 8007624:	9f00      	ldr	r7, [sp, #0]
 8007626:	4605      	mov	r5, r0
 8007628:	4639      	mov	r1, r7
 800762a:	4630      	mov	r0, r6
 800762c:	f7fe ff8e 	bl	800654c <_malloc_r>
 8007630:	b948      	cbnz	r0, 8007646 <__smakebuf_r+0x46>
 8007632:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007636:	059a      	lsls	r2, r3, #22
 8007638:	d4ee      	bmi.n	8007618 <__smakebuf_r+0x18>
 800763a:	f023 0303 	bic.w	r3, r3, #3
 800763e:	f043 0302 	orr.w	r3, r3, #2
 8007642:	81a3      	strh	r3, [r4, #12]
 8007644:	e7e2      	b.n	800760c <__smakebuf_r+0xc>
 8007646:	89a3      	ldrh	r3, [r4, #12]
 8007648:	6020      	str	r0, [r4, #0]
 800764a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800764e:	81a3      	strh	r3, [r4, #12]
 8007650:	9b01      	ldr	r3, [sp, #4]
 8007652:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007656:	b15b      	cbz	r3, 8007670 <__smakebuf_r+0x70>
 8007658:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800765c:	4630      	mov	r0, r6
 800765e:	f000 f83b 	bl	80076d8 <_isatty_r>
 8007662:	b128      	cbz	r0, 8007670 <__smakebuf_r+0x70>
 8007664:	89a3      	ldrh	r3, [r4, #12]
 8007666:	f023 0303 	bic.w	r3, r3, #3
 800766a:	f043 0301 	orr.w	r3, r3, #1
 800766e:	81a3      	strh	r3, [r4, #12]
 8007670:	89a3      	ldrh	r3, [r4, #12]
 8007672:	431d      	orrs	r5, r3
 8007674:	81a5      	strh	r5, [r4, #12]
 8007676:	e7cf      	b.n	8007618 <__smakebuf_r+0x18>

08007678 <_raise_r>:
 8007678:	291f      	cmp	r1, #31
 800767a:	b538      	push	{r3, r4, r5, lr}
 800767c:	4605      	mov	r5, r0
 800767e:	460c      	mov	r4, r1
 8007680:	d904      	bls.n	800768c <_raise_r+0x14>
 8007682:	2316      	movs	r3, #22
 8007684:	6003      	str	r3, [r0, #0]
 8007686:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800768a:	bd38      	pop	{r3, r4, r5, pc}
 800768c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800768e:	b112      	cbz	r2, 8007696 <_raise_r+0x1e>
 8007690:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007694:	b94b      	cbnz	r3, 80076aa <_raise_r+0x32>
 8007696:	4628      	mov	r0, r5
 8007698:	f000 f840 	bl	800771c <_getpid_r>
 800769c:	4622      	mov	r2, r4
 800769e:	4601      	mov	r1, r0
 80076a0:	4628      	mov	r0, r5
 80076a2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80076a6:	f000 b827 	b.w	80076f8 <_kill_r>
 80076aa:	2b01      	cmp	r3, #1
 80076ac:	d00a      	beq.n	80076c4 <_raise_r+0x4c>
 80076ae:	1c59      	adds	r1, r3, #1
 80076b0:	d103      	bne.n	80076ba <_raise_r+0x42>
 80076b2:	2316      	movs	r3, #22
 80076b4:	6003      	str	r3, [r0, #0]
 80076b6:	2001      	movs	r0, #1
 80076b8:	e7e7      	b.n	800768a <_raise_r+0x12>
 80076ba:	2100      	movs	r1, #0
 80076bc:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80076c0:	4620      	mov	r0, r4
 80076c2:	4798      	blx	r3
 80076c4:	2000      	movs	r0, #0
 80076c6:	e7e0      	b.n	800768a <_raise_r+0x12>

080076c8 <raise>:
 80076c8:	4b02      	ldr	r3, [pc, #8]	@ (80076d4 <raise+0xc>)
 80076ca:	4601      	mov	r1, r0
 80076cc:	6818      	ldr	r0, [r3, #0]
 80076ce:	f7ff bfd3 	b.w	8007678 <_raise_r>
 80076d2:	bf00      	nop
 80076d4:	20000020 	.word	0x20000020

080076d8 <_isatty_r>:
 80076d8:	b538      	push	{r3, r4, r5, lr}
 80076da:	4d06      	ldr	r5, [pc, #24]	@ (80076f4 <_isatty_r+0x1c>)
 80076dc:	2300      	movs	r3, #0
 80076de:	4604      	mov	r4, r0
 80076e0:	4608      	mov	r0, r1
 80076e2:	602b      	str	r3, [r5, #0]
 80076e4:	f7fa fb6d 	bl	8001dc2 <_isatty>
 80076e8:	1c43      	adds	r3, r0, #1
 80076ea:	d102      	bne.n	80076f2 <_isatty_r+0x1a>
 80076ec:	682b      	ldr	r3, [r5, #0]
 80076ee:	b103      	cbz	r3, 80076f2 <_isatty_r+0x1a>
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	bd38      	pop	{r3, r4, r5, pc}
 80076f4:	200007ec 	.word	0x200007ec

080076f8 <_kill_r>:
 80076f8:	b538      	push	{r3, r4, r5, lr}
 80076fa:	4d07      	ldr	r5, [pc, #28]	@ (8007718 <_kill_r+0x20>)
 80076fc:	2300      	movs	r3, #0
 80076fe:	4604      	mov	r4, r0
 8007700:	4608      	mov	r0, r1
 8007702:	4611      	mov	r1, r2
 8007704:	602b      	str	r3, [r5, #0]
 8007706:	f7fa fb08 	bl	8001d1a <_kill>
 800770a:	1c43      	adds	r3, r0, #1
 800770c:	d102      	bne.n	8007714 <_kill_r+0x1c>
 800770e:	682b      	ldr	r3, [r5, #0]
 8007710:	b103      	cbz	r3, 8007714 <_kill_r+0x1c>
 8007712:	6023      	str	r3, [r4, #0]
 8007714:	bd38      	pop	{r3, r4, r5, pc}
 8007716:	bf00      	nop
 8007718:	200007ec 	.word	0x200007ec

0800771c <_getpid_r>:
 800771c:	f7fa baf5 	b.w	8001d0a <_getpid>

08007720 <_fstat_r>:
 8007720:	b538      	push	{r3, r4, r5, lr}
 8007722:	4d07      	ldr	r5, [pc, #28]	@ (8007740 <_fstat_r+0x20>)
 8007724:	2300      	movs	r3, #0
 8007726:	4604      	mov	r4, r0
 8007728:	4608      	mov	r0, r1
 800772a:	4611      	mov	r1, r2
 800772c:	602b      	str	r3, [r5, #0]
 800772e:	f7fa fb38 	bl	8001da2 <_fstat>
 8007732:	1c43      	adds	r3, r0, #1
 8007734:	d102      	bne.n	800773c <_fstat_r+0x1c>
 8007736:	682b      	ldr	r3, [r5, #0]
 8007738:	b103      	cbz	r3, 800773c <_fstat_r+0x1c>
 800773a:	6023      	str	r3, [r4, #0]
 800773c:	bd38      	pop	{r3, r4, r5, pc}
 800773e:	bf00      	nop
 8007740:	200007ec 	.word	0x200007ec

08007744 <_init>:
 8007744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007746:	bf00      	nop
 8007748:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800774a:	bc08      	pop	{r3}
 800774c:	469e      	mov	lr, r3
 800774e:	4770      	bx	lr

08007750 <_fini>:
 8007750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007752:	bf00      	nop
 8007754:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007756:	bc08      	pop	{r3}
 8007758:	469e      	mov	lr, r3
 800775a:	4770      	bx	lr
