{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639195730437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 10 22:08:50 2021 " "Processing started: Fri Dec 10 22:08:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639195730438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1639195730438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1639195730439 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1639195730472 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1639195731205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1639195731205 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639195731231 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1639195731231 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "64 " "The Timing Analyzer is analyzing 64 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1639195732658 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1639195733573 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1639195734048 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1639195734088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1639195734830 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1639195734830 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.082 " "Worst-case setup slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195734833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195734833 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.082 iCLK  " "   -0.082              -0.082 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195734833 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195734833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.326 " "Worst-case hold slack is 0.326" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195734977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195734977 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.326               0.000 iCLK  " "    0.326               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195734977 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195734977 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.013 " "Worst-case recovery slack is 18.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735024 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.013               0.000 iCLK  " "   18.013               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735024 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195735024 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.421 " "Worst-case removal slack is 1.421" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735066 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421               0.000 iCLK  " "    1.421               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735066 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195735066 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.625 " "Worst-case minimum pulse width slack is 9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735096 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 iCLK  " "    9.625               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195735096 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195735096 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.082 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.082" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736228 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736228 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195736228 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.082 (VIOLATED) " "Path #1: Setup slack is -0.082 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q " "To Node      : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.404      3.404  R        clock network delay " "     3.404      3.404  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.667      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.667      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.516      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.516      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.579      1.063 RR    IC  DMEMTREGMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~0\|datad " "     7.579      1.063 RR    IC  DMEMTREGMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.734      0.155 RR  CELL  DMEMTREGMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~0\|combout " "     7.734      0.155 RR  CELL  DMEMTREGMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.994      0.260 RR    IC  ALURD1MUX\|\\G_NBit_MUX2:0:MUXI\|orgate\|o_F~0\|datad " "     7.994      0.260 RR    IC  ALURD1MUX\|\\G_NBit_MUX2:0:MUXI\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.149      0.155 RR  CELL  ALURD1MUX\|\\G_NBit_MUX2:0:MUXI\|orgate\|o_F~0\|combout " "     8.149      0.155 RR  CELL  ALURD1MUX\|\\G_NBit_MUX2:0:MUXI\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.541      0.392 RR    IC  MIPSALU\|full32adder\|add\|\\loop1:0:rippleAdder\|g5or2\|o_F~2\|datac " "     8.541      0.392 RR    IC  MIPSALU\|full32adder\|add\|\\loop1:0:rippleAdder\|g5or2\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.826      0.285 RR  CELL  MIPSALU\|full32adder\|add\|\\loop1:0:rippleAdder\|g5or2\|o_F~2\|combout " "     8.826      0.285 RR  CELL  MIPSALU\|full32adder\|add\|\\loop1:0:rippleAdder\|g5or2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.053      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:1:rippleAdder2\|g5or2\|o_F~0\|datac " "     9.053      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:1:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.340      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:1:rippleAdder2\|g5or2\|o_F~0\|combout " "     9.340      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:1:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.567      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:2:rippleAdder2\|g5or2\|o_F~0\|datac " "     9.567      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:2:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.854      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:2:rippleAdder2\|g5or2\|o_F~0\|combout " "     9.854      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:2:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.082      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:3:rippleAdder2\|g5or2\|o_F~0\|datac " "    10.082      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:3:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.369      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:3:rippleAdder2\|g5or2\|o_F~0\|combout " "    10.369      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:3:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.595      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:4:rippleAdder2\|g5or2\|o_F~0\|datad " "    10.595      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:4:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.750      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:4:rippleAdder2\|g5or2\|o_F~0\|combout " "    10.750      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:4:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.977      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:5:rippleAdder2\|g5or2\|o_F~0\|datad " "    10.977      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:5:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.132      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:5:rippleAdder2\|g5or2\|o_F~0\|combout " "    11.132      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:5:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.359      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:6:rippleAdder2\|g5or2\|o_F~0\|datad " "    11.359      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:6:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.514      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:6:rippleAdder2\|g5or2\|o_F~0\|combout " "    11.514      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:6:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.742      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:7:rippleAdder2\|g5or2\|o_F~0\|datad " "    11.742      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:7:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.897      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:7:rippleAdder2\|g5or2\|o_F~0\|combout " "    11.897      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:7:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.124      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:8:rippleAdder2\|g5or2\|o_F~0\|datad " "    12.124      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:8:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.279      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:8:rippleAdder2\|g5or2\|o_F~0\|combout " "    12.279      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:8:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.504      0.225 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:9:rippleAdder2\|g5or2\|o_F~0\|datac " "    12.504      0.225 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:9:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.791      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:9:rippleAdder2\|g5or2\|o_F~0\|combout " "    12.791      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:9:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.019      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:10:rippleAdder2\|g5or2\|o_F~0\|datad " "    13.019      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:10:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.174      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:10:rippleAdder2\|g5or2\|o_F~0\|combout " "    13.174      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:10:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.403      0.229 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:11:rippleAdder2\|g5or2\|o_F~0\|datad " "    13.403      0.229 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:11:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.558      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:11:rippleAdder2\|g5or2\|o_F~0\|combout " "    13.558      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:11:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.785      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:12:rippleAdder2\|g5or2\|o_F~0\|datad " "    13.785      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:12:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.940      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:12:rippleAdder2\|g5or2\|o_F~0\|combout " "    13.940      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:12:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.168      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:13:rippleAdder2\|g5or2\|o_F~0\|datad " "    14.168      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:13:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.323      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:13:rippleAdder2\|g5or2\|o_F~0\|combout " "    14.323      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:13:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.698      0.375 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:14:rippleAdder2\|g5or2\|o_F~0\|datad " "    14.698      0.375 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:14:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.853      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:14:rippleAdder2\|g5or2\|o_F~0\|combout " "    14.853      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:14:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.080      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:15:rippleAdder2\|g5or2\|o_F~0\|datad " "    15.080      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:15:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.235      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:15:rippleAdder2\|g5or2\|o_F~0\|combout " "    15.235      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:15:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.462      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:16:rippleAdder2\|g5or2\|o_F~0\|datad " "    15.462      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:16:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.617      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:16:rippleAdder2\|g5or2\|o_F~0\|combout " "    15.617      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:16:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.846      0.229 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:17:rippleAdder2\|g5or2\|o_F~0\|datad " "    15.846      0.229 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:17:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.001      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:17:rippleAdder2\|g5or2\|o_F~0\|combout " "    16.001      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:17:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.227      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:18:rippleAdder2\|g5or2\|o_F~0\|datad " "    16.227      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:18:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.382      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:18:rippleAdder2\|g5or2\|o_F~0\|combout " "    16.382      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:18:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.606      0.224 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:19:rippleAdder2\|g5or2\|o_F~0\|datac " "    16.606      0.224 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:19:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.893      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:19:rippleAdder2\|g5or2\|o_F~0\|combout " "    16.893      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:19:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.119      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:20:rippleAdder2\|g5or2\|o_F~0\|datad " "    17.119      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:20:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.274      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:20:rippleAdder2\|g5or2\|o_F~0\|combout " "    17.274      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:20:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.500      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:21:rippleAdder2\|g5or2\|o_F~0\|datad " "    17.500      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:21:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.655      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:21:rippleAdder2\|g5or2\|o_F~0\|combout " "    17.655      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:21:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.883      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:22:rippleAdder2\|g5or2\|o_F~0\|datad " "    17.883      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:22:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.038      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:22:rippleAdder2\|g5or2\|o_F~0\|combout " "    18.038      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:22:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.264      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:23:rippleAdder2\|g5or2\|o_F~0\|datad " "    18.264      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:23:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.419      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:23:rippleAdder2\|g5or2\|o_F~0\|combout " "    18.419      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:23:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.644      0.225 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:24:rippleAdder2\|g5or2\|o_F~0\|datac " "    18.644      0.225 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:24:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.931      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:24:rippleAdder2\|g5or2\|o_F~0\|combout " "    18.931      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:24:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.159      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:25:rippleAdder2\|g5or2\|o_F~0\|datad " "    19.159      0.228 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:25:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.314      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:25:rippleAdder2\|g5or2\|o_F~0\|combout " "    19.314      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:25:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.539      0.225 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:26:rippleAdder2\|g5or2\|o_F~0\|datac " "    19.539      0.225 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:26:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.826      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:26:rippleAdder2\|g5or2\|o_F~0\|combout " "    19.826      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:26:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.053      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:27:rippleAdder2\|g5or2\|o_F~0\|datad " "    20.053      0.227 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:27:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.208      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:27:rippleAdder2\|g5or2\|o_F~0\|combout " "    20.208      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:27:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.434      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:28:rippleAdder2\|g5or2\|o_F~0\|datac " "    20.434      0.226 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:28:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.721      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:28:rippleAdder2\|g5or2\|o_F~0\|combout " "    20.721      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:28:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.946      0.225 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:29:rippleAdder2\|g5or2\|o_F~0\|datac " "    20.946      0.225 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:29:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.233      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:29:rippleAdder2\|g5or2\|o_F~0\|combout " "    21.233      0.287 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:29:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.619      0.386 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:30:rippleAdder2\|g5or2\|o_F~0\|datad " "    21.619      0.386 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:30:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.774      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:30:rippleAdder2\|g5or2\|o_F~0\|combout " "    21.774      0.155 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:30:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.985      0.211 RR    IC  MIPSALU\|mux\|o_output\[0\]~45\|datad " "    21.985      0.211 RR    IC  MIPSALU\|mux\|o_output\[0\]~45\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.140      0.155 RR  CELL  MIPSALU\|mux\|o_output\[0\]~45\|combout " "    22.140      0.155 RR  CELL  MIPSALU\|mux\|o_output\[0\]~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.344      0.204 RR    IC  MIPSALU\|mux\|o_output\[0\]~46\|datad " "    22.344      0.204 RR    IC  MIPSALU\|mux\|o_output\[0\]~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.499      0.155 RR  CELL  MIPSALU\|mux\|o_output\[0\]~46\|combout " "    22.499      0.155 RR  CELL  MIPSALU\|mux\|o_output\[0\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.703      0.204 RR    IC  MIPSALU\|mux\|o_output\[0\]~47\|datad " "    22.703      0.204 RR    IC  MIPSALU\|mux\|o_output\[0\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.858      0.155 RR  CELL  MIPSALU\|mux\|o_output\[0\]~47\|combout " "    22.858      0.155 RR  CELL  MIPSALU\|mux\|o_output\[0\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.086      0.228 RR    IC  EXMEMREG\|IFIDREG\|\\N_Bit_REG:69:DFFGI\|s_Q\|asdata " "    23.086      0.228 RR    IC  EXMEMREG\|IFIDREG\|\\N_Bit_REG:69:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.492      0.406 RR  CELL  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q " "    23.492      0.406 RR  CELL  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.380      3.380  R        clock network delay " "    23.380      3.380  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.412      0.032           clock pessimism removed " "    23.412      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.392     -0.020           clock uncertainty " "    23.392     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.410      0.018     uTsu  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q " "    23.410      0.018     uTsu  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.492 " "Data Arrival Time  :    23.492" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.410 " "Data Required Time :    23.410" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.082 (VIOLATED) " "Slack              :    -0.082 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736229 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195736229 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.326 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.326" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195736346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.326  " "Path #1: Hold slack is 0.326 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:68:DFFGI\|s_Q " "From Node    : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:68:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.924      2.924  R        clock network delay " "     2.924      2.924  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.156      0.232     uTco  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:68:DFFGI\|s_Q " "     3.156      0.232     uTco  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:68:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.156      0.000 RR  CELL  EXMEMREG\|IFIDREG\|\\N_Bit_REG:68:DFFGI\|s_Q\|q " "     3.156      0.000 RR  CELL  EXMEMREG\|IFIDREG\|\\N_Bit_REG:68:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.854      0.698 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[8\] " "     3.854      0.698 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.926      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.926      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.410      3.410  R        clock network delay " "     3.410      3.410  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378     -0.032           clock pessimism removed " "     3.378     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.378      0.000           clock uncertainty " "     3.378      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.600      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.926 " "Data Arrival Time  :     3.926" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.600 " "Data Required Time :     3.600" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.326  " "Slack              :     0.326 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736346 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195736346 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.013 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.013" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195736375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.013  " "Path #1: Recovery slack is 18.013 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.080      3.080  R        clock network delay " "     3.080      3.080  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.232     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.312      0.232     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.312      0.000 RR  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.312      0.000 RR  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.950      0.638 RR    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.950      0.638 RR    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.230      1.280 RF  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     5.230      1.280 RF  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.289      3.289  R        clock network delay " "    23.289      3.289  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.321      0.032           clock pessimism removed " "    23.321      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.301     -0.020           clock uncertainty " "    23.301     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.243     -0.058     uTsu  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    23.243     -0.058     uTsu  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.230 " "Data Arrival Time  :     5.230" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.243 " "Data Required Time :    23.243" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.013  " "Slack              :    18.013 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736375 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195736375 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.421 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.421" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736403 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736403 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195736403 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.421  " "Path #1: Removal slack is 1.421 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.967      2.967  R        clock network delay " "     2.967      2.967  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.232     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.199      0.232     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.199      0.000 FF  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.199      0.000 FF  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.805      0.606 FF    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.805      0.606 FF    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.971      1.166 FR  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     4.971      1.166 FR  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.396      3.396  R        clock network delay " "     3.396      3.396  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364     -0.032           clock pessimism removed " "     3.364     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.364      0.000           clock uncertainty " "     3.364      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.550      0.186      uTh  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     3.550      0.186      uTh  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.971 " "Data Arrival Time  :     4.971" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.550 " "Data Required Time :     3.550" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.421  " "Slack              :     1.421 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195736404 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195736404 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639195736405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1639195736473 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1639195739584 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.506 " "Worst-case setup slack is 1.506" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.506               0.000 iCLK  " "    1.506               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195741474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.330 " "Worst-case hold slack is 0.330" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741613 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.330               0.000 iCLK  " "    0.330               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741613 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195741613 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.181 " "Worst-case recovery slack is 18.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.181               0.000 iCLK  " "   18.181               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195741646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.282 " "Worst-case removal slack is 1.282" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741680 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282               0.000 iCLK  " "    1.282               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741680 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195741680 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.644 " "Worst-case minimum pulse width slack is 9.644" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741708 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 iCLK  " "    9.644               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195741708 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195741708 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.506 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.506" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742824 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742824 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195742824 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.506  " "Path #1: Setup slack is 1.506 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q " "To Node      : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      3.077  R        clock network delay " "     3.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.313      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.313      0.236     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.898      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     5.898      2.585 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.885      0.987 RR    IC  DMEMTREGMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~0\|datad " "     6.885      0.987 RR    IC  DMEMTREGMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.029      0.144 RR  CELL  DMEMTREGMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~0\|combout " "     7.029      0.144 RR  CELL  DMEMTREGMUX\|\\G_NBit_MUX:0:MUXI\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.266      0.237 RR    IC  ALURD1MUX\|\\G_NBit_MUX2:0:MUXI\|orgate\|o_F~0\|datad " "     7.266      0.237 RR    IC  ALURD1MUX\|\\G_NBit_MUX2:0:MUXI\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.410      0.144 RR  CELL  ALURD1MUX\|\\G_NBit_MUX2:0:MUXI\|orgate\|o_F~0\|combout " "     7.410      0.144 RR  CELL  ALURD1MUX\|\\G_NBit_MUX2:0:MUXI\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.782      0.372 RR    IC  MIPSALU\|full32adder\|add\|\\loop1:0:rippleAdder\|g5or2\|o_F~2\|datac " "     7.782      0.372 RR    IC  MIPSALU\|full32adder\|add\|\\loop1:0:rippleAdder\|g5or2\|o_F~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.045      0.263 RR  CELL  MIPSALU\|full32adder\|add\|\\loop1:0:rippleAdder\|g5or2\|o_F~2\|combout " "     8.045      0.263 RR  CELL  MIPSALU\|full32adder\|add\|\\loop1:0:rippleAdder\|g5or2\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.253      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:1:rippleAdder2\|g5or2\|o_F~0\|datac " "     8.253      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:1:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.518      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:1:rippleAdder2\|g5or2\|o_F~0\|combout " "     8.518      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:1:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.727      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:2:rippleAdder2\|g5or2\|o_F~0\|datac " "     8.727      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:2:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.992      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:2:rippleAdder2\|g5or2\|o_F~0\|combout " "     8.992      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:2:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.202      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:3:rippleAdder2\|g5or2\|o_F~0\|datac " "     9.202      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:3:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.467      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:3:rippleAdder2\|g5or2\|o_F~0\|combout " "     9.467      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:3:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.675      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:4:rippleAdder2\|g5or2\|o_F~0\|datad " "     9.675      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:4:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.819      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:4:rippleAdder2\|g5or2\|o_F~0\|combout " "     9.819      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:4:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.028      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:5:rippleAdder2\|g5or2\|o_F~0\|datad " "    10.028      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:5:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.172      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:5:rippleAdder2\|g5or2\|o_F~0\|combout " "    10.172      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:5:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.381      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:6:rippleAdder2\|g5or2\|o_F~0\|datad " "    10.381      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:6:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.525      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:6:rippleAdder2\|g5or2\|o_F~0\|combout " "    10.525      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:6:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.735      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:7:rippleAdder2\|g5or2\|o_F~0\|datad " "    10.735      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:7:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.879      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:7:rippleAdder2\|g5or2\|o_F~0\|combout " "    10.879      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:7:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.088      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:8:rippleAdder2\|g5or2\|o_F~0\|datad " "    11.088      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:8:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.232      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:8:rippleAdder2\|g5or2\|o_F~0\|combout " "    11.232      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:8:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.438      0.206 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:9:rippleAdder2\|g5or2\|o_F~0\|datac " "    11.438      0.206 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:9:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.703      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:9:rippleAdder2\|g5or2\|o_F~0\|combout " "    11.703      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:9:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.913      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:10:rippleAdder2\|g5or2\|o_F~0\|datad " "    11.913      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:10:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.057      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:10:rippleAdder2\|g5or2\|o_F~0\|combout " "    12.057      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:10:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.268      0.211 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:11:rippleAdder2\|g5or2\|o_F~0\|datad " "    12.268      0.211 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:11:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.412      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:11:rippleAdder2\|g5or2\|o_F~0\|combout " "    12.412      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:11:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.621      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:12:rippleAdder2\|g5or2\|o_F~0\|datad " "    12.621      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:12:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.765      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:12:rippleAdder2\|g5or2\|o_F~0\|combout " "    12.765      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:12:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.975      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:13:rippleAdder2\|g5or2\|o_F~0\|datad " "    12.975      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:13:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.119      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:13:rippleAdder2\|g5or2\|o_F~0\|combout " "    13.119      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:13:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.472      0.353 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:14:rippleAdder2\|g5or2\|o_F~0\|datad " "    13.472      0.353 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:14:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.616      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:14:rippleAdder2\|g5or2\|o_F~0\|combout " "    13.616      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:14:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.825      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:15:rippleAdder2\|g5or2\|o_F~0\|datad " "    13.825      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:15:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.969      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:15:rippleAdder2\|g5or2\|o_F~0\|combout " "    13.969      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:15:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.178      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:16:rippleAdder2\|g5or2\|o_F~0\|datad " "    14.178      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:16:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.322      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:16:rippleAdder2\|g5or2\|o_F~0\|combout " "    14.322      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:16:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.533      0.211 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:17:rippleAdder2\|g5or2\|o_F~0\|datad " "    14.533      0.211 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:17:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.677      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:17:rippleAdder2\|g5or2\|o_F~0\|combout " "    14.677      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:17:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.885      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:18:rippleAdder2\|g5or2\|o_F~0\|datad " "    14.885      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:18:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.029      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:18:rippleAdder2\|g5or2\|o_F~0\|combout " "    15.029      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:18:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.234      0.205 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:19:rippleAdder2\|g5or2\|o_F~0\|datac " "    15.234      0.205 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:19:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.499      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:19:rippleAdder2\|g5or2\|o_F~0\|combout " "    15.499      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:19:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.707      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:20:rippleAdder2\|g5or2\|o_F~0\|datad " "    15.707      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:20:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.851      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:20:rippleAdder2\|g5or2\|o_F~0\|combout " "    15.851      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:20:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.059      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:21:rippleAdder2\|g5or2\|o_F~0\|datad " "    16.059      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:21:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.203      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:21:rippleAdder2\|g5or2\|o_F~0\|combout " "    16.203      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:21:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.413      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:22:rippleAdder2\|g5or2\|o_F~0\|datad " "    16.413      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:22:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.557      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:22:rippleAdder2\|g5or2\|o_F~0\|combout " "    16.557      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:22:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.765      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:23:rippleAdder2\|g5or2\|o_F~0\|datad " "    16.765      0.208 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:23:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.909      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:23:rippleAdder2\|g5or2\|o_F~0\|combout " "    16.909      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:23:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.116      0.207 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:24:rippleAdder2\|g5or2\|o_F~0\|datac " "    17.116      0.207 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:24:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.381      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:24:rippleAdder2\|g5or2\|o_F~0\|combout " "    17.381      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:24:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.591      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:25:rippleAdder2\|g5or2\|o_F~0\|datad " "    17.591      0.210 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:25:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.735      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:25:rippleAdder2\|g5or2\|o_F~0\|combout " "    17.735      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:25:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.941      0.206 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:26:rippleAdder2\|g5or2\|o_F~0\|datac " "    17.941      0.206 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:26:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.206      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:26:rippleAdder2\|g5or2\|o_F~0\|combout " "    18.206      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:26:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.415      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:27:rippleAdder2\|g5or2\|o_F~0\|datad " "    18.415      0.209 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:27:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.559      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:27:rippleAdder2\|g5or2\|o_F~0\|combout " "    18.559      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:27:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.766      0.207 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:28:rippleAdder2\|g5or2\|o_F~0\|datac " "    18.766      0.207 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:28:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.031      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:28:rippleAdder2\|g5or2\|o_F~0\|combout " "    19.031      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:28:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.237      0.206 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:29:rippleAdder2\|g5or2\|o_F~0\|datac " "    19.237      0.206 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:29:rippleAdder2\|g5or2\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.502      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:29:rippleAdder2\|g5or2\|o_F~0\|combout " "    19.502      0.265 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:29:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.868      0.366 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:30:rippleAdder2\|g5or2\|o_F~0\|datad " "    19.868      0.366 RR    IC  MIPSALU\|full32adder\|add\|\\loop2:30:rippleAdder2\|g5or2\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.012      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:30:rippleAdder2\|g5or2\|o_F~0\|combout " "    20.012      0.144 RR  CELL  MIPSALU\|full32adder\|add\|\\loop2:30:rippleAdder2\|g5or2\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.206      0.194 RR    IC  MIPSALU\|mux\|o_output\[0\]~45\|datad " "    20.206      0.194 RR    IC  MIPSALU\|mux\|o_output\[0\]~45\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.350      0.144 RR  CELL  MIPSALU\|mux\|o_output\[0\]~45\|combout " "    20.350      0.144 RR  CELL  MIPSALU\|mux\|o_output\[0\]~45\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.538      0.188 RR    IC  MIPSALU\|mux\|o_output\[0\]~46\|datad " "    20.538      0.188 RR    IC  MIPSALU\|mux\|o_output\[0\]~46\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.682      0.144 RR  CELL  MIPSALU\|mux\|o_output\[0\]~46\|combout " "    20.682      0.144 RR  CELL  MIPSALU\|mux\|o_output\[0\]~46\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.870      0.188 RR    IC  MIPSALU\|mux\|o_output\[0\]~47\|datad " "    20.870      0.188 RR    IC  MIPSALU\|mux\|o_output\[0\]~47\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.014      0.144 RR  CELL  MIPSALU\|mux\|o_output\[0\]~47\|combout " "    21.014      0.144 RR  CELL  MIPSALU\|mux\|o_output\[0\]~47\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.224      0.210 RR    IC  EXMEMREG\|IFIDREG\|\\N_Bit_REG:69:DFFGI\|s_Q\|asdata " "    21.224      0.210 RR    IC  EXMEMREG\|IFIDREG\|\\N_Bit_REG:69:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.594      0.370 RR  CELL  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q " "    21.594      0.370 RR  CELL  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.073      3.073  R        clock network delay " "    23.073      3.073  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.101      0.028           clock pessimism removed " "    23.101      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.081     -0.020           clock uncertainty " "    23.081     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.100      0.019     uTsu  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q " "    23.100      0.019     uTsu  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:69:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.594 " "Data Arrival Time  :    21.594" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.100 " "Data Required Time :    23.100" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.506  " "Slack              :     1.506 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195742825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.330 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.330" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742944 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742944 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195742944 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.330  " "Path #1: Hold slack is 0.330 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:68:DFFGI\|s_Q " "From Node    : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:68:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.647      2.647  R        clock network delay " "     2.647      2.647  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860      0.213     uTco  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:68:DFFGI\|s_Q " "     2.860      0.213     uTco  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:68:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.860      0.000 RR  CELL  EXMEMREG\|IFIDREG\|\\N_Bit_REG:68:DFFGI\|s_Q\|q " "     2.860      0.000 RR  CELL  EXMEMREG\|IFIDREG\|\\N_Bit_REG:68:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.512      0.652 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[8\] " "     3.512      0.652 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadatain\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.585      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.585      0.073 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.082      3.082  R        clock network delay " "     3.082      3.082  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054     -0.028           clock pessimism removed " "     3.054     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.054      0.000           clock uncertainty " "     3.054      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.255      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0 " "     3.255      0.201      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.585 " "Data Arrival Time  :     3.585" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.255 " "Data Required Time :     3.255" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.330  " "Slack              :     0.330 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742945 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195742945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.181 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 18.181" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195742974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 18.181  " "Path #1: Recovery slack is 18.181 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.795      2.795  R        clock network delay " "     2.795      2.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.008      0.213     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     3.008      0.213     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.008      0.000 RR  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     3.008      0.000 RR  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.606      0.598 RR    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.606      0.598 RR    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.754      1.148 RF  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     4.754      1.148 RF  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.976      2.976  R        clock network delay " "    22.976      2.976  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.004      0.028           clock pessimism removed " "    23.004      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.984     -0.020           clock uncertainty " "    22.984     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.935     -0.049     uTsu  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    22.935     -0.049     uTsu  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.754 " "Data Arrival Time  :     4.754" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.935 " "Data Required Time :    22.935" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    18.181  " "Slack              :    18.181 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195742974 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195742974 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.282 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.282" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195743003 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.282  " "Path #1: Removal slack is 1.282 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.695      2.695  R        clock network delay " "     2.695      2.695  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.908      0.213     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     2.908      0.213     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.908      0.000 FF  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     2.908      0.000 FF  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.450      0.542 FF    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     3.450      0.542 FF    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.499      1.049 FR  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     4.499      1.049 FR  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.077      3.077  R        clock network delay " "     3.077      3.077  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049     -0.028           clock pessimism removed " "     3.049     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.049      0.000           clock uncertainty " "     3.049      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.217      0.168      uTh  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     3.217      0.168      uTh  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.499 " "Data Arrival Time  :     4.499" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.217 " "Data Required Time :     3.217" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.282  " "Slack              :     1.282 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195743003 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195743003 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1639195743004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 6.613 " "Worst-case setup slack is 6.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744008 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.613               0.000 iCLK  " "    6.613               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744008 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195744008 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.123 " "Worst-case hold slack is 0.123" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.123               0.000 iCLK  " "    0.123               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195744148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 19.021 " "Worst-case recovery slack is 19.021" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744182 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.021               0.000 iCLK  " "   19.021               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744182 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195744182 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.680 " "Worst-case removal slack is 0.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 iCLK  " "    0.680               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195744215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.366 " "Worst-case minimum pulse width slack is 9.366" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.366               0.000 iCLK  " "    9.366               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1639195744244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1639195744244 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.613 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 6.613" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195745446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 6.613  " "Path #1: Setup slack is 6.613 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : MIPSRegFile:REGFILE\|Reg:REG21\|dffg:\\N_Bit_REG:1:DFFGI\|s_Q " "To Node      : MIPSRegFile:REGFILE\|Reg:REG21\|dffg:\\N_Bit_REG:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK (INVERTED) " "Latch Clock  : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.786      1.786  R        clock network delay " "     1.786      1.786  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.914      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_we_reg " "     1.914      0.128     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a1~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.048      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadataout\[0\] " "     3.048      1.134 RF  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a1\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.426      0.378 FF    IC  DMEMTREGMUX\|\\G_NBit_MUX:1:MUXI\|orgate\|o_F~0\|datad " "     3.426      0.378 FF    IC  DMEMTREGMUX\|\\G_NBit_MUX:1:MUXI\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.489      0.063 FF  CELL  DMEMTREGMUX\|\\G_NBit_MUX:1:MUXI\|orgate\|o_F~0\|combout " "     3.489      0.063 FF  CELL  DMEMTREGMUX\|\\G_NBit_MUX:1:MUXI\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.863      0.374 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:1:MUXI\|orgate\|o_F~0\|datad " "     3.863      0.374 FF    IC  WRITERADATAMUX\|\\G_NBit_MUX:1:MUXI\|orgate\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.926      0.063 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:1:MUXI\|orgate\|o_F~0\|combout " "     3.926      0.063 FF  CELL  WRITERADATAMUX\|\\G_NBit_MUX:1:MUXI\|orgate\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.182      1.256 FF    IC  REGFILE\|REG21\|\\N_Bit_REG:1:DFFGI\|s_Q\|asdata " "     5.182      1.256 FF    IC  REGFILE\|REG21\|\\N_Bit_REG:1:DFFGI\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.357      0.175 FF  CELL  MIPSRegFile:REGFILE\|Reg:REG21\|dffg:\\N_Bit_REG:1:DFFGI\|s_Q " "     5.357      0.175 FF  CELL  MIPSRegFile:REGFILE\|Reg:REG21\|dffg:\\N_Bit_REG:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           latch edge time " "    10.000     10.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.964      1.964  F        clock network delay " "    11.964      1.964  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.983      0.019           clock pessimism removed " "    11.983      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.963     -0.020           clock uncertainty " "    11.963     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.970      0.007     uTsu  MIPSRegFile:REGFILE\|Reg:REG21\|dffg:\\N_Bit_REG:1:DFFGI\|s_Q " "    11.970      0.007     uTsu  MIPSRegFile:REGFILE\|Reg:REG21\|dffg:\\N_Bit_REG:1:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.357 " "Data Arrival Time  :     5.357" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    11.970 " "Data Required Time :    11.970" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.613  " "Slack              :     6.613 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745446 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195745446 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.123 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.123" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195745570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.123  " "Path #1: Hold slack is 0.123 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:60:DFFGI\|s_Q " "From Node    : EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:60:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.518      1.518  R        clock network delay " "     1.518      1.518  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.623      0.105     uTco  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:60:DFFGI\|s_Q " "     1.623      0.105     uTco  EXMEM:EXMEMREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:60:DFFGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.623      0.000 RR  CELL  EXMEMREG\|IFIDREG\|\\N_Bit_REG:60:DFFGI\|s_Q\|q " "     1.623      0.000 RR  CELL  EXMEMREG\|IFIDREG\|\\N_Bit_REG:60:DFFGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.972      0.349 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\] " "     1.972      0.349 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a8\|portadatain\[4\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.008      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     2.008      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.801      1.801  R        clock network delay " "     1.801      1.801  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781     -0.020           clock pessimism removed " "     1.781     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.781      0.000           clock uncertainty " "     1.781      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.885      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0 " "     1.885      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a8~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.008 " "Data Arrival Time  :     2.008" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.885 " "Data Required Time :     1.885" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.123  " "Slack              :     0.123 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745570 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195745570 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.021 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 19.021" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745600 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745600 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195745600 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 19.021  " "Path #1: Recovery slack is 19.021 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.640      1.640  R        clock network delay " "     1.640      1.640  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.745      0.105     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     1.745      0.105     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.745      0.000 FF  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.745      0.000 FF  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.079      0.334 FF    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     2.079      0.334 FF    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.690      0.611 FR  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     2.690      0.611 FR  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.736      1.736  R        clock network delay " "    21.736      1.736  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.756      0.020           clock pessimism removed " "    21.756      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.736     -0.020           clock uncertainty " "    21.736     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.711     -0.025     uTsu  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "    21.711     -0.025     uTsu  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.690 " "Data Arrival Time  :     2.690" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.711 " "Data Required Time :    21.711" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    19.021  " "Slack              :    19.021 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745601 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195745601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.680 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.680" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195745631 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.680  " "Path #1: Removal slack is 0.680 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "From Node    : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "To Node      : IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.579      1.579  R        clock network delay " "     1.579      1.579  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.105     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6 " "     1.684      0.105     uTco  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|dffe6" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.684      0.000 RR  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q " "     1.684      0.000 RR  CELL  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|dffe6\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.974      0.290 RR    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0 " "     1.974      0.290 RR    IC  IDEXREG\|IFIDREG\|\\N_Bit_REG:151:DFFGI\|s_Q_rtl_0\|auto_generated\|altsyncram4\|ram_block7a0\|clr0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.554      0.580 RF  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     2.554      0.580 RF  CELL  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      1.804  R        clock network delay " "     1.804      1.804  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784     -0.020           clock pessimism removed " "     1.784     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.784      0.000           clock uncertainty " "     1.784      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.874      0.090      uTh  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0 " "     1.874      0.090      uTh  IDEX:IDEXREG\|Reg:IFIDREG\|dffg:\\N_Bit_REG:151:DFFGI\|altshift_taps:s_Q_rtl_0\|shift_taps_ekm:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.554 " "Data Arrival Time  :     2.554" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.874 " "Data Required Time :     1.874" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.680  " "Slack              :     0.680 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1639195745631 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1639195745631 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639195748042 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1639195750037 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1254 " "Peak virtual memory: 1254 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639195750330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 10 22:09:10 2021 " "Processing ended: Fri Dec 10 22:09:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639195750330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639195750330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639195750330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1639195750330 ""}
