# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name data_local_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_local_0 \
    op interface \
    ports { data_local_0_address0 { O 8 vector } data_local_0_ce0 { O 1 bit } data_local_0_we0 { O 1 bit } data_local_0_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_local_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name data_local_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_local_1 \
    op interface \
    ports { data_local_1_address0 { O 8 vector } data_local_1_ce0 { O 1 bit } data_local_1_we0 { O 1 bit } data_local_1_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_local_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name data_local_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_local_2 \
    op interface \
    ports { data_local_2_address0 { O 8 vector } data_local_2_ce0 { O 1 bit } data_local_2_we0 { O 1 bit } data_local_2_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_local_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name data_local_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_local_3 \
    op interface \
    ports { data_local_3_address0 { O 8 vector } data_local_3_ce0 { O 1 bit } data_local_3_we0 { O 1 bit } data_local_3_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_local_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name data_local_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_local_4 \
    op interface \
    ports { data_local_4_address0 { O 8 vector } data_local_4_ce0 { O 1 bit } data_local_4_we0 { O 1 bit } data_local_4_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_local_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 9 \
    name data_local_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_local_5 \
    op interface \
    ports { data_local_5_address0 { O 8 vector } data_local_5_ce0 { O 1 bit } data_local_5_we0 { O 1 bit } data_local_5_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_local_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 10 \
    name data_local_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_local_6 \
    op interface \
    ports { data_local_6_address0 { O 8 vector } data_local_6_ce0 { O 1 bit } data_local_6_we0 { O 1 bit } data_local_6_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_local_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 11 \
    name data_local_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename data_local_7 \
    op interface \
    ports { data_local_7_address0 { O 8 vector } data_local_7_ce0 { O 1 bit } data_local_7_we0 { O 1 bit } data_local_7_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'data_local_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1 \
    name data_dram \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_dram \
    op interface \
    ports { m_axi_data_dram_AWVALID { O 1 bit } m_axi_data_dram_AWREADY { I 1 bit } m_axi_data_dram_AWADDR { O 64 vector } m_axi_data_dram_AWID { O 1 vector } m_axi_data_dram_AWLEN { O 32 vector } m_axi_data_dram_AWSIZE { O 3 vector } m_axi_data_dram_AWBURST { O 2 vector } m_axi_data_dram_AWLOCK { O 2 vector } m_axi_data_dram_AWCACHE { O 4 vector } m_axi_data_dram_AWPROT { O 3 vector } m_axi_data_dram_AWQOS { O 4 vector } m_axi_data_dram_AWREGION { O 4 vector } m_axi_data_dram_AWUSER { O 1 vector } m_axi_data_dram_WVALID { O 1 bit } m_axi_data_dram_WREADY { I 1 bit } m_axi_data_dram_WDATA { O 64 vector } m_axi_data_dram_WSTRB { O 8 vector } m_axi_data_dram_WLAST { O 1 bit } m_axi_data_dram_WID { O 1 vector } m_axi_data_dram_WUSER { O 1 vector } m_axi_data_dram_ARVALID { O 1 bit } m_axi_data_dram_ARREADY { I 1 bit } m_axi_data_dram_ARADDR { O 64 vector } m_axi_data_dram_ARID { O 1 vector } m_axi_data_dram_ARLEN { O 32 vector } m_axi_data_dram_ARSIZE { O 3 vector } m_axi_data_dram_ARBURST { O 2 vector } m_axi_data_dram_ARLOCK { O 2 vector } m_axi_data_dram_ARCACHE { O 4 vector } m_axi_data_dram_ARPROT { O 3 vector } m_axi_data_dram_ARQOS { O 4 vector } m_axi_data_dram_ARREGION { O 4 vector } m_axi_data_dram_ARUSER { O 1 vector } m_axi_data_dram_RVALID { I 1 bit } m_axi_data_dram_RREADY { O 1 bit } m_axi_data_dram_RDATA { I 64 vector } m_axi_data_dram_RLAST { I 1 bit } m_axi_data_dram_RID { I 1 vector } m_axi_data_dram_RUSER { I 1 vector } m_axi_data_dram_RRESP { I 2 vector } m_axi_data_dram_BVALID { I 1 bit } m_axi_data_dram_BREADY { O 1 bit } m_axi_data_dram_BRESP { I 2 vector } m_axi_data_dram_BID { I 1 vector } m_axi_data_dram_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 2 \
    name data_dram_offset \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_dram_offset \
    op interface \
    ports { data_dram_offset { I 61 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 3 \
    name data_dram_offset1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_data_dram_offset1 \
    op interface \
    ports { data_dram_offset1 { I 15 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name num_elem \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_elem \
    op interface \
    ports { num_elem { I 11 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


