// Seed: 3916747590
module module_0 (
    input  tri0  id_0,
    output uwire id_1,
    input  uwire id_2,
    input  tri1  id_3,
    output tri1  id_4
);
  logic   id_6;
  integer id_7 = 1;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd27
) (
    input wor _id_0,
    input wire id_1,
    output wand id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wor id_6,
    output supply0 id_7,
    input supply1 id_8
    , id_12,
    input wand id_9,
    output supply1 id_10
);
  assign id_12[1-{1{1'd0}}] = id_6;
  module_0 modCall_1 (
      id_1,
      id_7,
      id_1,
      id_9,
      id_7
  );
  logic [1 : id_0] id_13;
  assign id_2 = -1;
endmodule
