/*
  Flutter is a lightweight wireless library for embedded systems.
  Copyright (c) 2015 Flutter Wireless. All right reserved.

  This library is free software; you can redistribute it and/or
  modify it under the terms of the GNU Affero General Public License as
  published by the Free Software Foundation, either version 3 of the
  License, or (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU Affero General Public License for more details.

  You should have received a copy of the GNU Affero General Public License
  along with this program. If not, the license is also available here:
  http://www.gnu.org/licenses/
*/


// Modulation format = 2-GFSK
// RX filter BW = 50.505051
// Packet bit length = 0
// Device address = 0
// Carrier frequency = 915.000000
// Manchester enable = false
// Packet length mode = Variable
// Whitening = true
// Bit rate = 20
// Address config = Address checking, 0x00 is broadcast address.
// Symbol rate = 20
// Deviation = 12.5kHz
// Packet length = 255

typedef struct
{
	int addr;
	byte data;
} registerSettings;

static const registerSettings settings[] =
{
	{REG_RFEND_CFG1, (0x3 << 4) | (0x7 << 1)},  // auto RX after RX
	{REG_RFEND_CFG0, (0x3 << 4) | (0x1 << 3)},      // auto RX after TX, Radio to IDLE on bad packet.
	{REG_PKT_CFG0, 0x30},        // PKT_CFG0            Packet Configuration Reg. 0 variable length packet mode
	{REG_IOCFG0,        0x06},
	{REG_IOCFG3,        0x30},
	{REG_IOCFG2,        0x30},
	{REG_PKT_CFG1, (0x1 << 0) | (0x1 << 1) | (0x2 << 3) | (0x1 << 6)}, // PKT_CFG1  Packet Configuration Reg. 1 - Address check, CRC default on, whiten data
	{REG_SYNC_CFG1, 0x48},       // SYNC_CFG1           Sync Word Detection Configuration Reg. 1
	{REG_DEVIATION_M, 0x47},     // DEVIATION_M         Frequency Deviation Configuration
	{REG_MODCFG_DEV_E, 0x0A},    // MODCFG_DEV_E        Modulation Format and Frequency Deviation Configur..
	{REG_PREAMBLE_CFG0, 0x8A},   // PREAMBLE_CFG0       Preamble Detection Configuration Reg. 0
	{REG_IQIC, 0xC8},            // IQIC                Digital Image Channel Compensation Configuration
	{REG_CHAN_BW, 0x21},         // CHAN_BW             Channel Filter Configuration
	{REG_MDMCFG1, 0x42},         // MDMCFG1             General Modem Parameter Configuration Reg. 1
	{REG_MDMCFG0, 0x05},         // MDMCFG0             General Modem Parameter Configuration Reg. 0
	{REG_SYMBOL_RATE2, 0x80},    // SYMBOL_RATE2        Symbol Rate Configuration Exponent and Mantissa [1..
	{REG_SYMBOL_RATE1, 0x62},    // SYMBOL_RATE1        Symbol Rate Configuration Mantissa [15:8]
	{REG_SYMBOL_RATE0, 0x4E},    // SYMBOL_RATE0        Symbol Rate Configuration Mantissa [7:0]
	{REG_AGC_REF, 0x24},         // AGC_REF             AGC Reference Level Configuration
	{REG_AGC_CS_THR, 0xF7},      // AGC_CS_THR          Carrier Sense Threshold Configuration
	{REG_AGC_CFG1, 0x00},        // AGC_CFG1            Automatic Gain Control Configuration Reg. 1
	{REG_AGC_CFG0, 0x90},        // AGC_CFG0            Automatic Gain Control Configuration Reg. 0
	{REG_FIFO_CFG, 0x00},        // FIFO_CFG            FIFO Configuration
	{REG_FS_CFG, 0x12},          // FS_CFG              Frequency Synthesizer Configuration
	{REG_PKT_CFG2, 0x00},        // PKT_CFG2            Packet Configuration Reg. 2
	{REG_PA_CFG0, 0x54},         // PA_CFG0             Power Amplifier Configuration Reg. 0
	{REG_PKT_LEN, 0xFF},         // PKT_LEN             Packet Length Configuration
	{REG_IF_MIX_CFG, 0x1C},      // IF_MIX_CFG          IF Mix Configuration
	{REG_FREQOFF_CFG, 0x30},     // FREQOFF_CFG         Frequency Offset Correction Configuration
	{REG_TOC_CFG, 0x03},         // TOC_CFG             Timing Offset Correction Configuration
	{REG_MDMCFG2, 0x02},         // MDMCFG2             General Modem Parameter Configuration Reg. 2
	{REG_FREQ2, 0x5B},           // FREQ2               Frequency Configuration [23:16]
	{REG_FREQ1, 0x80},           // FREQ1               Frequency Configuration [15:8]
	{REG_IF_ADC1, 0xEE},         // IF_ADC1             Analog to Digital Converter Configuration Reg. 1
	{REG_IF_ADC0, 0x10},         // IF_ADC0             Analog to Digital Converter Configuration Reg. 0
	{REG_FS_DIG1, 0x04},         // FS_DIG1             Frequency Synthesizer Digital Reg. 1
	{REG_FS_DIG0, 0x50},         // FS_DIG0             Frequency Synthesizer Digital Reg. 0
	{REG_FS_CAL1, 0x40},         // FS_CAL1             Frequency Synthesizer Calibration Reg. 1
	{REG_FS_CAL0, 0x0E},         // FS_CAL0             Frequency Synthesizer Calibration Reg. 0
	{REG_FS_DIVTWO, 0x03},       // FS_DIVTWO           Frequency Synthesizer Divide by 2
	{REG_FS_DSM0, 0x33},         // FS_DSM0             FS Digital Synthesizer Module Configuration Reg. 0
	{REG_FS_DVC1, 0xF7},         // FS_DVC1             Frequency Synthesizer Divider Chain Configuration ..
	{REG_FS_DVC0, 0x0F},         // FS_DVC0             Frequency Synthesizer Divider Chain Configuration ..
	{REG_FS_PFD, 0x00},          // FS_PFD              Frequency Synthesizer Phase Frequency Detector Con..
	{REG_FS_PRE, 0x6E},          // FS_PRE              Frequency Synthesizer Prescaler Configuration
	{REG_FS_REG_DIV_CML, 0x1C},  // FS_REG_DIV_CML      Frequency Synthesizer Divider Regulator Configurat..
	{REG_FS_SPARE, 0xAC},        // FS_SPARE            Frequency Synthesizer Spare
	{REG_FS_VCO0, 0xB5},         // FS_VCO0             FS Voltage Controlled Oscillator Configuration Reg..
	{REG_IFAMP, 0x09},           // IFAMP               Intermediate Frequency Amplifier Configuration
	{REG_XOSC5, 0x0E},           // XOSC5               Crystal Oscillator Configuration Reg. 5
	{REG_XOSC1, 0x03},           // XOSC1               Crystal Oscillator Configuration Reg. 1
};
