From 0302fb7f64a768d8dd20aeca7e790f739865fd90 Mon Sep 17 00:00:00 2001
From: Josua Mayer <josua@solid-run.com>
Date: Thu, 8 Sep 2022 12:37:58 +0300
Subject: [PATCH] lx2162som: add configurations for Clearfog

Signed-off-by: Josua Mayer <josua@solid-run.com>
---
 lx2160acex7/configs/lx2162a_clearfog.rcwi     | 34 +++++++++++++++++++
 .../configs/lx2162a_clearfog_SD1_0.rcwi       | 20 +++++++++++
 .../configs/lx2162a_clearfog_SD1_17.rcwi      | 18 ++++++++++
 .../configs/lx2162a_clearfog_SD1_18.rcwi      | 18 ++++++++++
 .../configs/lx2162a_clearfog_SD1_3.rcwi       | 18 ++++++++++
 .../configs/lx2162a_clearfog_SD2_0.rcwi       | 20 +++++++++++
 .../configs/lx2162a_clearfog_SD2_11.rcwi      | 25 ++++++++++++++
 .../configs/lx2162a_clearfog_SD2_7.rcwi       | 25 ++++++++++++++
 .../configs/lx2162a_clearfog_SD2_9.rcwi       | 22 ++++++++++++
 .../configs/lx2162a_clearfog_SD3_0.rcwi       | 20 +++++++++++
 10 files changed, 220 insertions(+)
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD1_0.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD1_17.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD1_18.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD1_3.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD2_0.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD2_11.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD2_7.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD2_9.rcwi
 create mode 100644 lx2160acex7/configs/lx2162a_clearfog_SD3_0.rcwi

diff --git a/lx2160acex7/configs/lx2162a_clearfog.rcwi b/lx2160acex7/configs/lx2162a_clearfog.rcwi
new file mode 100644
index 0000000..9dbae6e
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog.rcwi
@@ -0,0 +1,34 @@
+/* configure IIC1, IIC3, IIC5, IIC6 pins for i2c */
+IIC1_PMUX=0
+IIC3_PMUX=0
+IIC5_PMUX=0
+IIC6_PMUX=0
+
+/*
+ * Configure GPIOs:
+ * EVT0_B: GPIO3_DAT12 (SFP 25 upper LOS)
+ * EVT1_B: GPIO3_DAT13 (SFP 25 upper LED)
+ * EVT2_B: GPIO3_DAT14 (SFP 25 lower LED)
+ * EVT3_B: GPIO3_DAT15 (SFP 25 lower LOS)
+ * EVT4_B: GPIO3_DAT16 (SFP 10 lower LOS)
+ * PROC_IRQ0:  GPIO3_DAT00
+ * PROC_IRQ1:  GPIO3_DAT01 (SFP 10 upper LOS)
+ * PROC_IRQ2:  GPIO3_DAT02
+ * PROC_IRQ3:  GPIO3_DAT03
+ * PROC_IRQ4:  GPIO3_DAT04
+ * PROC_IRQ5:  GPIO3_DAT05 (SFP 10 lower LED)
+ * PROC_IRQ6:  GPIO3_DAT06
+ * PROC_IRQ7:  GPIO3_DAT07
+ * PROC_IRQ8:  GPIO3_DAT08
+ * PROC_IRQ9:  GPIO3_DAT09
+ * PROC_IRQ10: GPIO3_DAT10
+ * PROC_IRQ11: GPIO3_DAT11 (SFP 10 upper LED)
+ */
+EVT20_PMUX=1
+EVT43_PMUX=1
+IRQ03_00_PMUX=1
+IRQ07_04_PMUX=1
+IRQ11_08_PMUX=1
+
+/* Configure USB1 Pins for USB */
+USB_EXT_PMUX=0
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD1_0.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD1_0.rcwi
new file mode 100644
index 0000000..799e13e
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD1_0.rcwi
@@ -0,0 +1,20 @@
+/* Serdes 1 Protocol 0: Disabled */
+SRDS_PRTCL_S1=0
+
+/* Disable Serdes 1 PLLF */
+SRDS_PLL_PD_PLL1=1
+
+/* Disable Serdes 1 PLLF reference clock */
+SRDS_REFCLKF_DIS_S1=1
+
+/* Don't use Serdes 1 PLLF as reference for PLLS */
+SRDS_INTRA_REF_CLK_S1=0
+
+/* Disable Serdes 1 PLLS */
+SRDS_PLL_PD_PLL2=1
+
+/*
+ * Select Serdes 1 PLL Default Fequencies (don't care)
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=0
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD1_17.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD1_17.rcwi
new file mode 100644
index 0000000..fec29d0
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD1_17.rcwi
@@ -0,0 +1,18 @@
+/* Serdes 1 Protocol 17: 4x25Gbps */
+SRDS_PRTCL_S1=17
+
+/* Enable Serdes 1 PLLF */
+SRDS_PLL_PD_PLL1=0
+
+/* Don't use Serdes 1 PLLF as reference for PLLS */
+SRDS_INTRA_REF_CLK_S1=0
+
+/* Disable Serdes 1 PLLS */
+SRDS_PLL_PD_PLL2=1
+
+/*
+ * Select Serdes 1 PLLF frequency 161.1328125MHz (for 25G mode): Bit 0 = 0
+ * Select Serdes 1 PLLS frequency 100MHz (don't care, not documented in RM): Bit 1 = 0
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=0
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD1_18.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD1_18.rcwi
new file mode 100644
index 0000000..34c5be3
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD1_18.rcwi
@@ -0,0 +1,18 @@
+/* Serdes 1 Protocol 18: 2x10Gbps + 2x25Gbps */
+SRDS_PRTCL_S1=18
+
+/* Enable Serdes 1 PLLF */
+SRDS_PLL_PD_PLL1=0
+
+/* Enable Serdes 1 PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/* Use Serdes 1 PLLF for PLLS (LX2162A has no physical input for PLLS) */
+SRDS_INTRA_REF_CLK_S1=1
+
+/*
+ * Select Serdes 1 PLLF frequency 161.1328125MHz for 25GE mode (lanes 2+3): Bit 0 = 0
+ * Select Serdes 1 PLLS frequency 161.1328125MHz for 10GE mode (not documented in RM): Bit 1 = 1
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD1_3.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD1_3.rcwi
new file mode 100644
index 0000000..c7d3fd6
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD1_3.rcwi
@@ -0,0 +1,18 @@
+/* Serdes 1 Protocol 3: 4x10Gbps */
+SRDS_PRTCL_S1=3
+
+/* Disable Serdes 1 PLLF */
+SRDS_PLL_PD_PLL1=1
+
+/* Use Serdes 1 PLLF for PLLS (LX2162A has no physical input for PLLS) */
+SRDS_INTRA_REF_CLK_S1=1
+
+/* Enable Serdes 1 PLLS */
+SRDS_PLL_PD_PLL2=0
+
+/*
+ * Select Serdes 1 PLLF frequency 100MHz (don't care): Bit 0 = 0
+ * Select Serdes 1 PLLS frequency 161.1328125MHz (not documented in RM): Bit 1 = 1
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 932-933)
+ */
+SRDS_PLL_REF_CLK_SEL_S1=2
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD2_0.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD2_0.rcwi
new file mode 100644
index 0000000..8e0e0f9
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD2_0.rcwi
@@ -0,0 +1,20 @@
+/* Serdes 2 Protocol 0: Disabled */
+SRDS_PRTCL_S2=0
+
+/* Disable Serdes 2 PLLF */
+SRDS_PLL_PD_PLL3=1
+
+/* Disable Serdes 2 PLLF reference clock */
+SRDS_REFCLKF_DIS_S2=1
+
+/* Don't use Serdes 2 PLLF as reference for PLLS */
+SRDS_INTRA_REF_CLK_S2=0
+
+/* Disable Serdes 2 PLLS */
+SRDS_PLL_PD_PLL4=1
+
+/*
+ * Select Serdes 2 PLL Default Fequencies (don't care)
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 934-935)
+ */
+SRDS_PLL_REF_CLK_SEL_S2=0
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD2_11.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD2_11.rcwi
new file mode 100644
index 0000000..cd7e9ba
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD2_11.rcwi
@@ -0,0 +1,25 @@
+/* Serdes 2 Protocol 1: 6x1Gbps + 2x PCIe Gen. 3 x1 */
+SRDS_PRTCL_S2=11
+
+/* Enable Serdes 2 PLLF */
+SRDS_PLL_PD_PLL3=0
+
+/* Enable Serdes 2 PLLS */
+SRDS_PLL_PD_PLL4=0
+
+/* Use Serdes 2 PLLF for PLLS (to share PLLF 100MHz reference clock) */
+SRDS_INTRA_REF_CLK_S2=1
+
+/*
+ * Select Serdes 2 PLLF frequency 100MHz (Bit 0)
+ * Select Serdes 2 PLLS frequency 100MHz (Bit 1)
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 934-935)
+ */
+SRDS_PLL_REF_CLK_SEL_S2=0
+
+/* Configure Serdes 2 PCIe frequency divider for max. 8Gbps data rate */
+SRDS_DIV_PEX_S2=1
+
+/* Configure Ethernet Controllers 1+2 Pins as GPIOs to avoid competing for WRIO MACs 17+18 */
+EC1_PMUX=1
+EC2_PMUX=1
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD2_7.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD2_7.rcwi
new file mode 100644
index 0000000..dcd8dd1
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD2_7.rcwi
@@ -0,0 +1,25 @@
+/* Serdes 2 Protocol 7: 4x1Gbps + 2x PCIe Gen. 2 x1 + 2x 10Gbps */
+SRDS_PRTCL_S2=7
+
+/* Enable Serdes 2 PLLF */
+SRDS_PLL_PD_PLL3=0
+
+/* Enable Serdes 2 PLLS */
+SRDS_PLL_PD_PLL4=0
+
+/* Don't use Serdes 2 PLLF for PLLS */
+SRDS_INTRA_REF_CLK_S2=0
+
+/*
+ * Select Serdes 2 PLLF frequency 100MHz for 1G (and pcie) mode: Bit 0 = 0
+ * Select Serdes 2 PLLS frequency 156.25MHz for 10G mode: Bit 1 = 0
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 934-935)
+ */
+SRDS_PLL_REF_CLK_SEL_S2=0
+
+/* Configure Serdes 2 PCIe frequency divider for max. 5Gbps data rate (gen 1+2) */
+SRDS_DIV_PEX_S2=2
+
+/* Configure Ethernet Controllers 1+2 Pins as GPIOs to avoid competing for WRIO MACs 17+18 */
+EC1_PMUX=1
+EC2_PMUX=1
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD2_9.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD2_9.rcwi
new file mode 100644
index 0000000..68728ba
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD2_9.rcwi
@@ -0,0 +1,22 @@
+/* Serdes 2 Protocol 9: 8x1Gbps */
+SRDS_PRTCL_S2=9
+
+/* Disable Serdes 2 PLLF */
+SRDS_PLL_PD_PLL3=1
+
+/* Enable Serdes 2 PLLS */
+SRDS_PLL_PD_PLL4=0
+
+/* Use Serdes 2 PLLF for PLLS (to share PLLF 100MHz reference clock) */
+SRDS_INTRA_REF_CLK_S2=1
+
+/*
+ * Select Serdes 2 PLLF frequency 100MHz (don't care): Bit 0 = 0
+ * Select Serdes 2 PLLS frequency 100MHz for 1G mode: Bit 1 = 0
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 934-935)
+ */
+SRDS_PLL_REF_CLK_SEL_S2=0
+
+/* Configure Ethernet Controllers 1+2 Pins as GPIOs to avoid competing for WRIO MACs 17+18 */
+EC1_PMUX=1
+EC2_PMUX=1
diff --git a/lx2160acex7/configs/lx2162a_clearfog_SD3_0.rcwi b/lx2160acex7/configs/lx2162a_clearfog_SD3_0.rcwi
new file mode 100644
index 0000000..250437c
--- /dev/null
+++ b/lx2160acex7/configs/lx2162a_clearfog_SD3_0.rcwi
@@ -0,0 +1,20 @@
+/* Serdes 3 Protocol 0: Disabled */
+SRDS_PRTCL_S3=0
+
+/* Disable Serdes 3 PLLF */
+SRDS_PLL_PD_PLL5=1
+
+/* Disable Serdes 3 PLLF reference clock */
+SRDS_REFCLKF_DIS_S3=1
+
+/* Don't use Serdes 3 PLLF as reference for PLLS */
+SRDS_INTRA_REF_CLK_S3=0
+
+/* Disable Serdes 3 PLLS */
+SRDS_PLL_PD_PLL6=1
+
+/*
+ * Select Serdes 3 PLL Default Fequencies (don't care)
+ * (See QorIQ LX2162A Reference Manual, Rev. 1, 12/2021, 4.9.8.9 Reset Control Word (RCW) Register Descriptions, Bits 936-937)
+ */
+SRDS_PLL_REF_CLK_SEL_S3=0
-- 
2.37.3

