--
-- VHDL Architecture ece411.MDRlow8ZEXT.untitled
--
-- Created:
--          by - sutrave1.ews (gelib-057-23.ews.illinois.edu)
--          at - 14:32:08 02/02/14
--
-- using Mentor Graphics HDL Designer(TM) 2012.1 (Build 6)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY MDRlow8ZEXT IS
   PORT( 
      MDRout         : IN     LC3b_word;
      clk            : IN     std_logic;
      mem_byte_sel   : IN     std_logic;
      MDRlow8ZEXTout : OUT    LC3b_word
   );

-- Declarations

END MDRlow8ZEXT ;

--
ARCHITECTURE untitled OF MDRlow8ZEXT IS
BEGIN
  IF mem_byte_sel = '1' THEN
    MDRlow8ZEXTout <= MDRout (15 DOWNTO 8) & "00000000" & AFTER DELAY_MUX2;
  ELSE
    MDRlow8ZEXTout <= "00000000" & MDRout (7 DOWNTO 0) AFTER DELAY_MUX2;
  END IF;
END ARCHITECTURE untitled;

