set moduleName top_kernel
set isTopModule 1
set isCombinational 0
set isDatapathOnly 0
set isPipelined 0
set isPipelined_legacy 0
set pipeline_type none
set FunctionProtocol ap_ctrl_hs
set isOneStateSeq 0
set ProfileFlag 0
set StallSigGenFlag 0
set isEnableWaveformDebug 1
set hasInterrupt 0
set DLRegFirstOffset 0
set DLRegItemOffset 0
set svuvm_can_support 1
set cdfgNum 8
set C_modelName {top_kernel}
set C_modelType { void 0 }
set ap_memory_interface_dict [dict create]
dict set ap_memory_interface_dict A_0 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_1 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_2 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_3 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_4 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_5 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_6 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_7 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_8 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_9 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_10 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_11 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_12 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_13 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_14 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_15 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_16 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_17 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_18 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_19 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_20 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_21 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_22 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_23 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_24 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_25 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_26 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_27 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_28 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_29 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_30 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict A_31 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_0 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_1 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_2 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_3 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_4 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_5 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_6 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_7 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_8 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_9 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_10 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_11 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_12 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_13 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_14 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_15 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_16 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_17 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_18 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_19 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_20 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_21 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_22 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_23 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_24 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_25 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_26 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_27 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_28 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_29 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_30 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
dict set ap_memory_interface_dict C_31 { MEM_WIDTH 24 MEM_SIZE 1536 MASTER_TYPE BRAM_CTRL MEM_ADDRESS_MODE WORD_ADDRESS PACKAGE_IO port READ_LATENCY 1 }
set C_modelArgList {
	{ A_0 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_1 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_2 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_3 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_4 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_5 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_6 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_7 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_8 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_9 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_10 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_11 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_12 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_13 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_14 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_15 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_16 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_17 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_18 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_19 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_20 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_21 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_22 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_23 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_24 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_25 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_26 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_27 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_28 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_29 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_30 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ A_31 int 24 regular {array 512 { 1 3 } 1 1 }  }
	{ C_0 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_1 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_2 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_3 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_4 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_5 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_6 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_7 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_8 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_9 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_10 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_11 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_12 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_13 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_14 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_15 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_16 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_17 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_18 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_19 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_20 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_21 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_22 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_23 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_24 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_25 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_26 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_27 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_28 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_29 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_30 int 24 regular {array 512 { 0 3 } 0 1 }  }
	{ C_31 int 24 regular {array 512 { 0 3 } 0 1 }  }
}
set hasAXIMCache 0
set l_AXIML2Cache [list]
set AXIMCacheInstDict [dict create]
set C_modelArgMapList {[ 
	{ "Name" : "A_0", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_1", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_2", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_3", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_4", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_5", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_6", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_7", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_8", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_9", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_10", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_11", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_12", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_13", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_14", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_15", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_16", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_17", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_18", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_19", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_20", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_21", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_22", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_23", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_24", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_25", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_26", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_27", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_28", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_29", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_30", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "A_31", "interface" : "memory", "bitwidth" : 24, "direction" : "READONLY"} , 
 	{ "Name" : "C_0", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_1", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_2", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_3", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_4", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_5", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_6", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_7", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_8", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_9", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_10", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_11", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_12", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_13", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_14", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_15", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_16", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_17", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_18", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_19", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_20", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_21", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_22", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_23", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_24", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_25", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_26", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_27", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_28", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_29", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_30", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} , 
 	{ "Name" : "C_31", "interface" : "memory", "bitwidth" : 24, "direction" : "WRITEONLY"} ]}
# RTL Port declarations: 
set portNum 230
set portList { 
	{ ap_clk sc_in sc_logic 1 clock -1 } 
	{ ap_rst sc_in sc_logic 1 reset -1 active_high_sync } 
	{ ap_start sc_in sc_logic 1 start -1 } 
	{ ap_done sc_out sc_logic 1 predone -1 } 
	{ ap_idle sc_out sc_logic 1 done -1 } 
	{ ap_ready sc_out sc_logic 1 ready -1 } 
	{ A_0_address0 sc_out sc_lv 9 signal 0 } 
	{ A_0_ce0 sc_out sc_logic 1 signal 0 } 
	{ A_0_q0 sc_in sc_lv 24 signal 0 } 
	{ A_1_address0 sc_out sc_lv 9 signal 1 } 
	{ A_1_ce0 sc_out sc_logic 1 signal 1 } 
	{ A_1_q0 sc_in sc_lv 24 signal 1 } 
	{ A_2_address0 sc_out sc_lv 9 signal 2 } 
	{ A_2_ce0 sc_out sc_logic 1 signal 2 } 
	{ A_2_q0 sc_in sc_lv 24 signal 2 } 
	{ A_3_address0 sc_out sc_lv 9 signal 3 } 
	{ A_3_ce0 sc_out sc_logic 1 signal 3 } 
	{ A_3_q0 sc_in sc_lv 24 signal 3 } 
	{ A_4_address0 sc_out sc_lv 9 signal 4 } 
	{ A_4_ce0 sc_out sc_logic 1 signal 4 } 
	{ A_4_q0 sc_in sc_lv 24 signal 4 } 
	{ A_5_address0 sc_out sc_lv 9 signal 5 } 
	{ A_5_ce0 sc_out sc_logic 1 signal 5 } 
	{ A_5_q0 sc_in sc_lv 24 signal 5 } 
	{ A_6_address0 sc_out sc_lv 9 signal 6 } 
	{ A_6_ce0 sc_out sc_logic 1 signal 6 } 
	{ A_6_q0 sc_in sc_lv 24 signal 6 } 
	{ A_7_address0 sc_out sc_lv 9 signal 7 } 
	{ A_7_ce0 sc_out sc_logic 1 signal 7 } 
	{ A_7_q0 sc_in sc_lv 24 signal 7 } 
	{ A_8_address0 sc_out sc_lv 9 signal 8 } 
	{ A_8_ce0 sc_out sc_logic 1 signal 8 } 
	{ A_8_q0 sc_in sc_lv 24 signal 8 } 
	{ A_9_address0 sc_out sc_lv 9 signal 9 } 
	{ A_9_ce0 sc_out sc_logic 1 signal 9 } 
	{ A_9_q0 sc_in sc_lv 24 signal 9 } 
	{ A_10_address0 sc_out sc_lv 9 signal 10 } 
	{ A_10_ce0 sc_out sc_logic 1 signal 10 } 
	{ A_10_q0 sc_in sc_lv 24 signal 10 } 
	{ A_11_address0 sc_out sc_lv 9 signal 11 } 
	{ A_11_ce0 sc_out sc_logic 1 signal 11 } 
	{ A_11_q0 sc_in sc_lv 24 signal 11 } 
	{ A_12_address0 sc_out sc_lv 9 signal 12 } 
	{ A_12_ce0 sc_out sc_logic 1 signal 12 } 
	{ A_12_q0 sc_in sc_lv 24 signal 12 } 
	{ A_13_address0 sc_out sc_lv 9 signal 13 } 
	{ A_13_ce0 sc_out sc_logic 1 signal 13 } 
	{ A_13_q0 sc_in sc_lv 24 signal 13 } 
	{ A_14_address0 sc_out sc_lv 9 signal 14 } 
	{ A_14_ce0 sc_out sc_logic 1 signal 14 } 
	{ A_14_q0 sc_in sc_lv 24 signal 14 } 
	{ A_15_address0 sc_out sc_lv 9 signal 15 } 
	{ A_15_ce0 sc_out sc_logic 1 signal 15 } 
	{ A_15_q0 sc_in sc_lv 24 signal 15 } 
	{ A_16_address0 sc_out sc_lv 9 signal 16 } 
	{ A_16_ce0 sc_out sc_logic 1 signal 16 } 
	{ A_16_q0 sc_in sc_lv 24 signal 16 } 
	{ A_17_address0 sc_out sc_lv 9 signal 17 } 
	{ A_17_ce0 sc_out sc_logic 1 signal 17 } 
	{ A_17_q0 sc_in sc_lv 24 signal 17 } 
	{ A_18_address0 sc_out sc_lv 9 signal 18 } 
	{ A_18_ce0 sc_out sc_logic 1 signal 18 } 
	{ A_18_q0 sc_in sc_lv 24 signal 18 } 
	{ A_19_address0 sc_out sc_lv 9 signal 19 } 
	{ A_19_ce0 sc_out sc_logic 1 signal 19 } 
	{ A_19_q0 sc_in sc_lv 24 signal 19 } 
	{ A_20_address0 sc_out sc_lv 9 signal 20 } 
	{ A_20_ce0 sc_out sc_logic 1 signal 20 } 
	{ A_20_q0 sc_in sc_lv 24 signal 20 } 
	{ A_21_address0 sc_out sc_lv 9 signal 21 } 
	{ A_21_ce0 sc_out sc_logic 1 signal 21 } 
	{ A_21_q0 sc_in sc_lv 24 signal 21 } 
	{ A_22_address0 sc_out sc_lv 9 signal 22 } 
	{ A_22_ce0 sc_out sc_logic 1 signal 22 } 
	{ A_22_q0 sc_in sc_lv 24 signal 22 } 
	{ A_23_address0 sc_out sc_lv 9 signal 23 } 
	{ A_23_ce0 sc_out sc_logic 1 signal 23 } 
	{ A_23_q0 sc_in sc_lv 24 signal 23 } 
	{ A_24_address0 sc_out sc_lv 9 signal 24 } 
	{ A_24_ce0 sc_out sc_logic 1 signal 24 } 
	{ A_24_q0 sc_in sc_lv 24 signal 24 } 
	{ A_25_address0 sc_out sc_lv 9 signal 25 } 
	{ A_25_ce0 sc_out sc_logic 1 signal 25 } 
	{ A_25_q0 sc_in sc_lv 24 signal 25 } 
	{ A_26_address0 sc_out sc_lv 9 signal 26 } 
	{ A_26_ce0 sc_out sc_logic 1 signal 26 } 
	{ A_26_q0 sc_in sc_lv 24 signal 26 } 
	{ A_27_address0 sc_out sc_lv 9 signal 27 } 
	{ A_27_ce0 sc_out sc_logic 1 signal 27 } 
	{ A_27_q0 sc_in sc_lv 24 signal 27 } 
	{ A_28_address0 sc_out sc_lv 9 signal 28 } 
	{ A_28_ce0 sc_out sc_logic 1 signal 28 } 
	{ A_28_q0 sc_in sc_lv 24 signal 28 } 
	{ A_29_address0 sc_out sc_lv 9 signal 29 } 
	{ A_29_ce0 sc_out sc_logic 1 signal 29 } 
	{ A_29_q0 sc_in sc_lv 24 signal 29 } 
	{ A_30_address0 sc_out sc_lv 9 signal 30 } 
	{ A_30_ce0 sc_out sc_logic 1 signal 30 } 
	{ A_30_q0 sc_in sc_lv 24 signal 30 } 
	{ A_31_address0 sc_out sc_lv 9 signal 31 } 
	{ A_31_ce0 sc_out sc_logic 1 signal 31 } 
	{ A_31_q0 sc_in sc_lv 24 signal 31 } 
	{ C_0_address0 sc_out sc_lv 9 signal 32 } 
	{ C_0_ce0 sc_out sc_logic 1 signal 32 } 
	{ C_0_we0 sc_out sc_logic 1 signal 32 } 
	{ C_0_d0 sc_out sc_lv 24 signal 32 } 
	{ C_1_address0 sc_out sc_lv 9 signal 33 } 
	{ C_1_ce0 sc_out sc_logic 1 signal 33 } 
	{ C_1_we0 sc_out sc_logic 1 signal 33 } 
	{ C_1_d0 sc_out sc_lv 24 signal 33 } 
	{ C_2_address0 sc_out sc_lv 9 signal 34 } 
	{ C_2_ce0 sc_out sc_logic 1 signal 34 } 
	{ C_2_we0 sc_out sc_logic 1 signal 34 } 
	{ C_2_d0 sc_out sc_lv 24 signal 34 } 
	{ C_3_address0 sc_out sc_lv 9 signal 35 } 
	{ C_3_ce0 sc_out sc_logic 1 signal 35 } 
	{ C_3_we0 sc_out sc_logic 1 signal 35 } 
	{ C_3_d0 sc_out sc_lv 24 signal 35 } 
	{ C_4_address0 sc_out sc_lv 9 signal 36 } 
	{ C_4_ce0 sc_out sc_logic 1 signal 36 } 
	{ C_4_we0 sc_out sc_logic 1 signal 36 } 
	{ C_4_d0 sc_out sc_lv 24 signal 36 } 
	{ C_5_address0 sc_out sc_lv 9 signal 37 } 
	{ C_5_ce0 sc_out sc_logic 1 signal 37 } 
	{ C_5_we0 sc_out sc_logic 1 signal 37 } 
	{ C_5_d0 sc_out sc_lv 24 signal 37 } 
	{ C_6_address0 sc_out sc_lv 9 signal 38 } 
	{ C_6_ce0 sc_out sc_logic 1 signal 38 } 
	{ C_6_we0 sc_out sc_logic 1 signal 38 } 
	{ C_6_d0 sc_out sc_lv 24 signal 38 } 
	{ C_7_address0 sc_out sc_lv 9 signal 39 } 
	{ C_7_ce0 sc_out sc_logic 1 signal 39 } 
	{ C_7_we0 sc_out sc_logic 1 signal 39 } 
	{ C_7_d0 sc_out sc_lv 24 signal 39 } 
	{ C_8_address0 sc_out sc_lv 9 signal 40 } 
	{ C_8_ce0 sc_out sc_logic 1 signal 40 } 
	{ C_8_we0 sc_out sc_logic 1 signal 40 } 
	{ C_8_d0 sc_out sc_lv 24 signal 40 } 
	{ C_9_address0 sc_out sc_lv 9 signal 41 } 
	{ C_9_ce0 sc_out sc_logic 1 signal 41 } 
	{ C_9_we0 sc_out sc_logic 1 signal 41 } 
	{ C_9_d0 sc_out sc_lv 24 signal 41 } 
	{ C_10_address0 sc_out sc_lv 9 signal 42 } 
	{ C_10_ce0 sc_out sc_logic 1 signal 42 } 
	{ C_10_we0 sc_out sc_logic 1 signal 42 } 
	{ C_10_d0 sc_out sc_lv 24 signal 42 } 
	{ C_11_address0 sc_out sc_lv 9 signal 43 } 
	{ C_11_ce0 sc_out sc_logic 1 signal 43 } 
	{ C_11_we0 sc_out sc_logic 1 signal 43 } 
	{ C_11_d0 sc_out sc_lv 24 signal 43 } 
	{ C_12_address0 sc_out sc_lv 9 signal 44 } 
	{ C_12_ce0 sc_out sc_logic 1 signal 44 } 
	{ C_12_we0 sc_out sc_logic 1 signal 44 } 
	{ C_12_d0 sc_out sc_lv 24 signal 44 } 
	{ C_13_address0 sc_out sc_lv 9 signal 45 } 
	{ C_13_ce0 sc_out sc_logic 1 signal 45 } 
	{ C_13_we0 sc_out sc_logic 1 signal 45 } 
	{ C_13_d0 sc_out sc_lv 24 signal 45 } 
	{ C_14_address0 sc_out sc_lv 9 signal 46 } 
	{ C_14_ce0 sc_out sc_logic 1 signal 46 } 
	{ C_14_we0 sc_out sc_logic 1 signal 46 } 
	{ C_14_d0 sc_out sc_lv 24 signal 46 } 
	{ C_15_address0 sc_out sc_lv 9 signal 47 } 
	{ C_15_ce0 sc_out sc_logic 1 signal 47 } 
	{ C_15_we0 sc_out sc_logic 1 signal 47 } 
	{ C_15_d0 sc_out sc_lv 24 signal 47 } 
	{ C_16_address0 sc_out sc_lv 9 signal 48 } 
	{ C_16_ce0 sc_out sc_logic 1 signal 48 } 
	{ C_16_we0 sc_out sc_logic 1 signal 48 } 
	{ C_16_d0 sc_out sc_lv 24 signal 48 } 
	{ C_17_address0 sc_out sc_lv 9 signal 49 } 
	{ C_17_ce0 sc_out sc_logic 1 signal 49 } 
	{ C_17_we0 sc_out sc_logic 1 signal 49 } 
	{ C_17_d0 sc_out sc_lv 24 signal 49 } 
	{ C_18_address0 sc_out sc_lv 9 signal 50 } 
	{ C_18_ce0 sc_out sc_logic 1 signal 50 } 
	{ C_18_we0 sc_out sc_logic 1 signal 50 } 
	{ C_18_d0 sc_out sc_lv 24 signal 50 } 
	{ C_19_address0 sc_out sc_lv 9 signal 51 } 
	{ C_19_ce0 sc_out sc_logic 1 signal 51 } 
	{ C_19_we0 sc_out sc_logic 1 signal 51 } 
	{ C_19_d0 sc_out sc_lv 24 signal 51 } 
	{ C_20_address0 sc_out sc_lv 9 signal 52 } 
	{ C_20_ce0 sc_out sc_logic 1 signal 52 } 
	{ C_20_we0 sc_out sc_logic 1 signal 52 } 
	{ C_20_d0 sc_out sc_lv 24 signal 52 } 
	{ C_21_address0 sc_out sc_lv 9 signal 53 } 
	{ C_21_ce0 sc_out sc_logic 1 signal 53 } 
	{ C_21_we0 sc_out sc_logic 1 signal 53 } 
	{ C_21_d0 sc_out sc_lv 24 signal 53 } 
	{ C_22_address0 sc_out sc_lv 9 signal 54 } 
	{ C_22_ce0 sc_out sc_logic 1 signal 54 } 
	{ C_22_we0 sc_out sc_logic 1 signal 54 } 
	{ C_22_d0 sc_out sc_lv 24 signal 54 } 
	{ C_23_address0 sc_out sc_lv 9 signal 55 } 
	{ C_23_ce0 sc_out sc_logic 1 signal 55 } 
	{ C_23_we0 sc_out sc_logic 1 signal 55 } 
	{ C_23_d0 sc_out sc_lv 24 signal 55 } 
	{ C_24_address0 sc_out sc_lv 9 signal 56 } 
	{ C_24_ce0 sc_out sc_logic 1 signal 56 } 
	{ C_24_we0 sc_out sc_logic 1 signal 56 } 
	{ C_24_d0 sc_out sc_lv 24 signal 56 } 
	{ C_25_address0 sc_out sc_lv 9 signal 57 } 
	{ C_25_ce0 sc_out sc_logic 1 signal 57 } 
	{ C_25_we0 sc_out sc_logic 1 signal 57 } 
	{ C_25_d0 sc_out sc_lv 24 signal 57 } 
	{ C_26_address0 sc_out sc_lv 9 signal 58 } 
	{ C_26_ce0 sc_out sc_logic 1 signal 58 } 
	{ C_26_we0 sc_out sc_logic 1 signal 58 } 
	{ C_26_d0 sc_out sc_lv 24 signal 58 } 
	{ C_27_address0 sc_out sc_lv 9 signal 59 } 
	{ C_27_ce0 sc_out sc_logic 1 signal 59 } 
	{ C_27_we0 sc_out sc_logic 1 signal 59 } 
	{ C_27_d0 sc_out sc_lv 24 signal 59 } 
	{ C_28_address0 sc_out sc_lv 9 signal 60 } 
	{ C_28_ce0 sc_out sc_logic 1 signal 60 } 
	{ C_28_we0 sc_out sc_logic 1 signal 60 } 
	{ C_28_d0 sc_out sc_lv 24 signal 60 } 
	{ C_29_address0 sc_out sc_lv 9 signal 61 } 
	{ C_29_ce0 sc_out sc_logic 1 signal 61 } 
	{ C_29_we0 sc_out sc_logic 1 signal 61 } 
	{ C_29_d0 sc_out sc_lv 24 signal 61 } 
	{ C_30_address0 sc_out sc_lv 9 signal 62 } 
	{ C_30_ce0 sc_out sc_logic 1 signal 62 } 
	{ C_30_we0 sc_out sc_logic 1 signal 62 } 
	{ C_30_d0 sc_out sc_lv 24 signal 62 } 
	{ C_31_address0 sc_out sc_lv 9 signal 63 } 
	{ C_31_ce0 sc_out sc_logic 1 signal 63 } 
	{ C_31_we0 sc_out sc_logic 1 signal 63 } 
	{ C_31_d0 sc_out sc_lv 24 signal 63 } 
}
set NewPortList {[ 
	{ "name": "ap_clk", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "clock", "bundle":{"name": "ap_clk", "role": "default" }} , 
 	{ "name": "ap_rst", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "reset", "bundle":{"name": "ap_rst", "role": "default" }} , 
 	{ "name": "ap_start", "direction": "in", "datatype": "sc_logic", "bitwidth":1, "type": "start", "bundle":{"name": "ap_start", "role": "default" }} , 
 	{ "name": "ap_done", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "predone", "bundle":{"name": "ap_done", "role": "default" }} , 
 	{ "name": "ap_idle", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "done", "bundle":{"name": "ap_idle", "role": "default" }} , 
 	{ "name": "ap_ready", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "ready", "bundle":{"name": "ap_ready", "role": "default" }} , 
 	{ "name": "A_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_0", "role": "address0" }} , 
 	{ "name": "A_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_0", "role": "ce0" }} , 
 	{ "name": "A_0_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_0", "role": "q0" }} , 
 	{ "name": "A_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_1", "role": "address0" }} , 
 	{ "name": "A_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_1", "role": "ce0" }} , 
 	{ "name": "A_1_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_1", "role": "q0" }} , 
 	{ "name": "A_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_2", "role": "address0" }} , 
 	{ "name": "A_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_2", "role": "ce0" }} , 
 	{ "name": "A_2_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_2", "role": "q0" }} , 
 	{ "name": "A_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_3", "role": "address0" }} , 
 	{ "name": "A_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_3", "role": "ce0" }} , 
 	{ "name": "A_3_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_3", "role": "q0" }} , 
 	{ "name": "A_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_4", "role": "address0" }} , 
 	{ "name": "A_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_4", "role": "ce0" }} , 
 	{ "name": "A_4_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_4", "role": "q0" }} , 
 	{ "name": "A_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_5", "role": "address0" }} , 
 	{ "name": "A_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_5", "role": "ce0" }} , 
 	{ "name": "A_5_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_5", "role": "q0" }} , 
 	{ "name": "A_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_6", "role": "address0" }} , 
 	{ "name": "A_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_6", "role": "ce0" }} , 
 	{ "name": "A_6_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_6", "role": "q0" }} , 
 	{ "name": "A_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_7", "role": "address0" }} , 
 	{ "name": "A_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_7", "role": "ce0" }} , 
 	{ "name": "A_7_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_7", "role": "q0" }} , 
 	{ "name": "A_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_8", "role": "address0" }} , 
 	{ "name": "A_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_8", "role": "ce0" }} , 
 	{ "name": "A_8_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_8", "role": "q0" }} , 
 	{ "name": "A_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_9", "role": "address0" }} , 
 	{ "name": "A_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_9", "role": "ce0" }} , 
 	{ "name": "A_9_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_9", "role": "q0" }} , 
 	{ "name": "A_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_10", "role": "address0" }} , 
 	{ "name": "A_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_10", "role": "ce0" }} , 
 	{ "name": "A_10_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_10", "role": "q0" }} , 
 	{ "name": "A_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_11", "role": "address0" }} , 
 	{ "name": "A_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_11", "role": "ce0" }} , 
 	{ "name": "A_11_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_11", "role": "q0" }} , 
 	{ "name": "A_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_12", "role": "address0" }} , 
 	{ "name": "A_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_12", "role": "ce0" }} , 
 	{ "name": "A_12_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_12", "role": "q0" }} , 
 	{ "name": "A_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_13", "role": "address0" }} , 
 	{ "name": "A_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_13", "role": "ce0" }} , 
 	{ "name": "A_13_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_13", "role": "q0" }} , 
 	{ "name": "A_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_14", "role": "address0" }} , 
 	{ "name": "A_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_14", "role": "ce0" }} , 
 	{ "name": "A_14_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_14", "role": "q0" }} , 
 	{ "name": "A_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_15", "role": "address0" }} , 
 	{ "name": "A_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_15", "role": "ce0" }} , 
 	{ "name": "A_15_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_15", "role": "q0" }} , 
 	{ "name": "A_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_16", "role": "address0" }} , 
 	{ "name": "A_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_16", "role": "ce0" }} , 
 	{ "name": "A_16_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_16", "role": "q0" }} , 
 	{ "name": "A_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_17", "role": "address0" }} , 
 	{ "name": "A_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_17", "role": "ce0" }} , 
 	{ "name": "A_17_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_17", "role": "q0" }} , 
 	{ "name": "A_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_18", "role": "address0" }} , 
 	{ "name": "A_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_18", "role": "ce0" }} , 
 	{ "name": "A_18_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_18", "role": "q0" }} , 
 	{ "name": "A_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_19", "role": "address0" }} , 
 	{ "name": "A_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_19", "role": "ce0" }} , 
 	{ "name": "A_19_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_19", "role": "q0" }} , 
 	{ "name": "A_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_20", "role": "address0" }} , 
 	{ "name": "A_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_20", "role": "ce0" }} , 
 	{ "name": "A_20_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_20", "role": "q0" }} , 
 	{ "name": "A_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_21", "role": "address0" }} , 
 	{ "name": "A_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_21", "role": "ce0" }} , 
 	{ "name": "A_21_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_21", "role": "q0" }} , 
 	{ "name": "A_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_22", "role": "address0" }} , 
 	{ "name": "A_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_22", "role": "ce0" }} , 
 	{ "name": "A_22_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_22", "role": "q0" }} , 
 	{ "name": "A_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_23", "role": "address0" }} , 
 	{ "name": "A_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_23", "role": "ce0" }} , 
 	{ "name": "A_23_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_23", "role": "q0" }} , 
 	{ "name": "A_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_24", "role": "address0" }} , 
 	{ "name": "A_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_24", "role": "ce0" }} , 
 	{ "name": "A_24_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_24", "role": "q0" }} , 
 	{ "name": "A_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_25", "role": "address0" }} , 
 	{ "name": "A_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_25", "role": "ce0" }} , 
 	{ "name": "A_25_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_25", "role": "q0" }} , 
 	{ "name": "A_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_26", "role": "address0" }} , 
 	{ "name": "A_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_26", "role": "ce0" }} , 
 	{ "name": "A_26_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_26", "role": "q0" }} , 
 	{ "name": "A_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_27", "role": "address0" }} , 
 	{ "name": "A_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_27", "role": "ce0" }} , 
 	{ "name": "A_27_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_27", "role": "q0" }} , 
 	{ "name": "A_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_28", "role": "address0" }} , 
 	{ "name": "A_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_28", "role": "ce0" }} , 
 	{ "name": "A_28_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_28", "role": "q0" }} , 
 	{ "name": "A_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_29", "role": "address0" }} , 
 	{ "name": "A_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_29", "role": "ce0" }} , 
 	{ "name": "A_29_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_29", "role": "q0" }} , 
 	{ "name": "A_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_30", "role": "address0" }} , 
 	{ "name": "A_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_30", "role": "ce0" }} , 
 	{ "name": "A_30_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_30", "role": "q0" }} , 
 	{ "name": "A_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "A_31", "role": "address0" }} , 
 	{ "name": "A_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "A_31", "role": "ce0" }} , 
 	{ "name": "A_31_q0", "direction": "in", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "A_31", "role": "q0" }} , 
 	{ "name": "C_0_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_0", "role": "address0" }} , 
 	{ "name": "C_0_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_0", "role": "ce0" }} , 
 	{ "name": "C_0_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_0", "role": "we0" }} , 
 	{ "name": "C_0_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_0", "role": "d0" }} , 
 	{ "name": "C_1_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_1", "role": "address0" }} , 
 	{ "name": "C_1_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_1", "role": "ce0" }} , 
 	{ "name": "C_1_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_1", "role": "we0" }} , 
 	{ "name": "C_1_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_1", "role": "d0" }} , 
 	{ "name": "C_2_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_2", "role": "address0" }} , 
 	{ "name": "C_2_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_2", "role": "ce0" }} , 
 	{ "name": "C_2_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_2", "role": "we0" }} , 
 	{ "name": "C_2_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_2", "role": "d0" }} , 
 	{ "name": "C_3_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_3", "role": "address0" }} , 
 	{ "name": "C_3_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_3", "role": "ce0" }} , 
 	{ "name": "C_3_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_3", "role": "we0" }} , 
 	{ "name": "C_3_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_3", "role": "d0" }} , 
 	{ "name": "C_4_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_4", "role": "address0" }} , 
 	{ "name": "C_4_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_4", "role": "ce0" }} , 
 	{ "name": "C_4_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_4", "role": "we0" }} , 
 	{ "name": "C_4_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_4", "role": "d0" }} , 
 	{ "name": "C_5_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_5", "role": "address0" }} , 
 	{ "name": "C_5_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_5", "role": "ce0" }} , 
 	{ "name": "C_5_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_5", "role": "we0" }} , 
 	{ "name": "C_5_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_5", "role": "d0" }} , 
 	{ "name": "C_6_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_6", "role": "address0" }} , 
 	{ "name": "C_6_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_6", "role": "ce0" }} , 
 	{ "name": "C_6_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_6", "role": "we0" }} , 
 	{ "name": "C_6_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_6", "role": "d0" }} , 
 	{ "name": "C_7_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_7", "role": "address0" }} , 
 	{ "name": "C_7_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_7", "role": "ce0" }} , 
 	{ "name": "C_7_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_7", "role": "we0" }} , 
 	{ "name": "C_7_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_7", "role": "d0" }} , 
 	{ "name": "C_8_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_8", "role": "address0" }} , 
 	{ "name": "C_8_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_8", "role": "ce0" }} , 
 	{ "name": "C_8_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_8", "role": "we0" }} , 
 	{ "name": "C_8_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_8", "role": "d0" }} , 
 	{ "name": "C_9_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_9", "role": "address0" }} , 
 	{ "name": "C_9_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_9", "role": "ce0" }} , 
 	{ "name": "C_9_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_9", "role": "we0" }} , 
 	{ "name": "C_9_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_9", "role": "d0" }} , 
 	{ "name": "C_10_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_10", "role": "address0" }} , 
 	{ "name": "C_10_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_10", "role": "ce0" }} , 
 	{ "name": "C_10_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_10", "role": "we0" }} , 
 	{ "name": "C_10_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_10", "role": "d0" }} , 
 	{ "name": "C_11_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_11", "role": "address0" }} , 
 	{ "name": "C_11_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_11", "role": "ce0" }} , 
 	{ "name": "C_11_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_11", "role": "we0" }} , 
 	{ "name": "C_11_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_11", "role": "d0" }} , 
 	{ "name": "C_12_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_12", "role": "address0" }} , 
 	{ "name": "C_12_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_12", "role": "ce0" }} , 
 	{ "name": "C_12_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_12", "role": "we0" }} , 
 	{ "name": "C_12_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_12", "role": "d0" }} , 
 	{ "name": "C_13_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_13", "role": "address0" }} , 
 	{ "name": "C_13_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_13", "role": "ce0" }} , 
 	{ "name": "C_13_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_13", "role": "we0" }} , 
 	{ "name": "C_13_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_13", "role": "d0" }} , 
 	{ "name": "C_14_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_14", "role": "address0" }} , 
 	{ "name": "C_14_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_14", "role": "ce0" }} , 
 	{ "name": "C_14_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_14", "role": "we0" }} , 
 	{ "name": "C_14_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_14", "role": "d0" }} , 
 	{ "name": "C_15_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_15", "role": "address0" }} , 
 	{ "name": "C_15_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_15", "role": "ce0" }} , 
 	{ "name": "C_15_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_15", "role": "we0" }} , 
 	{ "name": "C_15_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_15", "role": "d0" }} , 
 	{ "name": "C_16_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_16", "role": "address0" }} , 
 	{ "name": "C_16_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_16", "role": "ce0" }} , 
 	{ "name": "C_16_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_16", "role": "we0" }} , 
 	{ "name": "C_16_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_16", "role": "d0" }} , 
 	{ "name": "C_17_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_17", "role": "address0" }} , 
 	{ "name": "C_17_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_17", "role": "ce0" }} , 
 	{ "name": "C_17_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_17", "role": "we0" }} , 
 	{ "name": "C_17_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_17", "role": "d0" }} , 
 	{ "name": "C_18_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_18", "role": "address0" }} , 
 	{ "name": "C_18_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_18", "role": "ce0" }} , 
 	{ "name": "C_18_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_18", "role": "we0" }} , 
 	{ "name": "C_18_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_18", "role": "d0" }} , 
 	{ "name": "C_19_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_19", "role": "address0" }} , 
 	{ "name": "C_19_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_19", "role": "ce0" }} , 
 	{ "name": "C_19_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_19", "role": "we0" }} , 
 	{ "name": "C_19_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_19", "role": "d0" }} , 
 	{ "name": "C_20_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_20", "role": "address0" }} , 
 	{ "name": "C_20_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_20", "role": "ce0" }} , 
 	{ "name": "C_20_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_20", "role": "we0" }} , 
 	{ "name": "C_20_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_20", "role": "d0" }} , 
 	{ "name": "C_21_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_21", "role": "address0" }} , 
 	{ "name": "C_21_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_21", "role": "ce0" }} , 
 	{ "name": "C_21_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_21", "role": "we0" }} , 
 	{ "name": "C_21_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_21", "role": "d0" }} , 
 	{ "name": "C_22_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_22", "role": "address0" }} , 
 	{ "name": "C_22_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_22", "role": "ce0" }} , 
 	{ "name": "C_22_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_22", "role": "we0" }} , 
 	{ "name": "C_22_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_22", "role": "d0" }} , 
 	{ "name": "C_23_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_23", "role": "address0" }} , 
 	{ "name": "C_23_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_23", "role": "ce0" }} , 
 	{ "name": "C_23_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_23", "role": "we0" }} , 
 	{ "name": "C_23_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_23", "role": "d0" }} , 
 	{ "name": "C_24_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_24", "role": "address0" }} , 
 	{ "name": "C_24_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_24", "role": "ce0" }} , 
 	{ "name": "C_24_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_24", "role": "we0" }} , 
 	{ "name": "C_24_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_24", "role": "d0" }} , 
 	{ "name": "C_25_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_25", "role": "address0" }} , 
 	{ "name": "C_25_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_25", "role": "ce0" }} , 
 	{ "name": "C_25_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_25", "role": "we0" }} , 
 	{ "name": "C_25_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_25", "role": "d0" }} , 
 	{ "name": "C_26_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_26", "role": "address0" }} , 
 	{ "name": "C_26_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_26", "role": "ce0" }} , 
 	{ "name": "C_26_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_26", "role": "we0" }} , 
 	{ "name": "C_26_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_26", "role": "d0" }} , 
 	{ "name": "C_27_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_27", "role": "address0" }} , 
 	{ "name": "C_27_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_27", "role": "ce0" }} , 
 	{ "name": "C_27_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_27", "role": "we0" }} , 
 	{ "name": "C_27_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_27", "role": "d0" }} , 
 	{ "name": "C_28_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_28", "role": "address0" }} , 
 	{ "name": "C_28_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_28", "role": "ce0" }} , 
 	{ "name": "C_28_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_28", "role": "we0" }} , 
 	{ "name": "C_28_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_28", "role": "d0" }} , 
 	{ "name": "C_29_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_29", "role": "address0" }} , 
 	{ "name": "C_29_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_29", "role": "ce0" }} , 
 	{ "name": "C_29_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_29", "role": "we0" }} , 
 	{ "name": "C_29_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_29", "role": "d0" }} , 
 	{ "name": "C_30_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_30", "role": "address0" }} , 
 	{ "name": "C_30_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_30", "role": "ce0" }} , 
 	{ "name": "C_30_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_30", "role": "we0" }} , 
 	{ "name": "C_30_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_30", "role": "d0" }} , 
 	{ "name": "C_31_address0", "direction": "out", "datatype": "sc_lv", "bitwidth":9, "type": "signal", "bundle":{"name": "C_31", "role": "address0" }} , 
 	{ "name": "C_31_ce0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_31", "role": "ce0" }} , 
 	{ "name": "C_31_we0", "direction": "out", "datatype": "sc_logic", "bitwidth":1, "type": "signal", "bundle":{"name": "C_31", "role": "we0" }} , 
 	{ "name": "C_31_d0", "direction": "out", "datatype": "sc_lv", "bitwidth":24, "type": "signal", "bundle":{"name": "C_31", "role": "d0" }}  ]}

set ArgLastReadFirstWriteLatency {
	top_kernel {
		A_0 {Type I LastRead 0 FirstWrite -1}
		A_1 {Type I LastRead 0 FirstWrite -1}
		A_2 {Type I LastRead 0 FirstWrite -1}
		A_3 {Type I LastRead 0 FirstWrite -1}
		A_4 {Type I LastRead 0 FirstWrite -1}
		A_5 {Type I LastRead 0 FirstWrite -1}
		A_6 {Type I LastRead 0 FirstWrite -1}
		A_7 {Type I LastRead 0 FirstWrite -1}
		A_8 {Type I LastRead 0 FirstWrite -1}
		A_9 {Type I LastRead 0 FirstWrite -1}
		A_10 {Type I LastRead 0 FirstWrite -1}
		A_11 {Type I LastRead 0 FirstWrite -1}
		A_12 {Type I LastRead 0 FirstWrite -1}
		A_13 {Type I LastRead 0 FirstWrite -1}
		A_14 {Type I LastRead 0 FirstWrite -1}
		A_15 {Type I LastRead 0 FirstWrite -1}
		A_16 {Type I LastRead 0 FirstWrite -1}
		A_17 {Type I LastRead 0 FirstWrite -1}
		A_18 {Type I LastRead 0 FirstWrite -1}
		A_19 {Type I LastRead 0 FirstWrite -1}
		A_20 {Type I LastRead 0 FirstWrite -1}
		A_21 {Type I LastRead 0 FirstWrite -1}
		A_22 {Type I LastRead 0 FirstWrite -1}
		A_23 {Type I LastRead 0 FirstWrite -1}
		A_24 {Type I LastRead 0 FirstWrite -1}
		A_25 {Type I LastRead 0 FirstWrite -1}
		A_26 {Type I LastRead 0 FirstWrite -1}
		A_27 {Type I LastRead 0 FirstWrite -1}
		A_28 {Type I LastRead 0 FirstWrite -1}
		A_29 {Type I LastRead 0 FirstWrite -1}
		A_30 {Type I LastRead 0 FirstWrite -1}
		A_31 {Type I LastRead 0 FirstWrite -1}
		C_0 {Type O LastRead -1 FirstWrite 2}
		C_1 {Type O LastRead -1 FirstWrite 2}
		C_2 {Type O LastRead -1 FirstWrite 2}
		C_3 {Type O LastRead -1 FirstWrite 2}
		C_4 {Type O LastRead -1 FirstWrite 2}
		C_5 {Type O LastRead -1 FirstWrite 2}
		C_6 {Type O LastRead -1 FirstWrite 2}
		C_7 {Type O LastRead -1 FirstWrite 2}
		C_8 {Type O LastRead -1 FirstWrite 2}
		C_9 {Type O LastRead -1 FirstWrite 2}
		C_10 {Type O LastRead -1 FirstWrite 2}
		C_11 {Type O LastRead -1 FirstWrite 2}
		C_12 {Type O LastRead -1 FirstWrite 2}
		C_13 {Type O LastRead -1 FirstWrite 2}
		C_14 {Type O LastRead -1 FirstWrite 2}
		C_15 {Type O LastRead -1 FirstWrite 2}
		C_16 {Type O LastRead -1 FirstWrite 2}
		C_17 {Type O LastRead -1 FirstWrite 2}
		C_18 {Type O LastRead -1 FirstWrite 2}
		C_19 {Type O LastRead -1 FirstWrite 2}
		C_20 {Type O LastRead -1 FirstWrite 2}
		C_21 {Type O LastRead -1 FirstWrite 2}
		C_22 {Type O LastRead -1 FirstWrite 2}
		C_23 {Type O LastRead -1 FirstWrite 2}
		C_24 {Type O LastRead -1 FirstWrite 2}
		C_25 {Type O LastRead -1 FirstWrite 2}
		C_26 {Type O LastRead -1 FirstWrite 2}
		C_27 {Type O LastRead -1 FirstWrite 2}
		C_28 {Type O LastRead -1 FirstWrite 2}
		C_29 {Type O LastRead -1 FirstWrite 2}
		C_30 {Type O LastRead -1 FirstWrite 2}
		C_31 {Type O LastRead -1 FirstWrite 2}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8 {Type IO LastRead -1 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9 {Type IO LastRead -1 FirstWrite -1}}
	top_kernel_Pipeline_VITIS_LOOP_54_3 {
		i {Type I LastRead 0 FirstWrite -1}
		A_0 {Type I LastRead 0 FirstWrite -1}
		A_1 {Type I LastRead 0 FirstWrite -1}
		A_2 {Type I LastRead 0 FirstWrite -1}
		A_3 {Type I LastRead 0 FirstWrite -1}
		A_4 {Type I LastRead 0 FirstWrite -1}
		A_5 {Type I LastRead 0 FirstWrite -1}
		A_6 {Type I LastRead 0 FirstWrite -1}
		A_7 {Type I LastRead 0 FirstWrite -1}
		A_8 {Type I LastRead 0 FirstWrite -1}
		A_9 {Type I LastRead 0 FirstWrite -1}
		A_10 {Type I LastRead 0 FirstWrite -1}
		A_11 {Type I LastRead 0 FirstWrite -1}
		A_12 {Type I LastRead 0 FirstWrite -1}
		A_13 {Type I LastRead 0 FirstWrite -1}
		A_14 {Type I LastRead 0 FirstWrite -1}
		A_15 {Type I LastRead 0 FirstWrite -1}
		A_16 {Type I LastRead 0 FirstWrite -1}
		A_17 {Type I LastRead 0 FirstWrite -1}
		A_18 {Type I LastRead 0 FirstWrite -1}
		A_19 {Type I LastRead 0 FirstWrite -1}
		A_20 {Type I LastRead 0 FirstWrite -1}
		A_21 {Type I LastRead 0 FirstWrite -1}
		A_22 {Type I LastRead 0 FirstWrite -1}
		A_23 {Type I LastRead 0 FirstWrite -1}
		A_24 {Type I LastRead 0 FirstWrite -1}
		A_25 {Type I LastRead 0 FirstWrite -1}
		A_26 {Type I LastRead 0 FirstWrite -1}
		A_27 {Type I LastRead 0 FirstWrite -1}
		A_28 {Type I LastRead 0 FirstWrite -1}
		A_29 {Type I LastRead 0 FirstWrite -1}
		A_30 {Type I LastRead 0 FirstWrite -1}
		A_31 {Type I LastRead 0 FirstWrite -1}
		p_out {Type O LastRead -1 FirstWrite 0}}
	top_kernel_Pipeline_VITIS_LOOP_80_6_VITIS_LOOP_82_7 {
		col_sum_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_1_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_2_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_3_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_4_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_5_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_6_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_7_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_8_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_9_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_10_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_11_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_12_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_13_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_14_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_15_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_16_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_17_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_18_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_19_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_20_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_21_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_22_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_23_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_24_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_25_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_26_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_27_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_28_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_29_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_30_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_31_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_32_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_33_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_34_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_35_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_36_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_37_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_38_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_39_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_40_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_41_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_42_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_43_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_44_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_45_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_46_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_47_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_48_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_49_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_50_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_51_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_52_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_53_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_54_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_55_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_56_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_57_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_58_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_59_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_60_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_61_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_62_load_out {Type O LastRead -1 FirstWrite 0}
		col_sum_63_load_out {Type O LastRead -1 FirstWrite 0}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9 {Type I LastRead 0 FirstWrite -1}}
	top_kernel_Pipeline_VITIS_LOOP_64_4 {
		i {Type I LastRead 0 FirstWrite -1}
		A_0 {Type I LastRead 0 FirstWrite -1}
		A_1 {Type I LastRead 0 FirstWrite -1}
		A_2 {Type I LastRead 0 FirstWrite -1}
		A_3 {Type I LastRead 0 FirstWrite -1}
		A_4 {Type I LastRead 0 FirstWrite -1}
		A_5 {Type I LastRead 0 FirstWrite -1}
		A_6 {Type I LastRead 0 FirstWrite -1}
		A_7 {Type I LastRead 0 FirstWrite -1}
		A_8 {Type I LastRead 0 FirstWrite -1}
		A_9 {Type I LastRead 0 FirstWrite -1}
		A_10 {Type I LastRead 0 FirstWrite -1}
		A_11 {Type I LastRead 0 FirstWrite -1}
		A_12 {Type I LastRead 0 FirstWrite -1}
		A_13 {Type I LastRead 0 FirstWrite -1}
		A_14 {Type I LastRead 0 FirstWrite -1}
		A_15 {Type I LastRead 0 FirstWrite -1}
		A_16 {Type I LastRead 0 FirstWrite -1}
		A_17 {Type I LastRead 0 FirstWrite -1}
		A_18 {Type I LastRead 0 FirstWrite -1}
		A_19 {Type I LastRead 0 FirstWrite -1}
		A_20 {Type I LastRead 0 FirstWrite -1}
		A_21 {Type I LastRead 0 FirstWrite -1}
		A_22 {Type I LastRead 0 FirstWrite -1}
		A_23 {Type I LastRead 0 FirstWrite -1}
		A_24 {Type I LastRead 0 FirstWrite -1}
		A_25 {Type I LastRead 0 FirstWrite -1}
		A_26 {Type I LastRead 0 FirstWrite -1}
		A_27 {Type I LastRead 0 FirstWrite -1}
		A_28 {Type I LastRead 0 FirstWrite -1}
		A_29 {Type I LastRead 0 FirstWrite -1}
		A_30 {Type I LastRead 0 FirstWrite -1}
		A_31 {Type I LastRead 0 FirstWrite -1}
		conv_i345 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10 {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp {Type O LastRead -1 FirstWrite 44}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0 {Type O LastRead -1 FirstWrite 44}}
	top_kernel_Pipeline_VITIS_LOOP_96_9 {
		col_sum_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_1_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_2_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_3_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_4_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_5_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_6_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_7_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_8_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_9_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_10_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_11_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_12_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_13_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_14_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_15_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_16_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_17_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_18_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_19_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_20_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_21_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_22_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_23_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_24_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_25_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_26_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_27_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_28_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_29_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_30_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_31_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_32_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_33_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_34_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_35_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_36_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_37_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_38_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_39_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_40_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_41_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_42_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_43_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_44_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_45_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_46_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_47_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_48_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_49_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_50_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_51_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_52_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_53_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_54_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_55_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_56_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_57_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_58_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_59_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_60_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_61_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_62_load_reload {Type I LastRead 0 FirstWrite -1}
		col_sum_63_load_reload {Type I LastRead 0 FirstWrite -1}
		scale_63_out {Type O LastRead -1 FirstWrite 0}
		scale_62_out {Type O LastRead -1 FirstWrite 0}
		scale_61_out {Type O LastRead -1 FirstWrite 0}
		scale_60_out {Type O LastRead -1 FirstWrite 0}
		scale_59_out {Type O LastRead -1 FirstWrite 0}
		scale_58_out {Type O LastRead -1 FirstWrite 0}
		scale_57_out {Type O LastRead -1 FirstWrite 0}
		scale_56_out {Type O LastRead -1 FirstWrite 0}
		scale_55_out {Type O LastRead -1 FirstWrite 0}
		scale_54_out {Type O LastRead -1 FirstWrite 0}
		scale_53_out {Type O LastRead -1 FirstWrite 0}
		scale_52_out {Type O LastRead -1 FirstWrite 0}
		scale_51_out {Type O LastRead -1 FirstWrite 0}
		scale_50_out {Type O LastRead -1 FirstWrite 0}
		scale_49_out {Type O LastRead -1 FirstWrite 0}
		scale_48_out {Type O LastRead -1 FirstWrite 0}
		scale_47_out {Type O LastRead -1 FirstWrite 0}
		scale_46_out {Type O LastRead -1 FirstWrite 0}
		scale_45_out {Type O LastRead -1 FirstWrite 0}
		scale_44_out {Type O LastRead -1 FirstWrite 0}
		scale_43_out {Type O LastRead -1 FirstWrite 0}
		scale_42_out {Type O LastRead -1 FirstWrite 0}
		scale_41_out {Type O LastRead -1 FirstWrite 0}
		scale_40_out {Type O LastRead -1 FirstWrite 0}
		scale_39_out {Type O LastRead -1 FirstWrite 0}
		scale_38_out {Type O LastRead -1 FirstWrite 0}
		scale_37_out {Type O LastRead -1 FirstWrite 0}
		scale_36_out {Type O LastRead -1 FirstWrite 0}
		scale_35_out {Type O LastRead -1 FirstWrite 0}
		scale_34_out {Type O LastRead -1 FirstWrite 0}
		scale_33_out {Type O LastRead -1 FirstWrite 0}
		scale_32_out {Type O LastRead -1 FirstWrite 0}
		scale_31_out {Type O LastRead -1 FirstWrite 0}
		scale_30_out {Type O LastRead -1 FirstWrite 0}
		scale_29_out {Type O LastRead -1 FirstWrite 0}
		scale_28_out {Type O LastRead -1 FirstWrite 0}
		scale_27_out {Type O LastRead -1 FirstWrite 0}
		scale_26_out {Type O LastRead -1 FirstWrite 0}
		scale_25_out {Type O LastRead -1 FirstWrite 0}
		scale_24_out {Type O LastRead -1 FirstWrite 0}
		scale_23_out {Type O LastRead -1 FirstWrite 0}
		scale_22_out {Type O LastRead -1 FirstWrite 0}
		scale_21_out {Type O LastRead -1 FirstWrite 0}
		scale_20_out {Type O LastRead -1 FirstWrite 0}
		scale_19_out {Type O LastRead -1 FirstWrite 0}
		scale_18_out {Type O LastRead -1 FirstWrite 0}
		scale_17_out {Type O LastRead -1 FirstWrite 0}
		scale_16_out {Type O LastRead -1 FirstWrite 0}
		scale_15_out {Type O LastRead -1 FirstWrite 0}
		scale_14_out {Type O LastRead -1 FirstWrite 0}
		scale_13_out {Type O LastRead -1 FirstWrite 0}
		scale_12_out {Type O LastRead -1 FirstWrite 0}
		scale_11_out {Type O LastRead -1 FirstWrite 0}
		scale_10_out {Type O LastRead -1 FirstWrite 0}
		scale_9_out {Type O LastRead -1 FirstWrite 0}
		scale_8_out {Type O LastRead -1 FirstWrite 0}
		scale_7_out {Type O LastRead -1 FirstWrite 0}
		scale_6_out {Type O LastRead -1 FirstWrite 0}
		scale_5_out {Type O LastRead -1 FirstWrite 0}
		scale_4_out {Type O LastRead -1 FirstWrite 0}
		scale_3_out {Type O LastRead -1 FirstWrite 0}
		scale_2_out {Type O LastRead -1 FirstWrite 0}
		scale_1_out {Type O LastRead -1 FirstWrite 0}
		scale_out {Type O LastRead -1 FirstWrite 0}}
	top_kernel_Pipeline_VITIS_LOOP_105_10_VITIS_LOOP_107_11 {
		C_31 {Type O LastRead -1 FirstWrite 2}
		C_30 {Type O LastRead -1 FirstWrite 2}
		C_29 {Type O LastRead -1 FirstWrite 2}
		C_28 {Type O LastRead -1 FirstWrite 2}
		C_27 {Type O LastRead -1 FirstWrite 2}
		C_26 {Type O LastRead -1 FirstWrite 2}
		C_25 {Type O LastRead -1 FirstWrite 2}
		C_24 {Type O LastRead -1 FirstWrite 2}
		C_23 {Type O LastRead -1 FirstWrite 2}
		C_22 {Type O LastRead -1 FirstWrite 2}
		C_21 {Type O LastRead -1 FirstWrite 2}
		C_20 {Type O LastRead -1 FirstWrite 2}
		C_19 {Type O LastRead -1 FirstWrite 2}
		C_18 {Type O LastRead -1 FirstWrite 2}
		C_17 {Type O LastRead -1 FirstWrite 2}
		C_16 {Type O LastRead -1 FirstWrite 2}
		C_15 {Type O LastRead -1 FirstWrite 2}
		C_14 {Type O LastRead -1 FirstWrite 2}
		C_13 {Type O LastRead -1 FirstWrite 2}
		C_12 {Type O LastRead -1 FirstWrite 2}
		C_11 {Type O LastRead -1 FirstWrite 2}
		C_10 {Type O LastRead -1 FirstWrite 2}
		C_9 {Type O LastRead -1 FirstWrite 2}
		C_8 {Type O LastRead -1 FirstWrite 2}
		C_7 {Type O LastRead -1 FirstWrite 2}
		C_6 {Type O LastRead -1 FirstWrite 2}
		C_5 {Type O LastRead -1 FirstWrite 2}
		C_4 {Type O LastRead -1 FirstWrite 2}
		C_3 {Type O LastRead -1 FirstWrite 2}
		C_2 {Type O LastRead -1 FirstWrite 2}
		C_1 {Type O LastRead -1 FirstWrite 2}
		C_0 {Type O LastRead -1 FirstWrite 2}
		scale_32_reload {Type I LastRead 0 FirstWrite -1}
		scale_reload {Type I LastRead 0 FirstWrite -1}
		scale_33_reload {Type I LastRead 0 FirstWrite -1}
		scale_1_reload {Type I LastRead 0 FirstWrite -1}
		scale_34_reload {Type I LastRead 0 FirstWrite -1}
		scale_2_reload {Type I LastRead 0 FirstWrite -1}
		scale_35_reload {Type I LastRead 0 FirstWrite -1}
		scale_3_reload {Type I LastRead 0 FirstWrite -1}
		scale_36_reload {Type I LastRead 0 FirstWrite -1}
		scale_4_reload {Type I LastRead 0 FirstWrite -1}
		scale_37_reload {Type I LastRead 0 FirstWrite -1}
		scale_5_reload {Type I LastRead 0 FirstWrite -1}
		scale_38_reload {Type I LastRead 0 FirstWrite -1}
		scale_6_reload {Type I LastRead 0 FirstWrite -1}
		scale_39_reload {Type I LastRead 0 FirstWrite -1}
		scale_7_reload {Type I LastRead 0 FirstWrite -1}
		scale_40_reload {Type I LastRead 0 FirstWrite -1}
		scale_8_reload {Type I LastRead 0 FirstWrite -1}
		scale_41_reload {Type I LastRead 0 FirstWrite -1}
		scale_9_reload {Type I LastRead 0 FirstWrite -1}
		scale_42_reload {Type I LastRead 0 FirstWrite -1}
		scale_10_reload {Type I LastRead 0 FirstWrite -1}
		scale_43_reload {Type I LastRead 0 FirstWrite -1}
		scale_11_reload {Type I LastRead 0 FirstWrite -1}
		scale_44_reload {Type I LastRead 0 FirstWrite -1}
		scale_12_reload {Type I LastRead 0 FirstWrite -1}
		scale_45_reload {Type I LastRead 0 FirstWrite -1}
		scale_13_reload {Type I LastRead 0 FirstWrite -1}
		scale_46_reload {Type I LastRead 0 FirstWrite -1}
		scale_14_reload {Type I LastRead 0 FirstWrite -1}
		scale_47_reload {Type I LastRead 0 FirstWrite -1}
		scale_15_reload {Type I LastRead 0 FirstWrite -1}
		scale_48_reload {Type I LastRead 0 FirstWrite -1}
		scale_16_reload {Type I LastRead 0 FirstWrite -1}
		scale_49_reload {Type I LastRead 0 FirstWrite -1}
		scale_17_reload {Type I LastRead 0 FirstWrite -1}
		scale_50_reload {Type I LastRead 0 FirstWrite -1}
		scale_18_reload {Type I LastRead 0 FirstWrite -1}
		scale_51_reload {Type I LastRead 0 FirstWrite -1}
		scale_19_reload {Type I LastRead 0 FirstWrite -1}
		scale_52_reload {Type I LastRead 0 FirstWrite -1}
		scale_20_reload {Type I LastRead 0 FirstWrite -1}
		scale_53_reload {Type I LastRead 0 FirstWrite -1}
		scale_21_reload {Type I LastRead 0 FirstWrite -1}
		scale_54_reload {Type I LastRead 0 FirstWrite -1}
		scale_22_reload {Type I LastRead 0 FirstWrite -1}
		scale_55_reload {Type I LastRead 0 FirstWrite -1}
		scale_23_reload {Type I LastRead 0 FirstWrite -1}
		scale_56_reload {Type I LastRead 0 FirstWrite -1}
		scale_24_reload {Type I LastRead 0 FirstWrite -1}
		scale_57_reload {Type I LastRead 0 FirstWrite -1}
		scale_25_reload {Type I LastRead 0 FirstWrite -1}
		scale_58_reload {Type I LastRead 0 FirstWrite -1}
		scale_26_reload {Type I LastRead 0 FirstWrite -1}
		scale_59_reload {Type I LastRead 0 FirstWrite -1}
		scale_27_reload {Type I LastRead 0 FirstWrite -1}
		scale_60_reload {Type I LastRead 0 FirstWrite -1}
		scale_28_reload {Type I LastRead 0 FirstWrite -1}
		scale_61_reload {Type I LastRead 0 FirstWrite -1}
		scale_29_reload {Type I LastRead 0 FirstWrite -1}
		scale_62_reload {Type I LastRead 0 FirstWrite -1}
		scale_30_reload {Type I LastRead 0 FirstWrite -1}
		scale_63_reload {Type I LastRead 0 FirstWrite -1}
		scale_31_reload {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_9 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_8 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_7 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_6 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_5 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_4 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_11 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_12 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_13 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_14 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_15 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_16 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_17 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_18 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_19 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_20 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_1 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_2 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_3 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_4 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_5 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_6 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_7 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_8 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_9 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_10 {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp {Type I LastRead 0 FirstWrite -1}
		top_kernel_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_ap_fixed_24_8_ap_q_mode_0_ap_o_mode_0_0_64_tmp_0 {Type I LastRead 0 FirstWrite -1}}}

set hasDtUnsupportedChannel 0

set PerformanceInfo {[
	{"Name" : "Latency", "Min" : "31053", "Max" : "31053"}
	, {"Name" : "Interval", "Min" : "31054", "Max" : "31054"}
]}

set PipelineEnableSignalInfo {[
]}

set Spec2ImplPortList { 
	A_0 { ap_memory {  { A_0_address0 mem_address 1 9 }  { A_0_ce0 mem_ce 1 1 }  { A_0_q0 mem_dout 0 24 } } }
	A_1 { ap_memory {  { A_1_address0 mem_address 1 9 }  { A_1_ce0 mem_ce 1 1 }  { A_1_q0 mem_dout 0 24 } } }
	A_2 { ap_memory {  { A_2_address0 mem_address 1 9 }  { A_2_ce0 mem_ce 1 1 }  { A_2_q0 mem_dout 0 24 } } }
	A_3 { ap_memory {  { A_3_address0 mem_address 1 9 }  { A_3_ce0 mem_ce 1 1 }  { A_3_q0 mem_dout 0 24 } } }
	A_4 { ap_memory {  { A_4_address0 mem_address 1 9 }  { A_4_ce0 mem_ce 1 1 }  { A_4_q0 mem_dout 0 24 } } }
	A_5 { ap_memory {  { A_5_address0 mem_address 1 9 }  { A_5_ce0 mem_ce 1 1 }  { A_5_q0 mem_dout 0 24 } } }
	A_6 { ap_memory {  { A_6_address0 mem_address 1 9 }  { A_6_ce0 mem_ce 1 1 }  { A_6_q0 mem_dout 0 24 } } }
	A_7 { ap_memory {  { A_7_address0 mem_address 1 9 }  { A_7_ce0 mem_ce 1 1 }  { A_7_q0 mem_dout 0 24 } } }
	A_8 { ap_memory {  { A_8_address0 mem_address 1 9 }  { A_8_ce0 mem_ce 1 1 }  { A_8_q0 mem_dout 0 24 } } }
	A_9 { ap_memory {  { A_9_address0 mem_address 1 9 }  { A_9_ce0 mem_ce 1 1 }  { A_9_q0 mem_dout 0 24 } } }
	A_10 { ap_memory {  { A_10_address0 mem_address 1 9 }  { A_10_ce0 mem_ce 1 1 }  { A_10_q0 mem_dout 0 24 } } }
	A_11 { ap_memory {  { A_11_address0 mem_address 1 9 }  { A_11_ce0 mem_ce 1 1 }  { A_11_q0 mem_dout 0 24 } } }
	A_12 { ap_memory {  { A_12_address0 mem_address 1 9 }  { A_12_ce0 mem_ce 1 1 }  { A_12_q0 mem_dout 0 24 } } }
	A_13 { ap_memory {  { A_13_address0 mem_address 1 9 }  { A_13_ce0 mem_ce 1 1 }  { A_13_q0 mem_dout 0 24 } } }
	A_14 { ap_memory {  { A_14_address0 mem_address 1 9 }  { A_14_ce0 mem_ce 1 1 }  { A_14_q0 mem_dout 0 24 } } }
	A_15 { ap_memory {  { A_15_address0 mem_address 1 9 }  { A_15_ce0 mem_ce 1 1 }  { A_15_q0 mem_dout 0 24 } } }
	A_16 { ap_memory {  { A_16_address0 mem_address 1 9 }  { A_16_ce0 mem_ce 1 1 }  { A_16_q0 mem_dout 0 24 } } }
	A_17 { ap_memory {  { A_17_address0 mem_address 1 9 }  { A_17_ce0 mem_ce 1 1 }  { A_17_q0 mem_dout 0 24 } } }
	A_18 { ap_memory {  { A_18_address0 mem_address 1 9 }  { A_18_ce0 mem_ce 1 1 }  { A_18_q0 mem_dout 0 24 } } }
	A_19 { ap_memory {  { A_19_address0 mem_address 1 9 }  { A_19_ce0 mem_ce 1 1 }  { A_19_q0 mem_dout 0 24 } } }
	A_20 { ap_memory {  { A_20_address0 mem_address 1 9 }  { A_20_ce0 mem_ce 1 1 }  { A_20_q0 mem_dout 0 24 } } }
	A_21 { ap_memory {  { A_21_address0 mem_address 1 9 }  { A_21_ce0 mem_ce 1 1 }  { A_21_q0 mem_dout 0 24 } } }
	A_22 { ap_memory {  { A_22_address0 mem_address 1 9 }  { A_22_ce0 mem_ce 1 1 }  { A_22_q0 mem_dout 0 24 } } }
	A_23 { ap_memory {  { A_23_address0 mem_address 1 9 }  { A_23_ce0 mem_ce 1 1 }  { A_23_q0 mem_dout 0 24 } } }
	A_24 { ap_memory {  { A_24_address0 mem_address 1 9 }  { A_24_ce0 mem_ce 1 1 }  { A_24_q0 mem_dout 0 24 } } }
	A_25 { ap_memory {  { A_25_address0 mem_address 1 9 }  { A_25_ce0 mem_ce 1 1 }  { A_25_q0 mem_dout 0 24 } } }
	A_26 { ap_memory {  { A_26_address0 mem_address 1 9 }  { A_26_ce0 mem_ce 1 1 }  { A_26_q0 mem_dout 0 24 } } }
	A_27 { ap_memory {  { A_27_address0 mem_address 1 9 }  { A_27_ce0 mem_ce 1 1 }  { A_27_q0 mem_dout 0 24 } } }
	A_28 { ap_memory {  { A_28_address0 mem_address 1 9 }  { A_28_ce0 mem_ce 1 1 }  { A_28_q0 mem_dout 0 24 } } }
	A_29 { ap_memory {  { A_29_address0 mem_address 1 9 }  { A_29_ce0 mem_ce 1 1 }  { A_29_q0 mem_dout 0 24 } } }
	A_30 { ap_memory {  { A_30_address0 mem_address 1 9 }  { A_30_ce0 mem_ce 1 1 }  { A_30_q0 mem_dout 0 24 } } }
	A_31 { ap_memory {  { A_31_address0 mem_address 1 9 }  { A_31_ce0 mem_ce 1 1 }  { A_31_q0 mem_dout 0 24 } } }
	C_0 { ap_memory {  { C_0_address0 mem_address 1 9 }  { C_0_ce0 mem_ce 1 1 }  { C_0_we0 mem_we 1 1 }  { C_0_d0 mem_din 1 24 } } }
	C_1 { ap_memory {  { C_1_address0 mem_address 1 9 }  { C_1_ce0 mem_ce 1 1 }  { C_1_we0 mem_we 1 1 }  { C_1_d0 mem_din 1 24 } } }
	C_2 { ap_memory {  { C_2_address0 mem_address 1 9 }  { C_2_ce0 mem_ce 1 1 }  { C_2_we0 mem_we 1 1 }  { C_2_d0 mem_din 1 24 } } }
	C_3 { ap_memory {  { C_3_address0 mem_address 1 9 }  { C_3_ce0 mem_ce 1 1 }  { C_3_we0 mem_we 1 1 }  { C_3_d0 mem_din 1 24 } } }
	C_4 { ap_memory {  { C_4_address0 mem_address 1 9 }  { C_4_ce0 mem_ce 1 1 }  { C_4_we0 mem_we 1 1 }  { C_4_d0 mem_din 1 24 } } }
	C_5 { ap_memory {  { C_5_address0 mem_address 1 9 }  { C_5_ce0 mem_ce 1 1 }  { C_5_we0 mem_we 1 1 }  { C_5_d0 mem_din 1 24 } } }
	C_6 { ap_memory {  { C_6_address0 mem_address 1 9 }  { C_6_ce0 mem_ce 1 1 }  { C_6_we0 mem_we 1 1 }  { C_6_d0 mem_din 1 24 } } }
	C_7 { ap_memory {  { C_7_address0 mem_address 1 9 }  { C_7_ce0 mem_ce 1 1 }  { C_7_we0 mem_we 1 1 }  { C_7_d0 mem_din 1 24 } } }
	C_8 { ap_memory {  { C_8_address0 mem_address 1 9 }  { C_8_ce0 mem_ce 1 1 }  { C_8_we0 mem_we 1 1 }  { C_8_d0 mem_din 1 24 } } }
	C_9 { ap_memory {  { C_9_address0 mem_address 1 9 }  { C_9_ce0 mem_ce 1 1 }  { C_9_we0 mem_we 1 1 }  { C_9_d0 mem_din 1 24 } } }
	C_10 { ap_memory {  { C_10_address0 mem_address 1 9 }  { C_10_ce0 mem_ce 1 1 }  { C_10_we0 mem_we 1 1 }  { C_10_d0 mem_din 1 24 } } }
	C_11 { ap_memory {  { C_11_address0 mem_address 1 9 }  { C_11_ce0 mem_ce 1 1 }  { C_11_we0 mem_we 1 1 }  { C_11_d0 mem_din 1 24 } } }
	C_12 { ap_memory {  { C_12_address0 mem_address 1 9 }  { C_12_ce0 mem_ce 1 1 }  { C_12_we0 mem_we 1 1 }  { C_12_d0 mem_din 1 24 } } }
	C_13 { ap_memory {  { C_13_address0 mem_address 1 9 }  { C_13_ce0 mem_ce 1 1 }  { C_13_we0 mem_we 1 1 }  { C_13_d0 mem_din 1 24 } } }
	C_14 { ap_memory {  { C_14_address0 mem_address 1 9 }  { C_14_ce0 mem_ce 1 1 }  { C_14_we0 mem_we 1 1 }  { C_14_d0 mem_din 1 24 } } }
	C_15 { ap_memory {  { C_15_address0 mem_address 1 9 }  { C_15_ce0 mem_ce 1 1 }  { C_15_we0 mem_we 1 1 }  { C_15_d0 mem_din 1 24 } } }
	C_16 { ap_memory {  { C_16_address0 mem_address 1 9 }  { C_16_ce0 mem_ce 1 1 }  { C_16_we0 mem_we 1 1 }  { C_16_d0 mem_din 1 24 } } }
	C_17 { ap_memory {  { C_17_address0 mem_address 1 9 }  { C_17_ce0 mem_ce 1 1 }  { C_17_we0 mem_we 1 1 }  { C_17_d0 mem_din 1 24 } } }
	C_18 { ap_memory {  { C_18_address0 mem_address 1 9 }  { C_18_ce0 mem_ce 1 1 }  { C_18_we0 mem_we 1 1 }  { C_18_d0 mem_din 1 24 } } }
	C_19 { ap_memory {  { C_19_address0 mem_address 1 9 }  { C_19_ce0 mem_ce 1 1 }  { C_19_we0 mem_we 1 1 }  { C_19_d0 mem_din 1 24 } } }
	C_20 { ap_memory {  { C_20_address0 mem_address 1 9 }  { C_20_ce0 mem_ce 1 1 }  { C_20_we0 mem_we 1 1 }  { C_20_d0 mem_din 1 24 } } }
	C_21 { ap_memory {  { C_21_address0 mem_address 1 9 }  { C_21_ce0 mem_ce 1 1 }  { C_21_we0 mem_we 1 1 }  { C_21_d0 mem_din 1 24 } } }
	C_22 { ap_memory {  { C_22_address0 mem_address 1 9 }  { C_22_ce0 mem_ce 1 1 }  { C_22_we0 mem_we 1 1 }  { C_22_d0 mem_din 1 24 } } }
	C_23 { ap_memory {  { C_23_address0 mem_address 1 9 }  { C_23_ce0 mem_ce 1 1 }  { C_23_we0 mem_we 1 1 }  { C_23_d0 mem_din 1 24 } } }
	C_24 { ap_memory {  { C_24_address0 mem_address 1 9 }  { C_24_ce0 mem_ce 1 1 }  { C_24_we0 mem_we 1 1 }  { C_24_d0 mem_din 1 24 } } }
	C_25 { ap_memory {  { C_25_address0 mem_address 1 9 }  { C_25_ce0 mem_ce 1 1 }  { C_25_we0 mem_we 1 1 }  { C_25_d0 mem_din 1 24 } } }
	C_26 { ap_memory {  { C_26_address0 mem_address 1 9 }  { C_26_ce0 mem_ce 1 1 }  { C_26_we0 mem_we 1 1 }  { C_26_d0 mem_din 1 24 } } }
	C_27 { ap_memory {  { C_27_address0 mem_address 1 9 }  { C_27_ce0 mem_ce 1 1 }  { C_27_we0 mem_we 1 1 }  { C_27_d0 mem_din 1 24 } } }
	C_28 { ap_memory {  { C_28_address0 mem_address 1 9 }  { C_28_ce0 mem_ce 1 1 }  { C_28_we0 mem_we 1 1 }  { C_28_d0 mem_din 1 24 } } }
	C_29 { ap_memory {  { C_29_address0 mem_address 1 9 }  { C_29_ce0 mem_ce 1 1 }  { C_29_we0 mem_we 1 1 }  { C_29_d0 mem_din 1 24 } } }
	C_30 { ap_memory {  { C_30_address0 mem_address 1 9 }  { C_30_ce0 mem_ce 1 1 }  { C_30_we0 mem_we 1 1 }  { C_30_d0 mem_din 1 24 } } }
	C_31 { ap_memory {  { C_31_address0 mem_address 1 9 }  { C_31_ce0 mem_ce 1 1 }  { C_31_we0 mem_we 1 1 }  { C_31_d0 mem_din 1 24 } } }
}

set maxi_interface_dict [dict create]

# RTL port scheduling information:
set fifoSchedulingInfoList { 
}

# RTL bus port read request latency information:
set busReadReqLatencyList { 
}

# RTL bus port write response latency information:
set busWriteResLatencyList { 
}

# RTL array port load latency information:
set memoryLoadLatencyList { 
}
