Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 4c41b01d1cb144639670dcd078028587 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot spi3_WICSC_top_tb2_behav xil_defaultlib.spi3_WICSC_top_tb2 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture logic of entity xil_defaultlib.spi_master [\spi_master(slaves=1,d_width=24)...]
Compiling architecture iobuf_v of entity unisim.IOBUF [\IOBUF(1,7)(1,4)\]
Compiling architecture behavioral of entity xil_defaultlib.spi3_wicsc_top_tb2
Built simulation snapshot spi3_WICSC_top_tb2_behav
