#! /usr/local/bin/vvp
:ivl_version "10.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x564294f1e1c0 .scope module, "logicorReg" "logicorReg" 2 7;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a"
    .port_info 1 /INPUT 3 "b"
    .port_info 2 /OUTPUT 3 "output_1"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
o0x7f75bc4ed018 .functor BUFZ 1, C4<z>; HiZ drive
v0x564294f1e3c0_0 .net "a", 0 0, o0x7f75bc4ed018;  0 drivers
o0x7f75bc4ed048 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x564294f3e400_0 .net "b", 2 0, o0x7f75bc4ed048;  0 drivers
o0x7f75bc4ed078 .functor BUFZ 1, C4<z>; HiZ drive
v0x564294f3e4e0_0 .net "clk", 0 0, o0x7f75bc4ed078;  0 drivers
v0x564294f3e5b0_0 .var "output_1", 2 0;
v0x564294f3e690_0 .var "reg1", 2 0;
v0x564294f3e7c0_0 .var "reg3", 0 0;
o0x7f75bc4ed138 .functor BUFZ 1, C4<z>; HiZ drive
v0x564294f3e880_0 .net "reset", 0 0, o0x7f75bc4ed138;  0 drivers
v0x564294f3e940_0 .net "when_logicorReg_l21", 0 0, L_0x564294f3eaa0;  1 drivers
E_0x564294f17970 .event posedge, v0x564294f3e4e0_0;
E_0x564294f18070 .event posedge, v0x564294f3e880_0, v0x564294f3e4e0_0;
E_0x564294f18250 .event edge, v0x564294f1e3c0_0, v0x564294f3e400_0;
L_0x564294f3eaa0 .reduce/nor o0x7f75bc4ed018;
    .scope S_0x564294f1e1c0;
T_0 ;
    %wait E_0x564294f18250;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x564294f3e5b0_0, 0, 3;
    %load/vec4 v0x564294f1e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x564294f3e400_0;
    %load/vec4 v0x564294f3e400_0;
    %add;
    %store/vec4 v0x564294f3e5b0_0, 0, 3;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x564294f1e1c0;
T_1 ;
    %wait E_0x564294f18070;
    %load/vec4 v0x564294f3e880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x564294f3e690_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x564294f3e400_0;
    %assign/vec4 v0x564294f3e690_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x564294f1e1c0;
T_2 ;
    %wait E_0x564294f17970;
    %load/vec4 v0x564294f1e3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x564294f3e7c0_0, 0;
T_2.0 ;
    %load/vec4 v0x564294f3e940_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x564294f3e7c0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x564294f1e1c0;
T_3 ;
    %vpi_call/w 2 46 "$dumpfile", "logicorReg.vcd" {0 0 0};
    %vpi_call/w 2 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x564294f1e1c0 {0 0 0};
    %delay 10000000, 0;
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/data/user/xie/xxl/RiscV/xxl-SpinalLab/src/test/python/usecocotb/logicorReg.v";
