
****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /tmp/build.tcl.WWsBxo
# exec rm -rf .Xil .gen .srcs
# set_param board.repoPaths /home/builder/.Xilinx/Vivado/2022.1/xhub/board_store/xilinx_board_store
# xhub::refresh_catalog [xhub::get_xstores xilinx_board_store]
# xhub::install [xhub::get_xitems digilentinc.com:xilinx_board_store:nexys4_ddr:1.1]
INFO: [xhubtcl 76-61] The object 'digilentinc.com:xilinx_board_store:nexys4_ddr:1.1' is already installed, to update use xhub::update command.
# set_part xc7a100tcsg324-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a100tcsg324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# read_mem /tmp/tmp.UiQ2Gp/data/main.mem
# import_ip /tmp/tmp.UiQ2Gp/ip/clk_divider/clk_divider.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
# import_ip /tmp/tmp.UiQ2Gp/ip/float_add_sub/float_add_sub.xci
# import_ip /tmp/tmp.UiQ2Gp/ip/float_compare/float_compare.xci
# import_ip /tmp/tmp.UiQ2Gp/ip/float_divide/float_divide.xci
# import_ip /tmp/tmp.UiQ2Gp/ip/float_multiply/float_multiply.xci
# read_verilog -sv /tmp/tmp.UiQ2Gp/ip/float_multiply/float_multiply_stub.v
# import_ip /tmp/tmp.UiQ2Gp/ip/float_sqrt/float_sqrt.xci
# import_ip /tmp/tmp.UiQ2Gp/ip/float_to_fixed13/float_to_fixed13.xci
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/0proctypes.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/0types.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/button.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/conics.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/debouncer.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/divider.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/execute.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/hardware_test_ddr2.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/instruction_bank.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/iprocessor.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/memory_bank_single.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/parser.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/pipe.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/pix_write.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/primitives.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/pulse.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/rasterization_controller.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/rasterizer.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/raycaster.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/raytracing_controller.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/seven_segement_controller.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/top_level.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/triangle_2d_fill.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/triangle_3d_to_2d.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/triangle_normal.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/vertex_ndc_map.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/vertex_project.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/vertex_rasterize.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/vertex_subtract.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/vertex_top_level.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/vga.sv
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/xilinx_single_port_ram_read_first.v
# read_verilog -sv /tmp/tmp.UiQ2Gp/src/xilinx_true_dual_port_read_first_2_clock_ram.v
# read_xdc /tmp/tmp.UiQ2Gp/xdc/top_level.xdc
# generate_target all [get_ips]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_divider'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_add_sub'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_compare'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_divide'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_multiply'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_sqrt'...
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'C Simulation' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Test Bench' target for IP 'float_to_fixed13'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'float_to_fixed13'...
# synth_ip [get_ips]
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top clk_divider -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1886960
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2658.641 ; gain = 0.000 ; free physical = 2565 ; free virtual = 5514
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.v:69]
INFO: [Synth 8-6157] synthesizing module 'clk_divider_clk_wiz' [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:55203]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 9.750000 - type: double 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: double 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: double 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.875000 - type: double 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 15 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: double 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: double 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:63509]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:1082]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider_clk_wiz' (0#1) [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.v:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2658.641 ; gain = 0.000 ; free physical = 2681 ; free virtual = 5631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2658.641 ; gain = 0.000 ; free physical = 2682 ; free virtual = 5633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2658.641 ; gain = 0.000 ; free physical = 2682 ; free virtual = 5633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2658.641 ; gain = 0.000 ; free physical = 2674 ; free virtual = 5625
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_divider_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_divider_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.672 ; gain = 0.000 ; free physical = 2605 ; free virtual = 5556
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2722.672 ; gain = 0.000 ; free physical = 2605 ; free virtual = 5555
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2609 ; free virtual = 5559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2609 ; free virtual = 5559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2609 ; free virtual = 5559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2608 ; free virtual = 5559
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2605 ; free virtual = 5560
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2490 ; free virtual = 5445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2490 ; free virtual = 5445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2489 ; free virtual = 5444
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2488 ; free virtual = 5443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2488 ; free virtual = 5443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2488 ; free virtual = 5443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2488 ; free virtual = 5443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2488 ; free virtual = 5443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2488 ; free virtual = 5443
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     3|
|2     |MMCME2_ADV |     1|
|3     |IBUF       |     1|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2488 ; free virtual = 5443
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2722.672 ; gain = 0.000 ; free physical = 2540 ; free virtual = 5495
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2722.672 ; gain = 64.031 ; free physical = 2540 ; free virtual = 5495
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2722.672 ; gain = 0.000 ; free physical = 2534 ; free virtual = 5488
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider_board.xdc] for cell 'inst'
Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc:57]
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.738 ; gain = 0.000 ; free physical = 2235 ; free virtual = 5206
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8b67dca
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 2942.738 ; gain = 284.098 ; free physical = 2439 ; free virtual = 5410
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/clk_divider/clk_divider.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_add_sub -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3006.770 ; gain = 0.000 ; free physical = 2069 ; free virtual = 5036
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_add_sub' [/home/builder/.gen/sources_1/ip/float_add_sub/synth/float_add_sub.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_add_sub' (0#1) [/home/builder/.gen/sources_1/ip/float_add_sub/synth/float_add_sub.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized73 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized67 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[5] in module carry_chain__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized71 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized69 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZERO_ALIGN in module flt_add_exp is either unconnected or has no load
WARNING: [Synth 8-7129] Port ROUND_EXP_INC in module flt_add_exp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3100.723 ; gain = 93.953 ; free physical = 2124 ; free virtual = 5091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3118.535 ; gain = 111.766 ; free physical = 2124 ; free virtual = 5091
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3118.535 ; gain = 111.766 ; free physical = 2124 ; free virtual = 5091
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3122.504 ; gain = 0.000 ; free physical = 2117 ; free virtual = 5084
INFO: [Netlist 29-17] Analyzing 108 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.270 ; gain = 0.000 ; free physical = 2054 ; free virtual = 5021
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3256.270 ; gain = 0.000 ; free physical = 2054 ; free virtual = 5021
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2125 ; free virtual = 5092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2125 ; free virtual = 5092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2125 ; free virtual = 5092
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2118 ; free virtual = 5087
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized13) to 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized13) to 'inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized13) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/EQ_ZERO/CARRY_ZERO_DET/CHAIN_GEN[3].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2104 ; free virtual = 5077
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2061 ; free virtual = 5033
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2058 ; free virtual = 5030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2057 ; free virtual = 5030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2057 ; free virtual = 5030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2057 ; free virtual = 5030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2057 ; free virtual = 5030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2057 ; free virtual = 5030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2057 ; free virtual = 5030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2057 ; free virtual = 5030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     1|
|2     |LUT2   |    20|
|3     |LUT3   |    38|
|4     |LUT4   |    45|
|5     |LUT5   |    24|
|6     |LUT6   |    57|
|7     |MUXCY  |    55|
|8     |MUXF7  |     2|
|9     |MUXF8  |     1|
|10    |SRL16E |    11|
|11    |XORCY  |    31|
|12    |FDE    |    10|
|13    |FDRE   |   228|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2057 ; free virtual = 5030
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 36 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3256.270 ; gain = 111.766 ; free physical = 2103 ; free virtual = 5076
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2103 ; free virtual = 5076
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.270 ; gain = 0.000 ; free physical = 2098 ; free virtual = 5071
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3256.270 ; gain = 0.000 ; free physical = 2137 ; free virtual = 5110
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 28 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 18 instances
  FDE => FDRE: 10 instances

Synth Design complete, checksum: 682f251f
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 3256.270 ; gain = 249.500 ; free physical = 2342 ; free virtual = 5316
INFO: [Coretcl 2-1174] Renamed 149 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_add_sub/float_add_sub.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_compare -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3264.273 ; gain = 0.000 ; free physical = 1989 ; free virtual = 4958
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_compare' [/home/builder/.gen/sources_1/ip/float_compare/synth/float_compare.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_compare' (0#1) [/home/builder/.gen/sources_1/ip/float_compare/synth/float_compare.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[6] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[5] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[4] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[3] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[2] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[1] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_14_viv is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3264.273 ; gain = 0.000 ; free physical = 2035 ; free virtual = 5003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3264.273 ; gain = 0.000 ; free physical = 2035 ; free virtual = 5003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3264.273 ; gain = 0.000 ; free physical = 2035 ; free virtual = 5003
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3264.273 ; gain = 0.000 ; free physical = 2028 ; free virtual = 4997
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 1974 ; free virtual = 4942
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  FDE => FDRE: 5 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 1974 ; free virtual = 4942
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 2037 ; free virtual = 5006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 2037 ; free virtual = 5006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 2037 ; free virtual = 5006
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 2029 ; free virtual = 4999
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized8) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 2025 ; free virtual = 4998
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1980 ; free virtual = 4953
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     4|
|2     |LUT3  |     1|
|3     |LUT4  |    20|
|4     |LUT5  |     2|
|5     |LUT6  |     9|
|6     |MUXCY |    22|
|7     |FDE   |     5|
|8     |FDRE  |     7|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 1978 ; free virtual = 4952
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 2028 ; free virtual = 5002
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 2028 ; free virtual = 5002
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 2022 ; free virtual = 4995
INFO: [Netlist 29-17] Analyzing 27 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_compare/float_compare_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 2061 ; free virtual = 5034
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 7 instances
  FDE => FDRE: 5 instances

Synth Design complete, checksum: b199cd58
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:22 . Memory (MB): peak = 3298.125 ; gain = 33.852 ; free physical = 2257 ; free virtual = 5231
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_compare/float_compare.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_divide -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 1920 ; free virtual = 4889
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_divide' [/home/builder/.gen/sources_1/ip/float_divide/synth/float_divide.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_divide' (0#1) [/home/builder/.gen/sources_1/ip/float_divide/synth/float_divide.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized63 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized53 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[4] in module carry_chain__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized61 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized59 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized55 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 1912 ; free virtual = 4882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 1913 ; free virtual = 4882
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 1913 ; free virtual = 4882
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3298.125 ; gain = 0.000 ; free physical = 1906 ; free virtual = 4875
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1844 ; free virtual = 4813
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1843 ; free virtual = 4812
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1910 ; free virtual = 4879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1910 ; free virtual = 4879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1910 ; free virtual = 4879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1903 ; free virtual = 4873
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized22) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized22) to 'inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized22) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1900 ; free virtual = 4875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1857 ; free virtual = 4832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1855 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1854 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1854 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1854 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1854 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1854 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1854 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1854 ; free virtual = 4829
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |     2|
|2     |LUT2   |    68|
|3     |LUT3   |   128|
|4     |LUT4   |     6|
|5     |LUT5   |     9|
|6     |LUT6   |    15|
|7     |MUXCY  |   161|
|8     |SRL16E |    21|
|9     |XORCY  |   173|
|10    |FDE    |     1|
|11    |FDRE   |   379|
|12    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1854 ; free virtual = 4829
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1899 ; free virtual = 4874
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 1899 ; free virtual = 4874
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1893 ; free virtual = 4868
INFO: [Netlist 29-17] Analyzing 335 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_divide/float_divide_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1934 ; free virtual = 4908
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 45 instances
  FDE => FDRE: 1 instance 

Synth Design complete, checksum: 4b3f01f2
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 3321.004 ; gain = 22.879 ; free physical = 2122 ; free virtual = 5097
INFO: [Coretcl 2-1174] Renamed 147 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_divide/float_divide.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_multiply -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1798 ; free virtual = 4768
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_multiply' [/home/builder/.gen/sources_1/ip/float_multiply/synth/float_multiply.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_multiply' (0#1) [/home/builder/.gen/sources_1/ip/float_multiply/synth/float_multiply.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op_lat is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[4] in module carry_chain__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized51 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized43 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized49 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized41 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized47 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized35 is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[47] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[46] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[45] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[44] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[43] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[42] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[41] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[40] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[39] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[38] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[37] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[36] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[35] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[34] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[33] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[32] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[31] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[30] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[29] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[28] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[27] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[26] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[25] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[24] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[23] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[22] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[21] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[20] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[19] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[18] in module flt_mult_round is either unconnected or has no load
WARNING: [Synth 8-7129] Port MANT_CASC_IN[17] in module flt_mult_round is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1823 ; free virtual = 4793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1823 ; free virtual = 4793
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1823 ; free virtual = 4793
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3321.004 ; gain = 0.000 ; free physical = 1816 ; free virtual = 4786
INFO: [Netlist 29-17] Analyzing 366 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 1761 ; free virtual = 4731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 131 instances were transformed.
  FDE => FDRE: 83 instances
  MULT_AND => LUT2: 48 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 1761 ; free virtual = 4731
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1826 ; free virtual = 4797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1826 ; free virtual = 4797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1826 ; free virtual = 4797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1814 ; free virtual = 4786
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_BIT_DEL' (delay__parameterized11) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_DELAY' (delay__parameterized11) to 'inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LOGIC.R_AND_R/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized11) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[2].tree.assf.ai/be.ad/f/YES_REG.l[16].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_14_viv.
INFO: [Synth 8-3332] Sequential element (MULT.OP/i_non_prim.MULT/QQ_VARIANT.MULT/MANT_MULT/logic_multiplier.m1/l[3].tree.assf.ai/adonly.ad/f/YES_REG.l[16].reg.n.eOn.f) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1814 ; free virtual = 4791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1772 ; free virtual = 4748
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1770 ; free virtual = 4746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1769 ; free virtual = 4745
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1770 ; free virtual = 4746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1770 ; free virtual = 4746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1770 ; free virtual = 4746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1770 ; free virtual = 4746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1770 ; free virtual = 4746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1770 ; free virtual = 4746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     2|
|2     |LUT2     |    20|
|3     |LUT3     |    63|
|4     |LUT4     |    66|
|5     |LUT5     |     9|
|6     |LUT6     |    11|
|7     |MULT_AND |    44|
|8     |MUXCY    |   118|
|9     |SRL16E   |     7|
|10    |XORCY    |   113|
|11    |FDE      |    81|
|12    |FDRE     |   129|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1770 ; free virtual = 4746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 38 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 1816 ; free virtual = 4792
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 1816 ; free virtual = 4792
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 1810 ; free virtual = 4787
INFO: [Netlist 29-17] Analyzing 356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_multiply/float_multiply_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 1853 ; free virtual = 4829
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 162 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 37 instances
  FDE => FDRE: 81 instances
  MULT_AND => LUT2: 44 instances

Synth Design complete, checksum: 69e52923
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3346.918 ; gain = 25.914 ; free physical = 2030 ; free virtual = 5006
INFO: [Coretcl 2-1174] Renamed 130 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_multiply/float_multiply.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_sqrt -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 2252 ; free virtual = 5224
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_sqrt' [/home/builder/.gen/sources_1/ip/float_sqrt/synth/float_sqrt.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_sqrt' (0#1) [/home/builder/.gen/sources_1/ip/float_sqrt/synth/float_sqrt.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized93 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port DIVIDE_BY_ZERO_IN in module flt_dec_op is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized37 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[5] in module carry_chain__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized89 is either unconnected or has no load
WARNING: [Synth 8-7129] Port NORMALIZE[1] in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIXED_POINT in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port FIX_MANT_SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port SIGN in module flt_round_bit is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized91 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized87 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized85 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized33 is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[4] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[3] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[2] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[1] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_OUT[0] in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EXP_INC_IN in module renorm_and_round_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized83 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized81 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized79 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized77 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized65 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 2156 ; free virtual = 5128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 2156 ; free virtual = 5128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 2156 ; free virtual = 5128
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3346.918 ; gain = 0.000 ; free physical = 2149 ; free virtual = 5121
INFO: [Netlist 29-17] Analyzing 264 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 2095 ; free virtual = 5067
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  FDE => FDRE: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 2095 ; free virtual = 5067
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2156 ; free virtual = 5128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2156 ; free virtual = 5128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2162 ; free virtual = 5134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2150 ; free virtual = 5124
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized39) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_DELAY' (delay__parameterized39) to 'inst/i_synth/SQRT_OP.SPD.OP/i_mant_calc.ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized39) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (SQRT_OP.SPD.OP/i_mant_calc.ROUND/LOGIC.RND2/CARRYS_Q_DEL.FAST_DEL.CARRY_FD) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2149 ; free virtual = 5126
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2090 ; free virtual = 5068
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2066 ; free virtual = 5044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2048 ; free virtual = 5026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2047 ; free virtual = 5024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2047 ; free virtual = 5024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2047 ; free virtual = 5024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2047 ; free virtual = 5024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2047 ; free virtual = 5024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2047 ; free virtual = 5024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT1   |    18|
|2     |LUT2   |    29|
|3     |LUT3   |    77|
|4     |LUT4   |     5|
|5     |LUT5   |     5|
|6     |LUT6   |     1|
|7     |MUXCY  |   125|
|8     |SRL16E |    17|
|9     |XORCY  |   137|
|10    |FDRE   |   259|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2047 ; free virtual = 5024
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 2091 ; free virtual = 5068
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2091 ; free virtual = 5068
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 2087 ; free virtual = 5064
INFO: [Netlist 29-17] Analyzing 262 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 2128 ; free virtual = 5106
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 39 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 39 instances

Synth Design complete, checksum: db2c5199
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3358.891 ; gain = 11.973 ; free physical = 2301 ; free virtual = 5279
INFO: [Coretcl 2-1174] Renamed 117 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_sqrt/float_sqrt.dcp' has been generated.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top float_to_fixed13 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 1879 ; free virtual = 4852
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'float_to_fixed13' [/home/builder/.gen/sources_1/ip/float_to_fixed13/synth/float_to_fixed13.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/opt/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'float_to_fixed13' (0#1) [/home/builder/.gen/sources_1/ip/float_to_fixed13/synth/float_to_fixed13.v:53]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized25 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized23 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized31 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized29 is either unconnected or has no load
WARNING: [Synth 8-7129] Port B[14] in module carry_chain__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized27 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized19 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[13] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[12] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[11] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[10] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[9] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[8] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[7] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[6] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[5] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[4] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[3] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[2] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[1] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port ZEROS_DET_IP[0] in module zero_det_sel is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized11 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module carry_chain is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[15] in module special_detect is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tvalid in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[15] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[14] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[13] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[12] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[11] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[10] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[9] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[8] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[7] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[6] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[5] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[4] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[3] in module floating_point_v7_1_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tdata[2] in module floating_point_v7_1_14_viv is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 1903 ; free virtual = 4876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 1904 ; free virtual = 4877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 1904 ; free virtual = 4877
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3358.891 ; gain = 0.000 ; free physical = 1897 ; free virtual = 4870
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13_ooc.xdc] for cell 'inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.863 ; gain = 0.000 ; free physical = 1845 ; free virtual = 4818
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  FDE => FDRE: 4 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3369.863 ; gain = 0.000 ; free physical = 1845 ; free virtual = 4818
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1910 ; free virtual = 4883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1910 ; free virtual = 4883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1910 ; free virtual = 4883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1904 ; free virtual = 4878
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized12) to 'inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized12) to 'inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (FLT_TO_FIX_OP.SPD.OP/COND_DET/MANT_CARRY.MANT_ALL_ZERO_DET/CARRY_ZERO_DET/CHAIN_GEN[1].CARRYS_DEL.NEED_DEL.CARRYS_FD) is unused and will be removed from module floating_point_v7_1_14_viv.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1898 ; free virtual = 4876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1856 ; free virtual = 4835
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1854 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1855 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1855 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1855 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1855 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1855 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1855 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1855 ; free virtual = 4833
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |LUT2   |    16|
|2     |LUT3   |    10|
|3     |LUT4   |    24|
|4     |LUT5   |    14|
|5     |LUT6   |    15|
|6     |MUXCY  |    16|
|7     |SRL16E |     1|
|8     |XORCY  |    13|
|9     |FDE    |     3|
|10    |FDRE   |    98|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1855 ; free virtual = 4833
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 55 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 3369.863 ; gain = 0.000 ; free physical = 1901 ; free virtual = 4879
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 1901 ; free virtual = 4879
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.863 ; gain = 0.000 ; free physical = 1895 ; free virtual = 4874
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13_ooc.xdc] for cell 'inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3369.863 ; gain = 0.000 ; free physical = 1938 ; free virtual = 4916
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 5 instances
  FDE => FDRE: 3 instances

Synth Design complete, checksum: 153b7a94
INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 3369.863 ; gain = 10.973 ; free physical = 2099 ; free virtual = 5078
INFO: [Coretcl 2-1174] Renamed 52 cell refs.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/builder/.gen/sources_1/ip/float_to_fixed13/float_to_fixed13.dcp' has been generated.
INFO: [Vivado 12-3441] generate_netlist_ip - operation complete
synth_ip: Time (s): cpu = 00:03:30 ; elapsed = 00:03:05 . Memory (MB): peak = 3369.863 ; gain = 711.223 ; free physical = 2179 ; free virtual = 5153
# synth_design -top top_level -part xc7a100tcsg324-1
Command: synth_design -top top_level -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
WARNING: [Synth 8-9971] redeclaration of ansi port 'clk_divider' is not allowed [/tmp/tmp.UiQ2Gp/src/divider.sv:79]
WARNING: [Synth 8-6901] identifier 'instruction_out' is used before its declaration [/tmp/tmp.UiQ2Gp/src/instruction_bank.sv:26]
WARNING: [Synth 8-6901] identifier 'instruction_out' is used before its declaration [/tmp/tmp.UiQ2Gp/src/instruction_bank.sv:28]
WARNING: [Synth 8-6901] identifier 'stall' is used before its declaration [/tmp/tmp.UiQ2Gp/src/iprocessor.sv:29]
WARNING: [Synth 8-9448] extra semicolon in $unit (global) scope [/tmp/tmp.UiQ2Gp/src/iprocessor.sv:76]
WARNING: [Synth 8-9887] parameter declaration becomes local in 'raycaster' with formal parameter declaration list [/tmp/tmp.UiQ2Gp/src/raycaster.sv:39]
WARNING: [Synth 8-6901] identifier 'p_raycast_valid' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raycaster.sv:430]
WARNING: [Synth 8-6901] identifier 'COMPARE_STAGES' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raycaster.sv:430]
WARNING: [Synth 8-6901] identifier 'best_shape_addr' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raycaster.sv:435]
WARNING: [Synth 8-6901] identifier 'pixel_x' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:32]
WARNING: [Synth 8-6901] identifier 'pixel_y' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:33]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:75]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:78]
WARNING: [Synth 8-6901] identifier 'valid_inc_ray_y' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:82]
WARNING: [Synth 8-6901] identifier 'inc_ray_y' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:86]
WARNING: [Synth 8-6901] identifier 'valid_inc_ray_x' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:88]
WARNING: [Synth 8-6901] identifier 'inc_ray_x' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:90]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:98]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_out' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:100]
WARNING: [Synth 8-6901] identifier 'shape_cast_hit' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:102]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:104]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:107]
WARNING: [Synth 8-6901] identifier 'shape_cast_valid_in' is used before its declaration [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:111]
WARNING: [Synth 8-6901] identifier 'p_btnu' is used before its declaration [/tmp/tmp.UiQ2Gp/src/top_level.sv:45]
WARNING: [Synth 8-6901] identifier 'c_btnu' is used before its declaration [/tmp/tmp.UiQ2Gp/src/top_level.sv:47]
WARNING: [Synth 8-6901] identifier 'mem_ready' is used before its declaration [/tmp/tmp.UiQ2Gp/src/top_level.sv:48]
WARNING: [Synth 8-6901] identifier 'ray_busy' is used before its declaration [/tmp/tmp.UiQ2Gp/src/top_level.sv:49]
WARNING: [Synth 8-6901] identifier 'pixel_write_enable' is used before its declaration [/tmp/tmp.UiQ2Gp/src/top_level.sv:83]
WARNING: [Synth 8-6901] identifier 'hcount' is used before its declaration [/tmp/tmp.UiQ2Gp/src/top_level.sv:87]
WARNING: [Synth 8-6901] identifier 'vcount' is used before its declaration [/tmp/tmp.UiQ2Gp/src/top_level.sv:88]
WARNING: [Synth 8-6901] identifier 'pixel_write' is used before its declaration [/tmp/tmp.UiQ2Gp/src/top_level.sv:91]
CRITICAL WARNING: [Synth 8-9873] overwriting previous definition of module 'float_multiply' [./.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_multiply_stub.v:15]
INFO: [Synth 8-9937] previous definition of design element 'float_multiply' is here [/tmp/tmp.UiQ2Gp/ip/float_multiply/float_multiply_stub.v:27]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3377.867 ; gain = 0.000 ; free physical = 1796 ; free virtual = 4777
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/tmp/tmp.UiQ2Gp/src/top_level.sv:18]
INFO: [Synth 8-6157] synthesizing module 'iprocessor' [/tmp/tmp.UiQ2Gp/src/iprocessor.sv:6]
INFO: [Synth 8-6157] synthesizing module 'instruction_bank' [/tmp/tmp.UiQ2Gp/src/instruction_bank.sv:7]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/tmp/tmp.UiQ2Gp/src/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 32 - type: integer 
	Parameter RAM_DEPTH bound to: 16 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: main.mem - type: string 
INFO: [Synth 8-3876] $readmem data file 'main.mem' is read successfully [/tmp/tmp.UiQ2Gp/src/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/tmp/tmp.UiQ2Gp/src/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6155] done synthesizing module 'instruction_bank' (0#1) [/tmp/tmp.UiQ2Gp/src/instruction_bank.sv:7]
INFO: [Synth 8-6157] synthesizing module 'parser' [/tmp/tmp.UiQ2Gp/src/parser.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'parser' (0#1) [/tmp/tmp.UiQ2Gp/src/parser.sv:7]
INFO: [Synth 8-6157] synthesizing module 'execute' [/tmp/tmp.UiQ2Gp/src/execute.sv:6]
INFO: [Synth 8-6157] synthesizing module 'memory_bank_single' [/tmp/tmp.UiQ2Gp/src/memory_bank_single.sv:8]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.UiQ2Gp/src/memory_bank_single.sv:153]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.UiQ2Gp/src/memory_bank_single.sv:168]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.UiQ2Gp/src/memory_bank_single.sv:260]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.UiQ2Gp/src/memory_bank_single.sv:301]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.UiQ2Gp/src/memory_bank_single.sv:367]
INFO: [Synth 8-155] case statement is not full and has no default [/tmp/tmp.UiQ2Gp/src/memory_bank_single.sv:384]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' [/tmp/tmp.UiQ2Gp/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 182 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram' (0#1) [/tmp/tmp.UiQ2Gp/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' [/tmp/tmp.UiQ2Gp/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 130 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized0' (0#1) [/tmp/tmp.UiQ2Gp/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' [/tmp/tmp.UiQ2Gp/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
	Parameter RAM_WIDTH bound to: 176 - type: integer 
	Parameter RAM_DEPTH bound to: 2 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: (null) - type: string 
INFO: [Synth 8-6155] done synthesizing module 'xilinx_true_dual_port_read_first_2_clock_ram__parameterized1' (0#1) [/tmp/tmp.UiQ2Gp/src/xilinx_true_dual_port_read_first_2_clock_ram.v:10]
INFO: [Synth 8-6155] done synthesizing module 'memory_bank_single' (0#1) [/tmp/tmp.UiQ2Gp/src/memory_bank_single.sv:8]
INFO: [Synth 8-6155] done synthesizing module 'execute' (0#1) [/tmp/tmp.UiQ2Gp/src/execute.sv:6]
INFO: [Synth 8-6155] done synthesizing module 'iprocessor' (0#1) [/tmp/tmp.UiQ2Gp/src/iprocessor.sv:6]
INFO: [Synth 8-6157] synthesizing module 'raytracing_controller' [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:8]
INFO: [Synth 8-6157] synthesizing module 'float_add_sub' [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_add_sub_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_add_sub' (0#1) [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_add_sub_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'all_shapes_raycaster' [/tmp/tmp.UiQ2Gp/src/raycaster.sv:374]
INFO: [Synth 8-6157] synthesizing module 'raycaster' [/tmp/tmp.UiQ2Gp/src/raycaster.sv:16]
INFO: [Synth 8-6157] synthesizing module 'translate' [/tmp/tmp.UiQ2Gp/src/primitives.sv:716]
INFO: [Synth 8-6155] done synthesizing module 'translate' (0#1) [/tmp/tmp.UiQ2Gp/src/primitives.sv:716]
INFO: [Synth 8-6157] synthesizing module 'rotate_inv' [/tmp/tmp.UiQ2Gp/src/primitives.sv:650]
INFO: [Synth 8-6157] synthesizing module 'quaternion_mult' [/tmp/tmp.UiQ2Gp/src/primitives.sv:295]
INFO: [Synth 8-6157] synthesizing module 'float_multiply' [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_multiply_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_multiply' (0#1) [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_multiply_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.UiQ2Gp/src/primitives.sv:396]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:396]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.UiQ2Gp/src/primitives.sv:396]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:396]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.UiQ2Gp/src/primitives.sv:396]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:396]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multi' [/tmp/tmp.UiQ2Gp/src/primitives.sv:396]
WARNING: [Synth 8-7023] instance 'multi' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:396]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.UiQ2Gp/src/primitives.sv:457]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:457]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.UiQ2Gp/src/primitives.sv:457]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:457]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.UiQ2Gp/src/primitives.sv:457]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:457]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multj' [/tmp/tmp.UiQ2Gp/src/primitives.sv:457]
WARNING: [Synth 8-7023] instance 'multj' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:457]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.UiQ2Gp/src/primitives.sv:520]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:520]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.UiQ2Gp/src/primitives.sv:520]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:520]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.UiQ2Gp/src/primitives.sv:520]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:520]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'multk' [/tmp/tmp.UiQ2Gp/src/primitives.sv:520]
WARNING: [Synth 8-7023] instance 'multk' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:520]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_r2' [/tmp/tmp.UiQ2Gp/src/primitives.sv:361]
WARNING: [Synth 8-7023] instance 'add_r2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:361]
WARNING: [Synth 8-689] width (1) of port connection 'm_axis_result_tdata' does not match port width (16) of module 'float_add_sub' [/tmp/tmp.UiQ2Gp/src/primitives.sv:386]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_cr' [/tmp/tmp.UiQ2Gp/src/primitives.sv:377]
WARNING: [Synth 8-7023] instance 'add_cr' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:377]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_i1' [/tmp/tmp.UiQ2Gp/src/primitives.sv:412]
WARNING: [Synth 8-7023] instance 'add_i1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:412]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_i2' [/tmp/tmp.UiQ2Gp/src/primitives.sv:423]
WARNING: [Synth 8-7023] instance 'add_i2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:423]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_ci' [/tmp/tmp.UiQ2Gp/src/primitives.sv:438]
WARNING: [Synth 8-7023] instance 'add_ci' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:438]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_j1' [/tmp/tmp.UiQ2Gp/src/primitives.sv:474]
WARNING: [Synth 8-7023] instance 'add_j1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:474]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_j2' [/tmp/tmp.UiQ2Gp/src/primitives.sv:485]
WARNING: [Synth 8-7023] instance 'add_j2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:485]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_cj' [/tmp/tmp.UiQ2Gp/src/primitives.sv:500]
WARNING: [Synth 8-7023] instance 'add_cj' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:500]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_k1' [/tmp/tmp.UiQ2Gp/src/primitives.sv:537]
WARNING: [Synth 8-7023] instance 'add_k1' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:537]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_k2' [/tmp/tmp.UiQ2Gp/src/primitives.sv:548]
WARNING: [Synth 8-7023] instance 'add_k2' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:548]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 'add_ck' [/tmp/tmp.UiQ2Gp/src/primitives.sv:562]
WARNING: [Synth 8-7023] instance 'add_ck' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/primitives.sv:562]
INFO: [Synth 8-6155] done synthesizing module 'quaternion_mult' (0#1) [/tmp/tmp.UiQ2Gp/src/primitives.sv:295]
INFO: [Synth 8-6155] done synthesizing module 'rotate_inv' (0#1) [/tmp/tmp.UiQ2Gp/src/primitives.sv:650]
INFO: [Synth 8-6157] synthesizing module 'scale' [/tmp/tmp.UiQ2Gp/src/primitives.sv:751]
INFO: [Synth 8-6155] done synthesizing module 'scale' (0#1) [/tmp/tmp.UiQ2Gp/src/primitives.sv:751]
INFO: [Synth 8-6157] synthesizing module 'sphere_quadratic' [/tmp/tmp.UiQ2Gp/src/conics.sv:262]
INFO: [Synth 8-6157] synthesizing module 'signed_double_dot_product' [/tmp/tmp.UiQ2Gp/src/primitives.sv:247]
INFO: [Synth 8-6157] synthesizing module 'signed_dot_product' [/tmp/tmp.UiQ2Gp/src/primitives.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'signed_dot_product' (0#1) [/tmp/tmp.UiQ2Gp/src/primitives.sv:167]
INFO: [Synth 8-6155] done synthesizing module 'signed_double_dot_product' (0#1) [/tmp/tmp.UiQ2Gp/src/primitives.sv:247]
INFO: [Synth 8-6157] synthesizing module 'pipe' [/tmp/tmp.UiQ2Gp/src/pipe.sv:2]
	Parameter LENGTH bound to: 6 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'pipe' (0#1) [/tmp/tmp.UiQ2Gp/src/pipe.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mult_elementwise' [/tmp/tmp.UiQ2Gp/src/primitives.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'mult_elementwise' (0#1) [/tmp/tmp.UiQ2Gp/src/primitives.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sphere_quadratic' (0#1) [/tmp/tmp.UiQ2Gp/src/conics.sv:262]
INFO: [Synth 8-6157] synthesizing module 'dot_product' [/tmp/tmp.UiQ2Gp/src/primitives.sv:42]
INFO: [Synth 8-6155] done synthesizing module 'dot_product' (0#1) [/tmp/tmp.UiQ2Gp/src/primitives.sv:42]
WARNING: [Synth 8-324] index 30 out of range [/tmp/tmp.UiQ2Gp/src/raycaster.sv:228]
WARNING: [Synth 8-324] index 30 out of range [/tmp/tmp.UiQ2Gp/src/raycaster.sv:229]
INFO: [Synth 8-6157] synthesizing module 'quadratic_solver_smallest_positive' [/tmp/tmp.UiQ2Gp/src/conics.sv:18]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 's1_mult_b_b' [/tmp/tmp.UiQ2Gp/src/conics.sv:50]
WARNING: [Synth 8-7023] instance 's1_mult_b_b' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/conics.sv:50]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 's1_mult_2a_2c' [/tmp/tmp.UiQ2Gp/src/conics.sv:60]
WARNING: [Synth 8-7023] instance 's1_mult_2a_2c' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/conics.sv:60]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's2_sub_b_sq_4ac' [/tmp/tmp.UiQ2Gp/src/conics.sv:90]
WARNING: [Synth 8-7023] instance 's2_sub_b_sq_4ac' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/conics.sv:90]
INFO: [Synth 8-6157] synthesizing module 'float_sqrt' [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_sqrt_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_sqrt' (0#1) [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_sqrt_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_sqrt' is unconnected for instance 's3_sqrt_of_discrim' [/tmp/tmp.UiQ2Gp/src/conics.sv:125]
WARNING: [Synth 8-7023] instance 's3_sqrt_of_discrim' of module 'float_sqrt' has 5 connections declared, but only 4 given [/tmp/tmp.UiQ2Gp/src/conics.sv:125]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's4_sub_t1_num' [/tmp/tmp.UiQ2Gp/src/conics.sv:154]
WARNING: [Synth 8-7023] instance 's4_sub_t1_num' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/conics.sv:154]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_add_sub' is unconnected for instance 's4_add_t2_num' [/tmp/tmp.UiQ2Gp/src/conics.sv:166]
WARNING: [Synth 8-7023] instance 's4_add_t2_num' of module 'float_add_sub' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/conics.sv:166]
INFO: [Synth 8-6157] synthesizing module 'float_divide' [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_divide_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_divide' (0#1) [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_divide_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_divide' is unconnected for instance 's5_divide_t1' [/tmp/tmp.UiQ2Gp/src/conics.sv:202]
WARNING: [Synth 8-7023] instance 's5_divide_t1' of module 'float_divide' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/conics.sv:202]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_divide' is unconnected for instance 's5_divide_t2' [/tmp/tmp.UiQ2Gp/src/conics.sv:212]
WARNING: [Synth 8-7023] instance 's5_divide_t2' of module 'float_divide' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/conics.sv:212]
INFO: [Synth 8-6155] done synthesizing module 'quadratic_solver_smallest_positive' (0#1) [/tmp/tmp.UiQ2Gp/src/conics.sv:18]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_multiply' is unconnected for instance 'p4_mult_sq_distance' [/tmp/tmp.UiQ2Gp/src/raycaster.sv:293]
WARNING: [Synth 8-7023] instance 'p4_mult_sq_distance' of module 'float_multiply' has 7 connections declared, but only 6 given [/tmp/tmp.UiQ2Gp/src/raycaster.sv:293]
INFO: [Synth 8-6155] done synthesizing module 'raycaster' (0#1) [/tmp/tmp.UiQ2Gp/src/raycaster.sv:16]
INFO: [Synth 8-6157] synthesizing module 'float_compare' [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_compare_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'float_compare' (0#1) [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/float_compare_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axis_result_tvalid' of module 'float_compare' is unconnected for instance 'compare_raycast_best' [/tmp/tmp.UiQ2Gp/src/raycaster.sv:524]
WARNING: [Synth 8-7023] instance 'compare_raycast_best' of module 'float_compare' has 9 connections declared, but only 8 given [/tmp/tmp.UiQ2Gp/src/raycaster.sv:524]
INFO: [Synth 8-6155] done synthesizing module 'all_shapes_raycaster' (0#1) [/tmp/tmp.UiQ2Gp/src/raycaster.sv:374]
INFO: [Synth 8-6155] done synthesizing module 'raytracing_controller' (0#1) [/tmp/tmp.UiQ2Gp/src/raytracing_controller.sv:8]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/clk_divider_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (0#1) [/home/builder/.Xil/Vivado-1886788-EECS-DIGITAL-02/realtime/clk_divider_stub.v:5]
ERROR: [Synth 8-448] named port connection 'clk_out_100' does not exist for instance 'clk_div' of module 'clk_divider' [/tmp/tmp.UiQ2Gp/src/top_level.sv:131]
INFO: [Synth 8-6157] synthesizing module 'vga' [/tmp/tmp.UiQ2Gp/src/vga.sv:18]
ERROR: [Synth 8-6156] failed synthesizing module 'vga' [/tmp/tmp.UiQ2Gp/src/vga.sv:18]
ERROR: [Synth 8-6156] failed synthesizing module 'top_level' [/tmp/tmp.UiQ2Gp/src/top_level.sv:18]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3377.867 ; gain = 0.000 ; free physical = 1795 ; free virtual = 4777
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
71 Infos, 100 Warnings, 1 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 22:11:14 2022...
