{
  "module_name": "link_edp_panel_control.h",
  "hash_id": "9434a2cbe96a5f98bc7852e061b84b6dec3c3ca7ffbab7e17934914c107036f7",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/link/protocols/link_edp_panel_control.h",
  "human_readable_source": " \n\n#ifndef __DC_LINK_EDP_PANEL_CONTROL_H__\n#define __DC_LINK_EDP_PANEL_CONTROL_H__\n#include \"link.h\"\n\nenum dp_panel_mode dp_get_panel_mode(struct dc_link *link);\nvoid dp_set_panel_mode(struct dc_link *link, enum dp_panel_mode panel_mode);\nbool set_default_brightness_aux(struct dc_link *link);\nvoid edp_panel_backlight_power_on(struct dc_link *link, bool wait_for_hpd);\nint edp_get_backlight_level(const struct dc_link *link);\nbool edp_get_backlight_level_nits(struct dc_link *link,\n\t\tuint32_t *backlight_millinits_avg,\n\t\tuint32_t *backlight_millinits_peak);\nbool edp_set_backlight_level(const struct dc_link *link,\n\t\tuint32_t backlight_pwm_u16_16,\n\t\tuint32_t frame_ramp);\nbool edp_set_backlight_level_nits(struct dc_link *link,\n\t\tbool isHDR,\n\t\tuint32_t backlight_millinits,\n\t\tuint32_t transition_time_in_ms);\nint edp_get_target_backlight_pwm(const struct dc_link *link);\nbool edp_get_psr_state(const struct dc_link *link, enum dc_psr_state *state);\nbool edp_set_psr_allow_active(struct dc_link *link, const bool *allow_active,\n\t\tbool wait, bool force_static, const unsigned int *power_opts);\nbool edp_setup_psr(struct dc_link *link,\n\t\tconst struct dc_stream_state *stream, struct psr_config *psr_config,\n\t\tstruct psr_context *psr_context);\nbool edp_set_sink_vtotal_in_psr_active(const struct dc_link *link,\n       uint16_t psr_vtotal_idle, uint16_t psr_vtotal_su);\nvoid edp_get_psr_residency(const struct dc_link *link, uint32_t *residency);\nbool edp_set_replay_allow_active(struct dc_link *dc_link, const bool *enable,\n\tbool wait, bool force_static, const unsigned int *power_opts);\nbool edp_setup_replay(struct dc_link *link,\n\t\tconst struct dc_stream_state *stream);\nbool edp_set_coasting_vtotal(struct dc_link *link, uint16_t coasting_vtotal);\nbool edp_replay_residency(const struct dc_link *link,\n\tunsigned int *residency, const bool is_start, const bool is_alpm);\nbool edp_get_replay_state(const struct dc_link *link, uint64_t *state);\nbool edp_wait_for_t12(struct dc_link *link);\nbool edp_is_ilr_optimization_required(struct dc_link *link,\n       struct dc_crtc_timing *crtc_timing);\nbool edp_is_ilr_optimization_enabled(struct dc_link *link);\nenum dc_link_rate get_max_link_rate_from_ilr_table(struct dc_link *link);\nbool edp_backlight_enable_aux(struct dc_link *link, bool enable);\nvoid edp_add_delay_for_T9(struct dc_link *link);\nbool edp_receiver_ready_T9(struct dc_link *link);\nbool edp_receiver_ready_T7(struct dc_link *link);\nbool edp_power_alpm_dpcd_enable(struct dc_link *link, bool enable);\nvoid edp_set_panel_power(struct dc_link *link, bool powerOn);\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}