#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Jul 23 16:20:15 2017
# Process ID: 6860
# Current directory: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent896 D:\Vivado_Program_Files\20170711_ESP8266\ESP8266_Config_0.1.1\ESP8266_Config_0.1.1.xpr
# Log file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/vivado.log
# Journal file: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2015.4/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 817.156 ; gain = 238.406
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 16:25:49 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 836.648 ; gain = 0.000
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 us
run 10 ms
ERROR: Index 2 out of bound 0 to 1
Time: 95725 ns  Iteration: 1  Process: /tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/model_sel_proc
  File: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd

HDL Line: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:129
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 16:27:57 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 ms
ERROR: Index 11 out of bound 0 to 10
Time: 1225425 ns  Iteration: 1  Process: /tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/model_sel_proc
  File: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd

HDL Line: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:135
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-1412] syntax error near byte_to_tx [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:136]
ERROR: [VRFC 10-1412] syntax error near if [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:137]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xvhdl.log' file for more information.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
ERROR: [VRFC 10-1412] syntax error near byte_to_tx [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:136]
ERROR: [VRFC 10-1412] syntax error near if [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:137]
ERROR: [VRFC 10-1504] unit behavioral ignored due to previous errors [D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:46]
INFO: [VRFC 10-240] VHDL file D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd ignored due to errors
INFO: [USF-XSim-99] Step results log file:'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xvhdl.log' file for more information.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 16:30:05 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 ms
ERROR: Index 26 out of bound 0 to 1
Time: 8438115 ns  Iteration: 1  Process: /tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/model_sel_proc
  File: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd

HDL Line: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:130
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 867.633 ; gain = 0.000
run 10 ms
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav/xsim.dir/tb_ESP8266_ClientConfig_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jul 23 16:32:44 2017...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_ESP8266_ClientConfig_behav -key {Behavioral:sim_1:Functional:tb_ESP8266_ClientConfig} -tclbatch {tb_ESP8266_ClientConfig.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source tb_ESP8266_ClientConfig.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_ESP8266_ClientConfig_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
add_wave {{/tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/inst_uart}} 
relaunch_sim
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'tb_ESP8266_ClientConfig' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
"xvhdl -m64 --relax -prj tb_ESP8266_ClientConfig_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ip/ila_uart/sim/ila_uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ila_uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/uart.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity uart
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity ESP8266_ClientConfig
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sim_1/tb_ESP8266_ClientConfig.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_ESP8266_ClientConfig
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto 86baede9cc0048e787d92db000cc0a3d --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_ESP8266_ClientConfig_behav xil_defaultlib.tb_ESP8266_ClientConfig -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling architecture rtl of entity xil_defaultlib.uart [\uart(115200,100000000)\]
Compiling architecture ila_uart_arch of entity xil_defaultlib.ila_uart [ila_uart_default]
Compiling architecture behavioral of entity xil_defaultlib.ESP8266_ClientConfig [esp8266_clientconfig_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_esp8266_clientconfig
Built simulation snapshot tb_ESP8266_ClientConfig_behav
Vivado Simulator 2015.4
Time resolution is 1 ps
run 10 ms
ERROR: Index 26 out of bound 0 to 1
Time: 8438115 ns  Iteration: 1  Process: /tb_ESP8266_ClientConfig/inst_ESP8266_ClientConfig/model_sel_proc
  File: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd

HDL Line: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.srcs/sources_1/ESP8266_ClientConfig.vhd:130
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 23 16:33:35 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 16:33:35 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
set_property PARAM.FREQUENCY 1000000 [get_hw_targets */xilinx_tcf/Digilent/210183A2801AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183A2801AA
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 933.035 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7a35t_0] -filter {CELL_NAME=~"inst_ila_uart"}]]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
[Sun Jul 23 16:42:59 2017] Launched synth_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/synth_1/runme.log
[Sun Jul 23 16:42:59 2017] Launched impl_1...
Run output will be captured here: D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/runme.log
set_property PROBES.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/Vivado_Program_Files/20170711_ESP8266/ESP8266_Config_0.1.1/ESP8266_Config_0.1.1.runs/impl_1/ESP8266_ClientConfig.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
program_hw_devices: Time (s): cpu = 00:00:19 ; elapsed = 00:00:18 . Memory (MB): peak = 987.285 ; gain = 0.000
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-2302] Device xc7a35t (JTAG device index = 0) is programmed with a design that has 1 ILA core(s).
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Xicom 50-38] xicom: Core access failed. Check cable connectivity and that the target board is powered up then use the disconnect_hw_server and connect_hw_server to re-initialize the hardware target. Use open_hw_target to re-register the hardware device.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183A2801AA
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jul 24 11:40:17 2017...
