## Formally Verified Parameterized Fixed Priority Combinational Arbiter

**Command:** 

  `ebmc --systemverilog --top fv_tb top.sv arbiter_sva.sv arbiter.sv --trace`

**Formal Proof Results:**

See [RESULTS](RESULTS.md)

**Documentation:**


https://www.hackster.io/shashank-v-m/fpga-design-verification-of-fixed-priority-arbiter-3dfc6a
