
---------- Begin Simulation Statistics ----------
final_tick                                17687172230                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 738856                       # Simulator instruction rate (inst/s)
host_mem_usage                               16910840                       # Number of bytes of host memory used
host_op_rate                                  1287598                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.66                       # Real time elapsed on the host
host_tick_rate                             1294543065                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10094806                       # Number of instructions simulated
sim_ops                                      17592265                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017687                       # Number of seconds simulated
sim_ticks                                 17687172230                       # Number of ticks simulated
system.cpu.Branches                            409857                       # Number of branches fetched
system.cpu.committedInsts                    10094806                       # Number of instructions committed
system.cpu.committedOps                      17592265                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2883686                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           102                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      273411                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            35                       # TLB misses on write requests
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    15852898                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           102                       # TLB misses on write requests
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                         38872906                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               38872905.997802                       # Number of busy cycles
system.cpu.num_cc_register_reads              1728008                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             2196388                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       255747                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               13412362                       # Number of float alu accesses
system.cpu.num_fp_insts                      13412362                       # number of float instructions
system.cpu.num_fp_register_reads             16866006                       # number of times the floating registers were read
system.cpu.num_fp_register_writes            13340509                       # number of times the floating registers were written
system.cpu.num_func_calls                      128668                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002198                       # Number of idle cycles
system.cpu.num_int_alu_accesses               6706943                       # Number of integer alu accesses
system.cpu.num_int_insts                      6706943                       # number of integer instructions
system.cpu.num_int_register_reads            14874652                       # number of times the integer registers were read
system.cpu.num_int_register_writes            3584370                       # number of times the integer registers were written
system.cpu.num_load_insts                     2883672                       # Number of load instructions
system.cpu.num_mem_refs                       3157083                       # number of memory refs
system.cpu.num_store_insts                     273411                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                  8709      0.05%      0.05% # Class of executed instruction
system.cpu.op_class::IntAlu                   4733426     26.91%     26.96% # Class of executed instruction
system.cpu.op_class::IntMult                    21214      0.12%     27.08% # Class of executed instruction
system.cpu.op_class::IntDiv                      1288      0.01%     27.08% # Class of executed instruction
system.cpu.op_class::FloatAdd                 4861703     27.64%     54.72% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::FloatCvt                      96      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdAdd                      540      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     54.72% # Class of executed instruction
system.cpu.op_class::SimdAlu                      817      0.00%     54.73% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     54.73% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1222      0.01%     54.73% # Class of executed instruction
system.cpu.op_class::SimdMisc                     812      0.00%     54.74% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     54.74% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     54.74% # Class of executed instruction
system.cpu.op_class::SimdShift                    213      0.00%     54.74% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     54.74% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     54.74% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     54.74% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd             2391984     13.60%     68.34% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.34% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               42336      0.24%     68.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     68.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult            2370816     13.48%     82.05% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     82.05% # Class of executed instruction
system.cpu.op_class::MemRead                   419670      2.39%     84.44% # Class of executed instruction
system.cpu.op_class::MemWrite                  202305      1.15%     85.59% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2464002     14.01%     99.60% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              71106      0.40%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   17592265                       # Class of executed instruction
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.l2bus.snoop_filter.hit_multi_requests            2                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         7327                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          16427                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                3                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            2                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4825                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2966                       # Transaction distribution
system.membus.trans_dist::CleanEvict                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1857                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1857                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2966                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         9648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         9648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   9648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       308672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       308672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  308672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4823                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4823    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4823                       # Request fanout histogram
system.membus.reqLayer2.occupancy             2195375                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           12685370                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                7101                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4825                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2505                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               1999                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              1999                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           7101                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         2200                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        23327                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   25527                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        62912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side       828288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   891200                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 3                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               9103                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.000549                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.023431                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     9098     99.95%     99.95% # Request fanout histogram
system.l2bus.snoop_fanout::1                        5      0.05%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 9103                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            11079705                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             11865035                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1341795                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           455                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     17687172230                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     15851915                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15851915                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     15851915                       # number of overall hits
system.cpu.icache.overall_hits::total        15851915                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          983                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            983                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          983                       # number of overall misses
system.cpu.icache.overall_misses::total           983                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     68999385                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     68999385                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     68999385                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     68999385                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     15852898                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15852898                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     15852898                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15852898                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000062                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000062                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000062                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000062                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70192.660224                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70192.660224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70192.660224                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70192.660224                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          983                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          983                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          983                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          983                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68104855                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68104855                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68104855                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68104855                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000062                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000062                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69282.660224                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69282.660224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69282.660224                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69282.660224                       # average overall mshr miss latency
system.cpu.icache.replacements                    234                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     15851915                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15851915                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          983                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           983                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     68999385                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     68999385                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     15852898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15852898                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000062                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70192.660224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70192.660224                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          983                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          983                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68104855                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68104855                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000062                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69282.660224                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69282.660224                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           667.288445                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            15852898                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               983                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          16127.057986                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             80535                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   667.288445                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.651649                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.651649                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          749                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          676                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.731445                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31706779                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31706779                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           7280                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3148980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3148980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3148980                       # number of overall hits
system.cpu.dcache.overall_hits::total         3148980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         8117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         8117                       # number of overall misses
system.cpu.dcache.overall_misses::total          8117                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    327446210                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    327446210                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    327446210                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    327446210                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3157097                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3157097                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3157097                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3157097                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002571                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002571                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002571                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002571                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 40340.792165                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 40340.792165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 40340.792165                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 40340.792165                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         4825                       # number of writebacks
system.cpu.dcache.writebacks::total              4825                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         8117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         8117                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         8117                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         8117                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    320059740                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    320059740                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    320059740                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    320059740                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002571                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002571                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002571                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002571                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 39430.792165                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39430.792165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 39430.792165                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39430.792165                       # average overall mshr miss latency
system.cpu.dcache.replacements                   7093                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2877568                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2877568                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         6118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6118                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    191197370                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    191197370                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2883686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2883686                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002122                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 31251.613272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31251.613272                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         6118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         6118                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    185629990                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    185629990                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002122                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 30341.613272                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30341.613272                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       271412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         271412                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1999                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1999                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    136248840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    136248840                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       273411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       273411                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007311                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 68158.499250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 68158.499250                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1999                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    134429750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    134429750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007311                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 67248.499250                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 67248.499250                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1016.568225                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3157097                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              8117                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            388.948750                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159705                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1016.568225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992742                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           91                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          546                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          297                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6322311                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6322311                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              20                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4257                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                4277                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             20                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4257                       # number of overall hits
system.l2cache.overall_hits::total               4277                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           963                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          3860                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              4823                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          963                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         3860                       # number of overall misses
system.l2cache.overall_misses::total             4823                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     66566500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    268268910                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    334835410                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     66566500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    268268910                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    334835410                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          983                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data         8117                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            9100                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          983                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data         8117                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           9100                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.979654                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.475545                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.530000                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.979654                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.475545                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.530000                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 69124.091381                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 69499.717617                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 69424.716981                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 69124.091381                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 69499.717617                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 69424.716981                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.demand_mshr_misses::.cpu.inst          963                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         3860                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         4823                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          963                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         3860                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         4823                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     57803200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    233142910                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    290946110                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     57803200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    233142910                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    290946110                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.979654                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.475545                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.530000                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.979654                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.475545                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.530000                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 60024.091381                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60399.717617                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60324.716981                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 60024.091381                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60399.717617                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60324.716981                       # average overall mshr miss latency
system.l2cache.replacements                         3                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         4825                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         4825                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         4825                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         4825                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data          142                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              142                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1857                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1857                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    130326560                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    130326560                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         1999                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         1999                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.928964                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.928964                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 70181.238557                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 70181.238557                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1857                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1857                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    113427860                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    113427860                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.928964                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.928964                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61081.238557                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61081.238557                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           20                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4115                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         4135                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          963                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         2003                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2966                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     66566500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    137942350                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    204508850                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          983                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         6118                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         7101                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.979654                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.327395                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.417688                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 69124.091381                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68867.873190                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68951.062036                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          963                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         2003                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2966                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     57803200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    119715050                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    177518250                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.979654                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.327395                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.417688                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 60024.091381                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59767.873190                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59851.062036                       # average ReadSharedReq mshr miss latency
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             4189.341742                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  16423                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4823                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.405142                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                70980                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst   820.367730                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  3368.974012                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.100143                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.411252                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.511394                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         4820                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           70                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         4750                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.588379                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               136223                       # Number of tag accesses
system.l2cache.tags.data_accesses              136223                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED  17687172230                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           61632                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          247040                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              308672                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        61632                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          61632                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              963                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             3860                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 4823                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            3484559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           13967185                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               17451744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       3484559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           3484559                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           3484559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          13967185                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              17451744                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       963.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      3860.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000578860                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                14188                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         4823                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       4823                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                433                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                417                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                354                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                414                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                415                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                301                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                287                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                304                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                327                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                314                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               256                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               306                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               202                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               130                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               111                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               252                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      34313400                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    24115000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                124744650                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                       7114.53                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 25864.53                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3831                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  79.43                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   4823                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     4822                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        1                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          987                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     310.986829                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    220.855402                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    278.488318                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           194     19.66%     19.66% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          203     20.57%     40.22% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383          382     38.70%     78.93% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           46      4.66%     83.59% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           31      3.14%     86.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           18      1.82%     88.55% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           10      1.01%     89.56% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.01%     90.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           93      9.42%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           987                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  308672                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   308672                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         17.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      17.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.14                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.14                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    17687104890                       # Total gap between requests
system.mem_ctrl.avgGap                     3667241.32                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst        61632                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       247040                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 3484559.272593231406                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 13967184.623270897195                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          963                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         3860                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     24620050                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    100124600                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     25565.99                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     25939.02                       # Per-master read average memory access latency
system.mem_ctrl.pageHitRate                     79.43                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy               2577540                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               1369995                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             13551720                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1395847440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy         797757750                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6120078240                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy          8331182685                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         471.029658                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  15903568310                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    590460000                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   1193143920                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy               4505340                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               2375670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             20884500                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1395847440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        1082089140                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        5880641280                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy          8386343370                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         474.148341                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  15278946255                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    590460000                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   1817765975                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states

---------- End Simulation Statistics   ----------
