--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml my_alu.twx my_alu.ncd -o my_alu.twr my_alu.pcf

Design file:              my_alu.ncd
Physical constraint file: my_alu.pcf
Device,package,speed:     xc3s100e,tq144,-5 (PRODUCTION 1.27 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
A<0>        |   10.769(R)|   -2.209(R)|clk_BUFGP         |   0.000|
A<1>        |   11.091(R)|   -2.304(R)|clk_BUFGP         |   0.000|
A<2>        |    9.967(R)|   -1.401(R)|clk_BUFGP         |   0.000|
A<3>        |    9.670(R)|   -1.906(R)|clk_BUFGP         |   0.000|
A<4>        |   10.383(R)|   -2.411(R)|clk_BUFGP         |   0.000|
A<5>        |   10.424(R)|   -2.086(R)|clk_BUFGP         |   0.000|
A<6>        |   10.311(R)|   -2.187(R)|clk_BUFGP         |   0.000|
A<7>        |   10.304(R)|   -2.576(R)|clk_BUFGP         |   0.000|
A<8>        |   11.067(R)|   -1.673(R)|clk_BUFGP         |   0.000|
A<9>        |   10.382(R)|   -1.298(R)|clk_BUFGP         |   0.000|
A<10>       |   10.007(R)|   -2.042(R)|clk_BUFGP         |   0.000|
A<11>       |    9.858(R)|   -2.103(R)|clk_BUFGP         |   0.000|
A<12>       |   10.095(R)|   -1.999(R)|clk_BUFGP         |   0.000|
A<13>       |    9.509(R)|   -2.059(R)|clk_BUFGP         |   0.000|
A<14>       |   10.601(R)|   -1.810(R)|clk_BUFGP         |   0.000|
A<15>       |    9.720(R)|   -1.428(R)|clk_BUFGP         |   0.000|
A<16>       |   10.439(R)|   -2.450(R)|clk_BUFGP         |   0.000|
A<17>       |    9.729(R)|   -2.033(R)|clk_BUFGP         |   0.000|
A<18>       |    9.648(R)|   -1.699(R)|clk_BUFGP         |   0.000|
A<19>       |   10.882(R)|   -2.315(R)|clk_BUFGP         |   0.000|
A<20>       |    9.391(R)|   -1.855(R)|clk_BUFGP         |   0.000|
A<21>       |    9.456(R)|   -1.548(R)|clk_BUFGP         |   0.000|
A<22>       |    9.570(R)|   -1.824(R)|clk_BUFGP         |   0.000|
A<23>       |    9.351(R)|   -2.411(R)|clk_BUFGP         |   0.000|
A<24>       |   10.748(R)|   -2.986(R)|clk_BUFGP         |   0.000|
A<25>       |    9.218(R)|   -1.666(R)|clk_BUFGP         |   0.000|
A<26>       |    9.446(R)|   -1.780(R)|clk_BUFGP         |   0.000|
A<27>       |   10.113(R)|   -2.712(R)|clk_BUFGP         |   0.000|
A<28>       |    9.092(R)|   -1.552(R)|clk_BUFGP         |   0.000|
A<29>       |    9.145(R)|   -1.846(R)|clk_BUFGP         |   0.000|
A<30>       |    7.239(R)|   -1.418(R)|clk_BUFGP         |   0.000|
A<31>       |    6.448(R)|   -0.469(R)|clk_BUFGP         |   0.000|
B<0>        |   10.784(R)|   -2.366(R)|clk_BUFGP         |   0.000|
B<1>        |   10.152(R)|   -1.811(R)|clk_BUFGP         |   0.000|
B<2>        |    9.777(R)|   -1.249(R)|clk_BUFGP         |   0.000|
B<3>        |   10.150(R)|   -2.369(R)|clk_BUFGP         |   0.000|
B<4>        |   10.217(R)|   -2.423(R)|clk_BUFGP         |   0.000|
B<5>        |    9.753(R)|   -1.775(R)|clk_BUFGP         |   0.000|
B<6>        |   10.032(R)|   -1.964(R)|clk_BUFGP         |   0.000|
B<7>        |   10.252(R)|   -1.840(R)|clk_BUFGP         |   0.000|
B<8>        |    9.688(R)|   -0.932(R)|clk_BUFGP         |   0.000|
B<9>        |    9.941(R)|   -1.979(R)|clk_BUFGP         |   0.000|
B<10>       |   10.218(R)|   -2.668(R)|clk_BUFGP         |   0.000|
B<11>       |   10.745(R)|   -3.127(R)|clk_BUFGP         |   0.000|
B<12>       |    9.479(R)|   -1.900(R)|clk_BUFGP         |   0.000|
B<13>       |    9.686(R)|   -2.280(R)|clk_BUFGP         |   0.000|
B<14>       |   11.139(R)|   -1.803(R)|clk_BUFGP         |   0.000|
B<15>       |    8.986(R)|   -1.856(R)|clk_BUFGP         |   0.000|
B<16>       |    9.486(R)|   -2.589(R)|clk_BUFGP         |   0.000|
B<17>       |    9.064(R)|   -2.251(R)|clk_BUFGP         |   0.000|
B<18>       |    9.426(R)|   -1.511(R)|clk_BUFGP         |   0.000|
B<19>       |    9.100(R)|   -1.917(R)|clk_BUFGP         |   0.000|
B<20>       |    9.042(R)|   -2.070(R)|clk_BUFGP         |   0.000|
B<21>       |    9.219(R)|   -2.417(R)|clk_BUFGP         |   0.000|
B<22>       |    9.362(R)|   -2.342(R)|clk_BUFGP         |   0.000|
B<23>       |    9.530(R)|   -2.554(R)|clk_BUFGP         |   0.000|
B<24>       |    9.365(R)|   -1.997(R)|clk_BUFGP         |   0.000|
B<25>       |    9.068(R)|   -2.092(R)|clk_BUFGP         |   0.000|
B<26>       |    9.517(R)|   -2.016(R)|clk_BUFGP         |   0.000|
B<27>       |    9.823(R)|   -1.832(R)|clk_BUFGP         |   0.000|
B<28>       |    9.723(R)|   -2.300(R)|clk_BUFGP         |   0.000|
B<29>       |    6.756(R)|   -1.802(R)|clk_BUFGP         |   0.000|
B<30>       |    7.010(R)|   -1.873(R)|clk_BUFGP         |   0.000|
B<31>       |    6.920(R)|   -1.483(R)|clk_BUFGP         |   0.000|
opcode<0>   |   10.562(R)|    0.226(R)|clk_BUFGP         |   0.000|
opcode<1>   |   11.450(R)|   -0.674(R)|clk_BUFGP         |   0.000|
opcode<2>   |   11.664(R)|   -0.499(R)|clk_BUFGP         |   0.000|
reset       |    3.942(R)|    0.706(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
carryout    |    7.601(R)|clk_BUFGP         |   0.000|
overflow    |    8.292(R)|clk_BUFGP         |   0.000|
result<0>   |    5.761(R)|clk_BUFGP         |   0.000|
result<1>   |    5.774(R)|clk_BUFGP         |   0.000|
result<2>   |    5.748(R)|clk_BUFGP         |   0.000|
result<3>   |    5.762(R)|clk_BUFGP         |   0.000|
result<4>   |    5.759(R)|clk_BUFGP         |   0.000|
result<5>   |    5.751(R)|clk_BUFGP         |   0.000|
result<6>   |    5.748(R)|clk_BUFGP         |   0.000|
result<7>   |    5.749(R)|clk_BUFGP         |   0.000|
result<8>   |    5.748(R)|clk_BUFGP         |   0.000|
result<9>   |    5.772(R)|clk_BUFGP         |   0.000|
result<10>  |    5.752(R)|clk_BUFGP         |   0.000|
result<11>  |    5.764(R)|clk_BUFGP         |   0.000|
result<12>  |    5.749(R)|clk_BUFGP         |   0.000|
result<13>  |    5.772(R)|clk_BUFGP         |   0.000|
result<14>  |    5.775(R)|clk_BUFGP         |   0.000|
result<15>  |    5.763(R)|clk_BUFGP         |   0.000|
result<16>  |    5.761(R)|clk_BUFGP         |   0.000|
result<17>  |    5.760(R)|clk_BUFGP         |   0.000|
result<18>  |    5.760(R)|clk_BUFGP         |   0.000|
result<19>  |    5.760(R)|clk_BUFGP         |   0.000|
result<20>  |    5.762(R)|clk_BUFGP         |   0.000|
result<21>  |    5.759(R)|clk_BUFGP         |   0.000|
result<22>  |    5.757(R)|clk_BUFGP         |   0.000|
result<23>  |    5.775(R)|clk_BUFGP         |   0.000|
result<24>  |    5.760(R)|clk_BUFGP         |   0.000|
result<25>  |    5.761(R)|clk_BUFGP         |   0.000|
result<26>  |    5.776(R)|clk_BUFGP         |   0.000|
result<27>  |    5.749(R)|clk_BUFGP         |   0.000|
result<28>  |    5.761(R)|clk_BUFGP         |   0.000|
result<29>  |    5.776(R)|clk_BUFGP         |   0.000|
result<30>  |    5.764(R)|clk_BUFGP         |   0.000|
result<31>  |    5.759(R)|clk_BUFGP         |   0.000|
zero        |    5.752(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.653|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jan 23 18:30:38 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 160 MB



