// Seed: 196087974
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1 = {id_11{1'h0}};
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_10;
  wire id_11;
  and (id_6, id_12, id_3, id_11, id_10, id_9, id_2, id_1, id_8);
  wire id_12;
  module_0(
      id_11,
      id_11,
      id_8,
      id_8,
      id_6,
      id_5,
      id_3,
      id_9,
      id_12,
      id_1,
      id_1,
      id_10,
      id_10,
      id_1,
      id_11,
      id_1,
      id_5
  );
endmodule
