Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec  5 21:27:23 2019
| Host         : EP-0943570154 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 8 register/latch pins with no clock driven by root clock pin: g1/clk_out_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.288        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.288        0.000                      0                   55        0.263        0.000                      0                   55        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.288ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.314ns (44.300%)  route 2.910ns (55.700%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.410    g1/counter_reg[5]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.047 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.047    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.164    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.281    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.515    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.838 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.678    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.984 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.557    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.681 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.869    10.550    g1/clear
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.838    g1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.314ns (44.300%)  route 2.910ns (55.700%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.410    g1/counter_reg[5]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.047 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.047    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.164    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.281    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.515    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.838 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.678    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.984 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.557    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.681 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.869    10.550    g1/clear
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.838    g1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.314ns (44.300%)  route 2.910ns (55.700%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.410    g1/counter_reg[5]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.047 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.047    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.164    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.281    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.515    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.838 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.678    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.984 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.557    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.681 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.869    10.550    g1/clear
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[2]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.838    g1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.288ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.224ns  (logic 2.314ns (44.300%)  route 2.910ns (55.700%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.410    g1/counter_reg[5]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.047 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.047    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.164    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.281    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.515    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.838 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.678    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.984 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.557    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.681 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.869    10.550    g1/clear
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.605    15.028    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[3]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X3Y56          FDRE (Setup_fdre_C_R)       -0.429    14.838    g1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                         -10.550    
  -------------------------------------------------------------------
                         slack                                  4.288    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 2.314ns (44.764%)  route 2.855ns (55.236%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.410    g1/counter_reg[5]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.047 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.047    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.164    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.281    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.515    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.838 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.678    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.984 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.557    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.681 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.815    10.496    g1/clear
    SLICE_X3Y62          FDRE                                         r  g1/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    g1/clk
    SLICE_X3Y62          FDRE                                         r  g1/counter_reg[24]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDRE (Setup_fdre_C_R)       -0.429    14.834    g1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 2.314ns (44.764%)  route 2.855ns (55.236%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.410    g1/counter_reg[5]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.047 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.047    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.164    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.281    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.515    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.838 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.678    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.984 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.557    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.681 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.815    10.496    g1/clear
    SLICE_X3Y62          FDRE                                         r  g1/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    g1/clk
    SLICE_X3Y62          FDRE                                         r  g1/counter_reg[25]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDRE (Setup_fdre_C_R)       -0.429    14.834    g1/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.338ns  (required time - arrival time)
  Source:                 g1/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 2.314ns (44.764%)  route 2.855ns (55.236%))
  Logic Levels:           8  (CARRY4=6 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.724     5.327    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  g1/counter_reg[5]/Q
                         net (fo=2, routed)           0.627     6.410    g1/counter_reg[5]
    SLICE_X2Y57          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.047 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.047    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.164 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.164    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.281 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.281    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.398 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.398    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.515 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.515    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.838 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.678    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.984 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.557    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.681 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.815    10.496    g1/clear
    SLICE_X3Y62          FDRE                                         r  g1/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.601    15.024    g1/clk
    SLICE_X3Y62          FDRE                                         r  g1/counter_reg[26]/C
                         clock pessimism              0.275    15.299    
                         clock uncertainty           -0.035    15.263    
    SLICE_X3Y62          FDRE (Setup_fdre_C_R)       -0.429    14.834    g1/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -10.496    
  -------------------------------------------------------------------
                         slack                                  4.338    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.389ns (46.246%)  route 2.777ns (53.754%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.327    g1/counter_reg[0]
    SLICE_X2Y56          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    g1/counter_reg[0]_i_9_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.039    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.273    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.390    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.507 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.507    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.830 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.671    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.977 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.549    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.673 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.820    10.494    g1/clear
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[4]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.429    14.837    g1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.389ns (46.246%)  route 2.777ns (53.754%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.327    g1/counter_reg[0]
    SLICE_X2Y56          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    g1/counter_reg[0]_i_9_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.039    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.273    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.390    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.507 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.507    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.830 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.671    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.977 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.549    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.673 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.820    10.494    g1/clear
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[5]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.429    14.837    g1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 g1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.166ns  (logic 2.389ns (46.246%)  route 2.777ns (53.754%))
  Logic Levels:           9  (CARRY4=7 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.725     5.328    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  g1/counter_reg[0]/Q
                         net (fo=3, routed)           0.544     6.327    g1/counter_reg[0]
    SLICE_X2Y56          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595     6.922 r  g1/counter_reg[0]_i_9/CO[3]
                         net (fo=1, routed)           0.000     6.922    g1/counter_reg[0]_i_9_n_0
    SLICE_X2Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.039 r  g1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.039    g1/counter_reg[0]_i_10_n_0
    SLICE_X2Y58          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.156 r  g1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.156    g1/counter_reg[0]_i_11_n_0
    SLICE_X2Y59          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.273 r  g1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     7.273    g1/counter_reg[0]_i_13_n_0
    SLICE_X2Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.390 r  g1/counter_reg[0]_i_12/CO[3]
                         net (fo=1, routed)           0.000     7.390    g1/counter_reg[0]_i_12_n_0
    SLICE_X2Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.507 r  g1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.507    g1/counter_reg[0]_i_14_n_0
    SLICE_X2Y62          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.830 f  g1/counter_reg[0]_i_15/O[1]
                         net (fo=1, routed)           0.840     8.671    g1/p_0_in[26]
    SLICE_X4Y61          LUT6 (Prop_lut6_I4_O)        0.306     8.977 r  g1/counter[0]_i_7/O
                         net (fo=2, routed)           0.572     9.549    g1/counter[0]_i_7_n_0
    SLICE_X4Y59          LUT5 (Prop_lut5_I4_O)        0.124     9.673 r  g1/counter[0]_i_1/O
                         net (fo=27, routed)          0.820    10.494    g1/clear
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.604    15.027    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[6]/C
                         clock pessimism              0.275    15.302    
                         clock uncertainty           -0.035    15.266    
    SLICE_X3Y57          FDRE (Setup_fdre_C_R)       -0.429    14.837    g1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -10.494    
  -------------------------------------------------------------------
                         slack                                  4.344    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    g1/clk
    SLICE_X3Y60          FDRE                                         r  g1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  g1/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.781    g1/counter_reg[19]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  g1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    g1/counter_reg[16]_i_1_n_4
    SLICE_X3Y60          FDRE                                         r  g1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    g1/clk
    SLICE_X3Y60          FDRE                                         r  g1/counter_reg[19]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    g1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    g1/clk
    SLICE_X3Y61          FDRE                                         r  g1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  g1/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.781    g1/counter_reg[23]
    SLICE_X3Y61          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  g1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    g1/counter_reg[20]_i_1_n_4
    SLICE_X3Y61          FDRE                                         r  g1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    g1/clk
    SLICE_X3Y61          FDRE                                         r  g1/counter_reg[23]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    g1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk
    SLICE_X3Y58          FDRE                                         r  g1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  g1/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.782    g1/counter_reg[11]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  g1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    g1/counter_reg[8]_i_1_n_4
    SLICE_X3Y58          FDRE                                         r  g1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk
    SLICE_X3Y58          FDRE                                         r  g1/counter_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    g1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk
    SLICE_X3Y59          FDRE                                         r  g1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  g1/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.782    g1/counter_reg[15]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  g1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    g1/counter_reg[12]_i_1_n_4
    SLICE_X3Y59          FDRE                                         r  g1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk
    SLICE_X3Y59          FDRE                                         r  g1/counter_reg[15]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    g1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.604     1.523    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  g1/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.783    g1/counter_reg[3]
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  g1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.891    g1/counter_reg[0]_i_2_n_4
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.877     2.042    g1/clk
    SLICE_X3Y56          FDRE                                         r  g1/counter_reg[3]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X3Y56          FDRE (Hold_fdre_C_D)         0.105     1.628    g1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 g1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  g1/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.782    g1/counter_reg[7]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  g1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    g1/counter_reg[4]_i_1_n_4
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[7]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    g1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 g1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk
    SLICE_X3Y58          FDRE                                         r  g1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y58          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  g1/counter_reg[10]/Q
                         net (fo=2, routed)           0.120     1.784    g1/counter_reg[10]
    SLICE_X3Y58          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  g1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    g1/counter_reg[8]_i_1_n_5
    SLICE_X3Y58          FDRE                                         r  g1/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk
    SLICE_X3Y58          FDRE                                         r  g1/counter_reg[10]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y58          FDRE (Hold_fdre_C_D)         0.105     1.627    g1/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 g1/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk
    SLICE_X3Y59          FDRE                                         r  g1/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  g1/counter_reg[14]/Q
                         net (fo=2, routed)           0.120     1.784    g1/counter_reg[14]
    SLICE_X3Y59          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  g1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    g1/counter_reg[12]_i_1_n_5
    SLICE_X3Y59          FDRE                                         r  g1/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk
    SLICE_X3Y59          FDRE                                         r  g1/counter_reg[14]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    g1/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 g1/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.603     1.522    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  g1/counter_reg[6]/Q
                         net (fo=2, routed)           0.120     1.784    g1/counter_reg[6]
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  g1/counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    g1/counter_reg[4]_i_1_n_5
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.876     2.041    g1/clk
    SLICE_X3Y57          FDRE                                         r  g1/counter_reg[6]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X3Y57          FDRE (Hold_fdre_C_D)         0.105     1.627    g1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 g1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            g1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.602     1.521    g1/clk
    SLICE_X3Y60          FDRE                                         r  g1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  g1/counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.783    g1/counter_reg[18]
    SLICE_X3Y60          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  g1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    g1/counter_reg[16]_i_1_n_5
    SLICE_X3Y60          FDRE                                         r  g1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.875     2.040    g1/clk
    SLICE_X3Y60          FDRE                                         r  g1/counter_reg[18]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    g1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y59     g1/clk_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y56     g1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58     g1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y58     g1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     g1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     g1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     g1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y59     g1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y60     g1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     g1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     g1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     g1/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     g1/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     g1/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     g1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     g1/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     g1/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     g1/counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     g1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     g1/clk_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y59     g1/clk_out_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y56     g1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     g1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y58     g1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     g1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     g1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     g1/counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y59     g1/counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y60     g1/counter_reg[16]/C



