// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2013.4
// Copyright (C) 2013 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// CORE_IO
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : reserved
// 0x14 : Data signal of kernel_arg_u_a_0_rfir
//        bit 31~0 - kernel_arg_u_a_0_rfir[31:0] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of kernel_arg_u_a_0_current_price
//        bit 31~0 - kernel_arg_u_a_0_current_price[31:0] (Read/Write)
// 0x20 : Control signal of kernel_arg_u_v_0_gamma
//        bit 0  - kernel_arg_u_v_0_gamma_ap_vld (Read/COR)
//        others - reserved
// 0x24 : Data signal of kernel_arg_u_v_0_gamma
//        bit 31~0 - kernel_arg_u_v_0_gamma[31:0] (Read)
// 0x28 : Control signal of kernel_arg_u_v_0_time
//        bit 0  - kernel_arg_u_v_0_time_ap_vld (Read/COR)
//        others - reserved
// 0x2c : Data signal of kernel_arg_u_v_0_time
//        bit 31~0 - kernel_arg_u_v_0_time[31:0] (Read)
// 0x30 : reserved
// 0x34 : Data signal of kernel_arg_o_a_0_strike_price
//        bit 31~0 - kernel_arg_o_a_0_strike_price[31:0] (Read/Write)
// 0x38 : reserved
// 0x3c : Data signal of kernel_arg_o_a_0_time_period
//        bit 31~0 - kernel_arg_o_a_0_time_period[31:0] (Read/Write)
// 0x40 : reserved
// 0x44 : Data signal of kernel_arg_o_a_0_call
//        bit 31~0 - kernel_arg_o_a_0_call[31:0] (Read/Write)
// 0x48 : reserved
// 0x4c : Data signal of kernel_arg_o_v_0_delta_time
//        bit 31~0 - kernel_arg_o_v_0_delta_time[31:0] (Read/Write)
// 0x50 : Control signal of kernel_arg_o_v_0_value
//        bit 0  - kernel_arg_o_v_0_value_ap_vld (Read/COR)
//        others - reserved
// 0x54 : Data signal of kernel_arg_o_v_0_value
//        bit 31~0 - kernel_arg_o_v_0_value[31:0] (Read)
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_AP_CTRL                             0x00
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_GIE                                 0x04
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_IER                                 0x08
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_ISR                                 0x0c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_U_A_0_RFIR_DATA          0x14
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_U_A_0_RFIR_DATA          32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_U_A_0_CURRENT_PRICE_DATA 0x1c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_U_A_0_CURRENT_PRICE_DATA 32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_U_V_0_GAMMA_CTRL         0x20
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_U_V_0_GAMMA_DATA         0x24
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_U_V_0_GAMMA_DATA         32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_U_V_0_TIME_CTRL          0x28
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_U_V_0_TIME_DATA          0x2c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_U_V_0_TIME_DATA          32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_O_A_0_STRIKE_PRICE_DATA  0x34
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_O_A_0_STRIKE_PRICE_DATA  32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_O_A_0_TIME_PERIOD_DATA   0x3c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_O_A_0_TIME_PERIOD_DATA   32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_O_A_0_CALL_DATA          0x44
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_O_A_0_CALL_DATA          32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_O_V_0_DELTA_TIME_DATA    0x4c
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_O_V_0_DELTA_TIME_DATA    32
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_O_V_0_VALUE_CTRL         0x50
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_ADDR_KERNEL_ARG_O_V_0_VALUE_DATA         0x54
#define XVIVADO_ACTIVITY_THREAD_CORE_IO_BITS_KERNEL_ARG_O_V_0_VALUE_DATA         32

