# Pipelining-CPU

## This is a 5-stage pipelining CPU with dual port memory. This performs all base RISC-V instructions with an IPC of up to 1. 

### Features
* Working memory with magic or high-latency memory
* Successful jumping and branching
* Zero-latency arithmetic data forwarding
* Single-cycle load-use stalling
