{"vcs1":{"timestamp_begin":1739187846.269925090, "rt":0.25, "ut":0.10, "st":0.10}}
{"vcselab":{"timestamp_begin":1739187846.600706858, "rt":0.25, "ut":0.14, "st":0.10}}
{"link":{"timestamp_begin":1739187846.902967896, "rt":0.14, "ut":0.06, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739187846.042494947}
{"VCS_COMP_START_TIME": 1739187846.042494947}
{"VCS_COMP_END_TIME": 1739187847.114398758}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265372}}
{"vcselab": {"peak_mem": 150348}}
