Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto aa429414c4cf43869f53064022eb3ec6 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot min_sopc_test_behav xil_defaultlib.min_sopc_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'read_enable1' [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/cpu.v:115]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'read_enable2' [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/src/cpu.v:116]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 17 for port 'a_in' [C:/Users/zhang/Documents/Computer Architecture/ComputerArch2019/RISCV_CPU/RISCV_CPU.srcs/sources_1/new/min_sopc.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_reg
Compiling module xil_defaultlib.if_stage
Compiling module xil_defaultlib.if_id
Compiling module xil_defaultlib.id
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.id_ex
Compiling module xil_defaultlib.ex
Compiling module xil_defaultlib.ex_mem
Compiling module xil_defaultlib.mem
Compiling module xil_defaultlib.mem_wb
Compiling module xil_defaultlib.ctrl
Compiling module xil_defaultlib.mem_ctrl
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.single_port_ram_sync(ADDR_WIDTH=...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.min_sopc
Compiling module xil_defaultlib.min_sopc_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot min_sopc_test_behav
