<stg><name>hopfield_routing</name>


<trans_list>

<trans id="293" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="7" to="45">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="8" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="8" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="315" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="322" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="326" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="330" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="336" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="44" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="50" to="51">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="51" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="51" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="52" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="52" to="53">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="53" to="54">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="53" to="52">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="63" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="84" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %l_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %l) nounwind

]]></Node>
<StgValue><ssdm name="l_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp = sitofp i32 %l_read to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="87" st_id="2" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp = sitofp i32 %l_read to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="88" st_id="3" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp = sitofp i32 %l_read to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="89" st_id="4" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp = sitofp i32 %l_read to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="90" st_id="5" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp = sitofp i32 %l_read to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %V) nounwind, !map !84

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U_0) nounwind, !map !88

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U_1) nounwind, !map !92

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U_2) nounwind, !map !96

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %I) nounwind, !map !100

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([4096 x float]* %T) nounwind, !map !104

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 %A) nounwind, !map !110

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecBitsMap(i32 %B) nounwind, !map !116

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %C) nounwind, !map !120

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %l) nounwind, !map !124

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecTopModule([17 x i8]* @hopfield_routing_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %C_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %C) nounwind

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %B_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %B) nounwind

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %A_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %A) nounwind

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
:15  %tmp = sitofp i32 %l_read to float

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="107" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.loopexit:0  %x_0 = phi i4 [ 0, %0 ], [ %x, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="x_0"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="6" op_0_bw="4">
<![CDATA[
.loopexit:1  %zext_ln19 = zext i4 %x_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:2  %icmp_ln19 = icmp eq i4 %x_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.loopexit:4  %x = add i4 %x_0, 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:5  br i1 %icmp_ln19, label %.preheader3.preheader, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="3" op_0_bw="4">
<![CDATA[
.preheader4.preheader:0  %trunc_ln25 = trunc i4 %x_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln25"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader4.preheader:1  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln25, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader4.preheader:2  %add_ln25 = add i6 %shl_ln, %zext_ln19

]]></Node>
<StgValue><ssdm name="add_ln25"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="6">
<![CDATA[
.preheader4.preheader:3  %zext_ln25 = zext i6 %add_ln25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:4  %V_addr = getelementptr [64 x float]* %V, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="V_addr"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp_1 = sitofp i32 %A_read to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1  %tmp_2 = sitofp i32 %B_read to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2  %tmp_3 = sitofp i32 %C_read to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader4:0  %i_0 = phi i4 [ %i, %4 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="4">
<![CDATA[
.preheader4:1  %zext_ln21 = zext i4 %i_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln21"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:2  %icmp_ln21 = icmp eq i4 %i_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln21"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader4:4  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln21, label %.loopexit.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %icmp_ln23 = icmp eq i4 %x_0, %i_0

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln23, label %2, label %3

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln27 = add i6 %zext_ln21, %shl_ln

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln27 = zext i6 %add_ln27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %U_1_addr = getelementptr [64 x float]* %U_1, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="U_1_addr"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
:3  %U_1_load = load float* %U_1_addr, align 4

]]></Node>
<StgValue><ssdm name="U_1_load"/></StgValue>
</operation>

<operation id="134" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:0  store float 0.000000e+00, float* %V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="0"/>
<literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %4

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="137" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="6">
<![CDATA[
:3  %U_1_load = load float* %U_1_addr, align 4

]]></Node>
<StgValue><ssdm name="U_1_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
:4  %bitcast_ln27 = bitcast float %U_1_load to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln27"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %xor_ln27 = xor i32 %bitcast_ln27, -2147483648

]]></Node>
<StgValue><ssdm name="xor_ln27"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32">
<![CDATA[
:6  %bitcast_ln27_1 = bitcast i32 %xor_ln27 to float

]]></Node>
<StgValue><ssdm name="bitcast_ln27_1"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %x_assign = fmul float %bitcast_ln27_1, %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %x_assign = fmul float %bitcast_ln27_1, %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %x_assign = fmul float %bitcast_ln27_1, %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %x_assign = fmul float %bitcast_ln27_1, %tmp

]]></Node>
<StgValue><ssdm name="x_assign"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="9" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="146" st_id="15" stage="8" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="7" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="6" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="149" st_id="18" stage="5" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="150" st_id="19" stage="4" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="151" st_id="20" stage="3" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="152" st_id="21" stage="2" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="153" st_id="22" stage="1" lat="9">
<core>FExp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="154" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="155" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="156" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="157" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="158" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_7 = fadd float %tmp_i_i, 1.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="159" st_id="28" stage="16" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="160" st_id="29" stage="15" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="161" st_id="30" stage="14" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="162" st_id="31" stage="13" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="163" st_id="32" stage="12" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="164" st_id="33" stage="11" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="165" st_id="34" stage="10" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="166" st_id="35" stage="9" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="167" st_id="36" stage="8" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="168" st_id="37" stage="7" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="169" st_id="38" stage="6" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="170" st_id="39" stage="5" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="171" st_id="40" stage="4" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="172" st_id="41" stage="3" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="173" st_id="42" stage="2" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="174" st_id="43" stage="1" lat="16">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %tmp_8 = fdiv float 1.000000e+00, %tmp_7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="175" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %V_addr_1 = getelementptr [64 x float]* %V, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="V_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="44" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:12  store float %tmp_8, float* %V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="177" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="178" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln21"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="179" st_id="45" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp_1 = sitofp i32 %A_read to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="180" st_id="45" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1  %tmp_2 = sitofp i32 %B_read to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="181" st_id="45" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2  %tmp_3 = sitofp i32 %C_read to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="182" st_id="46" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp_1 = sitofp i32 %A_read to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="183" st_id="46" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1  %tmp_2 = sitofp i32 %B_read to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="184" st_id="46" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2  %tmp_3 = sitofp i32 %C_read to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="185" st_id="47" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp_1 = sitofp i32 %A_read to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="186" st_id="47" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1  %tmp_2 = sitofp i32 %B_read to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="187" st_id="47" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2  %tmp_3 = sitofp i32 %C_read to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="188" st_id="48" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp_1 = sitofp i32 %A_read to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="189" st_id="48" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1  %tmp_2 = sitofp i32 %B_read to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="190" st_id="48" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2  %tmp_3 = sitofp i32 %C_read to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="191" st_id="49" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:0  %tmp_1 = sitofp i32 %A_read to float

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="192" st_id="49" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:1  %tmp_2 = sitofp i32 %B_read to float

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="193" st_id="49" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
.preheader3.preheader:2  %tmp_3 = sitofp i32 %C_read to float

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="194" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.preheader:3  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="195" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader3:0  %x_1 = phi i4 [ 0, %.preheader3.preheader ], [ %x_2, %.preheader3.loopexit ]

]]></Node>
<StgValue><ssdm name="x_1"/></StgValue>
</operation>

<operation id="196" st_id="50" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:1  %icmp_ln32 = icmp eq i4 %x_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="197" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader3:2  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="198" st_id="50" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader3:3  %x_2 = add i4 %x_1, 1

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="199" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader3:4  br i1 %icmp_ln32, label %6, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln32"/></StgValue>
</operation>

<operation id="200" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="3" op_0_bw="4">
<![CDATA[
.preheader2.preheader:0  %trunc_ln47 = trunc i4 %x_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln47"/></StgValue>
</operation>

<operation id="201" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader2.preheader:1  %shl_ln1 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln47, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="202" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="203" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln50"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="204" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader2:0  %i_1 = phi i4 [ %i_2, %5 ], [ 0, %.preheader2.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="205" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="6" op_0_bw="4">
<![CDATA[
.preheader2:1  %zext_ln34 = zext i4 %i_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln34"/></StgValue>
</operation>

<operation id="206" st_id="51" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:2  %icmp_ln34 = icmp eq i4 %i_1, -8

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="207" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="208" st_id="51" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader2:4  %i_2 = add i4 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="209" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:5  br i1 %icmp_ln34, label %.preheader3.loopexit, label %.preheader1.preheader

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>

<operation id="210" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="3" op_0_bw="4">
<![CDATA[
.preheader1.preheader:0  %trunc_ln43 = trunc i4 %i_1 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="211" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.preheader:1  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="212" st_id="51" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln34" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
.preheader3.loopexit:0  br label %.preheader3

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="213" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader1:0  %y_0 = phi i4 [ 0, %.preheader1.preheader ], [ %y, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="y_0"/></StgValue>
</operation>

<operation id="214" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader1:1  %aux_0 = phi float [ 0.000000e+00, %.preheader1.preheader ], [ %aux_1, %.preheader1.loopexit ]

]]></Node>
<StgValue><ssdm name="aux_0"/></StgValue>
</operation>

<operation id="215" st_id="52" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:2  %icmp_ln37 = icmp eq i4 %y_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln37"/></StgValue>
</operation>

<operation id="216" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="217" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader1:4  %y = add i4 %y_0, 1

]]></Node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="218" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:5  br i1 %icmp_ln37, label %5, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln37"/></StgValue>
</operation>

<operation id="219" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="3" op_0_bw="4">
<![CDATA[
.preheader.preheader:0  %trunc_ln43_1 = trunc i4 %y_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln43_1"/></StgValue>
</operation>

<operation id="220" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader.preheader:1  %shl_ln2 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln43_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="221" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="222" st_id="52" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %add_ln47 = add i6 %shl_ln1, %zext_ln34

]]></Node>
<StgValue><ssdm name="add_ln47"/></StgValue>
</operation>

<operation id="223" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln47 = zext i6 %add_ln47 to i64

]]></Node>
<StgValue><ssdm name="zext_ln47"/></StgValue>
</operation>

<operation id="224" st_id="52" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %U_2_addr = getelementptr [64 x float]* %U_2, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="U_2_addr"/></StgValue>
</operation>

<operation id="225" st_id="52" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln37" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
:5  %U_2_load = load float* %U_2_addr, align 4

]]></Node>
<StgValue><ssdm name="U_2_load"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="226" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader:0  %j_0 = phi i4 [ %j, %_ifconv ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="227" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.preheader:1  %aux_1 = phi float [ %aux_2, %_ifconv ], [ %aux_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="aux_1"/></StgValue>
</operation>

<operation id="228" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="4">
<![CDATA[
.preheader:2  %zext_ln39 = zext i4 %j_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln39"/></StgValue>
</operation>

<operation id="229" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %icmp_ln39 = icmp eq i4 %j_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln39"/></StgValue>
</operation>

<operation id="230" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="231" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:5  %j = add i4 %j_0, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="232" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:6  br i1 %icmp_ln39, label %.preheader1.loopexit, label %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>

<operation id="233" st_id="53" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
_ifconv:0  %icmp_ln41 = icmp eq i4 %y_0, %j_0

]]></Node>
<StgValue><ssdm name="icmp_ln41"/></StgValue>
</operation>

<operation id="234" st_id="53" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ifconv:1  %add_ln43 = add i6 %zext_ln39, %shl_ln2

]]></Node>
<StgValue><ssdm name="add_ln43"/></StgValue>
</operation>

<operation id="235" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="12" op_1_bw="3" op_2_bw="3" op_3_bw="6">
<![CDATA[
_ifconv:2  %add_ln43_2 = call i12 @_ssdm_op_BitConcatenate.i12.i3.i3.i6(i3 %trunc_ln47, i3 %trunc_ln43, i6 %add_ln43)

]]></Node>
<StgValue><ssdm name="add_ln43_2"/></StgValue>
</operation>

<operation id="236" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="64" op_0_bw="12">
<![CDATA[
_ifconv:3  %zext_ln43 = zext i12 %add_ln43_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43"/></StgValue>
</operation>

<operation id="237" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:4  %T_addr = getelementptr [4096 x float]* %T, i64 0, i64 %zext_ln43

]]></Node>
<StgValue><ssdm name="T_addr"/></StgValue>
</operation>

<operation id="238" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %T_load = load float* %T_addr, align 4

]]></Node>
<StgValue><ssdm name="T_load"/></StgValue>
</operation>

<operation id="239" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="6">
<![CDATA[
_ifconv:6  %zext_ln43_1 = zext i6 %add_ln43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln43_1"/></StgValue>
</operation>

<operation id="240" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:7  %V_addr_2 = getelementptr [64 x float]* %V, i64 0, i64 %zext_ln43_1

]]></Node>
<StgValue><ssdm name="V_addr_2"/></StgValue>
</operation>

<operation id="241" st_id="53" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:8  %V_load = load float* %V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="V_load"/></StgValue>
</operation>

<operation id="242" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln39" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
.preheader1.loopexit:0  br label %.preheader1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="243" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="12">
<![CDATA[
_ifconv:5  %T_load = load float* %T_addr, align 4

]]></Node>
<StgValue><ssdm name="T_load"/></StgValue>
</operation>

<operation id="244" st_id="54" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="6">
<![CDATA[
_ifconv:8  %V_load = load float* %V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="V_load"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="245" st_id="55" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_11 = fmul float %T_load, %V_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="246" st_id="56" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_11 = fmul float %T_load, %V_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="247" st_id="57" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_11 = fmul float %T_load, %V_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="248" st_id="58" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %tmp_11 = fmul float %T_load, %V_load

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="249" st_id="59" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %aux = fadd float %aux_1, %tmp_11

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="250" st_id="60" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %aux = fadd float %aux_1, %tmp_11

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="251" st_id="61" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %aux = fadd float %aux_1, %tmp_11

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="252" st_id="62" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %aux = fadd float %aux_1, %tmp_11

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="253" st_id="63" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln41" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:10  %aux = fadd float %aux_1, %tmp_11

]]></Node>
<StgValue><ssdm name="aux"/></StgValue>
</operation>

<operation id="254" st_id="63" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:11  %aux_2 = select i1 %icmp_ln41, float %aux_1, float %aux

]]></Node>
<StgValue><ssdm name="aux_2"/></StgValue>
</operation>

<operation id="255" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0">
<![CDATA[
_ifconv:12  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln39"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="256" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="6">
<![CDATA[
:5  %U_2_load = load float* %U_2_addr, align 4

]]></Node>
<StgValue><ssdm name="U_2_load"/></StgValue>
</operation>

<operation id="257" st_id="64" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4 = fmul float %tmp_2, %aux_0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="258" st_id="65" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_9 = fmul float %tmp_1, %U_2_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="259" st_id="65" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4 = fmul float %tmp_2, %aux_0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="260" st_id="66" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_9 = fmul float %tmp_1, %U_2_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="261" st_id="66" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4 = fmul float %tmp_2, %aux_0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="262" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %U_1_addr_1 = getelementptr [64 x float]* %U_1, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="U_1_addr_1"/></StgValue>
</operation>

<operation id="263" st_id="67" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
:3  %U_1_load_1 = load float* %U_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_1"/></StgValue>
</operation>

<operation id="264" st_id="67" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_9 = fmul float %tmp_1, %U_2_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="265" st_id="67" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_4 = fmul float %tmp_2, %aux_0

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="266" st_id="68" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="6">
<![CDATA[
:3  %U_1_load_1 = load float* %U_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="U_1_load_1"/></StgValue>
</operation>

<operation id="267" st_id="68" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_9 = fmul float %tmp_1, %U_2_load

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="268" st_id="69" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_s = fsub float %U_1_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="269" st_id="70" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_s = fsub float %U_1_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="270" st_id="71" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_s = fsub float %U_1_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="271" st_id="72" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_s = fsub float %U_1_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="272" st_id="73" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_s = fsub float %U_1_load_1, %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="273" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %I_addr = getelementptr [64 x float]* %I, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="I_addr"/></StgValue>
</operation>

<operation id="274" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
:11  %I_load = load float* %I_addr, align 4

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="275" st_id="74" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5 = fadd float %tmp_s, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="276" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="6">
<![CDATA[
:11  %I_load = load float* %I_addr, align 4

]]></Node>
<StgValue><ssdm name="I_load"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="277" st_id="75" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5 = fadd float %tmp_s, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="278" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6 = fmul float %tmp_3, %I_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="279" st_id="76" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5 = fadd float %tmp_s, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="280" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6 = fmul float %tmp_3, %I_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="281" st_id="77" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5 = fadd float %tmp_s, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="282" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6 = fmul float %tmp_3, %I_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="283" st_id="78" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_5 = fadd float %tmp_s, %tmp_4

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="284" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_6 = fmul float %tmp_3, %I_load

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="285" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fadd float %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="286" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fadd float %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="287" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fadd float %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="288" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fadd float %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="289" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_10 = fadd float %tmp_5, %tmp_6

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="290" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %U_0_addr = getelementptr [64 x float]* %U_0, i64 0, i64 %zext_ln47

]]></Node>
<StgValue><ssdm name="U_0_addr"/></StgValue>
</operation>

<operation id="291" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
:15  store float %tmp_10, float* %U_0_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln47"/></StgValue>
</operation>

<operation id="292" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
:16  br label %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
