/* SPDX-License-Identifier: GPL-2.0-only OR BSD-3-Clause */
/*
 * Copyright (c) 2024 MediaTek Inc.
 * Author: KY Liu <ky.liu@mediatek.com>
 */

#ifndef _DT_BINDINGS_CLK_MT6899_H
#define _DT_BINDINGS_CLK_MT6899_H

/* TOPCKGEN */
#define CLK_TOP_AXI_SEL					0
#define CLK_TOP_P_FAXI_SEL				1
#define CLK_TOP_U_FAXI_SEL				2
#define CLK_TOP_PEXTP_FAXI_SEL				3
#define CLK_TOP_BUS_AXIMEM_SEL				4
#define CLK_TOP_MEM_SUB_SEL				5
#define CLK_TOP_P_FMEM_SUB_SEL				6
#define CLK_TOP_U_FMEM_SUB_SEL				7
#define CLK_TOP_PEXTP_FMEM_SUB_SEL			8
#define CLK_TOP_EMI_N_SEL				9
#define CLK_TOP_EMI_S_SEL				10
#define CLK_TOP_EMI_SLICE_N_SEL				11
#define CLK_TOP_EMI_SLICE_S_SEL				12
#define CLK_TOP_AP2CONN_HOST_SEL			13
#define CLK_TOP_ATB_SEL					14
#define CLK_TOP_CIRQ_SEL				15
#define CLK_TOP_EFUSE_SEL				16
#define CLK_TOP_MCU_L3GIC_SEL				17
#define CLK_TOP_MCU_INFRA_SEL				18
#define CLK_TOP_MCU_ACP_SEL				19
#define CLK_TOP_TL_SEL					20
#define CLK_TOP_EMI_INTERFACE_546_SEL			21
#define CLK_TOP_DSP_SEL					22
#define CLK_TOP_MFG_REF_SEL				23
#define CLK_TOP_MFGSC_REF_SEL				24
#define CLK_TOP_MFG_EB_SEL				25
#define CLK_TOP_UART_SEL				26
#define CLK_TOP_SPI0_BCLK_SEL				27
#define CLK_TOP_SPI1_BCLK_SEL				28
#define CLK_TOP_SPI2_BCLK_SEL				29
#define CLK_TOP_SPI3_BCLK_SEL				30
#define CLK_TOP_SPI4_BCLK_SEL				31
#define CLK_TOP_SPI5_BCLK_SEL				32
#define CLK_TOP_SPI6_BCLK_SEL				33
#define CLK_TOP_SPI7_BCLK_SEL				34
#define CLK_TOP_MSDC30_1_SEL				35
#define CLK_TOP_MSDC30_2_SEL				36
#define CLK_TOP_AUD_INTBUS_SEL				37
#define CLK_TOP_DISP_PWM_SEL				38
#define CLK_TOP_USB_TOP_SEL				39
#define CLK_TOP_USB_XHCI_SEL				40
#define CLK_TOP_MSDC30_1_HCLK_SEL			41
#define CLK_TOP_I2C_SEL					42
#define CLK_TOP_AUD_ENGEN1_SEL				43
#define CLK_TOP_AUD_ENGEN2_SEL				44
#define CLK_TOP_AES_UFSFDE_SEL				45
#define CLK_TOP_U_SEL					46
#define CLK_TOP_U_MBIST_SEL				47
#define CLK_TOP_PEXTP_MBIST_SEL				48
#define CLK_TOP_AUD_1_SEL				49
#define CLK_TOP_AUD_2_SEL				50
#define CLK_TOP_AUDIO_H_SEL				51
#define CLK_TOP_ADSP_SEL				52
#define CLK_TOP_ADPS_UARTHUB_BCLK_SEL			53
#define CLK_TOP_DPMAIF_MAIN_SEL				54
#define CLK_TOP_PWM_SEL					55
#define CLK_TOP_MCUPM_SEL				56
#define CLK_TOP_DPSW_CMP_26M_SEL			57
#define CLK_TOP_MSDC30_2_HCLK_SEL			58
#define CLK_TOP_APLL_I2SIN0_MCK_SEL			59
#define CLK_TOP_APLL_I2SIN1_MCK_SEL			60
#define CLK_TOP_APLL_I2SIN2_MCK_SEL			61
#define CLK_TOP_APLL_I2SIN3_MCK_SEL			62
#define CLK_TOP_APLL_I2SIN4_MCK_SEL			63
#define CLK_TOP_APLL_I2SIN6_MCK_SEL			64
#define CLK_TOP_APLL_I2SOUT0_MCK_SEL			65
#define CLK_TOP_APLL_I2SOUT1_MCK_SEL			66
#define CLK_TOP_APLL_I2SOUT2_MCK_SEL			67
#define CLK_TOP_APLL_I2SOUT3_MCK_SEL			68
#define CLK_TOP_APLL_I2SOUT4_MCK_SEL			69
#define CLK_TOP_APLL_I2SOUT6_MCK_SEL			70
#define CLK_TOP_APLL_FMI2S_MCK_SEL			71
#define CLK_TOP_APLL_TDMOUT_MCK_SEL			72
#define CLK_TOP_SENINF0_SEL				73
#define CLK_TOP_SENINF1_SEL				74
#define CLK_TOP_SENINF2_SEL				75
#define CLK_TOP_SENINF3_SEL				76
#define CLK_TOP_SENINF4_SEL				77
#define CLK_TOP_SENINF5_SEL				78
#define CLK_TOP_CCU_AHB_SEL				79
#define CLK_TOP_IMG1_SEL				80
#define CLK_TOP_IPE_SEL					81
#define CLK_TOP_CAM_SEL					82
#define CLK_TOP_CAMTM_SEL				83
#define CLK_TOP_DPE_SEL					84
#define CLK_TOP_VDEC_SEL				85
#define CLK_TOP_CCUSYS_SEL				86
#define CLK_TOP_CCUTM_SEL				87
#define CLK_TOP_VENC_SEL				88
#define CLK_TOP_DP_CORE_SEL				89
#define CLK_TOP_DP_SEL					90
#define CLK_TOP_DISP_SEL				91
#define CLK_TOP_MDP_SEL					92
#define CLK_TOP_MMINFRA_SEL				93
#define CLK_TOP_MMUP_SEL				94
#define CLK_TOP_IMG_26M_SEL				95
#define CLK_TOP_CAM_26M_SEL				96
#define CLK_TOP_DSI_OCC_SEL				97
#define CLK_TOP_APLL12_CK_DIV_I2SIN0			98
#define CLK_TOP_APLL12_CK_DIV_I2SIN1			99
#define CLK_TOP_APLL12_CK_DIV_I2SIN2			100
#define CLK_TOP_APLL12_CK_DIV_I2SIN3			101
#define CLK_TOP_APLL12_CK_DIV_I2SIN4			102
#define CLK_TOP_APLL12_CK_DIV_I2SIN6			103
#define CLK_TOP_APLL12_CK_DIV_I2SOUT0			104
#define CLK_TOP_APLL12_CK_DIV_I2SOUT1			105
#define CLK_TOP_APLL12_CK_DIV_I2SOUT2			106
#define CLK_TOP_APLL12_CK_DIV_I2SOUT3			107
#define CLK_TOP_APLL12_CK_DIV_I2SOUT4			108
#define CLK_TOP_APLL12_CK_DIV_I2SOUT6			109
#define CLK_TOP_APLL12_CK_DIV_FMI2S			110
#define CLK_TOP_APLL12_CK_DIV_TDMOUT_M			111
#define CLK_TOP_APLL12_CK_DIV_TDMOUT_B			112
#define CLK_TOP_MAINPLL					113
#define CLK_TOP_MAINPLL_D3				114
#define CLK_TOP_MAINPLL_D4				115
#define CLK_TOP_MAINPLL_D4_D2				116
#define CLK_TOP_MAINPLL_D4_D4				117
#define CLK_TOP_MAINPLL_D4_D8				118
#define CLK_TOP_MAINPLL_D5				119
#define CLK_TOP_MAINPLL_D5_D2				120
#define CLK_TOP_MAINPLL_D5_D4				121
#define CLK_TOP_MAINPLL_D5_D8				122
#define CLK_TOP_MAINPLL_D6				123
#define CLK_TOP_MAINPLL_D6_D2				124
#define CLK_TOP_MAINPLL_D6_D4				125
#define CLK_TOP_MAINPLL_D7				126
#define CLK_TOP_MAINPLL_D7_D2				127
#define CLK_TOP_MAINPLL_D7_D4				128
#define CLK_TOP_MAINPLL_D7_D8				129
#define CLK_TOP_MAINPLL_D9				130
#define CLK_TOP_UNIVPLL_D2				131
#define CLK_TOP_UNIVPLL_D3				132
#define CLK_TOP_UNIVPLL_D4				133
#define CLK_TOP_UNIVPLL_D4_D2				134
#define CLK_TOP_UNIVPLL_D4_D4				135
#define CLK_TOP_UNIVPLL_D4_D8				136
#define CLK_TOP_UNIVPLL_D5				137
#define CLK_TOP_UNIVPLL_D5_D2				138
#define CLK_TOP_UNIVPLL_D5_D4				139
#define CLK_TOP_UNIVPLL_D6				140
#define CLK_TOP_UNIVPLL_D6_D2				141
#define CLK_TOP_UNIVPLL_D6_D4				142
#define CLK_TOP_UNIVPLL_D6_D8				143
#define CLK_TOP_UNIVPLL_D6_D16				144
#define CLK_TOP_UNIVPLL_D7				145
#define CLK_TOP_UNIVPLL_192M				146
#define CLK_TOP_UNIVPLL_192M_D8				147
#define CLK_TOP_UNIVPLL_192M_D10			148
#define CLK_TOP_UNIVPLL_192M_D16			149
#define CLK_TOP_UNIVPLL_192M_D32			150
#define CLK_TOP_APLL1					151
#define CLK_TOP_APLL1_D4				152
#define CLK_TOP_APLL1_D8				153
#define CLK_TOP_APLL2					154
#define CLK_TOP_APLL2_D4				155
#define CLK_TOP_APLL2_D8				156
#define CLK_TOP_ADSPPLL					157
#define CLK_TOP_EMIPLL					158
#define CLK_TOP_EMIPLL2					159
#define CLK_TOP_MMPLL_D4				160
#define CLK_TOP_MMPLL_D4_D2				161
#define CLK_TOP_MMPLL_D5				162
#define CLK_TOP_MMPLL_D5_D2				163
#define CLK_TOP_MMPLL_D6				164
#define CLK_TOP_MMPLL_D6_D2				165
#define CLK_TOP_MMPLL_D7				166
#define CLK_TOP_MMPLL_D9				167
#define CLK_TOP_TVDPLL					168
#define CLK_TOP_TVDPLL_D2				169
#define CLK_TOP_TVDPLL_D4				170
#define CLK_TOP_TVDPLL_D8				171
#define CLK_TOP_TVDPLL_D16				172
#define CLK_TOP_MSDCPLL					173
#define CLK_TOP_MSDCPLL_D2				174
#define CLK_TOP_CLKRTC					175
#define CLK_TOP_TCK_26M_MX9				176
#define CLK_TOP_F26M_CK_D2				177
#define CLK_TOP_ULPOSC					178
#define CLK_TOP_OSC_D2					179
#define CLK_TOP_OSC_D3					180
#define CLK_TOP_OSC_D4					181
#define CLK_TOP_OSC_D5					182
#define CLK_TOP_OSC_D7					183
#define CLK_TOP_OSC_D8					184
#define CLK_TOP_OSC_D10					185
#define CLK_TOP_OSC_D20					186
#define CLK_TOP_OSC_D32					187
#define CLK_TOP_OSC_D40					188
#define CLK_TOP_IMGPLL_D3				189
#define CLK_TOP_IMGPLL_D4				190
#define CLK_TOP_IMGPLL_D5_D2				191
#define CLK_TOP_F26M					192
#define CLK_TOP_RTC					193
#define CLK_TOP_AXI					194
#define CLK_TOP_P_FAXI					195
#define CLK_TOP_U_FAXI					196
#define CLK_TOP_P_FMEM_SUB				197
#define CLK_TOP_U_FMEM_SUB				198
#define CLK_TOP_EMI_N					199
#define CLK_TOP_ATB					200
#define CLK_TOP_DSP					201
#define CLK_TOP_MFG_REF					202
#define CLK_TOP_UART					203
#define CLK_TOP_SPI0_BCLK				204
#define CLK_TOP_SPI1_BCLK				205
#define CLK_TOP_SPI2_BCLK				206
#define CLK_TOP_SPI3_BCLK				207
#define CLK_TOP_SPI4_BCLK				208
#define CLK_TOP_SPI5_BCLK				209
#define CLK_TOP_SPI6_BCLK				210
#define CLK_TOP_SPI7_BCLK				211
#define CLK_TOP_MSDC30_1				212
#define CLK_TOP_AUD_INTBUS				213
#define CLK_TOP_DISP_PWM				214
#define CLK_TOP_USB_TOP					215
#define CLK_TOP_USB_XHCI				216
#define CLK_TOP_I2C					217
#define CLK_TOP_AUD_ENGEN1				218
#define CLK_TOP_AUD_ENGEN2				219
#define CLK_TOP_AES_UFSFDE				220
#define CLK_TOP_UFS					221
#define CLK_TOP_AUDIO_H					222
#define CLK_TOP_ADSP					223
#define CLK_TOP_DPMAIF_MAIN				224
#define CLK_TOP_PWM					225
#define CLK_TOP_SDF					226
#define CLK_TOP_USB_FMCNT				227
#define CLK_TOP_AVS_IMG					228
#define CLK_TOP_AVS_CAM					229
#define CLK_TOP_VDEC					230
#define CLK_TOP_CCUSYS					231
#define CLK_TOP_VENC					232
#define CLK_TOP_MMINFRA					233
#define CLK_TOP_IMG_26M					234
#define CLK_TOP_CAM_26M					235
#define CLK_TOP_IMG1					236
#define CLK_TOP_IPE					237
#define CLK_TOP_CAM					238
#define CLK_TOP_CAMTM					239
#define CLK_TOP_DPE					240
#define CLK_TOP_DISP					241
#define CLK_TOP_MDP					242
#define CLK_TOP_NR_CLK					243

/* INFRA_INFRACFG_AO_REG */
#define CLK_INFRACFG_AO_CCIF1_AP			0
#define CLK_INFRACFG_AO_CCIF1_AP_CCCI			1
#define CLK_INFRACFG_AO_CCIF1_MD			2
#define CLK_INFRACFG_AO_CCIF1_MD_CCCI			3
#define CLK_INFRACFG_AO_CCIF_AP				4
#define CLK_INFRACFG_AO_CCIF_AP_CCCI			5
#define CLK_INFRACFG_AO_CCIF_MD				6
#define CLK_INFRACFG_AO_CCIF_MD_CCCI			7
#define CLK_INFRACFG_AO_CLDMA_BCLK			8
#define CLK_INFRACFG_AO_CLDMA_BCLK_DPMAIF		9
#define CLK_INFRACFG_AO_CCIF5_MD			10
#define CLK_INFRACFG_AO_CCIF5_MD_CCCI			11
#define CLK_INFRACFG_AO_CCIF2_AP			12
#define CLK_INFRACFG_AO_CCIF2_AP_CCCI			13
#define CLK_INFRACFG_AO_CCIF2_MD			14
#define CLK_INFRACFG_AO_CCIF2_MD_CCCI			15
#define CLK_INFRACFG_AO_DPMAIF_MAIN			16
#define CLK_INFRACFG_AO_DPMAIF_MAIN_DPMAIF		17
#define CLK_INFRACFG_AO_CCIF4_MD			18
#define CLK_INFRACFG_AO_CCIF4_MD_CCCI			19
#define CLK_INFRACFG_AO_RG_MMW_DPMAIF26M		20
#define CLK_INFRACFG_AO_RG_MMW_DPMAIF26M_DPMAIF		21
#define CLK_INFRACFG_AO_NR_CLK				22

/* APMIXEDSYS */
#define CLK_APMIXED_MAINPLL				0
#define CLK_APMIXED_UNIVPLL				1
#define CLK_APMIXED_MMPLL				2
#define CLK_APMIXED_EMIPLL				3
#define CLK_APMIXED_APLL1				4
#define CLK_APMIXED_APLL2				5
#define CLK_APMIXED_MSDCPLL				6
#define CLK_APMIXED_EMIPLL2				7
#define CLK_APMIXED_IMGPLL				8
#define CLK_APMIXED_TVDPLL				9
#define CLK_APMIXED_ADSPPLL				10
#define CLK_APMIXED_NR_CLK				11

/* PERICFG_AO */
#define CLK_PERAOP_UART0				0
#define CLK_PERAOP_UART0_UART				1
#define CLK_PERAOP_UART1				2
#define CLK_PERAOP_UART1_UART				3
#define CLK_PERAOP_UART2				4
#define CLK_PERAOP_UART2_UART				5
#define CLK_PERAOP_UART3				6
#define CLK_PERAOP_UART3_UART				7
#define CLK_PERAOP_PWM_H				8
#define CLK_PERAOP_PWM_H_PWM				9
#define CLK_PERAOP_PWM_B				10
#define CLK_PERAOP_PWM_B_PWM				11
#define CLK_PERAOP_PWM_FB1				12
#define CLK_PERAOP_PWM_FB1_PWM				13
#define CLK_PERAOP_PWM_FB2				14
#define CLK_PERAOP_PWM_FB2_PWM				15
#define CLK_PERAOP_PWM_FB3				16
#define CLK_PERAOP_PWM_FB3_PWM				17
#define CLK_PERAOP_PWM_FB4				18
#define CLK_PERAOP_PWM_FB4_PWM				19
#define CLK_PERAOP_SPI0_B				20
#define CLK_PERAOP_SPI0_B_SPI				21
#define CLK_PERAOP_SPI1_B				22
#define CLK_PERAOP_SPI1_B_SPI				23
#define CLK_PERAOP_SPI2_B				24
#define CLK_PERAOP_SPI2_B_SPI				25
#define CLK_PERAOP_SPI3_B				26
#define CLK_PERAOP_SPI3_B_SPI				27
#define CLK_PERAOP_SPI4_B				28
#define CLK_PERAOP_SPI4_B_SPI				29
#define CLK_PERAOP_SPI5_B				30
#define CLK_PERAOP_SPI5_B_SPI				31
#define CLK_PERAOP_SPI6_B				32
#define CLK_PERAOP_SPI6_B_SPI				33
#define CLK_PERAOP_SPI7_B				34
#define CLK_PERAOP_SPI7_B_SPI				35
#define CLK_PERAOP_DMA_B				36
#define CLK_PERAOP_DMA_B_UART				37
#define CLK_PERAOP_DMA_B_I2C				38
#define CLK_PERAOP_SSUSB0_FRMCNT			39
#define CLK_PERAOP_SSUSB0_FRMCNT_USB			40
#define CLK_PERAOP_MSDC1				41
#define CLK_PERAOP_MSDC1_MSDC1				42
#define CLK_PERAOP_MSDC1_F				43
#define CLK_PERAOP_MSDC1_F_MSDC1			44
#define CLK_PERAOP_MSDC1_H				45
#define CLK_PERAOP_MSDC1_H_MSDC1			46
#define CLK_PERAOP_MSDC2				47
#define CLK_PERAOP_MSDC2_MSDC2				48
#define CLK_PERAOP_MSDC2_F				49
#define CLK_PERAOP_MSDC2_F_MSDC2			50
#define CLK_PERAOP_MSDC2_H				51
#define CLK_PERAOP_MSDC2_H_MSDC2			52
#define CLK_PERAOP_AUDIO_SLV				53
#define CLK_PERAOP_AUDIO_SLV_AFE			54
#define CLK_PERAOP_AUDIO_MST				55
#define CLK_PERAOP_AUDIO_MST_AFE			56
#define CLK_PERAOP_AUDIO_INTBUS				57
#define CLK_PERAOP_AUDIO_INTBUS_AFE			58
#define CLK_PERAO_NR_CLK				59

/* AFE */
#define CLK_AFE_DL1_DAC_TML				0
#define CLK_AFE_DL1_DAC_TML_AFE				1
#define CLK_AFE_DL1_DAC_HIRES				2
#define CLK_AFE_DL1_DAC_HIRES_AFE			3
#define CLK_AFE_DL1_DAC					4
#define CLK_AFE_DL1_DAC_AFE				5
#define CLK_AFE_DL1_PREDIS				6
#define CLK_AFE_DL1_PREDIS_AFE				7
#define CLK_AFE_DL1_NLE					8
#define CLK_AFE_DL1_NLE_AFE				9
#define CLK_AFE_DL0_DAC_TML				10
#define CLK_AFE_DL0_DAC_TML_AFE				11
#define CLK_AFE_DL0_DAC_HIRES				12
#define CLK_AFE_DL0_DAC_HIRES_AFE			13
#define CLK_AFE_DL0_DAC					14
#define CLK_AFE_DL0_DAC_AFE				15
#define CLK_AFE_DL0_PREDIS				16
#define CLK_AFE_DL0_PREDIS_AFE				17
#define CLK_AFE_DL0_NLE					18
#define CLK_AFE_DL0_NLE_AFE				19
#define CLK_AFE_PCM1					20
#define CLK_AFE_PCM1_AFE				21
#define CLK_AFE_PCM0					22
#define CLK_AFE_PCM0_AFE				23
#define CLK_AFE_CM1					24
#define CLK_AFE_CM1_AFE					25
#define CLK_AFE_CM0					26
#define CLK_AFE_CM0_AFE					27
#define CLK_AFE_STF					28
#define CLK_AFE_STF_AFE					29
#define CLK_AFE_HW_GAIN23				30
#define CLK_AFE_HW_GAIN23_AFE				31
#define CLK_AFE_HW_GAIN01				32
#define CLK_AFE_HW_GAIN01_AFE				33
#define CLK_AFE_FM_I2S					34
#define CLK_AFE_FM_I2S_AFE				35
#define CLK_AFE_MTKAIFV4				36
#define CLK_AFE_MTKAIFV4_AFE				37
#define CLK_AFE_DMIC1_ADC_HIRES_TML			38
#define CLK_AFE_DMIC1_ADC_HIRES_TML_AFE			39
#define CLK_AFE_DMIC1_ADC_HIRES				40
#define CLK_AFE_DMIC1_ADC_HIRES_AFE			41
#define CLK_AFE_DMIC1_TML				42
#define CLK_AFE_DMIC1_TML_AFE				43
#define CLK_AFE_DMIC1_ADC				44
#define CLK_AFE_DMIC1_ADC_AFE				45
#define CLK_AFE_DMIC0_ADC_HIRES_TML			46
#define CLK_AFE_DMIC0_ADC_HIRES_TML_AFE			47
#define CLK_AFE_DMIC0_ADC_HIRES				48
#define CLK_AFE_DMIC0_ADC_HIRES_AFE			49
#define CLK_AFE_DMIC0_TML				50
#define CLK_AFE_DMIC0_TML_AFE				51
#define CLK_AFE_DMIC0_ADC				52
#define CLK_AFE_DMIC0_ADC_AFE				53
#define CLK_AFE_UL1_ADC_HIRES_TML			54
#define CLK_AFE_UL1_ADC_HIRES_TML_AFE			55
#define CLK_AFE_UL1_ADC_HIRES				56
#define CLK_AFE_UL1_ADC_HIRES_AFE			57
#define CLK_AFE_UL1_TML					58
#define CLK_AFE_UL1_TML_AFE				59
#define CLK_AFE_UL1_ADC					60
#define CLK_AFE_UL1_ADC_AFE				61
#define CLK_AFE_UL0_TML					62
#define CLK_AFE_UL0_TML_AFE				63
#define CLK_AFE_UL0_ADC					64
#define CLK_AFE_UL0_ADC_AFE				65
#define CLK_AFE_ETDM_IN6				66
#define CLK_AFE_ETDM_IN6_AFE				67
#define CLK_AFE_ETDM_IN4				68
#define CLK_AFE_ETDM_IN4_AFE				69
#define CLK_AFE_ETDM_IN2				70
#define CLK_AFE_ETDM_IN2_AFE				71
#define CLK_AFE_ETDM_IN1				72
#define CLK_AFE_ETDM_IN1_AFE				73
#define CLK_AFE_ETDM_IN0				74
#define CLK_AFE_ETDM_IN0_AFE				75
#define CLK_AFE_ETDM_OUT6				76
#define CLK_AFE_ETDM_OUT6_AFE				77
#define CLK_AFE_ETDM_OUT4				78
#define CLK_AFE_ETDM_OUT4_AFE				79
#define CLK_AFE_ETDM_OUT2				80
#define CLK_AFE_ETDM_OUT2_AFE				81
#define CLK_AFE_ETDM_OUT1				82
#define CLK_AFE_ETDM_OUT1_AFE				83
#define CLK_AFE_ETDM_OUT0				84
#define CLK_AFE_ETDM_OUT0_AFE				85
#define CLK_AFE_TDM_OUT					86
#define CLK_AFE_TDM_OUT_AFE				87
#define CLK_AFE_GENERAL3_ASRC				88
#define CLK_AFE_GENERAL3_ASRC_AFE			89
#define CLK_AFE_GENERAL2_ASRC				90
#define CLK_AFE_GENERAL2_ASRC_AFE			91
#define CLK_AFE_GENERAL1_ASRC				92
#define CLK_AFE_GENERAL1_ASRC_AFE			93
#define CLK_AFE_GENERAL0_ASRC				94
#define CLK_AFE_GENERAL0_ASRC_AFE			95
#define CLK_AFE_CONNSYS_I2S_ASRC			96
#define CLK_AFE_CONNSYS_I2S_ASRC_AFE			97
#define CLK_AFE_AUDIO_HOPPING				98
#define CLK_AFE_AUDIO_HOPPING_AFE			99
#define CLK_AFE_AUDIO_F26M				100
#define CLK_AFE_AUDIO_F26M_AFE				101
#define CLK_AFE_APLL1					102
#define CLK_AFE_APLL1_AFE				103
#define CLK_AFE_APLL2					104
#define CLK_AFE_APLL2_AFE				105
#define CLK_AFE_H208M					106
#define CLK_AFE_H208M_AFE				107
#define CLK_AFE_APLL_TUNER2				108
#define CLK_AFE_APLL_TUNER2_AFE				109
#define CLK_AFE_APLL_TUNER1				110
#define CLK_AFE_APLL_TUNER1_AFE				111
#define CLK_AFE_NR_CLK					112

/* IMP_IIC_WRAP_C */
#define CLK_IMPC_I2C10					0
#define CLK_IMPC_I2C10_I2C				1
#define CLK_IMPC_I2C11					2
#define CLK_IMPC_I2C11_I2C				3
#define CLK_IMPC_I2C12					4
#define CLK_IMPC_I2C12_I2C				5
#define CLK_IMPC_I2C13					6
#define CLK_IMPC_I2C13_I2C				7
#define CLK_IMPC_NR_CLK					8

/* UFSCFG_AO */
#define CLK_UFSAO_UNIPRO_SYS				0
#define CLK_UFSAO_UNIPRO_SYS_UFS			1
#define CLK_UFSAO_U_PHY_SAP				2
#define CLK_UFSAO_U_PHY_SAP_UFS				3
#define CLK_UFSAO_U_PHY_TOP_AHB_S_BUSCK			4
#define CLK_UFSAO_U_PHY_TOP_AHB_S_BUSCK_UFS		5
#define CLK_UFSAO_U_AO_FREE_26M				6
#define CLK_UFSAO_U_AO_FREE_26M_UFS			7
#define CLK_UFSAO_NR_CLK				8

/* UFSCFG_PDN */
#define CLK_UFSPDN_UFSHCI_UFS				0
#define CLK_UFSPDN_UFSHCI_UFS_UFS			1
#define CLK_UFSPDN_UFSHCI_AES				2
#define CLK_UFSPDN_UFSHCI_AES_UFS			3
#define CLK_UFSPDN_UFSHCI_U_AHB				4
#define CLK_UFSPDN_UFSHCI_U_AHB_UFS			5
#define CLK_UFSPDN_UFSHCI_U_AXI				6
#define CLK_UFSPDN_UFSHCI_U_AXI_UFS			7
#define CLK_UFSPDN_U_FREE_26M				8
#define CLK_UFSPDN_U_FREE_26M_UFS			9
#define CLK_UFSPDN_NR_CLK				10

/* IMP_IIC_WRAP_EN */
#define CLK_IMPEN_I3C2					0
#define CLK_IMPEN_I3C2_I2C				1
#define CLK_IMPEN_NR_CLK				2

/* IMP_IIC_WRAP_E */
#define CLK_IMPE_I3C4					0
#define CLK_IMPE_I3C4_I2C				1
#define CLK_IMPE_I3C8					2
#define CLK_IMPE_I3C8_I2C				3
#define CLK_IMPE_NR_CLK					4

/* IMP_IIC_WRAP_S */
#define CLK_IMPS_I3C0					0
#define CLK_IMPS_I3C0_I2C				1
#define CLK_IMPS_I3C1					2
#define CLK_IMPS_I3C1_I2C				3
#define CLK_IMPS_I3C7					4
#define CLK_IMPS_I3C7_I2C				5
#define CLK_IMPS_NR_CLK					6

/* IMP_IIC_WRAP_ES */
#define CLK_IMPES_I3C9					0
#define CLK_IMPES_I3C9_I2C				1
#define CLK_IMPES_NR_CLK				2

/* IMP_IIC_WRAP_W */
#define CLK_IMPW_I2C6					0
#define CLK_IMPW_I2C6_I2C				1
#define CLK_IMPW_NR_CLK					2

/* IMP_IIC_WRAP_N */
#define CLK_IMPN_I2C3					0
#define CLK_IMPN_I2C3_I2C				1
#define CLK_IMPN_I2C5					2
#define CLK_IMPN_I2C5_I2C				3
#define CLK_IMPN_NR_CLK					4

/* MFGPLL_PLL_CTRL */
#define CLK_MFG_AO_MFGPLL				0
#define CLK_MFG_AO_NR_CLK				1

/* MFGSCPLL_PLL_CTRL */
#define CLK_MFGSC_AO_MFGSCPLL				0
#define CLK_MFGSC_AO_NR_CLK				1

/* DISPSYS_CONFIG */
#define CLK_MM_CONFIG					0
#define CLK_MM_CONFIG_DISP				1
#define CLK_MM_DISP_MUTEX0				2
#define CLK_MM_DISP_MUTEX0_DISP				3
#define CLK_MM_DISP_AAL0				4
#define CLK_MM_DISP_AAL0_DISP				5
#define CLK_MM_DISP_AAL1				6
#define CLK_MM_DISP_AAL1_DISP				7
#define CLK_MM_DISP_C3D0				8
#define CLK_MM_DISP_C3D0_DISP				9
#define CLK_MM_DISP_C3D1				10
#define CLK_MM_DISP_C3D1_DISP				11
#define CLK_MM_DISP_CCORR0				12
#define CLK_MM_DISP_CCORR0_DISP				13
#define CLK_MM_DISP_CCORR1				14
#define CLK_MM_DISP_CCORR1_DISP				15
#define CLK_MM_DISP_CCORR2				16
#define CLK_MM_DISP_CCORR2_DISP				17
#define CLK_MM_DISP_CCORR3				18
#define CLK_MM_DISP_CCORR3_DISP				19
#define CLK_MM_DISP_CHIST0				20
#define CLK_MM_DISP_CHIST0_DISP				21
#define CLK_MM_DISP_CHIST1				22
#define CLK_MM_DISP_CHIST1_DISP				23
#define CLK_MM_DISP_COLOR0				24
#define CLK_MM_DISP_COLOR0_DISP				25
#define CLK_MM_DISP_COLOR1				26
#define CLK_MM_DISP_COLOR1_DISP				27
#define CLK_MM_DISP_DITHER0				28
#define CLK_MM_DISP_DITHER0_DISP			29
#define CLK_MM_DISP_DITHER1				30
#define CLK_MM_DISP_DITHER1_DISP			31
#define CLK_MM_DISP_DITHER2				32
#define CLK_MM_DISP_DITHER2_DISP			33
#define CLK_MM_DLI_ASYNC0				34
#define CLK_MM_DLI_ASYNC0_DISP				35
#define CLK_MM_DLI_ASYNC1				36
#define CLK_MM_DLI_ASYNC1_DISP				37
#define CLK_MM_DLI_ASYNC2				38
#define CLK_MM_DLI_ASYNC2_DISP				39
#define CLK_MM_DLI_ASYNC3				40
#define CLK_MM_DLI_ASYNC3_DISP				41
#define CLK_MM_DLI_ASYNC4				42
#define CLK_MM_DLI_ASYNC4_DISP				43
#define CLK_MM_DLI_ASYNC5				44
#define CLK_MM_DLI_ASYNC5_DISP				45
#define CLK_MM_DLI_ASYNC6				46
#define CLK_MM_DLI_ASYNC6_DISP				47
#define CLK_MM_DLI_ASYNC7				48
#define CLK_MM_DLI_ASYNC7_DISP				49
#define CLK_MM_DLO_ASYNC0				50
#define CLK_MM_DLO_ASYNC0_DISP				51
#define CLK_MM_DLO_ASYNC1				52
#define CLK_MM_DLO_ASYNC1_DISP				53
#define CLK_MM_DLO_ASYNC2				54
#define CLK_MM_DLO_ASYNC2_DISP				55
#define CLK_MM_DLO_ASYNC3				56
#define CLK_MM_DLO_ASYNC3_DISP				57
#define CLK_MM_DLO_ASYNC4				58
#define CLK_MM_DLO_ASYNC4_DISP				59
#define CLK_MM_DISP_GAMMA0				60
#define CLK_MM_DISP_GAMMA0_DISP				61
#define CLK_MM_DISP_GAMMA1				62
#define CLK_MM_DISP_GAMMA1_DISP				63
#define CLK_MM_MDP_AAL0					64
#define CLK_MM_MDP_AAL0_DISP				65
#define CLK_MM_MDP_RDMA0				66
#define CLK_MM_MDP_RDMA0_DISP				67
#define CLK_MM_DISP_ODDMR0				68
#define CLK_MM_DISP_ODDMR0_DISP				69
#define CLK_MM_DISP_POSTALIGN0				70
#define CLK_MM_DISP_POSTALIGN0_DISP			71
#define CLK_MM_DISP_POSTMASK0				72
#define CLK_MM_DISP_POSTMASK0_DISP			73
#define CLK_MM_DISP_POSTMASK1				74
#define CLK_MM_DISP_POSTMASK1_DISP			75
#define CLK_MM_DISP_RSZ0				76
#define CLK_MM_DISP_RSZ0_DISP				77
#define CLK_MM_DISP_RSZ1				78
#define CLK_MM_DISP_RSZ1_DISP				79
#define CLK_MM_DISP_SPR0				80
#define CLK_MM_DISP_SPR0_DISP				81
#define CLK_MM_DISP_TDSHP0				82
#define CLK_MM_DISP_TDSHP0_DISP				83
#define CLK_MM_DISP_TDSHP1				84
#define CLK_MM_DISP_TDSHP1_DISP				85
#define CLK_MM_DISP_WDMA1				86
#define CLK_MM_DISP_WDMA1_DISP				87
#define CLK_MM_DISP_Y2R0				88
#define CLK_MM_DISP_Y2R0_DISP				89
#define CLK_MM_MDP_AAL1					90
#define CLK_MM_MDP_AAL1_DISP				91
#define CLK_MM_SMI_SUB_COMM0				92
#define CLK_MM_SMI_SUB_COMM0_DISP			93
#define CLK_MM_SMI_SUB_COMM0_SMI			94
#define CLK_MM_SMI_SUB_COMM0_GENPD			95
#define CLK_MM_DISP_RSZ0_MOUT_RELAY			96
#define CLK_MM_DISP_RSZ0_MOUT_RELAY_DISP		97
#define CLK_MM_DISP_RSZ1_MOUT_RELAY			98
#define CLK_MM_DISP_RSZ1_MOUT_RELAY_DISP		99
#define CLK_MM_NR_CLK					100

/* DISPSYS1_CONFIG */
#define CLK_MM1_DISPSYS1_CONFIG				0
#define CLK_MM1_DISPSYS1_CONFIG_DISP			1
#define CLK_MM1_DISP_MUTEX0				2
#define CLK_MM1_DISP_MUTEX0_DISP			3
#define CLK_MM1_DISP_DLI_ASYNC0				4
#define CLK_MM1_DISP_DLI_ASYNC0_DISP			5
#define CLK_MM1_DISP_DLI_ASYNC1				6
#define CLK_MM1_DISP_DLI_ASYNC1_DISP			7
#define CLK_MM1_DISP_DLI_ASYNC2				8
#define CLK_MM1_DISP_DLI_ASYNC2_DISP			9
#define CLK_MM1_MDP_RDMA0				10
#define CLK_MM1_MDP_RDMA0_DISP				11
#define CLK_MM1_DISP_R2Y0				12
#define CLK_MM1_DISP_R2Y0_DISP				13
#define CLK_MM1_DISP_SPLITTER0				14
#define CLK_MM1_DISP_SPLITTER0_DISP			15
#define CLK_MM1_DISP_SPLITTER1				16
#define CLK_MM1_DISP_SPLITTER1_DISP			17
#define CLK_MM1_DISP_VDCM0				18
#define CLK_MM1_DISP_VDCM0_DISP				19
#define CLK_MM1_DISP_DSC_WRAP0				20
#define CLK_MM1_DISP_DSC_WRAP0_DISP			21
#define CLK_MM1_DISP_DSC_WRAP1				22
#define CLK_MM1_DISP_DSC_WRAP1_DISP			23
#define CLK_MM1_DISP_DSC_WRAP2				24
#define CLK_MM1_DISP_DSC_WRAP2_DISP			25
#define CLK_MM1_DISP_DP_INTF0				26
#define CLK_MM1_DISP_DP_INTF0_DISP			27
#define CLK_MM1_DISP_DSI0				28
#define CLK_MM1_DISP_DSI0_DISP				29
#define CLK_MM1_DISP_DSI1				30
#define CLK_MM1_DISP_DSI1_DISP				31
#define CLK_MM1_DISP_DSI2				32
#define CLK_MM1_DISP_DSI2_DISP				33
#define CLK_MM1_DISP_MERGE0				34
#define CLK_MM1_DISP_MERGE0_DISP			35
#define CLK_MM1_DISP_WDMA0				36
#define CLK_MM1_DISP_WDMA0_DISP				37
#define CLK_MM1_SMI_SUB_COMM0				38
#define CLK_MM1_SMI_SUB_COMM0_DISP			39
#define CLK_MM1_SMI_SUB_COMM0_SMI			40
#define CLK_MM1_SMI_SUB_COMM0_GENPD			41
#define CLK_MM1_DISP_WDMA1				42
#define CLK_MM1_DISP_WDMA1_DISP				43
#define CLK_MM1_DISP_WDMA2				44
#define CLK_MM1_DISP_WDMA2_DISP				45
#define CLK_MM1_DISP_GDMA0				46
#define CLK_MM1_DISP_GDMA0_DISP				47
#define CLK_MM1_DISP_DLI_ASYNC3				48
#define CLK_MM1_DISP_DLI_ASYNC3_DISP			49
#define CLK_MM1_DISP_DLI_ASYNC4				50
#define CLK_MM1_DISP_DLI_ASYNC4_DISP			51
#define CLK_MM1_MOD1					52
#define CLK_MM1_MOD1_DISP				53
#define CLK_MM1_MOD2					54
#define CLK_MM1_MOD2_DISP				55
#define CLK_MM1_MOD3					56
#define CLK_MM1_MOD3_DISP				57
#define CLK_MM1_MOD4					58
#define CLK_MM1_MOD4_DISP				59
#define CLK_MM1_MOD5					60
#define CLK_MM1_MOD5_DISP				61
#define CLK_MM1_MOD6					62
#define CLK_MM1_MOD6_DISP				63
#define CLK_MM1_MOD7					64
#define CLK_MM1_MOD7_DISP				65
#define CLK_MM1_SUBSYS					66
#define CLK_MM1_SUBSYS_DISP				67
#define CLK_MM1_DSI0					68
#define CLK_MM1_DSI0_DISP				69
#define CLK_MM1_DSI1					70
#define CLK_MM1_DSI1_DISP				71
#define CLK_MM1_DSI2					72
#define CLK_MM1_DSI2_DISP				73
#define CLK_MM1_DP					74
#define CLK_MM1_DP_DISP					75
#define CLK_MM1_F26M					76
#define CLK_MM1_F26M_DISP				77
#define CLK_MM1_NR_CLK					78

/* OVLSYS_CONFIG */
#define CLK_OVLSYS_CONFIG				0
#define CLK_OVLSYS_CONFIG_DISP				1
#define CLK_OVL_DISP_FAKE_ENG0				2
#define CLK_OVL_DISP_FAKE_ENG0_DISP			3
#define CLK_OVL_DISP_FAKE_ENG1				4
#define CLK_OVL_DISP_FAKE_ENG1_DISP			5
#define CLK_OVL_DISP_MUTEX0				6
#define CLK_OVL_DISP_MUTEX0_DISP			7
#define CLK_OVL_DISP_OVL0_2L				8
#define CLK_OVL_DISP_OVL0_2L_DISP			9
#define CLK_OVL_DISP_OVL1_2L				10
#define CLK_OVL_DISP_OVL1_2L_DISP			11
#define CLK_OVL_DISP_OVL2_2L				12
#define CLK_OVL_DISP_OVL2_2L_DISP			13
#define CLK_OVL_DISP_OVL3_2L				14
#define CLK_OVL_DISP_OVL3_2L_DISP			15
#define CLK_OVL_DISP_RSZ1				16
#define CLK_OVL_DISP_RSZ1_DISP				17
#define CLK_OVL_MDP_RSZ0				18
#define CLK_OVL_MDP_RSZ0_DISP				19
#define CLK_OVL_DISP_WDMA0				20
#define CLK_OVL_DISP_WDMA0_DISP				21
#define CLK_OVL_DISP_UFBC_WDMA0				22
#define CLK_OVL_DISP_UFBC_WDMA0_DISP			23
#define CLK_OVL_DISP_WDMA2				24
#define CLK_OVL_DISP_WDMA2_DISP				25
#define CLK_OVL_DISP_DLI_ASYNC0				26
#define CLK_OVL_DISP_DLI_ASYNC0_DISP			27
#define CLK_OVL_DISP_DLI_ASYNC1				28
#define CLK_OVL_DISP_DLI_ASYNC1_DISP			29
#define CLK_OVL_DISP_DLI_ASYNC2				30
#define CLK_OVL_DISP_DLI_ASYNC2_DISP			31
#define CLK_OVL_DISP_DL0_ASYNC0				32
#define CLK_OVL_DISP_DL0_ASYNC0_DISP			33
#define CLK_OVL_DISP_DL0_ASYNC1				34
#define CLK_OVL_DISP_DL0_ASYNC1_DISP			35
#define CLK_OVL_DISP_DL0_ASYNC2				36
#define CLK_OVL_DISP_DL0_ASYNC2_DISP			37
#define CLK_OVL_DISP_DL0_ASYNC3				38
#define CLK_OVL_DISP_DL0_ASYNC3_DISP			39
#define CLK_OVL_DISP_DL0_ASYNC4				40
#define CLK_OVL_DISP_DL0_ASYNC4_DISP			41
#define CLK_OVL_DISP_DL0_ASYNC5				42
#define CLK_OVL_DISP_DL0_ASYNC5_DISP			43
#define CLK_OVL_DISP_DL0_ASYNC6				44
#define CLK_OVL_DISP_DL0_ASYNC6_DISP			45
#define CLK_OVL_INLINEROT0				46
#define CLK_OVL_INLINEROT0_DISP				47
#define CLK_OVL_SMI_SUB_COMM0				48
#define CLK_OVL_SMI_SUB_COMM0_DISP			49
#define CLK_OVL_SMI_SUB_COMM0_SMI			50
#define CLK_OVL_SMI_SUB_COMM0_GENPD			51
#define CLK_OVL_DISP_Y2R0				52
#define CLK_OVL_DISP_Y2R0_DISP				53
#define CLK_OVL_DISP_Y2R1				54
#define CLK_OVL_DISP_Y2R1_DISP				55
#define CLK_OVL_DISP_OVL4_2L				56
#define CLK_OVL_DISP_OVL4_2L_DISP			57
#define CLK_OVL_NR_CLK					58

/* IMGSYS_MAIN */
#define CLK_IMG_FDVT					0
#define CLK_IMG_FDVT_CAMERA_MAE				1
#define CLK_IMG_ME					2
#define CLK_IMG_ME_CAMERA_P2				3
#define CLK_IMG_MMG					4
#define CLK_IMG_MMG_CAMERA_P2				5
#define CLK_IMG_LARB12					6
#define CLK_IMG_LARB12_CAMERA_P2			7
#define CLK_IMG_LARB12_SMI				8
#define CLK_IMG_LARB12_CAMERA_MAE			9
#define CLK_IMG_LARB9					10
#define CLK_IMG_LARB9_CAMERA_P2				11
#define CLK_IMG_LARB9_SMI				12
#define CLK_IMG_TRAW0					13
#define CLK_IMG_TRAW0_CAMERA_P2				14
#define CLK_IMG_TRAW1					15
#define CLK_IMG_TRAW1_CAMERA_P2				16
#define CLK_IMG_DIP0					17
#define CLK_IMG_DIP0_CAMERA_P2				18
#define CLK_IMG_WPE0					19
#define CLK_IMG_WPE0_CAMERA_P2				20
#define CLK_IMG_IPE					21
#define CLK_IMG_IPE_CAMERA_P2				22
#define CLK_IMG_IPE_CAMERA_MAE				23
#define CLK_IMG_WPE1					24
#define CLK_IMG_WPE1_CAMERA_P2				25
#define CLK_IMG_WPE2					26
#define CLK_IMG_WPE2_CAMERA_P2				27
#define CLK_IMG_ADL_LARB				28
#define CLK_IMG_ADL_LARB_CAMERA_P2			29
#define CLK_IMG_ADL_LARB_SMI				30
#define CLK_IMG_ADLRD					31
#define CLK_IMG_ADLRD_CAMERA_P2				32
#define CLK_IMG_ADLWR0					33
#define CLK_IMG_ADLWR0_CAMERA_P2			34
#define CLK_IMG_AVS					35
#define CLK_IMG_AVS_CAMERA_P2				36
#define CLK_IMG_IPS					37
#define CLK_IMG_IPS_CAMERA_P2				38
#define CLK_IMG_ADLWR1					39
#define CLK_IMG_ADLWR1_CAMERA_P2			40
#define CLK_IMG_ROOTCQ					41
#define CLK_IMG_ROOTCQ_CAMERA_P2			42
#define CLK_IMG_BLS					43
#define CLK_IMG_BLS_CAMERA_P2				44
#define CLK_IMG_SUB_COMMON0				45
#define CLK_IMG_SUB_COMMON0_CAMERA_P2			46
#define CLK_IMG_SUB_COMMON0_SMI				47
#define CLK_IMG_SUB_COMMON1				48
#define CLK_IMG_SUB_COMMON1_CAMERA_P2			49
#define CLK_IMG_SUB_COMMON1_SMI				50
#define CLK_IMG_SUB_COMMON2				51
#define CLK_IMG_SUB_COMMON2_CAMERA_P2			52
#define CLK_IMG_SUB_COMMON2_CAMERA_MAE			53
#define CLK_IMG_SUB_COMMON2_SMI				54
#define CLK_IMG_SUB_COMMON3				55
#define CLK_IMG_SUB_COMMON3_CAMERA_P2			56
#define CLK_IMG_SUB_COMMON3_CAMERA_MAE			57
#define CLK_IMG_SUB_COMMON3_SMI				58
#define CLK_IMG_SUB_COMMON4				59
#define CLK_IMG_SUB_COMMON4_CAMERA_P2			60
#define CLK_IMG_SUB_COMMON4_SMI				61
#define CLK_IMG_GALS_RX_DIP0				62
#define CLK_IMG_GALS_RX_DIP0_CAMERA_P2			63
#define CLK_IMG_GALS_RX_DIP1				64
#define CLK_IMG_GALS_RX_DIP1_CAMERA_P2			65
#define CLK_IMG_GALS_RX_TRAW0				66
#define CLK_IMG_GALS_RX_TRAW0_CAMERA_P2			67
#define CLK_IMG_GALS_RX_WPE0				68
#define CLK_IMG_GALS_RX_WPE0_CAMERA_P2			69
#define CLK_IMG_GALS_RX_WPE1				70
#define CLK_IMG_GALS_RX_WPE1_CAMERA_P2			71
#define CLK_IMG_GALS_RX_WPE2				72
#define CLK_IMG_GALS_RX_WPE2_CAMERA_P2			73
#define CLK_IMG_GALS_TRX_IPE0				74
#define CLK_IMG_GALS_TRX_IPE0_CAMERA_P2			75
#define CLK_IMG_GALS_TRX_IPE0_CAMERA_MAE		76
#define CLK_IMG_GALS_TRX_IPE1				77
#define CLK_IMG_GALS_TRX_IPE1_CAMERA_P2			78
#define CLK_IMG_GALS_TRX_IPE1_CAMERA_MAE		79
#define CLK_IMG26					80
#define CLK_IMG26_CAMERA_P2				81
#define CLK_IMG_BWR					82
#define CLK_IMG_BWR_CAMERA_P2				83
#define CLK_IMG_GALS					84
#define CLK_IMG_GALS_CAMERA_P2				85
#define CLK_IMG_GALS_CAMERA_MAE				86
#define CLK_IMG_NR_CLK					87

/* DIP_TOP_DIP1 */
#define CLK_DIP_TOP_DIP1_DIP_TOP			0
#define CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2		1
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS0			2
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CAMERA_P2	3
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS1			4
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CAMERA_P2	5
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS2			6
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CAMERA_P2	7
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS3			8
#define CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CAMERA_P2	9
#define CLK_DIP_TOP_DIP1_LARB10				10
#define CLK_DIP_TOP_DIP1_LARB10_CAMERA_P2		11
#define CLK_DIP_TOP_DIP1_LARB15				12
#define CLK_DIP_TOP_DIP1_LARB15_CAMERA_P2		13
#define CLK_DIP_TOP_DIP1_LARB15_SMI			14
#define CLK_DIP_TOP_DIP1_LARB38				15
#define CLK_DIP_TOP_DIP1_LARB38_CAMERA_P2		16
#define CLK_DIP_TOP_DIP1_LARB38_SMI			17
#define CLK_DIP_TOP_DIP1_LARB39				18
#define CLK_DIP_TOP_DIP1_LARB39_CAMERA_P2		19
#define CLK_DIP_TOP_DIP1_NR_CLK				20

/* DIP_NR1_DIP1 */
#define CLK_DIP_NR1_DIP1_LARB				0
#define CLK_DIP_NR1_DIP1_LARB_CAMERA_P2			1
#define CLK_DIP_NR1_DIP1_DIP_NR1			2
#define CLK_DIP_NR1_DIP1_DIP_NR1_CAMERA_P2		3
#define CLK_DIP_NR1_DIP1_NR_CLK				4

/* DIP_NR2_DIP1 */
#define CLK_DIP_NR2_DIP1_DIP_NR				0
#define CLK_DIP_NR2_DIP1_DIP_NR_CAMERA_P2		1
#define CLK_DIP_NR2_DIP1_LARB15				2
#define CLK_DIP_NR2_DIP1_LARB15_CAMERA_P2		3
#define CLK_DIP_NR2_DIP1_LARB39				4
#define CLK_DIP_NR2_DIP1_LARB39_CAMERA_P2		5
#define CLK_DIP_NR2_DIP1_NR_CLK				6

/* WPE1_DIP1 */
#define CLK_WPE1_DIP1_LARB11				0
#define CLK_WPE1_DIP1_LARB11_CAMERA_P2			1
#define CLK_WPE1_DIP1_LARB11_SMI			2
#define CLK_WPE1_DIP1_WPE				3
#define CLK_WPE1_DIP1_WPE_CAMERA_P2			4
#define CLK_WPE1_DIP1_GALS0				5
#define CLK_WPE1_DIP1_GALS0_CAMERA_P2			6
#define CLK_WPE1_DIP1_NR_CLK				7

/* WPE2_DIP1 */
#define CLK_WPE2_DIP1_LARB11				0
#define CLK_WPE2_DIP1_LARB11_CAMERA_P2			1
#define CLK_WPE2_DIP1_LARB11_SMI			2
#define CLK_WPE2_DIP1_WPE				3
#define CLK_WPE2_DIP1_WPE_CAMERA_P2			4
#define CLK_WPE2_DIP1_GALS0				5
#define CLK_WPE2_DIP1_GALS0_CAMERA_P2			6
#define CLK_WPE2_DIP1_NR_CLK				7

/* WPE3_DIP1 */
#define CLK_WPE3_DIP1_LARB11				0
#define CLK_WPE3_DIP1_LARB11_CAMERA_P2			1
#define CLK_WPE3_DIP1_LARB11_SMI			2
#define CLK_WPE3_DIP1_WPE				3
#define CLK_WPE3_DIP1_WPE_CAMERA_P2			4
#define CLK_WPE3_DIP1_GALS0				5
#define CLK_WPE3_DIP1_GALS0_CAMERA_P2			6
#define CLK_WPE3_DIP1_NR_CLK				7

/* TRAW_DIP1 */
#define CLK_TRAW_DIP1_LARB28				0
#define CLK_TRAW_DIP1_LARB28_CAMERA_P2			1
#define CLK_TRAW_DIP1_LARB28_SMI			2
#define CLK_TRAW_DIP1_LARB40				3
#define CLK_TRAW_DIP1_LARB40_CAMERA_P2			4
#define CLK_TRAW_DIP1_TRAW				5
#define CLK_TRAW_DIP1_TRAW_CAMERA_P2			6
#define CLK_TRAW_DIP1_GALS				7
#define CLK_TRAW_DIP1_GALS_CAMERA_P2			8
#define CLK_TRAW_DIP1_NR_CLK				9

/* TRAW_CAP_DIP1 */
#define CLK_TRAW_CAP_DIP1_TRAW_CAP			0
#define CLK_TRAW_CAP_DIP1_TRAW_CAP_CAMERA_P2		1
#define CLK_TRAW_CAP_DIP1_NR_CLK			2

/* IMG_VCORE_D1A */
#define CLK_IMG_VCORE_GALS_DISP				0
#define CLK_IMG_VCORE_GALS_DISP_CAMERA_P2		1
#define CLK_IMG_VCORE_GALS_DISP_CAMERA_MAE		2
#define CLK_IMG_VCORE_MAIN				3
#define CLK_IMG_VCORE_MAIN_CAMERA_P2			4
#define CLK_IMG_VCORE_MAIN_CAMERA_MAE			5
#define CLK_IMG_VCORE_SUB0				6
#define CLK_IMG_VCORE_SUB0_CAMERA_P2			7
#define CLK_IMG_VCORE_SUB0_CAMERA_MAE			8
#define CLK_IMG_VCORE_SUB0_SMI				9
#define CLK_IMG_VCORE_SUB1				10
#define CLK_IMG_VCORE_SUB1_CAMERA_P2			11
#define CLK_IMG_VCORE_SUB1_CAMERA_MAE			12
#define CLK_IMG_VCORE_SUB1_SMI				13
#define CLK_IMG_VCORE_IMG_26M				14
#define CLK_IMG_VCORE_IMG_26M_CAMERA_P2			15
#define CLK_IMG_V_NR_CLK				16

/* VDEC_SOC_GCON_BASE */
#define CLK_VDE1_LARB1_CKEN				0
#define CLK_VDE1_LARB1_CKEN_SMI				1
#define CLK_VDE1_LARB1_CKEN_GENPD			2
#define CLK_VDE1_LAT_CKEN				3
#define CLK_VDE1_LAT_CKEN_VDEC				4
#define CLK_VDE1_LAT_ACTIVE				5
#define CLK_VDE1_LAT_ACTIVE_VDEC			6
#define CLK_VDE1_LAT_CKEN_ENG				7
#define CLK_VDE1_LAT_CKEN_ENG_VDEC			8
#define CLK_VDE1_VDEC_CKEN				9
#define CLK_VDE1_VDEC_CKEN_VDEC				10
#define CLK_VDE1_VDEC_ACTIVE				11
#define CLK_VDE1_VDEC_ACTIVE_VDEC			12
#define CLK_VDE1_VDEC_CKEN_ENG				13
#define CLK_VDE1_VDEC_CKEN_ENG_VDEC			14
#define CLK_VDE1_NR_CLK					15

/* VDEC_GCON_BASE */
#define CLK_VDE2_LARB1_CKEN				0
#define CLK_VDE2_LARB1_CKEN_SMI				1
#define CLK_VDE2_LARB1_CKEN_GENPD			2
#define CLK_VDE2_LAT_CKEN				3
#define CLK_VDE2_LAT_CKEN_VDEC				4
#define CLK_VDE2_LAT_ACTIVE				5
#define CLK_VDE2_LAT_ACTIVE_VDEC			6
#define CLK_VDE2_LAT_CKEN_ENG				7
#define CLK_VDE2_LAT_CKEN_ENG_VDEC			8
#define CLK_VDE2_VDEC_CKEN				9
#define CLK_VDE2_VDEC_CKEN_VDEC				10
#define CLK_VDE2_VDEC_ACTIVE				11
#define CLK_VDE2_VDEC_ACTIVE_VDEC			12
#define CLK_VDE2_VDEC_CKEN_ENG				13
#define CLK_VDE2_VDEC_CKEN_ENG_VDEC			14
#define CLK_VDE2_NR_CLK					15

/* VENC_GCON */
#define CLK_VEN1_CKE0_LARB				0
#define CLK_VEN1_CKE0_LARB_SMI				1
#define CLK_VEN1_CKE1_VENC				2
#define CLK_VEN1_CKE1_VENC_VENC				3
#define CLK_VEN1_CKE2_JPGENC				4
#define CLK_VEN1_CKE2_JPGENC_JPGENC			5
#define CLK_VEN1_CKE3_JPGDEC				6
#define CLK_VEN1_CKE3_JPGDEC_JPGDEC			7
#define CLK_VEN1_CKE4_JPGDEC_C1				8
#define CLK_VEN1_CKE4_JPGDEC_C1_JPGDEC			9
#define CLK_VEN1_CKE5_GALS				10
#define CLK_VEN1_CKE5_GALS_VENC				11
#define CLK_VEN1_CKE5_GALS_SMI				12
#define CLK_VEN1_CKE6_GALS_SRAM				13
#define CLK_VEN1_CKE6_GALS_SRAM_VENC			14
#define CLK_VEN1_CKE6_GALS_SRAM_SMI			15
#define CLK_VEN1_NR_CLK					16

/* VENC_GCON_CORE1 */
#define CLK_VEN2_CKE0_LARB				0
#define CLK_VEN2_CKE0_LARB_VENC				1
#define CLK_VEN2_CKE0_LARB_SMI				2
#define CLK_VEN2_CKE1_VENC				3
#define CLK_VEN2_CKE1_VENC_VENC				4
#define CLK_VEN2_CKE2_JPGENC				5
#define CLK_VEN2_CKE2_JPGENC_JPGENC			6
#define CLK_VEN2_CKE3_JPGDEC				7
#define CLK_VEN2_CKE3_JPGDEC_JPGDEC			8
#define CLK_VEN2_CKE5_GALS				9
#define CLK_VEN2_CKE5_GALS_VENC				10
#define CLK_VEN2_CKE5_GALS_SMI				11
#define CLK_VEN2_CKE6_GALS_SRAM				12
#define CLK_VEN2_CKE6_GALS_SRAM_VENC			13
#define CLK_VEN2_CKE6_GALS_SRAM_SMI			14
#define CLK_VEN2_NR_CLK					15

/* VLP_CKSYS */
#define CLK_VLP_CK_SCP_SEL				0
#define CLK_VLP_CK_SCP_SPI_SEL				1
#define CLK_VLP_CK_SCP_IIC_SEL				2
#define CLK_VLP_CK_PWRAP_ULPOSC_SEL			3
#define CLK_VLP_CK_SPMI_M_TIA_SEL			4
#define CLK_VLP_CK_APXGPT_26M_BCLK_SEL			5
#define CLK_VLP_CK_DPSW_SEL				6
#define CLK_VLP_CK_SPMI_M_MST_SEL			7
#define CLK_VLP_CK_DVFSRC_SEL				8
#define CLK_VLP_CK_PWM_VLP_SEL				9
#define CLK_VLP_CK_AXI_VLP_SEL				10
#define CLK_VLP_CK_SYSTIMER_26M_SEL			11
#define CLK_VLP_CK_SSPM_SEL				12
#define CLK_VLP_CK_SRCK_SEL				13
#define CLK_VLP_CK_SRAMRC_SEL				14
#define CLK_VLP_CK_SPMI_P_MST_SEL			15
#define CLK_VLP_CK_IPS_SEL				16
#define CLK_VLP_CK_SSPM_26M_SEL				17
#define CLK_VLP_CK_ULPOSC_SSPM_SEL			18
#define CLK_VLP_CK_CAMTG0_SEL				19
#define CLK_VLP_CK_CAMTG1_SEL				20
#define CLK_VLP_CK_CAMTG2_SEL				21
#define CLK_VLP_CK_CAMTG3_SEL				22
#define CLK_VLP_CK_CAMTG4_SEL				23
#define CLK_VLP_CK_CAMTG5_SEL				24
#define CLK_VLP_CK_CAMTG6_SEL				25
#define CLK_VLP_CK_CAMTG7_SEL				26
#define CLK_VLP_CK_DPSW_CENTRAL_SEL			27
#define CLK_VLP_CK_TOPRGU_26M_SEL			28
#define CLK_VLP_CK_AXI_VLP				29
#define CLK_VLP_CK_VLP_26M_AVS				30
#define CLK_VLP_CK_INFRA_26M				31
#define CLK_VLP_CK_NR_CLK				32

/* CAM_MAIN_R1A */
#define CLK_CAM_MAIN_LARB13				0
#define CLK_CAM_MAIN_LARB13_CAMSV			1
#define CLK_CAM_MAIN_LARB13_SMI				2
#define CLK_CAM_MAIN_LARB13_GENPD			3
#define CLK_CAM_MAIN_LARB14				4
#define CLK_CAM_MAIN_LARB14_CAMSV			5
#define CLK_CAM_MAIN_LARB14_SMI				6
#define CLK_CAM_MAIN_LARB14_GENPD			7
#define CLK_CAM_MAIN_LARB27				8
#define CLK_CAM_MAIN_LARB27_SMI				9
#define CLK_CAM_MAIN_LARB27_GENPD			10
#define CLK_CAM_MAIN_LARB29				11
#define CLK_CAM_MAIN_LARB29_CAMSV			12
#define CLK_CAM_MAIN_LARB29_SMI				13
#define CLK_CAM_MAIN_LARB29_GENPD			14
#define CLK_CAM_MAIN_CAM				15
#define CLK_CAM_MAIN_CAM_CAM_SENINF			16
#define CLK_CAM_MAIN_CAM_CAMRAWA			17
#define CLK_CAM_MAIN_CAM_CAMRAWB			18
#define CLK_CAM_MAIN_CAM_CAMRAWC			19
#define CLK_CAM_MAIN_CAM_CAMSV				20
#define CLK_CAM_MAIN_CAM_SUBA				21
#define CLK_CAM_MAIN_CAM_SUBA_CAMRAWA			22
#define CLK_CAM_MAIN_CAM_SUBA_GENPD			23
#define CLK_CAM_MAIN_CAM_SUBB				24
#define CLK_CAM_MAIN_CAM_SUBB_CAMRAWB			25
#define CLK_CAM_MAIN_CAM_SUBB_GENPD			26
#define CLK_CAM_MAIN_CAM_SUBC				27
#define CLK_CAM_MAIN_CAM_SUBC_CAMRAWC			28
#define CLK_CAM_MAIN_CAM_SUBC_GENPD			29
#define CLK_CAM_MAIN_CAM_MRAW				30
#define CLK_CAM_MAIN_CAM_MRAW_PDAF			31
#define CLK_CAM_MAIN_CAM_MRAW_GENPD			32
#define CLK_CAM_MAIN_CAMTG				33
#define CLK_CAM_MAIN_CAMTG_CAM_SENINF			34
#define CLK_CAM_MAIN_CAMTG_CAMRAWA			35
#define CLK_CAM_MAIN_CAMTG_CAMRAWB			36
#define CLK_CAM_MAIN_CAMTG_CAMRAWC			37
#define CLK_CAM_MAIN_SENINF				38
#define CLK_CAM_MAIN_SENINF_CAM_SENINF			39
#define CLK_CAM_MAIN_CAMSV_TOP				40
#define CLK_CAM_MAIN_CAMSV_TOP_CAMSV			41
#define CLK_CAM_MAIN_ADLRD				42
#define CLK_CAM_MAIN_ADLRD_CAMRAWA			43
#define CLK_CAM_MAIN_ADLRD_CAMRAWB			44
#define CLK_CAM_MAIN_ADLRD_CAMRAWC			45
#define CLK_CAM_MAIN_ADLWR				46
#define CLK_CAM_MAIN_ADLWR_CAMRAWA			47
#define CLK_CAM_MAIN_ADLWR_CAMRAWB			48
#define CLK_CAM_MAIN_ADLWR_CAMRAWC			49
#define CLK_CAM_MAIN_FAKE_ENG				50
#define CLK_CAM_MAIN_FAKE_ENG_CAMRAW			51
#define CLK_CAM_MAIN_CAM2MM0_GALS			52
#define CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWA		53
#define CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWB		54
#define CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWC		55
#define CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV			56
#define CLK_CAM_MAIN_CAM2MM0_GALS_PDAF			57
#define CLK_CAM_MAIN_CAM2MM1_GALS			58
#define CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWA		59
#define CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWB		60
#define CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWC		61
#define CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV			62
#define CLK_CAM_MAIN_CAM2MM1_GALS_PDAF			63
#define CLK_CAM_MAIN_CAM2SYS_GALS			64
#define CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWA		65
#define CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWB		66
#define CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWC		67
#define CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV			68
#define CLK_CAM_MAIN_CAM2SYS_GALS_PDAF			69
#define CLK_CAM_MAIN_CAM2MM2_GALS			70
#define CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWA		71
#define CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWB		72
#define CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWC		73
#define CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV			74
#define CLK_CAM_MAIN_CAM2MM2_GALS_PDAF			75
#define CLK_CAM_MAIN_IPS				76
#define CLK_CAM_MAIN_IPS_CAMRAW				77
#define CLK_CAM_MAIN_CAM_DPE				78
#define CLK_CAM_MAIN_CAM_DPE_CAMERA_P2			79
#define CLK_CAM_MAIN_CAM_DPE_GENPD			80
#define CLK_CAM_MAIN_CAM_ASG				81
#define CLK_CAM_MAIN_CAM_ASG_CAM_SENINF			82
#define CLK_CAM_MAIN_CAMSV_A_CON_1			83
#define CLK_CAM_MAIN_CAMSV_A_CON_1_CAMSV		84
#define CLK_CAM_MAIN_CAMSV_B_CON_1			85
#define CLK_CAM_MAIN_CAMSV_B_CON_1_CAMSV		86
#define CLK_CAM_MAIN_CAMSV_C_CON_1			87
#define CLK_CAM_MAIN_CAMSV_C_CON_1_CAMSV		88
#define CLK_CAM_MAIN_CAMSV_D_CON_1			89
#define CLK_CAM_MAIN_CAMSV_D_CON_1_CAMSV		90
#define CLK_CAM_MAIN_CAMSV_E_CON_1			91
#define CLK_CAM_MAIN_CAMSV_E_CON_1_CAMSV		92
#define CLK_CAM_MAIN_CAM_QOF_CON_1			93
#define CLK_CAM_MAIN_CAM_QOF_CON_1_CAMRAW		94
#define CLK_CAM_MAIN_CAM_BLS_FULL_CON_1			95
#define CLK_CAM_MAIN_CAM_BLS_FULL_CON_1_CAMRAW		96
#define CLK_CAM_MAIN_CAM_BLS_PART_CON_1			97
#define CLK_CAM_MAIN_CAM_BLS_PART_CON_1_CAMRAW		98
#define CLK_CAM_MAIN_CAM_BWR_CON_1			99
#define CLK_CAM_MAIN_CAM_BWR_CON_1_CAMBWR		100
#define CLK_CAM_MAIN_CAM_RTCQ_CON_1			101
#define CLK_CAM_MAIN_CAM_RTCQ_CON_1_CAMRAW		102
#define CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS		103
#define CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_CAMRAW	104
#define CLK_CAM_MAIN_CAM2MM1_SUB_COMMON_DCM_DIS		105
#define CLK_CAM_MAIN_CAM2MM1_SUB_COMMON_DCM_DIS_CAMRAW	106
#define CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS		107
#define CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_CAMRAW	108
#define CLK_CAM_MAIN_CAM2MM2_SUB_COMMON_DCM_DIS		109
#define CLK_CAM_MAIN_CAM2MM2_SUB_COMMON_DCM_DIS_CAMRAW	110
#define CLK_CAM_M_NR_CLK				111

/* CAMSYS_MRAW */
#define CLK_CAM_MR_LARBX				0
#define CLK_CAM_MR_LARBX_PDAF				1
#define CLK_CAM_MR_LARBX_SMI				2
#define CLK_CAM_MR_LARBX_GENPD				3
#define CLK_CAM_MR_GALS					4
#define CLK_CAM_MR_GALS_PDAF				5
#define CLK_CAM_MR_CAMTG				6
#define CLK_CAM_MR_CAMTG_PDAF				7
#define CLK_CAM_MR_MRAW0				8
#define CLK_CAM_MR_MRAW0_PDAF				9
#define CLK_CAM_MR_MRAW1				10
#define CLK_CAM_MR_MRAW1_PDAF				11
#define CLK_CAM_MR_MRAW2				12
#define CLK_CAM_MR_MRAW2_PDAF				13
#define CLK_CAM_MR_PDA0					14
#define CLK_CAM_MR_PDA0_PDAF				15
#define CLK_CAM_MR_PDA1					16
#define CLK_CAM_MR_PDA1_PDAF				17
#define CLK_CAM_MR_NR_CLK				18

/* CAMSYS_IPE */
#define CLK_CAMSYS_IPE_LARB19				0
#define CLK_CAMSYS_IPE_LARB19_SMI			1
#define CLK_CAMSYS_IPE_LARB19_CAMERA_P2			2
#define CLK_CAMSYS_IPE_LARB19_GENPD			3
#define CLK_CAMSYS_IPE_DPE				4
#define CLK_CAMSYS_IPE_DPE_CAMERA_P2			5
#define CLK_CAMSYS_IPE_FUS				6
#define CLK_CAMSYS_IPE_FUS_CAMERA_P2			7
#define CLK_CAMSYS_IPE_GALS				8
#define CLK_CAMSYS_IPE_GALS_CAMERA_P2			9
#define CLK_CAMSYS_IPE_NR_CLK				10

/* CAMSYS_RAWA */
#define CLK_CAM_RA_LARBX				0
#define CLK_CAM_RA_LARBX_CAMRAWA			1
#define CLK_CAM_RA_LARBX_SMI				2
#define CLK_CAM_RA_LARBX_GENPD				3
#define CLK_CAM_RA_CAM					4
#define CLK_CAM_RA_CAM_CAMRAWA				5
#define CLK_CAM_RA_CAMTG				6
#define CLK_CAM_RA_CAMTG_CAMRAWA			7
#define CLK_CAM_RA_RAW2MM_GALS				8
#define CLK_CAM_RA_RAW2MM_GALS_CAMRAWA			9
#define CLK_CAM_RA_YUV2RAW2MM_GALS			10
#define CLK_CAM_RA_YUV2RAW2MM_GALS_CAMRAWA		11
#define CLK_CAM_RA_NR_CLK				12

/* CAMSYS_RMSA */
#define CLK_CAMSYS_RMSA_LARBX				0
#define CLK_CAMSYS_RMSA_LARBX_CAMRAWA			1
#define CLK_CAMSYS_RMSA_LARBX_SMI			2
#define CLK_CAMSYS_RMSA_CAM				3
#define CLK_CAMSYS_RMSA_CAM_CAMRAWA			4
#define CLK_CAMSYS_RMSA_CAMTG				5
#define CLK_CAMSYS_RMSA_CAMTG_CAMRAWA			6
#define CLK_CAMSYS_RMSA_NR_CLK				7

/* CAMSYS_YUVA */
#define CLK_CAM_YA_LARBX				0
#define CLK_CAM_YA_LARBX_CAMRAWA			1
#define CLK_CAM_YA_LARBX_SMI				2
#define CLK_CAM_YA_LARBX_GENPD				3
#define CLK_CAM_YA_CAM					4
#define CLK_CAM_YA_CAM_CAMRAWA				5
#define CLK_CAM_YA_CAMTG				6
#define CLK_CAM_YA_CAMTG_CAMRAWA			7
#define CLK_CAM_YA_NR_CLK				8

/* CAMSYS_RAWB */
#define CLK_CAM_RB_LARBX				0
#define CLK_CAM_RB_LARBX_CAMRAWB			1
#define CLK_CAM_RB_LARBX_SMI				2
#define CLK_CAM_RB_LARBX_GENPD				3
#define CLK_CAM_RB_CAM					4
#define CLK_CAM_RB_CAM_CAMRAWB				5
#define CLK_CAM_RB_CAMTG				6
#define CLK_CAM_RB_CAMTG_CAMRAWB			7
#define CLK_CAM_RB_RAW2MM_GALS				8
#define CLK_CAM_RB_RAW2MM_GALS_CAMRAWB			9
#define CLK_CAM_RB_YUV2RAW2MM_GALS			10
#define CLK_CAM_RB_YUV2RAW2MM_GALS_CAMRAWB		11
#define CLK_CAM_RB_NR_CLK				12

/* CAMSYS_RMSB */
#define CLK_CAMSYS_RMSB_LARBX				0
#define CLK_CAMSYS_RMSB_LARBX_CAMRAWB			1
#define CLK_CAMSYS_RMSB_LARBX_SMI			2
#define CLK_CAMSYS_RMSB_CAM				3
#define CLK_CAMSYS_RMSB_CAM_CAMRAWB			4
#define CLK_CAMSYS_RMSB_CAMTG				5
#define CLK_CAMSYS_RMSB_CAMTG_CAMRAWB			6
#define CLK_CAMSYS_RMSB_NR_CLK				7

/* CAMSYS_YUVB */
#define CLK_CAM_YB_LARBX				0
#define CLK_CAM_YB_LARBX_CAMRAWB			1
#define CLK_CAM_YB_LARBX_SMI				2
#define CLK_CAM_YB_LARBX_GENPD				3
#define CLK_CAM_YB_CAM					4
#define CLK_CAM_YB_CAM_CAMRAWB				5
#define CLK_CAM_YB_CAMTG				6
#define CLK_CAM_YB_CAMTG_CAMRAWB			7
#define CLK_CAM_YB_NR_CLK				8

/* CAMSYS_RAWC */
#define CLK_CAM_RC_LARBX				0
#define CLK_CAM_RC_LARBX_CAMRAWC			1
#define CLK_CAM_RC_LARBX_SMI				2
#define CLK_CAM_RC_LARBX_GENPD				3
#define CLK_CAM_RC_CAM					4
#define CLK_CAM_RC_CAM_CAMRAWC				5
#define CLK_CAM_RC_CAMTG				6
#define CLK_CAM_RC_CAMTG_CAMRAWC			7
#define CLK_CAM_RC_RAW2MM_GALS				8
#define CLK_CAM_RC_RAW2MM_GALS_CAMRAWC			9
#define CLK_CAM_RC_YUV2RAW2MM_GALS			10
#define CLK_CAM_RC_YUV2RAW2MM_GALS_CAMRAWC		11
#define CLK_CAM_RC_NR_CLK				12

/* CAMSYS_RMSC */
#define CLK_CAMSYS_RMSC_LARBX				0
#define CLK_CAMSYS_RMSC_LARBX_CAMRAWC			1
#define CLK_CAMSYS_RMSC_LARBX_SMI			2
#define CLK_CAMSYS_RMSC_CAM				3
#define CLK_CAMSYS_RMSC_CAM_CAMRAWC			4
#define CLK_CAMSYS_RMSC_CAMTG				5
#define CLK_CAMSYS_RMSC_CAMTG_CAMRAWC			6
#define CLK_CAMSYS_RMSC_NR_CLK				7

/* CAMSYS_YUVC */
#define CLK_CAM_YC_LARBX				0
#define CLK_CAM_YC_LARBX_CAMRAWC			1
#define CLK_CAM_YC_LARBX_SMI				2
#define CLK_CAM_YC_LARBX_GENPD				3
#define CLK_CAM_YC_CAM					4
#define CLK_CAM_YC_CAM_CAMRAWC				5
#define CLK_CAM_YC_CAMTG				6
#define CLK_CAM_YC_CAMTG_CAMRAWC			7
#define CLK_CAM_YC_NR_CLK				8

/* CCU_MAIN */
#define CLK_CCU_LARB19_CON				0
#define CLK_CCU_LARB19_CON_CCU				1
#define CLK_CCU_LARB19_CON_SMI				2
#define CLK_CCU_LARB19_CON_GENPD			3
#define CLK_CCU2INFRA_GALS_CON				4
#define CLK_CCU2INFRA_GALS_CON_CCU			5
#define CLK_CCUSYS_CCU0_CON				6
#define CLK_CCUSYS_CCU0_CON_CCU0			7
#define CLK_CCU2MM0_GALS_CON				8
#define CLK_CCU2MM0_GALS_CON_CCU			9
#define CLK_CCU_NR_CLK					10

/* CAM_VCORE_R1A */
#define CLK_CAMV_CV_CAMVCORE				0
#define CLK_CAMV_CV_CAMVCORE_CAMRAW			1
#define CLK_CAMV_CV_CAMVCORE_CAM_SENINF			2
#define CLK_CAMV_CV_CAM_26M				3
#define CLK_CAMV_CV_CAM_26M_CAMRAW			4
#define CLK_CAMV_CV_CAM_26M_CAM_SENINF			5
#define CLK_CAMV_CV_CAM2MM0_SC_DCM_DIS			6
#define CLK_CAMV_CV_CAM2MM0_SC_DCM_DIS_CAMRAW		7
#define CLK_CAMV_CV_CAM2MM0_SC_DCM_DIS_CAM_SENINF	8
#define CLK_CAMV_CV_MM0_SC_DCM_DIS			9
#define CLK_CAMV_CV_MM0_SC_DCM_DIS_CCU			10
#define CLK_CAMV_CV_MM0_SC_DCM_DIS_CAMRAW		11
#define CLK_CAMV_CV_MM0_SC_DCM_DIS_CAM_SENINF		12
#define CLK_CAMV_CV_MM0_SC_DCM_DIS_SMI			13
#define CLK_CAMV_NR_CLK					14

/* MMINFRA_AO_CONFIG */
#define CLK_MMINFRA_AO_GCE_D				0
#define CLK_MMINFRA_AO_GCE_D_CMDQ			1
#define CLK_MMINFRA_AO_GCE_M				2
#define CLK_MMINFRA_AO_GCE_M_CMDQ			3
#define CLK_MMINFRA_AO_GCE_26M				4
#define CLK_MMINFRA_AO_GCE_26M_CMDQ			5
#define CLK_MMINFRA_AO_CONFIG_NR_CLK			6

/* MDPSYS_CONFIG */
#define CLK_MDP_MUTEX0					0
#define CLK_MDP_MUTEX0_MML				1
#define CLK_MDP_APB_BUS					2
#define CLK_MDP_APB_BUS_MML				3
#define CLK_MDP_SMI0					4
#define CLK_MDP_SMI0_MML				5
#define CLK_MDP_SMI0_SMI				6
#define CLK_MDP_SMI0_GENPD				7
#define CLK_MDP_RDMA0					8
#define CLK_MDP_RDMA0_MML				9
#define CLK_MDP_RDMA2					10
#define CLK_MDP_RDMA2_MML				11
#define CLK_MDP_HDR0					12
#define CLK_MDP_HDR0_MML				13
#define CLK_MDP_AAL0					14
#define CLK_MDP_AAL0_MML				15
#define CLK_MDP_RSZ0					16
#define CLK_MDP_RSZ0_MML				17
#define CLK_MDP_TDSHP0					18
#define CLK_MDP_TDSHP0_MML				19
#define CLK_MDP_COLOR0					20
#define CLK_MDP_COLOR0_MML				21
#define CLK_MDP_WROT0					22
#define CLK_MDP_WROT0_MML				23
#define CLK_MDP_FAKE_ENG0				24
#define CLK_MDP_FAKE_ENG0_MML				25
#define CLK_MDP_APB_DB					26
#define CLK_MDP_APB_DB_MML				27
#define CLK_MDP_BIRSZ0					28
#define CLK_MDP_BIRSZ0_MML				29
#define CLK_MDP_C3D0					30
#define CLK_MDP_C3D0_MML				31
#define CLK_MDP_NR_CLK					32

/* MDPSYS1_CONFIG */
#define CLK_MDP1_MDP_MUTEX0				0
#define CLK_MDP1_MDP_MUTEX0_MML				1
#define CLK_MDP1_APB_BUS				2
#define CLK_MDP1_APB_BUS_MML				3
#define CLK_MDP1_SMI0					4
#define CLK_MDP1_SMI0_MML				5
#define CLK_MDP1_SMI0_SMI				6
#define CLK_MDP1_SMI0_GENPD				7
#define CLK_MDP1_MDP_RDMA0				8
#define CLK_MDP1_MDP_RDMA0_MML				9
#define CLK_MDP1_MDP_RDMA2				10
#define CLK_MDP1_MDP_RDMA2_MML				11
#define CLK_MDP1_MDP_HDR0				12
#define CLK_MDP1_MDP_HDR0_MML				13
#define CLK_MDP1_MDP_AAL0				14
#define CLK_MDP1_MDP_AAL0_MML				15
#define CLK_MDP1_MDP_RSZ0				16
#define CLK_MDP1_MDP_RSZ0_MML				17
#define CLK_MDP1_MDP_TDSHP0				18
#define CLK_MDP1_MDP_TDSHP0_MML				19
#define CLK_MDP1_MDP_COLOR0				20
#define CLK_MDP1_MDP_COLOR0_MML				21
#define CLK_MDP1_MDP_WROT0				22
#define CLK_MDP1_MDP_WROT0_MML				23
#define CLK_MDP1_MDP_FAKE_ENG0				24
#define CLK_MDP1_MDP_FAKE_ENG0_MML			25
#define CLK_MDP1_MDP_DLI_ASYNC0				26
#define CLK_MDP1_MDP_DLI_ASYNC0_MML			27
#define CLK_MDP1_APB_DB					28
#define CLK_MDP1_APB_DB_MML				29
#define CLK_MDP1_MDP_RSZ2				30
#define CLK_MDP1_MDP_RSZ2_MML				31
#define CLK_MDP1_MDP_WROT2				32
#define CLK_MDP1_MDP_WROT2_MML				33
#define CLK_MDP1_MDP_DLO_ASYNC0				34
#define CLK_MDP1_MDP_DLO_ASYNC0_MML			35
#define CLK_MDP1_MDP_BIRSZ0				36
#define CLK_MDP1_MDP_BIRSZ0_MML				37
#define CLK_MDP1_MDP_C3D0				38
#define CLK_MDP1_MDP_C3D0_MML				39
#define CLK_MDP1_MDP_FG0				40
#define CLK_MDP1_MDP_FG0_MML				41
#define CLK_MDP1_NR_CLK					42

/* CCIPLL_PLL_CTRL */
#define CLK_CCIPLL					0
#define CLK_CCI_NR_CLK					1

/* ARMPLL_LL_PLL_CTRL */
#define CLK_CPU_LL_ARMPLL_LL				0
#define CLK_CPU_LL_NR_CLK				1

/* ARMPLL_BL_PLL_CTRL */
#define CLK_CPU_BL_ARMPLL_BL				0
#define CLK_CPU_BL_NR_CLK				1

/* ARMPLL_B_PLL_CTRL */
#define CLK_CPU_B_ARMPLL_B				0
#define CLK_CPU_B_NR_CLK				1

/* PTPPLL_PLL_CTRL */
#define CLK_PTPPLL					0
#define CLK_PTP_NR_CLK					1

#endif /* _DT_BINDINGS_CLK_MT6899_H */
