==27604== Cachegrind, a cache and branch-prediction profiler
==27604== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==27604== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==27604== Command: ./mser .
==27604== 
--27604-- warning: L3 cache found, using its data for the LL simulation.
--27604-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--27604-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
LRU cache replacement will be used
==27604== 
==27604== Process terminating with default action of signal 15 (SIGTERM)
==27604==    at 0x10CB1A: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27604==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==27604== 
==27604== I   refs:      2,083,330,813
==27604== I1  misses:            1,206
==27604== LLi misses:            1,202
==27604== I1  miss rate:          0.00%
==27604== LLi miss rate:          0.00%
==27604== 
==27604== D   refs:        848,930,493  (574,397,766 rd   + 274,532,727 wr)
==27604== D1  misses:        2,284,735  (  1,016,168 rd   +   1,268,567 wr)
==27604== LLd misses:        1,243,744  (    160,219 rd   +   1,083,525 wr)
==27604== D1  miss rate:           0.3% (        0.2%     +         0.5%  )
==27604== LLd miss rate:           0.1% (        0.0%     +         0.4%  )
==27604== 
==27604== LL refs:           2,285,941  (  1,017,374 rd   +   1,268,567 wr)
==27604== LL misses:         1,244,946  (    161,421 rd   +   1,083,525 wr)
==27604== LL miss rate:            0.0% (        0.0%     +         0.4%  )
