Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  3 15:08:13 2025
| Host         : Shri running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file memory_timing_summary_routed.rpt -pb memory_timing_summary_routed.pb -rpx memory_timing_summary_routed.rpx -warn_on_violation
| Design       : memory
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4096)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (12288)
5. checking no_input_delay (19)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4096)
---------------------------
 There are 4096 register/latch pins with no clock driven by root clock pin: clk100m (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (12288)
----------------------------------------------------
 There are 12288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                12296          inf        0.000                      0                12296           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         12296 Endpoints
Min Delay         12296 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rd_addr[0]
                            (input port)
  Destination:            rd_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.338ns  (logic 4.837ns (14.957%)  route 27.501ns (85.043%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rd_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    rd_addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rd_addr_IBUF[0]_inst/O
                         net (fo=1024, routed)       22.827    23.763    rd_addr_IBUF[0]
    SLICE_X41Y37         LUT6 (Prop_lut6_I4_O)        0.124    23.887 r  rd_data_OBUF[2]_inst_i_139/O
                         net (fo=1, routed)           0.000    23.887    rd_data_OBUF[2]_inst_i_139_n_0
    SLICE_X41Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    24.132 r  rd_data_OBUF[2]_inst_i_60/O
                         net (fo=1, routed)           0.000    24.132    rd_data_OBUF[2]_inst_i_60_n_0
    SLICE_X41Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    24.236 r  rd_data_OBUF[2]_inst_i_21/O
                         net (fo=1, routed)           1.208    25.444    rd_data_OBUF[2]_inst_i_21_n_0
    SLICE_X35Y28         LUT6 (Prop_lut6_I5_O)        0.316    25.760 r  rd_data_OBUF[2]_inst_i_7/O
                         net (fo=1, routed)           0.000    25.760    rd_data_OBUF[2]_inst_i_7_n_0
    SLICE_X35Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    25.977 r  rd_data_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           1.494    27.471    rd_data_OBUF[2]_inst_i_2_n_0
    SLICE_X8Y27          LUT6 (Prop_lut6_I0_O)        0.299    27.770 r  rd_data_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.972    29.742    rd_data_OBUF[2]
    N19                  OBUF (Prop_obuf_I_O)         2.595    32.338 r  rd_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    32.338    rd_data[2]
    N19                                                               r  rd_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_addr[0]
                            (input port)
  Destination:            rd_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.098ns  (logic 4.853ns (15.120%)  route 27.244ns (84.880%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rd_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    rd_addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rd_addr_IBUF[0]_inst/O
                         net (fo=1024, routed)       21.902    22.838    rd_addr_IBUF[0]
    SLICE_X41Y40         LUT6 (Prop_lut6_I4_O)        0.124    22.962 r  rd_data_OBUF[4]_inst_i_139/O
                         net (fo=1, routed)           0.000    22.962    rd_data_OBUF[4]_inst_i_139_n_0
    SLICE_X41Y40         MUXF7 (Prop_muxf7_I1_O)      0.245    23.207 r  rd_data_OBUF[4]_inst_i_60/O
                         net (fo=1, routed)           0.000    23.207    rd_data_OBUF[4]_inst_i_60_n_0
    SLICE_X41Y40         MUXF8 (Prop_muxf8_I0_O)      0.104    23.311 r  rd_data_OBUF[4]_inst_i_21/O
                         net (fo=1, routed)           1.413    24.724    rd_data_OBUF[4]_inst_i_21_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.316    25.040 r  rd_data_OBUF[4]_inst_i_7/O
                         net (fo=1, routed)           0.000    25.040    rd_data_OBUF[4]_inst_i_7_n_0
    SLICE_X41Y28         MUXF7 (Prop_muxf7_I1_O)      0.217    25.257 r  rd_data_OBUF[4]_inst_i_2/O
                         net (fo=1, routed)           1.808    27.065    rd_data_OBUF[4]_inst_i_2_n_0
    SLICE_X9Y27          LUT6 (Prop_lut6_I0_O)        0.299    27.364 r  rd_data_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.122    29.486    rd_data_OBUF[4]
    K18                  OBUF (Prop_obuf_I_O)         2.612    32.098 r  rd_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    32.098    rd_data[4]
    K18                                                               r  rd_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_addr[0]
                            (input port)
  Destination:            rd_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.873ns  (logic 4.826ns (15.141%)  route 27.047ns (84.859%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rd_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    rd_addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rd_addr_IBUF[0]_inst/O
                         net (fo=1024, routed)       22.105    23.041    rd_addr_IBUF[0]
    SLICE_X42Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.165 r  rd_data_OBUF[5]_inst_i_138/O
                         net (fo=1, routed)           0.000    23.165    rd_data_OBUF[5]_inst_i_138_n_0
    SLICE_X42Y40         MUXF7 (Prop_muxf7_I0_O)      0.241    23.406 r  rd_data_OBUF[5]_inst_i_60/O
                         net (fo=1, routed)           0.000    23.406    rd_data_OBUF[5]_inst_i_60_n_0
    SLICE_X42Y40         MUXF8 (Prop_muxf8_I0_O)      0.098    23.504 r  rd_data_OBUF[5]_inst_i_21/O
                         net (fo=1, routed)           1.211    24.715    rd_data_OBUF[5]_inst_i_21_n_0
    SLICE_X38Y30         LUT6 (Prop_lut6_I5_O)        0.319    25.034 r  rd_data_OBUF[5]_inst_i_7/O
                         net (fo=1, routed)           0.000    25.034    rd_data_OBUF[5]_inst_i_7_n_0
    SLICE_X38Y30         MUXF7 (Prop_muxf7_I1_O)      0.214    25.248 r  rd_data_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           1.583    26.831    rd_data_OBUF[5]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.297    27.128 r  rd_data_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.148    29.276    rd_data_OBUF[5]
    L18                  OBUF (Prop_obuf_I_O)         2.596    31.873 r  rd_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    31.873    rd_data[5]
    L18                                                               r  rd_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_addr[0]
                            (input port)
  Destination:            rd_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.685ns  (logic 4.788ns (15.111%)  route 26.897ns (84.889%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rd_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    rd_addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rd_addr_IBUF[0]_inst/O
                         net (fo=1024, routed)       22.083    23.019    rd_addr_IBUF[0]
    SLICE_X45Y41         LUT6 (Prop_lut6_I4_O)        0.124    23.143 r  rd_data_OBUF[1]_inst_i_140/O
                         net (fo=1, routed)           0.000    23.143    rd_data_OBUF[1]_inst_i_140_n_0
    SLICE_X45Y41         MUXF7 (Prop_muxf7_I0_O)      0.212    23.355 r  rd_data_OBUF[1]_inst_i_61/O
                         net (fo=1, routed)           0.000    23.355    rd_data_OBUF[1]_inst_i_61_n_0
    SLICE_X45Y41         MUXF8 (Prop_muxf8_I1_O)      0.094    23.449 r  rd_data_OBUF[1]_inst_i_21/O
                         net (fo=1, routed)           1.241    24.690    rd_data_OBUF[1]_inst_i_21_n_0
    SLICE_X40Y29         LUT6 (Prop_lut6_I5_O)        0.316    25.006 r  rd_data_OBUF[1]_inst_i_7/O
                         net (fo=1, routed)           0.000    25.006    rd_data_OBUF[1]_inst_i_7_n_0
    SLICE_X40Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    25.223 r  rd_data_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           1.488    26.711    rd_data_OBUF[1]_inst_i_2_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.299    27.010 r  rd_data_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.085    29.095    rd_data_OBUF[1]
    P19                  OBUF (Prop_obuf_I_O)         2.590    31.685 r  rd_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    31.685    rd_data[1]
    P19                                                               r  rd_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_addr[0]
                            (input port)
  Destination:            rd_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.538ns  (logic 4.859ns (15.407%)  route 26.679ns (84.593%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rd_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    rd_addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rd_addr_IBUF[0]_inst/O
                         net (fo=1024, routed)       22.451    23.388    rd_addr_IBUF[0]
    SLICE_X45Y38         LUT6 (Prop_lut6_I4_O)        0.124    23.512 r  rd_data_OBUF[6]_inst_i_139/O
                         net (fo=1, routed)           0.000    23.512    rd_data_OBUF[6]_inst_i_139_n_0
    SLICE_X45Y38         MUXF7 (Prop_muxf7_I1_O)      0.245    23.757 r  rd_data_OBUF[6]_inst_i_60/O
                         net (fo=1, routed)           0.000    23.757    rd_data_OBUF[6]_inst_i_60_n_0
    SLICE_X45Y38         MUXF8 (Prop_muxf8_I0_O)      0.104    23.861 r  rd_data_OBUF[6]_inst_i_21/O
                         net (fo=1, routed)           0.883    24.744    rd_data_OBUF[6]_inst_i_21_n_0
    SLICE_X35Y27         LUT6 (Prop_lut6_I5_O)        0.316    25.060 r  rd_data_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.000    25.060    rd_data_OBUF[6]_inst_i_7_n_0
    SLICE_X35Y27         MUXF7 (Prop_muxf7_I1_O)      0.217    25.277 r  rd_data_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           1.198    26.475    rd_data_OBUF[6]_inst_i_2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.299    26.774 r  rd_data_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.147    28.921    rd_data_OBUF[6]
    J18                  OBUF (Prop_obuf_I_O)         2.618    31.538 r  rd_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    31.538    rd_data[6]
    J18                                                               r  rd_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_addr[0]
                            (input port)
  Destination:            rd_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.441ns  (logic 4.787ns (15.224%)  route 26.655ns (84.776%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rd_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    rd_addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rd_addr_IBUF[0]_inst/O
                         net (fo=1024, routed)       22.613    23.549    rd_addr_IBUF[0]
    SLICE_X44Y37         LUT6 (Prop_lut6_I4_O)        0.124    23.673 r  rd_data_OBUF[3]_inst_i_140/O
                         net (fo=1, routed)           0.000    23.673    rd_data_OBUF[3]_inst_i_140_n_0
    SLICE_X44Y37         MUXF7 (Prop_muxf7_I0_O)      0.212    23.885 r  rd_data_OBUF[3]_inst_i_61/O
                         net (fo=1, routed)           0.000    23.885    rd_data_OBUF[3]_inst_i_61_n_0
    SLICE_X44Y37         MUXF8 (Prop_muxf8_I1_O)      0.094    23.979 r  rd_data_OBUF[3]_inst_i_21/O
                         net (fo=1, routed)           0.690    24.669    rd_data_OBUF[3]_inst_i_21_n_0
    SLICE_X37Y29         LUT6 (Prop_lut6_I5_O)        0.316    24.985 r  rd_data_OBUF[3]_inst_i_7/O
                         net (fo=1, routed)           0.000    24.985    rd_data_OBUF[3]_inst_i_7_n_0
    SLICE_X37Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    25.202 r  rd_data_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           1.233    26.435    rd_data_OBUF[3]_inst_i_2_n_0
    SLICE_X10Y27         LUT6 (Prop_lut6_I0_O)        0.299    26.734 r  rd_data_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.119    28.853    rd_data_OBUF[3]
    N18                  OBUF (Prop_obuf_I_O)         2.588    31.441 r  rd_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    31.441    rd_data[3]
    N18                                                               r  rd_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_addr[0]
                            (input port)
  Destination:            rd_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.139ns  (logic 4.844ns (15.557%)  route 26.295ns (84.443%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rd_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    rd_addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rd_addr_IBUF[0]_inst/O
                         net (fo=1024, routed)       22.048    22.985    rd_addr_IBUF[0]
    SLICE_X44Y40         LUT6 (Prop_lut6_I4_O)        0.124    23.109 r  rd_data_OBUF[7]_inst_i_141/O
                         net (fo=1, routed)           0.000    23.109    rd_data_OBUF[7]_inst_i_141_n_0
    SLICE_X44Y40         MUXF7 (Prop_muxf7_I1_O)      0.217    23.326 r  rd_data_OBUF[7]_inst_i_61/O
                         net (fo=1, routed)           0.000    23.326    rd_data_OBUF[7]_inst_i_61_n_0
    SLICE_X44Y40         MUXF8 (Prop_muxf8_I1_O)      0.094    23.420 r  rd_data_OBUF[7]_inst_i_21/O
                         net (fo=1, routed)           0.863    24.283    rd_data_OBUF[7]_inst_i_21_n_0
    SLICE_X41Y28         LUT6 (Prop_lut6_I5_O)        0.316    24.599 r  rd_data_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           0.000    24.599    rd_data_OBUF[7]_inst_i_7_n_0
    SLICE_X41Y28         MUXF7 (Prop_muxf7_I1_O)      0.245    24.844 r  rd_data_OBUF[7]_inst_i_2/O
                         net (fo=1, routed)           1.234    26.078    rd_data_OBUF[7]_inst_i_2_n_0
    SLICE_X8Y28          LUT6 (Prop_lut6_I0_O)        0.298    26.376 r  rd_data_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.149    28.525    rd_data_OBUF[7]
    J17                  OBUF (Prop_obuf_I_O)         2.614    31.139 r  rd_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    31.139    rd_data[7]
    J17                                                               r  rd_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rd_addr[0]
                            (input port)
  Destination:            rd_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.990ns  (logic 4.838ns (15.610%)  route 26.153ns (84.390%))
  Logic Levels:           8  (IBUF=1 LUT6=3 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  rd_addr[0] (IN)
                         net (fo=0)                   0.000     0.000    rd_addr[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  rd_addr_IBUF[0]_inst/O
                         net (fo=1024, routed)       22.608    23.545    rd_addr_IBUF[0]
    SLICE_X40Y37         LUT6 (Prop_lut6_I4_O)        0.124    23.669 r  rd_data_OBUF[0]_inst_i_139/O
                         net (fo=1, routed)           0.000    23.669    rd_data_OBUF[0]_inst_i_139_n_0
    SLICE_X40Y37         MUXF7 (Prop_muxf7_I1_O)      0.245    23.914 r  rd_data_OBUF[0]_inst_i_60/O
                         net (fo=1, routed)           0.000    23.914    rd_data_OBUF[0]_inst_i_60_n_0
    SLICE_X40Y37         MUXF8 (Prop_muxf8_I0_O)      0.104    24.018 r  rd_data_OBUF[0]_inst_i_21/O
                         net (fo=1, routed)           0.661    24.678    rd_data_OBUF[0]_inst_i_21_n_0
    SLICE_X39Y29         LUT6 (Prop_lut6_I5_O)        0.316    24.994 r  rd_data_OBUF[0]_inst_i_7/O
                         net (fo=1, routed)           0.000    24.994    rd_data_OBUF[0]_inst_i_7_n_0
    SLICE_X39Y29         MUXF7 (Prop_muxf7_I1_O)      0.217    25.211 r  rd_data_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.940    26.151    rd_data_OBUF[0]_inst_i_2_n_0
    SLICE_X10Y28         LUT6 (Prop_lut6_I0_O)        0.299    26.450 r  rd_data_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.944    28.394    rd_data_OBUF[0]
    R19                  OBUF (Prop_obuf_I_O)         2.596    30.990 r  rd_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    30.990    rd_data[0]
    R19                                                               r  rd_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_mem_reg[466][0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.505ns  (logic 0.961ns (3.768%)  route 24.544ns (96.232%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=4096, routed)       24.544    25.505    reset_IBUF
    SLICE_X50Y34         FDCE                                         f  data_mem_reg[466][0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            data_mem_reg[466][3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        25.505ns  (logic 0.961ns (3.768%)  route 24.544ns (96.232%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    L17                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  reset_IBUF_inst/O
                         net (fo=4096, routed)       24.544    25.505    reset_IBUF
    SLICE_X50Y34         FDCE                                         f  data_mem_reg[466][3]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wr_data[6]
                            (input port)
  Destination:            data_mem_reg[34][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.519ns  (logic 0.152ns (29.283%)  route 0.367ns (70.717%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  wr_data[6] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[6]
    N17                  IBUF (Prop_ibuf_I_O)         0.152     0.152 r  wr_data_IBUF[6]_inst/O
                         net (fo=512, routed)         0.367     0.519    wr_data_IBUF[6]
    SLICE_X1Y23          FDCE                                         r  data_mem_reg[34][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[0]
                            (input port)
  Destination:            data_mem_reg[216][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.168ns (31.460%)  route 0.366ns (68.540%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  wr_data[0] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[0]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  wr_data_IBUF[0]_inst/O
                         net (fo=512, routed)         0.366     0.534    wr_data_IBUF[0]
    SLICE_X1Y18          FDCE                                         r  data_mem_reg[216][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[2]
                            (input port)
  Destination:            data_mem_reg[209][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.549ns  (logic 0.160ns (29.180%)  route 0.389ns (70.820%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[2]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  wr_data_IBUF[2]_inst/O
                         net (fo=512, routed)         0.389     0.549    wr_data_IBUF[2]
    SLICE_X0Y18          FDCE                                         r  data_mem_reg[209][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[0]
                            (input port)
  Destination:            data_mem_reg[221][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.552ns  (logic 0.168ns (30.397%)  route 0.384ns (69.603%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W18                                               0.000     0.000 r  wr_data[0] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[0]
    W18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  wr_data_IBUF[0]_inst/O
                         net (fo=512, routed)         0.384     0.552    wr_data_IBUF[0]
    SLICE_X1Y17          FDCE                                         r  data_mem_reg[221][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[1]
                            (input port)
  Destination:            data_mem_reg[209][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.565ns  (logic 0.168ns (29.807%)  route 0.396ns (70.193%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  wr_data[1] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[1]
    V19                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  wr_data_IBUF[1]_inst/O
                         net (fo=512, routed)         0.396     0.565    wr_data_IBUF[1]
    SLICE_X0Y18          FDCE                                         r  data_mem_reg[209][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[4]
                            (input port)
  Destination:            data_mem_reg[213][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.566ns  (logic 0.173ns (30.635%)  route 0.392ns (69.365%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  wr_data[4] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  wr_data_IBUF[4]_inst/O
                         net (fo=512, routed)         0.392     0.566    wr_data_IBUF[4]
    SLICE_X0Y17          FDCE                                         r  data_mem_reg[213][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[5]
                            (input port)
  Destination:            data_mem_reg[44][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.156ns (27.266%)  route 0.416ns (72.734%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  wr_data[5] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[5]
    P17                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  wr_data_IBUF[5]_inst/O
                         net (fo=512, routed)         0.416     0.572    wr_data_IBUF[5]
    SLICE_X3Y23          FDCE                                         r  data_mem_reg[44][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[2]
                            (input port)
  Destination:            data_mem_reg[42][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.573ns  (logic 0.160ns (27.962%)  route 0.413ns (72.038%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  wr_data[2] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[2]
    U19                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  wr_data_IBUF[2]_inst/O
                         net (fo=512, routed)         0.413     0.573    wr_data_IBUF[2]
    SLICE_X3Y20          FDCE                                         r  data_mem_reg[42][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[4]
                            (input port)
  Destination:            data_mem_reg[39][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.584ns  (logic 0.173ns (29.641%)  route 0.411ns (70.359%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  wr_data[4] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[4]
    P18                  IBUF (Prop_ibuf_I_O)         0.173     0.173 r  wr_data_IBUF[4]_inst/O
                         net (fo=512, routed)         0.411     0.584    wr_data_IBUF[4]
    SLICE_X2Y21          FDCE                                         r  data_mem_reg[39][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wr_data[3]
                            (input port)
  Destination:            data_mem_reg[218][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.160ns (27.104%)  route 0.430ns (72.895%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  wr_data[3] (IN)
                         net (fo=0)                   0.000     0.000    wr_data[3]
    R18                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  wr_data_IBUF[3]_inst/O
                         net (fo=512, routed)         0.430     0.590    wr_data_IBUF[3]
    SLICE_X5Y20          FDCE                                         r  data_mem_reg[218][3]/D
  -------------------------------------------------------------------    -------------------





