// Seed: 2146343766
module module_0 (
    output wor id_0,
    input supply0 id_1,
    input wire id_2,
    input wire id_3,
    output wor id_4,
    input wire id_5,
    input wor id_6,
    input wor id_7
);
endmodule
module module_1 #(
    parameter id_1 = 32'd88,
    parameter id_2 = 32'd61
) (
    input uwire id_0,
    input wor _id_1,
    input supply1 _id_2,
    output tri1 id_3
);
  wire [id_1 : id_2] id_5;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_0,
      id_3,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_5 = id_2;
  wire id_6;
endmodule
