############################################################
## This file is generated automatically by Vivado HLS.
## Please DO NOT edit it.
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
############################################################
set_directive_interface -mode s_axilite -bundle scrv "scurve"
set_directive_interface -mode s_axilite -bundle scrv "scurve" L
set_directive_interface -mode s_axilite -bundle scrv "scurve" J
set_directive_interface -mode s_axilite -bundle scrv "scurve" vs
set_directive_interface -mode s_axilite -bundle scrv "scurve" ve
set_directive_interface -mode s_axilite -bundle scrv "scurve" v
set_directive_interface -mode ap_fifo "scurve" vout
set_directive_interface -mode s_axilite -bundle scrv "scurve" freq
set_directive_interface -mode ap_none -register "scurve" e
