{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523934343324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523934343337 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 21:05:43 2018 " "Processing started: Mon Apr 16 21:05:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523934343337 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523934343337 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523934343337 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523934344020 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523934344020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 6 3 " "Found 6 design units, including 3 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LAB2PART3-BEHAVIOURAL " "Found design unit 1: LAB2PART3-BEHAVIOURAL" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934355313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 main1-BEHAVIOURAL " "Found design unit 2: main1-BEHAVIOURAL" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934355313 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 main-behavioural " "Found design unit 3: main-behavioural" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 252 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934355313 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAB2PART3 " "Found entity 1: LAB2PART3" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934355313 ""} { "Info" "ISGN_ENTITY_NAME" "2 main1 " "Found entity 2: main1" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934355313 ""} { "Info" "ISGN_ENTITY_NAME" "3 Main " "Found entity 3: Main" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 233 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523934355313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523934355313 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LAB2PART3 LAB2PART3:u0 " "Elaborating entity \"LAB2PART3\" for hierarchy \"LAB2PART3:u0\"" {  } { { "main.vhd" "u0" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 308 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "count9 main.vhd(52) " "VHDL Process Statement warning at main.vhd(52): signal \"count9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 "|main|LAB2PART3:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PREENABLE9 main.vhd(54) " "VHDL Process Statement warning at main.vhd(54): signal \"PREENABLE9\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 "|main|LAB2PART3:u0"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw main.vhd(55) " "VHDL Process Statement warning at main.vhd(55): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 "|main|LAB2PART3:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main1 main1:u3 " "Elaborating entity \"main1\" for hierarchy \"main1:u3\"" {  } { { "main.vhd" "u3" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "COUNT5 main.vhd(162) " "VHDL Process Statement warning at main.vhd(162): signal \"COUNT5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 162 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 "|main|main1:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PREENABLE5 main.vhd(165) " "VHDL Process Statement warning at main.vhd(165): signal \"PREENABLE5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 165 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 "|main|main1:u3"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sw main.vhd(166) " "VHDL Process Statement warning at main.vhd(166): signal \"sw\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 166 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1523934355360 "|main|main1:u3"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[6\] LAB2PART3:u0\|RCOUNT\[6\]~_emulated LAB2PART3:u0\|RCOUNT\[6\]~2 " "Register \"LAB2PART3:u0\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[6\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[6\]~2\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u0|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[5\] LAB2PART3:u0\|RCOUNT\[5\]~_emulated LAB2PART3:u0\|RCOUNT\[5\]~6 " "Register \"LAB2PART3:u0\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[5\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[5\]~6\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u0|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[4\] LAB2PART3:u0\|RCOUNT\[4\]~_emulated LAB2PART3:u0\|RCOUNT\[4\]~10 " "Register \"LAB2PART3:u0\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[4\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[4\]~10\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u0|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[3\] LAB2PART3:u0\|RCOUNT\[3\]~_emulated LAB2PART3:u0\|RCOUNT\[3\]~14 " "Register \"LAB2PART3:u0\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[3\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[3\]~14\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u0|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[2\] LAB2PART3:u0\|RCOUNT\[2\]~_emulated LAB2PART3:u0\|RCOUNT\[2\]~18 " "Register \"LAB2PART3:u0\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[2\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[2\]~18\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u0|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[1\] LAB2PART3:u0\|RCOUNT\[1\]~_emulated LAB2PART3:u0\|RCOUNT\[1\]~22 " "Register \"LAB2PART3:u0\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[1\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[1\]~22\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u0|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u0\|RCOUNT\[0\] LAB2PART3:u0\|RCOUNT\[0\]~_emulated LAB2PART3:u0\|RCOUNT\[0\]~26 " "Register \"LAB2PART3:u0\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"LAB2PART3:u0\|RCOUNT\[0\]~_emulated\" and latch \"LAB2PART3:u0\|RCOUNT\[0\]~26\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u0|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[6\] LAB2PART3:u1\|RCOUNT\[6\]~_emulated LAB2PART3:u1\|RCOUNT\[6\]~2 " "Register \"LAB2PART3:u1\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[6\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[6\]~2\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u1|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[5\] LAB2PART3:u1\|RCOUNT\[5\]~_emulated LAB2PART3:u1\|RCOUNT\[5\]~6 " "Register \"LAB2PART3:u1\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[5\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[5\]~6\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u1|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[4\] LAB2PART3:u1\|RCOUNT\[4\]~_emulated LAB2PART3:u1\|RCOUNT\[4\]~10 " "Register \"LAB2PART3:u1\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[4\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[4\]~10\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u1|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[3\] LAB2PART3:u1\|RCOUNT\[3\]~_emulated LAB2PART3:u1\|RCOUNT\[3\]~14 " "Register \"LAB2PART3:u1\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[3\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[3\]~14\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u1|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[2\] LAB2PART3:u1\|RCOUNT\[2\]~_emulated LAB2PART3:u1\|RCOUNT\[2\]~18 " "Register \"LAB2PART3:u1\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[2\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[2\]~18\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u1|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[1\] LAB2PART3:u1\|RCOUNT\[1\]~_emulated LAB2PART3:u1\|RCOUNT\[1\]~22 " "Register \"LAB2PART3:u1\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[1\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[1\]~22\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u1|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u1\|RCOUNT\[0\] LAB2PART3:u1\|RCOUNT\[0\]~_emulated LAB2PART3:u1\|RCOUNT\[0\]~26 " "Register \"LAB2PART3:u1\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"LAB2PART3:u1\|RCOUNT\[0\]~_emulated\" and latch \"LAB2PART3:u1\|RCOUNT\[0\]~26\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u1|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[6\] LAB2PART3:u2\|RCOUNT\[6\]~_emulated LAB2PART3:u2\|RCOUNT\[6\]~2 " "Register \"LAB2PART3:u2\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[6\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[6\]~2\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u2|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[5\] LAB2PART3:u2\|RCOUNT\[5\]~_emulated LAB2PART3:u2\|RCOUNT\[5\]~6 " "Register \"LAB2PART3:u2\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[5\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[5\]~6\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u2|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[4\] LAB2PART3:u2\|RCOUNT\[4\]~_emulated LAB2PART3:u2\|RCOUNT\[4\]~10 " "Register \"LAB2PART3:u2\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[4\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[4\]~10\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u2|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[3\] LAB2PART3:u2\|RCOUNT\[3\]~_emulated LAB2PART3:u2\|RCOUNT\[3\]~14 " "Register \"LAB2PART3:u2\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[3\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[3\]~14\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u2|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[2\] LAB2PART3:u2\|RCOUNT\[2\]~_emulated LAB2PART3:u2\|RCOUNT\[2\]~18 " "Register \"LAB2PART3:u2\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[2\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[2\]~18\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u2|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[1\] LAB2PART3:u2\|RCOUNT\[1\]~_emulated LAB2PART3:u2\|RCOUNT\[1\]~22 " "Register \"LAB2PART3:u2\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[1\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[1\]~22\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u2|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u2\|RCOUNT\[0\] LAB2PART3:u2\|RCOUNT\[0\]~_emulated LAB2PART3:u2\|RCOUNT\[0\]~26 " "Register \"LAB2PART3:u2\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"LAB2PART3:u2\|RCOUNT\[0\]~_emulated\" and latch \"LAB2PART3:u2\|RCOUNT\[0\]~26\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u2|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[6\] main1:u3\|RCOUNT\[6\]~_emulated main1:u3\|RCOUNT\[6\]~2 " "Register \"main1:u3\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[6\]~_emulated\" and latch \"main1:u3\|RCOUNT\[6\]~2\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u3|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[5\] main1:u3\|RCOUNT\[5\]~_emulated main1:u3\|RCOUNT\[5\]~6 " "Register \"main1:u3\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[5\]~_emulated\" and latch \"main1:u3\|RCOUNT\[5\]~6\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u3|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[4\] main1:u3\|RCOUNT\[4\]~_emulated main1:u3\|RCOUNT\[4\]~10 " "Register \"main1:u3\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[4\]~_emulated\" and latch \"main1:u3\|RCOUNT\[4\]~10\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u3|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[3\] main1:u3\|RCOUNT\[3\]~_emulated main1:u3\|RCOUNT\[3\]~14 " "Register \"main1:u3\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[3\]~_emulated\" and latch \"main1:u3\|RCOUNT\[3\]~14\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u3|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[2\] main1:u3\|RCOUNT\[2\]~_emulated main1:u3\|RCOUNT\[2\]~18 " "Register \"main1:u3\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[2\]~_emulated\" and latch \"main1:u3\|RCOUNT\[2\]~18\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u3|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[1\] main1:u3\|RCOUNT\[1\]~_emulated main1:u3\|RCOUNT\[1\]~22 " "Register \"main1:u3\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[1\]~_emulated\" and latch \"main1:u3\|RCOUNT\[1\]~22\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u3|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u3\|RCOUNT\[0\] main1:u3\|RCOUNT\[0\]~_emulated main1:u3\|RCOUNT\[0\]~26 " "Register \"main1:u3\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"main1:u3\|RCOUNT\[0\]~_emulated\" and latch \"main1:u3\|RCOUNT\[0\]~26\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u3|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[6\] LAB2PART3:u4\|RCOUNT\[6\]~_emulated LAB2PART3:u4\|RCOUNT\[6\]~3 " "Register \"LAB2PART3:u4\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[6\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[6\]~3\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u4|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[5\] LAB2PART3:u4\|RCOUNT\[5\]~_emulated LAB2PART3:u4\|RCOUNT\[5\]~7 " "Register \"LAB2PART3:u4\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[5\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[5\]~7\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u4|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[4\] LAB2PART3:u4\|RCOUNT\[4\]~_emulated LAB2PART3:u4\|RCOUNT\[4\]~11 " "Register \"LAB2PART3:u4\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[4\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[4\]~11\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u4|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[3\] LAB2PART3:u4\|RCOUNT\[3\]~_emulated LAB2PART3:u4\|RCOUNT\[3\]~15 " "Register \"LAB2PART3:u4\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[3\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[3\]~15\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u4|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[2\] LAB2PART3:u4\|RCOUNT\[2\]~_emulated LAB2PART3:u4\|RCOUNT\[2\]~19 " "Register \"LAB2PART3:u4\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[2\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[2\]~19\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u4|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[1\] LAB2PART3:u4\|RCOUNT\[1\]~_emulated LAB2PART3:u4\|RCOUNT\[1\]~23 " "Register \"LAB2PART3:u4\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[1\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[1\]~23\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u4|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "LAB2PART3:u4\|RCOUNT\[0\] LAB2PART3:u4\|RCOUNT\[0\]~_emulated LAB2PART3:u4\|RCOUNT\[0\]~27 " "Register \"LAB2PART3:u4\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"LAB2PART3:u4\|RCOUNT\[0\]~_emulated\" and latch \"LAB2PART3:u4\|RCOUNT\[0\]~27\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|LAB2PART3:u4|RCOUNT[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[6\] main1:u5\|RCOUNT\[6\]~_emulated main1:u5\|RCOUNT\[6\]~3 " "Register \"main1:u5\|RCOUNT\[6\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[6\]~_emulated\" and latch \"main1:u5\|RCOUNT\[6\]~3\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u5|RCOUNT[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[5\] main1:u5\|RCOUNT\[5\]~_emulated main1:u5\|RCOUNT\[5\]~7 " "Register \"main1:u5\|RCOUNT\[5\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[5\]~_emulated\" and latch \"main1:u5\|RCOUNT\[5\]~7\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u5|RCOUNT[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[4\] main1:u5\|RCOUNT\[4\]~_emulated main1:u5\|RCOUNT\[4\]~11 " "Register \"main1:u5\|RCOUNT\[4\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[4\]~_emulated\" and latch \"main1:u5\|RCOUNT\[4\]~11\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u5|RCOUNT[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[3\] main1:u5\|RCOUNT\[3\]~_emulated main1:u5\|RCOUNT\[3\]~15 " "Register \"main1:u5\|RCOUNT\[3\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[3\]~_emulated\" and latch \"main1:u5\|RCOUNT\[3\]~15\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u5|RCOUNT[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[2\] main1:u5\|RCOUNT\[2\]~_emulated main1:u5\|RCOUNT\[2\]~19 " "Register \"main1:u5\|RCOUNT\[2\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[2\]~_emulated\" and latch \"main1:u5\|RCOUNT\[2\]~19\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u5|RCOUNT[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[1\] main1:u5\|RCOUNT\[1\]~_emulated main1:u5\|RCOUNT\[1\]~23 " "Register \"main1:u5\|RCOUNT\[1\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[1\]~_emulated\" and latch \"main1:u5\|RCOUNT\[1\]~23\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u5|RCOUNT[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "main1:u5\|RCOUNT\[0\] main1:u5\|RCOUNT\[0\]~_emulated main1:u5\|RCOUNT\[0\]~27 " "Register \"main1:u5\|RCOUNT\[0\]\" is converted into an equivalent circuit using register \"main1:u5\|RCOUNT\[0\]~_emulated\" and latch \"main1:u5\|RCOUNT\[0\]~27\"" {  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1523934355930 "|Main|main1:u5|RCOUNT[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1523934355930 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523934356198 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523934356662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523934356662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "529 " "Implemented 529 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523934356716 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523934356716 ""} { "Info" "ICUT_CUT_TM_LCELLS" "474 " "Implemented 474 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523934356716 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523934356716 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "764 " "Peak virtual memory: 764 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523934356731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 21:05:56 2018 " "Processing ended: Mon Apr 16 21:05:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523934356731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523934356731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523934356731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523934356731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1523934358433 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523934358433 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 21:05:57 2018 " "Processing started: Mon Apr 16 21:05:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523934358433 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1523934358433 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1523934358448 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1523934358680 ""}
{ "Info" "0" "" "Project  = main" {  } {  } 0 0 "Project  = main" 0 0 "Fitter" 0 0 1523934358680 ""}
{ "Info" "0" "" "Revision = main" {  } {  } 0 0 "Revision = main" 0 0 "Fitter" 0 0 1523934358680 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1523934358818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1523934358818 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "main 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1523934358834 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523934358881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1523934358881 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1523934359420 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1523934359436 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1523934359583 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 55 " "No exact pin location assignment(s) for 1 pins of 55 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1523934359820 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1523934371269 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 20 global CLKCTRL_G6 " "clk~inputCLKENA0 with 20 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1523934371401 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1523934371401 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523934371401 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1523934371406 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523934371406 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1523934371406 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1523934371406 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1523934371406 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1523934371406 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "70 " "TimeQuest Timing Analyzer is analyzing 70 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1523934372104 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1523934372105 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1523934372105 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~57\|combout " "Node \"u4\|RCOUNT~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[4\]~12\|datad " "Node \"u4\|RCOUNT\[4\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[4\]~12\|combout " "Node \"u4\|RCOUNT\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~57\|datab " "Node \"u4\|RCOUNT~57\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~56\|combout " "Node \"u4\|RCOUNT~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[5\]~8\|datad " "Node \"u4\|RCOUNT\[5\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[5\]~8\|combout " "Node \"u4\|RCOUNT\[5\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~56\|datab " "Node \"u4\|RCOUNT~56\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~55\|combout " "Node \"u4\|RCOUNT~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[6\]~4\|datad " "Node \"u4\|RCOUNT\[6\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[6\]~4\|combout " "Node \"u4\|RCOUNT\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~55\|datab " "Node \"u4\|RCOUNT~55\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~54\|combout " "Node \"u4\|RCOUNT~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[3\]~16\|datad " "Node \"u4\|RCOUNT\[3\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[3\]~16\|combout " "Node \"u4\|RCOUNT\[3\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~54\|datac " "Node \"u4\|RCOUNT~54\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~51\|combout " "Node \"u4\|RCOUNT~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[2\]~20\|datad " "Node \"u4\|RCOUNT\[2\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[2\]~20\|combout " "Node \"u4\|RCOUNT\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~51\|datac " "Node \"u4\|RCOUNT~51\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~50\|combout " "Node \"u4\|RCOUNT~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[1\]~24\|datad " "Node \"u4\|RCOUNT\[1\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[1\]~24\|combout " "Node \"u4\|RCOUNT\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~50\|datac " "Node \"u4\|RCOUNT~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~47\|combout " "Node \"u4\|RCOUNT~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[0\]~28\|datad " "Node \"u4\|RCOUNT\[0\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[0\]~28\|combout " "Node \"u4\|RCOUNT\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~47\|datac " "Node \"u4\|RCOUNT~47\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|PREENABLE9~0\|combout " "Node \"u4\|PREENABLE9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u4\|PREENABLE9~0\|datab " "Node \"u4\|PREENABLE9~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 31 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[4\]~12\|combout " "Node \"u5\|RCOUNT\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~65\|datab " "Node \"u5\|RCOUNT~65\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~65\|combout " "Node \"u5\|RCOUNT~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[4\]~12\|datad " "Node \"u5\|RCOUNT\[4\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[5\]~8\|combout " "Node \"u5\|RCOUNT\[5\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~62\|datab " "Node \"u5\|RCOUNT~62\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~62\|combout " "Node \"u5\|RCOUNT~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[5\]~8\|datad " "Node \"u5\|RCOUNT\[5\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[6\]~4\|combout " "Node \"u5\|RCOUNT\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~59\|datab " "Node \"u5\|RCOUNT~59\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~59\|combout " "Node \"u5\|RCOUNT~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[6\]~4\|datad " "Node \"u5\|RCOUNT\[6\]~4\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[3\]~16\|combout " "Node \"u5\|RCOUNT\[3\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~56\|datac " "Node \"u5\|RCOUNT~56\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~56\|combout " "Node \"u5\|RCOUNT~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[3\]~16\|datad " "Node \"u5\|RCOUNT\[3\]~16\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[0\]~28\|combout " "Node \"u5\|RCOUNT\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~49\|datac " "Node \"u5\|RCOUNT~49\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~49\|combout " "Node \"u5\|RCOUNT~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[0\]~28\|datad " "Node \"u5\|RCOUNT\[0\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[2\]~20\|combout " "Node \"u5\|RCOUNT\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~53\|datac " "Node \"u5\|RCOUNT~53\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~53\|combout " "Node \"u5\|RCOUNT~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[2\]~20\|datad " "Node \"u5\|RCOUNT\[2\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[1\]~24\|combout " "Node \"u5\|RCOUNT\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~50\|datac " "Node \"u5\|RCOUNT~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~50\|combout " "Node \"u5\|RCOUNT~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[1\]~24\|datad " "Node \"u5\|RCOUNT\[1\]~24\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|PREENABLE5~0\|combout " "Node \"u5\|PREENABLE5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""} { "Warning" "WSTA_SCC_NODE" "u5\|PREENABLE5~0\|datab " "Node \"u5\|PREENABLE5~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934372108 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 143 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1523934372108 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1523934372171 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1523934372171 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1523934372171 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[10\] " "Node \"O0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[11\] " "Node \"O0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[12\] " "Node \"O0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[13\] " "Node \"O0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[14\] " "Node \"O0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[15\] " "Node \"O0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[16\] " "Node \"O0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[17\] " "Node \"O0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[18\] " "Node \"O0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[19\] " "Node \"O0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[20\] " "Node \"O0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[21\] " "Node \"O0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[22\] " "Node \"O0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[23\] " "Node \"O0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[24\] " "Node \"O0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[25\] " "Node \"O0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[26\] " "Node \"O0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[27\] " "Node \"O0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[28\] " "Node \"O0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[29\] " "Node \"O0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[30\] " "Node \"O0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[31\] " "Node \"O0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[7\] " "Node \"O0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[8\] " "Node \"O0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "O0\[9\] " "Node \"O0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "O0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1523934372240 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1523934372240 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523934372240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1523934379985 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1523934380316 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523934386453 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1523934392828 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1523934395294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523934395294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1523934396598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X33_Y0 X44_Y10 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10" {  } { { "loc" "" { Generic "F:/Homework/PSOC/Project3/Module1/Lab1part3a/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X33_Y0 to location X44_Y10"} { { 12 { 0 ""} 33 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1523934404849 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1523934404849 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1523934418140 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1523934423825 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1523934423825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:21 " "Fitter routing operations ending: elapsed time is 00:00:21" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523934423825 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.78 " "Total time spent on timing analysis during the Fitter is 2.78 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1523934425844 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523934425882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523934426762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1523934426762 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1523934427548 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1523934431822 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1523934432108 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Homework/PSOC/Project3/Module1/Lab1part3a/output_files/main.fit.smsg " "Generated suppressed messages file F:/Homework/PSOC/Project3/Module1/Lab1part3a/output_files/main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1523934432191 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 109 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2144 " "Peak virtual memory: 2144 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523934432739 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 21:07:12 2018 " "Processing ended: Mon Apr 16 21:07:12 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523934432739 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523934432739 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:57 " "Total CPU time (on all processors): 00:01:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523934432739 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1523934432739 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1523934434167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523934434176 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 21:07:14 2018 " "Processing started: Mon Apr 16 21:07:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523934434176 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1523934434176 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1523934434176 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1523934435280 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1523934440657 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "743 " "Peak virtual memory: 743 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523934441057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 21:07:21 2018 " "Processing ended: Mon Apr 16 21:07:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523934441057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523934441057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523934441057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1523934441057 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1523934441793 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1523934442764 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523934442764 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 21:07:22 2018 " "Processing started: Mon Apr 16 21:07:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523934442764 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934442764 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta main -c main " "Command: quartus_sta main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934442764 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1523934443018 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934443781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934443781 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934443818 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934443818 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "70 " "TimeQuest Timing Analyzer is analyzing 70 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444366 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main1:u5\|CLKOUT main1:u5\|CLKOUT " "create_clock -period 1.000 -name main1:u5\|CLKOUT main1:u5\|CLKOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LAB2PART3:u4\|CLKOUT LAB2PART3:u4\|CLKOUT " "create_clock -period 1.000 -name LAB2PART3:u4\|CLKOUT LAB2PART3:u4\|CLKOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name main1:u3\|CLKOUT main1:u3\|CLKOUT " "create_clock -period 1.000 -name main1:u3\|CLKOUT main1:u3\|CLKOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name kEY kEY " "create_clock -period 1.000 -name kEY kEY" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LAB2PART3:u0\|CLKOUT LAB2PART3:u0\|CLKOUT " "create_clock -period 1.000 -name LAB2PART3:u0\|CLKOUT LAB2PART3:u0\|CLKOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LAB2PART3:u2\|CLKOUT LAB2PART3:u2\|CLKOUT " "create_clock -period 1.000 -name LAB2PART3:u2\|CLKOUT LAB2PART3:u2\|CLKOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name LAB2PART3:u1\|CLKOUT LAB2PART3:u1\|CLKOUT " "create_clock -period 1.000 -name LAB2PART3:u1\|CLKOUT LAB2PART3:u1\|CLKOUT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1523934444397 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[3\]~16\|combout " "Node \"u4\|RCOUNT\[3\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~54\|datad " "Node \"u4\|RCOUNT~54\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~54\|combout " "Node \"u4\|RCOUNT~54\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[3\]~16\|dataa " "Node \"u4\|RCOUNT\[3\]~16\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[1\]~24\|combout " "Node \"u4\|RCOUNT\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~50\|datad " "Node \"u4\|RCOUNT~50\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~50\|combout " "Node \"u4\|RCOUNT~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[1\]~24\|datab " "Node \"u4\|RCOUNT\[1\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[0\]~28\|combout " "Node \"u4\|RCOUNT\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~47\|datad " "Node \"u4\|RCOUNT~47\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~47\|combout " "Node \"u4\|RCOUNT~47\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[0\]~28\|dataa " "Node \"u4\|RCOUNT\[0\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[4\]~12\|combout " "Node \"u4\|RCOUNT\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~57\|datac " "Node \"u4\|RCOUNT~57\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~57\|combout " "Node \"u4\|RCOUNT~57\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[4\]~12\|dataa " "Node \"u4\|RCOUNT\[4\]~12\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[2\]~20\|combout " "Node \"u4\|RCOUNT\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~51\|datad " "Node \"u4\|RCOUNT~51\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~51\|combout " "Node \"u4\|RCOUNT~51\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[2\]~20\|datad " "Node \"u4\|RCOUNT\[2\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[5\]~8\|combout " "Node \"u4\|RCOUNT\[5\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~56\|dataf " "Node \"u4\|RCOUNT~56\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~56\|combout " "Node \"u4\|RCOUNT~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[5\]~8\|datac " "Node \"u4\|RCOUNT\[5\]~8\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[6\]~4\|combout " "Node \"u4\|RCOUNT\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~55\|datad " "Node \"u4\|RCOUNT~55\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT~55\|combout " "Node \"u4\|RCOUNT~55\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|RCOUNT\[6\]~4\|datac " "Node \"u4\|RCOUNT\[6\]~4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 53 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 49 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u4\|PREENABLE9~0\|combout " "Node \"u4\|PREENABLE9~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u4\|PREENABLE9~0\|datad " "Node \"u4\|PREENABLE9~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 31 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[1\]~24\|combout " "Node \"u5\|RCOUNT\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~50\|datac " "Node \"u5\|RCOUNT~50\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~50\|combout " "Node \"u5\|RCOUNT~50\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[1\]~24\|datab " "Node \"u5\|RCOUNT\[1\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[2\]~20\|combout " "Node \"u5\|RCOUNT\[2\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~53\|dataf " "Node \"u5\|RCOUNT~53\|dataf\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~53\|combout " "Node \"u5\|RCOUNT~53\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[2\]~20\|datab " "Node \"u5\|RCOUNT\[2\]~20\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[0\]~28\|combout " "Node \"u5\|RCOUNT\[0\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~49\|datad " "Node \"u5\|RCOUNT~49\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~49\|combout " "Node \"u5\|RCOUNT~49\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[0\]~28\|datad " "Node \"u5\|RCOUNT\[0\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[6\]~4\|combout " "Node \"u5\|RCOUNT\[6\]~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~59\|datad " "Node \"u5\|RCOUNT~59\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~59\|combout " "Node \"u5\|RCOUNT~59\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[6\]~4\|dataa " "Node \"u5\|RCOUNT\[6\]~4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[5\]~8\|combout " "Node \"u5\|RCOUNT\[5\]~8\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~62\|datac " "Node \"u5\|RCOUNT~62\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~62\|combout " "Node \"u5\|RCOUNT~62\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[5\]~8\|datad " "Node \"u5\|RCOUNT\[5\]~8\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[4\]~12\|combout " "Node \"u5\|RCOUNT\[4\]~12\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~65\|datad " "Node \"u5\|RCOUNT~65\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~65\|combout " "Node \"u5\|RCOUNT~65\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[4\]~12\|datad " "Node \"u5\|RCOUNT\[4\]~12\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[3\]~16\|combout " "Node \"u5\|RCOUNT\[3\]~16\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~56\|datad " "Node \"u5\|RCOUNT~56\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT~56\|combout " "Node \"u5\|RCOUNT~56\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|RCOUNT\[3\]~16\|datab " "Node \"u5\|RCOUNT\[3\]~16\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 164 -1 0 } } { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 159 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Warning" "WSTA_SCC_LOOP" "2 " "Found combinational loop of 2 nodes" { { "Warning" "WSTA_SCC_NODE" "u5\|PREENABLE5~0\|combout " "Node \"u5\|PREENABLE5~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""} { "Warning" "WSTA_SCC_NODE" "u5\|PREENABLE5~0\|datad " "Node \"u5\|PREENABLE5~0\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1523934444397 ""}  } { { "main.vhd" "" { Text "F:/Homework/PSOC/Project3/Module1/Lab1part3a/main.vhd" 143 -1 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444397 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444420 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1523934444420 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523934444435 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523934444513 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.866 " "Worst-case setup slack is -6.866" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.866             -98.950 main1:u5\|CLKOUT  " "   -6.866             -98.950 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.828            -215.966 kEY  " "   -6.828            -215.966 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.795             -96.564 LAB2PART3:u4\|CLKOUT  " "   -6.795             -96.564 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.707             -83.419 LAB2PART3:u1\|CLKOUT  " "   -6.707             -83.419 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.578             -91.347 main1:u3\|CLKOUT  " "   -6.578             -91.347 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.303             -88.478 LAB2PART3:u2\|CLKOUT  " "   -6.303             -88.478 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.244             -86.941 LAB2PART3:u0\|CLKOUT  " "   -6.244             -86.941 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.730             -93.966 clk  " "   -3.730             -93.966 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444515 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.136 " "Worst-case hold slack is -2.136" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.136             -19.332 kEY  " "   -2.136             -19.332 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 main1:u3\|CLKOUT  " "    0.309               0.000 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 LAB2PART3:u4\|CLKOUT  " "    0.342               0.000 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 LAB2PART3:u1\|CLKOUT  " "    0.365               0.000 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 LAB2PART3:u2\|CLKOUT  " "    0.386               0.000 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 main1:u5\|CLKOUT  " "    0.627               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 LAB2PART3:u0\|CLKOUT  " "    0.817               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.470 " "Worst-case recovery slack is -4.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.470            -171.921 kEY  " "   -4.470            -171.921 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.678             -48.876 LAB2PART3:u1\|CLKOUT  " "   -3.678             -48.876 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.621             -48.106 LAB2PART3:u2\|CLKOUT  " "   -3.621             -48.106 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.610             -45.032 main1:u5\|CLKOUT  " "   -3.610             -45.032 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.546             -48.531 LAB2PART3:u0\|CLKOUT  " "   -3.546             -48.531 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.464             -47.639 LAB2PART3:u4\|CLKOUT  " "   -3.464             -47.639 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.436             -46.565 main1:u3\|CLKOUT  " "   -3.436             -46.565 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.057 " "Worst-case removal slack is -0.057" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.057              -0.081 kEY  " "   -0.057              -0.081 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.843               0.000 main1:u5\|CLKOUT  " "    1.843               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.886               0.000 main1:u3\|CLKOUT  " "    1.886               0.000 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.966               0.000 LAB2PART3:u2\|CLKOUT  " "    1.966               0.000 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.054               0.000 LAB2PART3:u4\|CLKOUT  " "    2.054               0.000 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.113               0.000 LAB2PART3:u0\|CLKOUT  " "    2.113               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.114               0.000 LAB2PART3:u1\|CLKOUT  " "    2.114               0.000 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444519 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444519 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.541 " "Worst-case minimum pulse width slack is -0.541" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.541             -19.729 clk  " "   -0.541             -19.729 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.234 LAB2PART3:u4\|CLKOUT  " "   -0.394              -9.234 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.188 main1:u5\|CLKOUT  " "   -0.394              -9.188 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.763 main1:u3\|CLKOUT  " "   -0.394              -8.763 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.629 LAB2PART3:u0\|CLKOUT  " "   -0.394              -8.629 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.587 LAB2PART3:u2\|CLKOUT  " "   -0.394              -8.587 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.375 LAB2PART3:u1\|CLKOUT  " "   -0.394              -8.375 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.028              -0.104 kEY  " "   -0.028              -0.104 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934444535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444535 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523934444551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934444582 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446001 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446123 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523934446139 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.767 " "Worst-case setup slack is -6.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.767             -96.943 main1:u5\|CLKOUT  " "   -6.767             -96.943 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.761             -83.821 LAB2PART3:u1\|CLKOUT  " "   -6.761             -83.821 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.742             -95.908 LAB2PART3:u4\|CLKOUT  " "   -6.742             -95.908 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.610             -91.544 main1:u3\|CLKOUT  " "   -6.610             -91.544 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.468            -209.586 kEY  " "   -6.468            -209.586 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.331             -88.945 LAB2PART3:u2\|CLKOUT  " "   -6.331             -88.945 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.283             -87.209 LAB2PART3:u0\|CLKOUT  " "   -6.283             -87.209 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.534             -92.327 clk  " "   -3.534             -92.327 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.222 " "Worst-case hold slack is -2.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.222             -20.443 kEY  " "   -2.222             -20.443 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 main1:u3\|CLKOUT  " "    0.278               0.000 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.361               0.000 LAB2PART3:u4\|CLKOUT  " "    0.361               0.000 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.378               0.000 clk  " "    0.378               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 LAB2PART3:u2\|CLKOUT  " "    0.391               0.000 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.399               0.000 LAB2PART3:u1\|CLKOUT  " "    0.399               0.000 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.594               0.000 main1:u5\|CLKOUT  " "    0.594               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.803               0.000 LAB2PART3:u0\|CLKOUT  " "    0.803               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.340 " "Worst-case recovery slack is -4.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.340            -169.670 kEY  " "   -4.340            -169.670 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.609             -48.177 LAB2PART3:u1\|CLKOUT  " "   -3.609             -48.177 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543             -44.434 main1:u5\|CLKOUT  " "   -3.543             -44.434 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.535             -47.174 LAB2PART3:u2\|CLKOUT  " "   -3.535             -47.174 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.483             -47.671 LAB2PART3:u0\|CLKOUT  " "   -3.483             -47.671 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.398             -46.797 LAB2PART3:u4\|CLKOUT  " "   -3.398             -46.797 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.389             -45.741 main1:u3\|CLKOUT  " "   -3.389             -45.741 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.096 " "Worst-case removal slack is -0.096" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.096              -0.239 kEY  " "   -0.096              -0.239 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.838               0.000 main1:u5\|CLKOUT  " "    1.838               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.898               0.000 main1:u3\|CLKOUT  " "    1.898               0.000 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.963               0.000 LAB2PART3:u2\|CLKOUT  " "    1.963               0.000 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.040               0.000 LAB2PART3:u4\|CLKOUT  " "    2.040               0.000 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.099               0.000 LAB2PART3:u1\|CLKOUT  " "    2.099               0.000 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.116               0.000 LAB2PART3:u0\|CLKOUT  " "    2.116               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.507 " "Worst-case minimum pulse width slack is -0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.507             -20.713 clk  " "   -0.507             -20.713 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.125 main1:u5\|CLKOUT  " "   -0.394              -9.125 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -9.118 LAB2PART3:u4\|CLKOUT  " "   -0.394              -9.118 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.528 main1:u3\|CLKOUT  " "   -0.394              -8.528 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.469 LAB2PART3:u0\|CLKOUT  " "   -0.394              -8.469 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.318 LAB2PART3:u2\|CLKOUT  " "   -0.394              -8.318 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -8.206 LAB2PART3:u1\|CLKOUT  " "   -0.394              -8.206 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.006               0.000 kEY  " "    0.006               0.000 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934446170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446170 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523934446185 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934446339 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447548 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447648 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523934447648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.456 " "Worst-case setup slack is -4.456" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.456            -129.835 kEY  " "   -4.456            -129.835 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.264             -62.379 main1:u5\|CLKOUT  " "   -4.264             -62.379 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.220             -59.554 LAB2PART3:u4\|CLKOUT  " "   -4.220             -59.554 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.932             -49.871 LAB2PART3:u1\|CLKOUT  " "   -3.932             -49.871 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.827             -54.384 main1:u3\|CLKOUT  " "   -3.827             -54.384 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.806             -52.639 LAB2PART3:u0\|CLKOUT  " "   -3.806             -52.639 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.766             -52.993 LAB2PART3:u2\|CLKOUT  " "   -3.766             -52.993 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.872             -48.782 clk  " "   -2.872             -48.782 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.400 " "Worst-case hold slack is -1.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.400             -13.268 kEY  " "   -1.400             -13.268 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.179 LAB2PART3:u2\|CLKOUT  " "   -0.129              -0.179 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.120              -0.335 LAB2PART3:u4\|CLKOUT  " "   -0.120              -0.335 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.273 LAB2PART3:u1\|CLKOUT  " "   -0.072              -0.273 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.035 main1:u3\|CLKOUT  " "   -0.020              -0.035 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.148               0.000 main1:u5\|CLKOUT  " "    0.148               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 clk  " "    0.199               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 LAB2PART3:u0\|CLKOUT  " "    0.429               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447664 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447664 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.546 " "Worst-case recovery slack is -2.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.546             -95.865 kEY  " "   -2.546             -95.865 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.410             -31.868 LAB2PART3:u1\|CLKOUT  " "   -2.410             -31.868 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.394             -31.447 LAB2PART3:u2\|CLKOUT  " "   -2.394             -31.447 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.350             -29.231 main1:u5\|CLKOUT  " "   -2.350             -29.231 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.324             -31.438 LAB2PART3:u0\|CLKOUT  " "   -2.324             -31.438 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.305             -31.317 LAB2PART3:u4\|CLKOUT  " "   -2.305             -31.317 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.246             -30.199 main1:u3\|CLKOUT  " "   -2.246             -30.199 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.082 " "Worst-case removal slack is -0.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.082              -0.089 kEY  " "   -0.082              -0.089 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 main1:u5\|CLKOUT  " "    0.861               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 LAB2PART3:u2\|CLKOUT  " "    0.887               0.000 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 main1:u3\|CLKOUT  " "    0.915               0.000 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.951               0.000 LAB2PART3:u4\|CLKOUT  " "    0.951               0.000 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.994               0.000 LAB2PART3:u1\|CLKOUT  " "    0.994               0.000 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.003               0.000 LAB2PART3:u0\|CLKOUT  " "    1.003               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447679 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.505 " "Worst-case minimum pulse width slack is -0.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505              -5.693 clk  " "   -0.505              -5.693 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.193             -11.911 kEY  " "   -0.193             -11.911 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -0.329 LAB2PART3:u4\|CLKOUT  " "   -0.062              -0.329 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.059              -0.232 main1:u3\|CLKOUT  " "   -0.059              -0.232 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.023              -0.156 main1:u5\|CLKOUT  " "   -0.023              -0.156 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.040 LAB2PART3:u2\|CLKOUT  " "   -0.020              -0.040 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.050 LAB2PART3:u1\|CLKOUT  " "   -0.013              -0.050 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.004               0.000 LAB2PART3:u0\|CLKOUT  " "    0.004               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447679 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1523934447695 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447916 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1523934447918 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.001 " "Worst-case setup slack is -4.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.001             -58.368 main1:u5\|CLKOUT  " "   -4.001             -58.368 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.963             -56.119 LAB2PART3:u4\|CLKOUT  " "   -3.963             -56.119 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.752             -47.847 LAB2PART3:u1\|CLKOUT  " "   -3.752             -47.847 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.694            -113.022 kEY  " "   -3.694            -113.022 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.672             -51.920 main1:u3\|CLKOUT  " "   -3.672             -51.920 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.617             -50.186 LAB2PART3:u0\|CLKOUT  " "   -3.617             -50.186 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.597             -50.654 LAB2PART3:u2\|CLKOUT  " "   -3.597             -50.654 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.396             -41.799 clk  " "   -2.396             -41.799 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.427 " "Worst-case hold slack is -1.427" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.427             -14.231 kEY  " "   -1.427             -14.231 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.138              -0.485 LAB2PART3:u4\|CLKOUT  " "   -0.138              -0.485 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.123              -0.176 LAB2PART3:u2\|CLKOUT  " "   -0.123              -0.176 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.087              -0.339 LAB2PART3:u1\|CLKOUT  " "   -0.087              -0.339 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -0.161 main1:u3\|CLKOUT  " "   -0.066              -0.161 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.094               0.000 main1:u5\|CLKOUT  " "    0.094               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.189               0.000 clk  " "    0.189               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391               0.000 LAB2PART3:u0\|CLKOUT  " "    0.391               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.315 " "Worst-case recovery slack is -2.315" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.315             -30.731 LAB2PART3:u1\|CLKOUT  " "   -2.315             -30.731 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.284             -30.245 LAB2PART3:u2\|CLKOUT  " "   -2.284             -30.245 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.256             -28.412 main1:u5\|CLKOUT  " "   -2.256             -28.412 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.230             -30.277 LAB2PART3:u0\|CLKOUT  " "   -2.230             -30.277 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.212             -30.159 LAB2PART3:u4\|CLKOUT  " "   -2.212             -30.159 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.179             -86.349 kEY  " "   -2.179             -86.349 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166             -29.177 main1:u3\|CLKOUT  " "   -2.166             -29.177 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.083 " "Worst-case removal slack is -0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.083              -0.113 kEY  " "   -0.083              -0.113 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.854               0.000 main1:u5\|CLKOUT  " "    0.854               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 LAB2PART3:u2\|CLKOUT  " "    0.883               0.000 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.890               0.000 main1:u3\|CLKOUT  " "    0.890               0.000 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.934               0.000 LAB2PART3:u4\|CLKOUT  " "    0.934               0.000 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.973               0.000 LAB2PART3:u1\|CLKOUT  " "    0.973               0.000 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.976               0.000 LAB2PART3:u0\|CLKOUT  " "    0.976               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.462 " "Worst-case minimum pulse width slack is -0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462              -5.411 clk  " "   -0.462              -5.411 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.162             -10.041 kEY  " "   -0.162             -10.041 kEY " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.020 main1:u3\|CLKOUT  " "   -0.006              -0.020 main1:u3\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.006              -0.006 LAB2PART3:u4\|CLKOUT  " "   -0.006              -0.006 LAB2PART3:u4\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 main1:u5\|CLKOUT  " "    0.010               0.000 main1:u5\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 LAB2PART3:u2\|CLKOUT  " "    0.017               0.000 LAB2PART3:u2\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 LAB2PART3:u1\|CLKOUT  " "    0.024               0.000 LAB2PART3:u1\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.045               0.000 LAB2PART3:u0\|CLKOUT  " "    0.045               0.000 LAB2PART3:u0\|CLKOUT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1523934447949 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934447949 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934449784 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934449784 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 83 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1017 " "Peak virtual memory: 1017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523934449854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 21:07:29 2018 " "Processing ended: Mon Apr 16 21:07:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523934449854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523934449854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523934449854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934449854 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1523934451185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523934451201 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 16 21:07:31 2018 " "Processing started: Mon Apr 16 21:07:31 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523934451201 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523934451201 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off main -c main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1523934451201 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1523934452500 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1523934452554 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "main.vo F:/Homework/PSOC/Project3/Module1/Lab1part3a/simulation/modelsim/ simulation " "Generated file main.vo in folder \"F:/Homework/PSOC/Project3/Module1/Lab1part3a/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1523934452801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "656 " "Peak virtual memory: 656 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523934452854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 16 21:07:32 2018 " "Processing ended: Mon Apr 16 21:07:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523934452854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523934452854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523934452854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523934452854 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 245 s " "Quartus Prime Full Compilation was successful. 0 errors, 245 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1523934453539 ""}
