
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116574                       # Number of seconds simulated
sim_ticks                                116573504256                       # Number of ticks simulated
final_tick                               686404797390                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 135911                       # Simulator instruction rate (inst/s)
host_op_rate                                   176549                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                6882679                       # Simulator tick rate (ticks/s)
host_mem_usage                               16904776                       # Number of bytes of host memory used
host_seconds                                 16937.23                       # Real time elapsed on the host
sim_insts                                  2301963617                       # Number of instructions simulated
sim_ops                                    2990244386                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       975744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       400256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1380096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4096                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       857728                       # Number of bytes written to this memory
system.physmem.bytes_written::total            857728                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         7623                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           18                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3127                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10782                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6701                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6701                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15372                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      8370204                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        19764                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      3433507                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                11838848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15372                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        19764                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              35137                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks           7357830                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total                7357830                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks           7357830                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15372                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      8370204                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        19764                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      3433507                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               19196678                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               279552769                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21094876                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18732142                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1829425                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11082018                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10798364                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1339967                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52589                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    227629456                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119466674                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21094876                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12138331                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             24153520                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5582461                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2006221                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13934376                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1823132                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    257532798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.522596                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.772636                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       233379278     90.62%     90.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1097008      0.43%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2036694      0.79%     91.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1765486      0.69%     92.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3569587      1.39%     93.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4328747      1.68%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1042780      0.40%     96.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          565854      0.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9747364      3.78%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    257532798                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.075459                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.427349                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       226153379                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3500276                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         24115392                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25004                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3738746                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2061227                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4832                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     134504387                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3738746                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       226415928                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1503710                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1247800                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         23864852                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       761760                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     134409802                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         87597                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       442062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    177439939                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    607742203                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    607742203                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    146711191                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        30728740                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18446                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9226                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2464582                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23411283                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4142451                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        74555                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       927053                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         133908831                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18446                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        127151975                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        79370                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20194098                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     42654640                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    257532798                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.493731                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.176949                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    203149590     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     22779799      8.85%     87.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11674262      4.53%     92.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6758374      2.62%     94.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7500709      2.91%     97.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3758649      1.46%     99.26% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1494063      0.58%     99.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       350745      0.14%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        66607      0.03%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    257532798                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         233231     47.95%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     47.95% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        178172     36.63%     84.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        75029     15.42%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     99807085     78.49%     78.49% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1006036      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9220      0.01%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22208238     17.47%     96.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4121396      3.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     127151975                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.454841                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             486432                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003826                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512402550                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    154121673                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    124200850                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     127638407                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       225063                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3885474                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          213                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          298                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       113543                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3738746                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1018939                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        60018                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    133927278                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         5926                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23411283                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4142451                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9226                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         37254                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          474                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          298                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       821373                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1103265                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1924638                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    126036712                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21933026                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1115263                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26054363                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19478278                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4121337                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.450851                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             124235625                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            124200850                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         71045563                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        163988700                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.444284                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.433235                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112649212                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     21280344                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18440                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1833823                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    253794052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.443861                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.293829                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    211572139     83.36%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15997380      6.30%     89.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12515848      4.93%     94.60% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2469984      0.97%     95.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3115255      1.23%     96.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1053758      0.42%     97.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4534140      1.79%     99.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1008850      0.40%     99.40% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1526698      0.60%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    253794052                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112649212                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23554717                       # Number of memory references committed
system.switch_cpus0.commit.loads             19525809                       # Number of loads committed
system.switch_cpus0.commit.membars               9220                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17774062                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         97983637                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1421934                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1526698                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           386196910                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          271597930                       # The number of ROB writes
system.switch_cpus0.timesIdled                6017480                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               22019971                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112649212                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.795527                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.795527                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.357714                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.357714                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       583622379                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      161987846                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      142279761                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18440                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               279552769                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25040771                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20548317                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2343523                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10534077                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9869042                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2501361                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       110315                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    224742710                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137418735                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25040771                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12370403                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29635575                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6483184                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5827173                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13591453                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2333104                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    264324683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.637733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.999761                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       234689108     88.79%     88.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2206617      0.83%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4007446      1.52%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2358619      0.89%     92.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1938965      0.73%     92.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1726423      0.65%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          955476      0.36%     93.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2385827      0.90%     94.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14056202      5.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    264324683                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.089574                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.491566                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       222893440                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7690986                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29547097                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        74357                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4118799                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4112203                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          427                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     168494163                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2384                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4118799                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       223223778                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         776641                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5901427                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29271910                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1032123                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     168441169                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            4                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        113151                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       597667                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    237281057                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    781726325                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    781726325                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    201763410                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        35517647                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40107                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20084                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2985756                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15642712                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8444212                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88979                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1984114                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         167166237                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        40108                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        159488704                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        76312                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     19642616                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     40469747                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           60                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    264324683                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.603382                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.289867                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    197882630     74.86%     74.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26415106      9.99%     84.86% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13913688      5.26%     90.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9730333      3.68%     93.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9725768      3.68%     97.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3491642      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2658958      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       312271      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       194287      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    264324683                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          59371     13.95%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     13.95% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        190109     44.67%     58.62% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       176102     41.38%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    134548913     84.36%     84.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2187423      1.37%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20023      0.01%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14311568      8.97%     94.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8420777      5.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     159488704                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.570514                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             425591                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002668                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    583803994                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    186849453                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    156778200                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     159914295                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       326444                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2516471                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           29                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          496                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       102925                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4118799                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         541556                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        63562                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    167206345                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        18511                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15642712                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8444212                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20084                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         52537                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          496                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1354145                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1218797                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2572942                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    157676581                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14201860                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1812123                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            22622537                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22338352                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8420677                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.564032                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             156778342                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            156778200                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91747583                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        249731409                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.560818                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.367385                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117337626                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    144632109                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22574585                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40048                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2363181                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    260205884                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.555837                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.407740                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    201172998     77.31%     77.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     28787642     11.06%     88.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11046686      4.25%     92.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5819514      2.24%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4935518      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2349694      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1107070      0.43%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1734505      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3252257      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    260205884                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117337626                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     144632109                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21467528                       # Number of memory references committed
system.switch_cpus1.commit.loads             13126241                       # Number of loads committed
system.switch_cpus1.commit.membars              20024                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          20978452                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130206775                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2989047                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3252257                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           424160321                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          338532202                       # The number of ROB writes
system.switch_cpus1.timesIdled                3311633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               15228086                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117337626                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            144632109                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117337626                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.382465                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.382465                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.419733                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.419733                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       709062335                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      218948324                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      156074057                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40048                       # number of misc regfile writes
system.l2.replacements                          10782                       # number of replacements
system.l2.tagsinuse                      65535.909766                       # Cycle average of tags in use
system.l2.total_refs                           682458                       # Total number of references to valid blocks.
system.l2.sampled_refs                          76318                       # Sample count of references to valid blocks.
system.l2.avg_refs                           8.942294                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks         18659.200291                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.991504                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3919.577304                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     16.691899                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1538.486436                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst             59.751777                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          25543.513545                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          15784.697012                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.284717                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000213                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.059808                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000255                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.023475                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000912                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.389763                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.240855                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        43571                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        35460                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   79032                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            27028                       # number of Writeback hits
system.l2.Writeback_hits::total                 27028                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        43571                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        35460                       # number of demand (read+write) hits
system.l2.demand_hits::total                    79032                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        43571                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        35460                       # number of overall hits
system.l2.overall_hits::total                   79032                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         7623                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3108                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10763                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         7623                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3127                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10782                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         7623                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3127                       # number of overall misses
system.l2.overall_misses::total                 10782                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2378485                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1279651719                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2973968                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    532495321                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      1817499493                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      2916157                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       2916157                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2378485                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1279651719                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2973968                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    535411478                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1820415650                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2378485                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1279651719                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2973968                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    535411478                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1820415650                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        51194                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           19                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        38568                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               89795                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        27028                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             27028                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        51194                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           19                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        38587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                89814                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        51194                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           19                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        38587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               89814                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.148904                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.080585                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.119862                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.148904                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.081038                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.120048                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.148904                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.947368                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.081038                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.120048                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 169891.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167867.207005                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 165220.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 171330.540862                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168865.510824                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 153481.947368                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 153481.947368                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 169891.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167867.207005                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 165220.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 171222.090822                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168838.401966                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 169891.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167867.207005                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 165220.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 171222.090822                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168838.401966                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6701                       # number of writebacks
system.l2.writebacks::total                      6701                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         7623                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3108                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10763                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         7623                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3127                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10782                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         7623                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3127                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10782                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1564483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    835413001                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1926219                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    351458749                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   1190362452                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1808281                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1808281                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1564483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    835413001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1926219                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    353267030                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1192170733                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1564483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    835413001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1926219                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    353267030                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1192170733                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.148904                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.080585                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.119862                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.148904                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.081038                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.120048                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.148904                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.947368                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.081038                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.120048                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 111748.785714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109591.105995                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 107012.166667                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 113081.965573                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 110597.644895                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 95172.684211                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95172.684211                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 111748.785714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109591.105995                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 107012.166667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 112973.146786                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 110570.463087                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 111748.785714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109591.105995                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 107012.166667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 112973.146786                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 110570.463087                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.991497                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013966477                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1874244.874307                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.991497                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022422                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866974                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13934361                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13934361                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13934361                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13934361                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13934361                       # number of overall hits
system.cpu0.icache.overall_hits::total       13934361                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           15                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           15                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           15                       # number of overall misses
system.cpu0.icache.overall_misses::total           15                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2776810                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2776810                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2776810                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2776810                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2776810                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2776810                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13934376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13934376                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13934376                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13934376                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13934376                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13934376                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 185120.666667                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 185120.666667                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 185120.666667                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 185120.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 185120.666667                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 185120.666667                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2494885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2494885                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2494885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2494885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2494885                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2494885                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 178206.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 178206.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 178206.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 178206.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 178206.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 178206.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 51194                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246949073                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 51450                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4799.787619                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   207.423186                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    48.576814                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.810247                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.189753                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20039791                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20039791                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4010434                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4010434                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9228                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9228                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9220                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9220                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24050225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24050225                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24050225                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24050225                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       172683                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       172683                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       172683                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        172683                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       172683                       # number of overall misses
system.cpu0.dcache.overall_misses::total       172683                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  15923295692                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  15923295692                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  15923295692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  15923295692                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  15923295692                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  15923295692                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20212474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20212474                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4010434                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9220                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24222908                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24222908                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24222908                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24222908                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008543                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008543                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007129                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007129                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007129                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007129                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 92211.136545                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 92211.136545                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 92211.136545                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 92211.136545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 92211.136545                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 92211.136545                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17328                       # number of writebacks
system.cpu0.dcache.writebacks::total            17328                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       121489                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       121489                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       121489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       121489                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       121489                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       121489                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        51194                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        51194                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        51194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        51194                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        51194                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        51194                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4186867870                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4186867870                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4186867870                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4186867870                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4186867870                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4186867870                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002533                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002113                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002113                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 81784.347189                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 81784.347189                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 81784.347189                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 81784.347189                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 81784.347189                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 81784.347189                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               463.128973                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1098225067                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   465                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2361774.337634                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    17.128973                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.027450                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.742194                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13591430                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13591430                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13591430                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13591430                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13591430                       # number of overall hits
system.cpu1.icache.overall_hits::total       13591430                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           23                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           23                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           23                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            23                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           23                       # number of overall misses
system.cpu1.icache.overall_misses::total           23                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3741336                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3741336                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3741336                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3741336                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3741336                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3741336                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13591453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13591453                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13591453                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13591453                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13591453                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13591453                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 162666.782609                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 162666.782609                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 162666.782609                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 162666.782609                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 162666.782609                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 162666.782609                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           19                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           19                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           19                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           19                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           19                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3187852                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3187852                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3187852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3187852                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3187852                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3187852                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 167781.684211                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 167781.684211                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 167781.684211                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 167781.684211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 167781.684211                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 167781.684211                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 38587                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               178083827                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 38843                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4584.708364                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.680752                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.319248                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901097                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098903                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10587288                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10587288                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8300812                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8300812                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20058                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20058                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20024                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20024                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18888100                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18888100                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18888100                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18888100                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        98957                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        98957                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          158                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          158                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        99115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         99115                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        99115                       # number of overall misses
system.cpu1.dcache.overall_misses::total        99115                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   8493744893                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8493744893                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     25572494                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     25572494                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   8519317387                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   8519317387                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   8519317387                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   8519317387                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10686245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10686245                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8300970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8300970                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20058                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20024                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18987215                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18987215                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18987215                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18987215                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009260                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009260                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000019                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005220                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005220                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005220                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005220                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 85832.683822                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85832.683822                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 161851.227848                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 161851.227848                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 85953.865580                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85953.865580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 85953.865580                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85953.865580                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       187564                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        93782                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9700                       # number of writebacks
system.cpu1.dcache.writebacks::total             9700                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        60389                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        60389                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          139                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          139                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        60528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        60528                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        60528                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        60528                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        38568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        38568                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        38587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        38587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        38587                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        38587                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   2873273837                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   2873273837                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      3079347                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      3079347                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   2876353184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   2876353184                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   2876353184                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   2876353184                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003609                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002032                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002032                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74498.906788                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 74498.906788                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 162070.894737                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 162070.894737                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 74542.026693                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 74542.026693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 74542.026693                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 74542.026693                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
