{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701399647695 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701399647695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:00:47 2023 " "Processing started: Thu Nov 30 21:00:47 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701399647695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399647695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399647695 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701399648136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701399648136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/divisor50mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/divisor50mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor50mhz " "Found entity 1: divisor50mhz" {  } { { "fpga/divisor50mhz.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/divisor50mhz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 disp7segs " "Found entity 1: disp7segs" {  } { { "fpga/disp7segs.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/disp7segs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga/alu_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga/alu_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu_fpga " "Found entity 1: alu_fpga" {  } { { "fpga/alu_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/alu_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/sumador/fulladder.v 2 2 " "Found 2 design units, including 2 entities, in source file alu/sumador/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "alu/sumador/fulladder.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/sumador/fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658836 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder_tb " "Found entity 2: fulladder_tb" {  } { { "alu/sumador/fulladder.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/sumador/fulladder.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alun.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alun.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluN " "Found entity 1: aluN" {  } { { "alu/aluN.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu/alu.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo " "Found entity 1: monociclo" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "icache/icache.v 1 1 " "Found 1 design units, including 1 entities, in source file icache/icache.v" { { "Info" "ISGN_ENTITY_NAME" "1 ichache " "Found entity 1: ichache" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file decode/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode/decode.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/decode/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerfile " "Found entity 1: registerfile" {  } { { "regfile/registerfile.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/regfile/registerfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dcache/dcache.v 1 1 " "Found 1 design units, including 1 entities, in source file dcache/dcache.v" { { "Info" "ISGN_ENTITY_NAME" "1 dchache " "Found entity 1: dchache" {  } { { "dcache/dcache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/dcache/dcache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend/signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend/signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "SignExtend/SignExtend.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/SignExtend/SignExtend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flagdetector.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/flagdetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 flagdetector " "Found entity 1: flagdetector" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "monociclo_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file monociclo_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 monociclo_fpga " "Found entity 1: monociclo_fpga" {  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl/aluctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl/aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl " "Found entity 1: aluctrl" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 aluctrl_fpga " "Found entity 1: aluctrl_fpga" {  } { { "aluctrl_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl_fpga.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701399658867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399658867 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c_o monociclo.v(151) " "Verilog HDL Implicit Net warning at monociclo.v(151): created implicit net for \"c_o\"" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 151 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399658867 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "monociclo_fpga " "Elaborating entity \"monociclo_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701399658917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor50mhz divisor50mhz:div50_u0 " "Elaborating entity \"divisor50mhz\" for hierarchy \"divisor50mhz:div50_u0\"" {  } { { "monociclo_fpga.v" "div50_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399658917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "monociclo monociclo:DUT " "Elaborating entity \"monociclo\" for hierarchy \"monociclo:DUT\"" {  } { { "monociclo_fpga.v" "DUT" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399658917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ichache monociclo:DUT\|ichache:icache_u0 " "Elaborating entity \"ichache\" for hierarchy \"monociclo:DUT\|ichache:icache_u0\"" {  } { { "monociclo.v" "icache_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659060 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "30 0 31 icache.v(12) " "Verilog HDL warning at icache.v(12): number of words (30) in memory file does not match the number of elements in the address range \[0:31\]" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 12 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1701399659067 "|monociclo_fpga|monociclo:DUT|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 icache.v(8) " "Net \"memory.data_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701399659067 "|monociclo_fpga|monociclo:DUT|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 icache.v(8) " "Net \"memory.waddr_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701399659067 "|monociclo_fpga|monociclo:DUT|ichache:icache_u0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 icache.v(8) " "Net \"memory.we_a\" at icache.v(8) has no driver or initial value, using a default initial value '0'" {  } { { "icache/icache.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/icache/icache.v" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701399659067 "|monociclo_fpga|monociclo:DUT|ichache:icache_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode monociclo:DUT\|decode:decode_u0 " "Elaborating entity \"decode\" for hierarchy \"monociclo:DUT\|decode:decode_u0\"" {  } { { "monociclo.v" "decode_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerfile monociclo:DUT\|registerfile:regfile " "Elaborating entity \"registerfile\" for hierarchy \"monociclo:DUT\|registerfile:regfile\"" {  } { { "monociclo.v" "regfile" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend monociclo:DUT\|SignExtend:signex " "Elaborating entity \"SignExtend\" for hierarchy \"monociclo:DUT\|SignExtend:signex\"" {  } { { "monociclo.v" "signex" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluctrl monociclo:DUT\|aluctrl:aluctrl_u0 " "Elaborating entity \"aluctrl\" for hierarchy \"monociclo:DUT\|aluctrl:aluctrl_u0\"" {  } { { "monociclo.v" "aluctrl_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "aluctrl.v(34) " "Verilog HDL Case Statement warning at aluctrl.v(34): case item expression covers a value already covered by a previous case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluctrl.v(15) " "Verilog HDL Case Statement warning at aluctrl.v(15): incomplete case statement has no default case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 15 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "aluctrl.v(72) " "Verilog HDL Case Statement warning at aluctrl.v(72): incomplete case statement has no default case item" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aluoperacion_o aluctrl.v(12) " "Verilog HDL Always Construct warning at aluctrl.v(12): inferring latch(es) for variable \"aluoperacion_o\", which holds its previous value in one or more paths through the always construct" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[0\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[0\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[1\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[1\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[2\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[2\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aluoperacion_o\[3\] aluctrl.v(12) " "Inferred latch for \"aluoperacion_o\[3\]\" at aluctrl.v(12)" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 "|monociclo_fpga|monociclo:DUT|aluctrl:aluctrl_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aluN monociclo:DUT\|aluN:execute_u0 " "Elaborating entity \"aluN\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\"" {  } { { "monociclo.v" "execute_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu monociclo:DUT\|aluN:execute_u0\|alu:alutag\[0\].alu_N " "Elaborating entity \"alu\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\|alu:alutag\[0\].alu_N\"" {  } { { "alu/aluN.v" "alutag\[0\].alu_N" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder monociclo:DUT\|aluN:execute_u0\|alu:alutag\[0\].alu_N\|fulladder:fa " "Elaborating entity \"fulladder\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\|alu:alutag\[0\].alu_N\|fulladder:fa\"" {  } { { "alu/alu.v" "fa" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/alu.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagdetector monociclo:DUT\|aluN:execute_u0\|flagdetector:flagdetector_u0 " "Elaborating entity \"flagdetector\" for hierarchy \"monociclo:DUT\|aluN:execute_u0\|flagdetector:flagdetector_u0\"" {  } { { "alu/aluN.v" "flagdetector_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/aluN.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659127 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "flagdetector.v(13) " "Verilog HDL Case Statement warning at flagdetector.v(13): incomplete case statement has no default case item" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 13 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1701399659137 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brflag_o flagdetector.v(12) " "Verilog HDL Always Construct warning at flagdetector.v(12): inferring latch(es) for variable \"brflag_o\", which holds its previous value in one or more paths through the always construct" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701399659137 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brflag_o flagdetector.v(23) " "Inferred latch for \"brflag_o\" at flagdetector.v(23)" {  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399659137 "|monociclo|aluN:execute_u0|flagdetector:flagdetector_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dchache monociclo:DUT\|dchache:dcache_u0 " "Elaborating entity \"dchache\" for hierarchy \"monociclo:DUT\|dchache:dcache_u0\"" {  } { { "monociclo.v" "dcache_u0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp7segs disp7segs:disp_0 " "Elaborating entity \"disp7segs\" for hierarchy \"disp7segs:disp_0\"" {  } { { "monociclo_fpga.v" "disp_0" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399659177 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:DUT\|registerfile:regfile\|regfile " "RAM logic \"monociclo:DUT\|registerfile:regfile\|regfile\" is uninferred due to asynchronous read logic" {  } { { "regfile/registerfile.v" "regfile" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/regfile/registerfile.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701399659568 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "monociclo:DUT\|dchache:dcache_u0\|datacache " "RAM logic \"monociclo:DUT\|dchache:dcache_u0\|datacache\" is uninferred due to asynchronous read logic" {  } { { "dcache/dcache.v" "datacache" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/dcache/dcache.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1701399659568 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1701399659568 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_ichache_f5c6e3f2.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_ichache_f5c6e3f2.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701399659568 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_registerfile_e17e90b4.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/db/monociclo.ram0_registerfile_e17e90b4.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1701399659798 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[3\] " "Latch monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[6\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[6\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701399660899 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701399660899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[1\] " "Latch monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[6\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[6\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701399660899 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701399660899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[2\] " "Latch monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[2\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[2\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701399660899 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701399660899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[0\] " "Latch monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA monociclo:DUT\|pc_w\[6\] " "Ports D and ENA on the latch are fed by the same signal monociclo:DUT\|pc_w\[6\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701399660899 ""}  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701399660899 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "monociclo:DUT\|aluN:execute_u0\|flagdetector:flagdetector_u0\|brflag_o " "Latch monociclo:DUT\|aluN:execute_u0\|flagdetector:flagdetector_u0\|brflag_o has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR monociclo:DUT\|pc_w\[6\] " "Ports ENA and CLR on the latch are fed by the same signal monociclo:DUT\|pc_w\[6\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1701399660909 ""}  } { { "alu/flagdetector.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/alu/flagdetector.v" 8 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1701399660909 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "fpga/divisor50mhz.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/divisor50mhz.v" 7 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1701399660919 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1701399660919 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1701399662982 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[2\] " "LATCH primitive \"monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[2\]\" is permanently enabled" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701399665935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[1\] " "LATCH primitive \"monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[1\]\" is permanently enabled" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701399665935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[0\] " "LATCH primitive \"monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[0\]\" is permanently enabled" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701399665935 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[3\] " "LATCH primitive \"monociclo:DUT\|aluctrl:aluctrl_u0\|aluoperacion_o\[3\]\" is permanently enabled" {  } { { "aluctrl/aluctrl.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/aluctrl/aluctrl.v" 12 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1701399665935 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "25 " "25 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701399667628 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701399667948 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701399667948 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3355 " "Implemented 3355 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701399668159 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701399668159 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3297 " "Implemented 3297 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701399668159 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701399668159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701399668189 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:01:08 2023 " "Processing ended: Thu Nov 30 21:01:08 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701399668189 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701399668189 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701399668189 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701399668189 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1701399669575 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701399669575 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:01:09 2023 " "Processing started: Thu Nov 30 21:01:09 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701399669575 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1701399669575 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off monociclo -c monociclo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1701399669575 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1701399669673 ""}
{ "Info" "0" "" "Project  = monociclo" {  } {  } 0 0 "Project  = monociclo" 0 0 "Fitter" 0 0 1701399669675 ""}
{ "Info" "0" "" "Revision = monociclo" {  } {  } 0 0 "Revision = monociclo" 0 0 "Fitter" 0 0 1701399669675 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1701399669784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1701399669784 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "monociclo EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"monociclo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1701399669804 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701399669854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1701399669854 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1701399670195 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1701399670205 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1701399670305 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1701399670305 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 3809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701399670315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 3811 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701399670315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 3813 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701399670315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 3815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701399670315 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 3817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1701399670315 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1701399670315 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1701399670315 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1701399671766 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monociclo.sdc " "Synopsys Design Constraints File file not found: 'monociclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1701399671766 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1701399671766 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~4  from: dataa  to: combout " "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~4  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701399671786 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~5  from: dataa  to: combout " "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~5  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701399671786 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1701399671786 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1701399671796 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1701399671806 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1701399671806 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk_i~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701399672006 ""}  } { { "monociclo_fpga.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo_fpga.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 3804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701399672006 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "divisor50mhz:div50_u0\|clk1hz_o  " "Automatically promoted node divisor50mhz:div50_u0\|clk1hz_o " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1701399672006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:DUT\|pc_w\[3\] " "Destination node monociclo:DUT\|pc_w\[3\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701399672006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:DUT\|pc_w\[4\] " "Destination node monociclo:DUT\|pc_w\[4\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701399672006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:DUT\|pc_w\[5\] " "Destination node monociclo:DUT\|pc_w\[5\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701399672006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "monociclo:DUT\|pc_w\[6\] " "Destination node monociclo:DUT\|pc_w\[6\]" {  } { { "monociclo.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/monociclo.v" 45 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701399672006 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor50mhz:div50_u0\|clk1hz_o~0 " "Destination node divisor50mhz:div50_u0\|clk1hz_o~0" {  } { { "fpga/divisor50mhz.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/divisor50mhz.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 3434 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1701399672006 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1701399672006 ""}  } { { "fpga/divisor50mhz.v" "" { Text "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/fpga/divisor50mhz.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 0 { 0 ""} 0 295 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1701399672006 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1701399672456 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701399672456 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1701399672456 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701399672466 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1701399672476 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1701399672478 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1701399672478 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1701399672486 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1701399672486 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1701399672486 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1701399672486 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_f3_0 " "Node \"sw_f3_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_f3_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_f3_1 " "Node \"sw_f3_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_f3_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_f3_2 " "Node \"sw_f3_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_f3_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_f7_0 " "Node \"sw_f7_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_f7_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_opcode_0 " "Node \"sw_opcode_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_opcode_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_opcode_1 " "Node \"sw_opcode_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_opcode_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_opcode_2 " "Node \"sw_opcode_2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_opcode_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_opcode_3 " "Node \"sw_opcode_3\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_opcode_3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sw_opcode_4 " "Node \"sw_opcode_4\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "sw_opcode_4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1701399672947 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1701399672947 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701399672947 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1701399672957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1701399675919 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701399676669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1701399676719 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1701399688250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701399688250 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1701399688971 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X69_Y24 X80_Y36 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36" {  } { { "loc" "" { Generic "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X69_Y24 to location X80_Y36"} { { 12 { 0 ""} 69 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1701399696570 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1701399696570 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1701399730551 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1701399730551 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:38 " "Fitter routing operations ending: elapsed time is 00:00:38" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701399730561 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.63 " "Total time spent on timing analysis during the Fitter is 5.63 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1701399730912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701399730942 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701399731425 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1701399731425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1701399731937 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1701399732839 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1701399733921 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/output_files/monociclo.fit.smsg " "Generated suppressed messages file C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/output_files/monociclo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1701399734221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 16 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5761 " "Peak virtual memory: 5761 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701399735344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:02:15 2023 " "Processing ended: Thu Nov 30 21:02:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701399735344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:06 " "Elapsed time: 00:01:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701399735344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701399735344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1701399735344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1701399737009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701399737009 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:02:16 2023 " "Processing started: Thu Nov 30 21:02:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701399737009 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1701399737009 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off monociclo -c monociclo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1701399737009 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1701399737400 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1701399740647 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1701399740767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701399741371 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:02:21 2023 " "Processing ended: Thu Nov 30 21:02:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701399741371 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701399741371 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701399741371 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1701399741371 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1701399742216 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1701399743029 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701399743029 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:02:22 2023 " "Processing started: Thu Nov 30 21:02:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701399743029 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1701399743029 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta monociclo -c monociclo " "Command: quartus_sta monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1701399743029 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1701399743139 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1701399743471 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1701399743471 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399743551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399743551 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1701399744143 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "monociclo.sdc " "Synopsys Design Constraints File file not found: 'monociclo.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1701399744266 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399744266 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name divisor50mhz:div50_u0\|clk1hz_o divisor50mhz:div50_u0\|clk1hz_o " "create_clock -period 1.000 -name divisor50mhz:div50_u0\|clk1hz_o divisor50mhz:div50_u0\|clk1hz_o" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701399744286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_i clk_i " "create_clock -period 1.000 -name clk_i clk_i" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701399744286 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name monociclo:DUT\|pc_w\[2\] monociclo:DUT\|pc_w\[2\] " "create_clock -period 1.000 -name monociclo:DUT\|pc_w\[2\] monociclo:DUT\|pc_w\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1701399744286 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701399744286 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~4  from: datac  to: combout " "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701399744307 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~5  from: datac  to: combout " "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701399744307 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701399744307 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1701399744327 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701399744327 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1701399744327 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1701399744388 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701399745422 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701399745422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.219 " "Worst-case setup slack is -21.219" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.219             -21.219 monociclo:DUT\|pc_w\[2\]  " "  -21.219             -21.219 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.476          -17603.824 divisor50mhz:div50_u0\|clk1hz_o  " "  -19.476          -17603.824 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.893             -68.147 clk_i  " "   -3.893             -68.147 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399745422 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.152 " "Worst-case hold slack is 0.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 divisor50mhz:div50_u0\|clk1hz_o  " "    0.152               0.000 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 clk_i  " "    0.653               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745483 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.257               0.000 monociclo:DUT\|pc_w\[2\]  " "    2.257               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745483 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399745483 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.808 " "Worst-case recovery slack is -4.808" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745502 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.808              -4.808 monociclo:DUT\|pc_w\[2\]  " "   -4.808              -4.808 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745502 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399745502 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.321 " "Worst-case removal slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 monociclo:DUT\|pc_w\[2\]  " "    0.321               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399745514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk_i  " "   -3.000             -45.405 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1734.750 divisor50mhz:div50_u0\|clk1hz_o  " "   -1.285           -1734.750 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 monociclo:DUT\|pc_w\[2\]  " "    0.235               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399745515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399745515 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701399746459 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1701399746481 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1701399747005 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~4  from: datac  to: combout " "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701399747175 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~5  from: datac  to: combout " "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701399747175 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701399747175 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701399747175 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701399747335 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701399747335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.486 " "Worst-case setup slack is -19.486" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.486             -19.486 monociclo:DUT\|pc_w\[2\]  " "  -19.486             -19.486 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.998          -16176.520 divisor50mhz:div50_u0\|clk1hz_o  " "  -17.998          -16176.520 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747355 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.508             -57.894 clk_i  " "   -3.508             -57.894 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747355 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399747355 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.173 " "Worst-case hold slack is 0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.173               0.000 divisor50mhz:div50_u0\|clk1hz_o  " "    0.173               0.000 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.597               0.000 clk_i  " "    0.597               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.026               0.000 monociclo:DUT\|pc_w\[2\]  " "    2.026               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399747446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.302 " "Worst-case recovery slack is -4.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.302              -4.302 monociclo:DUT\|pc_w\[2\]  " "   -4.302              -4.302 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399747456 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.291 " "Worst-case removal slack is 0.291" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 monociclo:DUT\|pc_w\[2\]  " "    0.291               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399747500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -45.405 clk_i  " "   -3.000             -45.405 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -1734.750 divisor50mhz:div50_u0\|clk1hz_o  " "   -1.285           -1734.750 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 monociclo:DUT\|pc_w\[2\]  " "    0.211               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399747517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399747517 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1701399748614 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~4  from: datac  to: combout " "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701399748795 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~5  from: datac  to: combout " "Cell: DUT\|execute_u0\|flagdetector_u0\|Equal1~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1701399748795 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1701399748795 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1701399748795 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1701399748845 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1701399748845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.398 " "Worst-case setup slack is -10.398" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.398             -10.398 monociclo:DUT\|pc_w\[2\]  " "  -10.398             -10.398 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.003           -8098.254 divisor50mhz:div50_u0\|clk1hz_o  " "   -9.003           -8098.254 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.480             -17.331 clk_i  " "   -1.480             -17.331 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399748845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.061 " "Worst-case hold slack is -0.061" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.061              -0.122 divisor50mhz:div50_u0\|clk1hz_o  " "   -0.061              -0.122 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clk_i  " "    0.298               0.000 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748927 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.072               0.000 monociclo:DUT\|pc_w\[2\]  " "    1.072               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748927 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399748927 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.392 " "Worst-case recovery slack is -2.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748937 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.392              -2.392 monociclo:DUT\|pc_w\[2\]  " "   -2.392              -2.392 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748937 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399748937 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.137 " "Worst-case removal slack is 0.137" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.137               0.000 monociclo:DUT\|pc_w\[2\]  " "    0.137               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399748988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399748988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399749003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399749003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -37.991 clk_i  " "   -3.000             -37.991 clk_i " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399749003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1350.000 divisor50mhz:div50_u0\|clk1hz_o  " "   -1.000           -1350.000 divisor50mhz:div50_u0\|clk1hz_o " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399749003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 monociclo:DUT\|pc_w\[2\]  " "    0.229               0.000 monociclo:DUT\|pc_w\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1701399749003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1701399749003 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701399750424 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1701399750434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4912 " "Peak virtual memory: 4912 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701399750697 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:02:30 2023 " "Processing ended: Thu Nov 30 21:02:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701399750697 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701399750697 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701399750697 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1701399750697 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1701399752515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701399752515 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:02:32 2023 " "Processing started: Thu Nov 30 21:02:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701399752515 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701399752515 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off monociclo -c monociclo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off monociclo -c monociclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1701399752515 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1701399753159 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "monociclo.vo C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/simulation/modelsim/ simulation " "Generated file monociclo.vo in folder \"C:/Users/bdvth/OneDrive/Escritorio/Arquitectura/monociclo/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1701399753833 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4660 " "Peak virtual memory: 4660 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701399753954 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:02:33 2023 " "Processing ended: Thu Nov 30 21:02:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701399753954 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701399753954 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701399753954 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701399753954 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 52 s " "Quartus Prime Full Compilation was successful. 0 errors, 52 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1701399754737 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701399807416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701399807421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 30 21:03:27 2023 " "Processing started: Thu Nov 30 21:03:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701399807421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701399807421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp monociclo -c monociclo --netlist_type=sgate " "Command: quartus_npp monociclo -c monociclo --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701399807421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1701399807662 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4552 " "Peak virtual memory: 4552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701399807751 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 30 21:03:27 2023 " "Processing ended: Thu Nov 30 21:03:27 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701399807751 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701399807751 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701399807751 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1701399807751 ""}
