awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/new/matrix_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sim_1/new/tb_matrix_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_matrix_mult
WARNING: [VRFC 10-756] identifier A is used before its declaration [/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sim_1/new/tb_matrix_mult.v:33]
WARNING: [VRFC 10-756] identifier B is used before its declaration [/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sim_1/new/tb_matrix_mult.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/Z_sum_1/sim/Z_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Z_sum
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/Y_sum/sim/Y_sum.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Y_sum
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/A_2_2/sim/A_2_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity A_2_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/A_1_2/sim/A_1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity A_1_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/A_1_1/sim/A_1_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity A_1_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/pingwin/Dokumenty/Verilog/matrix_mult/matrix_mult.srcs/sources_1/ip/A_2_1/sim/A_2_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity A_2_1
