
ubuntu-preinstalled/calendar:     file format elf32-littlearm


Disassembly of section .init:

00001004 <.init>:
    1004:	push	{r3, lr}
    1008:	bl	190c <close@plt+0x53c>
    100c:	pop	{r3, pc}

Disassembly of section .plt:

00001010 <iswdigit@plt-0x14>:
    1010:	push	{lr}		; (str lr, [sp, #-4]!)
    1014:	ldr	lr, [pc, #4]	; 1020 <iswdigit@plt-0x4>
    1018:	add	lr, pc, lr
    101c:	ldr	pc, [lr, #8]!
    1020:	andeq	r3, r1, r0, lsl lr

00001024 <iswdigit@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #77824	; 0x13000
    102c:	ldr	pc, [ip, #3600]!	; 0xe10

00001030 <iconv@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #77824	; 0x13000
    1038:	ldr	pc, [ip, #3592]!	; 0xe08

0000103c <strcmp@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #77824	; 0x13000
    1044:	ldr	pc, [ip, #3584]!	; 0xe00

00001048 <__cxa_finalize@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #77824	; 0x13000
    1050:	ldr	pc, [ip, #3576]!	; 0xdf8

00001054 <strtol@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #77824	; 0x13000
    105c:	ldr	pc, [ip, #3568]!	; 0xdf0

00001060 <read@plt>:
    1060:	add	ip, pc, #0, 12
    1064:	add	ip, ip, #77824	; 0x13000
    1068:	ldr	pc, [ip, #3560]!	; 0xde8

0000106c <mktime@plt>:
    106c:	add	ip, pc, #0, 12
    1070:	add	ip, ip, #77824	; 0x13000
    1074:	ldr	pc, [ip, #3552]!	; 0xde0

00001078 <getuid@plt>:
    1078:	add	ip, pc, #0, 12
    107c:	add	ip, ip, #77824	; 0x13000
    1080:	ldr	pc, [ip, #3544]!	; 0xdd8

00001084 <free@plt>:
    1084:	add	ip, pc, #0, 12
    1088:	add	ip, ip, #77824	; 0x13000
    108c:	ldr	pc, [ip, #3536]!	; 0xdd0

00001090 <strtonum@plt>:
    1090:	add	ip, pc, #0, 12
    1094:	add	ip, ip, #77824	; 0x13000
    1098:	ldr	pc, [ip, #3528]!	; 0xdc8

0000109c <fgets@plt>:
    109c:	add	ip, pc, #0, 12
    10a0:	add	ip, ip, #77824	; 0x13000
    10a4:	ldr	pc, [ip, #3520]!	; 0xdc0

000010a8 <_exit@plt>:
    10a8:	add	ip, pc, #0, 12
    10ac:	add	ip, ip, #77824	; 0x13000
    10b0:	ldr	pc, [ip, #3512]!	; 0xdb8

000010b4 <signal@plt>:
    10b4:	add	ip, pc, #0, 12
    10b8:	add	ip, ip, #77824	; 0x13000
    10bc:	ldr	pc, [ip, #3504]!	; 0xdb0

000010c0 <time@plt>:
    10c0:	add	ip, pc, #0, 12
    10c4:	add	ip, ip, #77824	; 0x13000
    10c8:	ldr	pc, [ip, #3496]!	; 0xda8

000010cc <sleep@plt>:
    10cc:	add	ip, pc, #0, 12
    10d0:	add	ip, ip, #77824	; 0x13000
    10d4:	ldr	pc, [ip, #3488]!	; 0xda0

000010d8 <__swprintf_chk@plt>:
    10d8:	add	ip, pc, #0, 12
    10dc:	add	ip, ip, #77824	; 0x13000
    10e0:	ldr	pc, [ip, #3480]!	; 0xd98

000010e4 <getpwent@plt>:
    10e4:	add	ip, pc, #0, 12
    10e8:	add	ip, ip, #77824	; 0x13000
    10ec:	ldr	pc, [ip, #3472]!	; 0xd90

000010f0 <__stack_chk_fail@plt>:
    10f0:	add	ip, pc, #0, 12
    10f4:	add	ip, ip, #77824	; 0x13000
    10f8:	ldr	pc, [ip, #3464]!	; 0xd88

000010fc <rewind@plt>:
    10fc:	add	ip, pc, #0, 12
    1100:	add	ip, ip, #77824	; 0x13000
    1104:	ldr	pc, [ip, #3456]!	; 0xd80

00001108 <wcsftime@plt>:
    1108:	add	ip, pc, #0, 12
    110c:	add	ip, ip, #77824	; 0x13000
    1110:	ldr	pc, [ip, #3448]!	; 0xd78

00001114 <dup2@plt>:
    1114:	add	ip, pc, #0, 12
    1118:	add	ip, ip, #77824	; 0x13000
    111c:	ldr	pc, [ip, #3440]!	; 0xd70

00001120 <wcstoul@plt>:
    1120:	add	ip, pc, #0, 12
    1124:	add	ip, ip, #77824	; 0x13000
    1128:	ldr	pc, [ip, #3432]!	; 0xd68

0000112c <killpg@plt>:
    112c:	add	ip, pc, #0, 12
    1130:	add	ip, ip, #77824	; 0x13000
    1134:	ldr	pc, [ip, #3424]!	; 0xd60

00001138 <chdir@plt>:
    1138:	add	ip, pc, #0, 12
    113c:	add	ip, ip, #77824	; 0x13000
    1140:	ldr	pc, [ip, #3416]!	; 0xd58

00001144 <err@plt>:
    1144:	add	ip, pc, #0, 12
    1148:	add	ip, ip, #77824	; 0x13000
    114c:	ldr	pc, [ip, #3408]!	; 0xd50

00001150 <getpgrp@plt>:
    1150:	add	ip, pc, #0, 12
    1154:	add	ip, ip, #77824	; 0x13000
    1158:	ldr	pc, [ip, #3400]!	; 0xd48

0000115c <__xstat@plt>:
    115c:	add	ip, pc, #0, 12
    1160:	add	ip, ip, #77824	; 0x13000
    1164:	ldr	pc, [ip, #3392]!	; 0xd40

00001168 <fwrite@plt>:
    1168:	add	ip, pc, #0, 12
    116c:	add	ip, ip, #77824	; 0x13000
    1170:	ldr	pc, [ip, #3384]!	; 0xd38

00001174 <waitpid@plt>:
    1174:	add	ip, pc, #0, 12
    1178:	add	ip, ip, #77824	; 0x13000
    117c:	ldr	pc, [ip, #3376]!	; 0xd30

00001180 <tmpfile@plt>:
    1180:	add	ip, pc, #0, 12
    1184:	add	ip, ip, #77824	; 0x13000
    1188:	ldr	pc, [ip, #3368]!	; 0xd28

0000118c <wcstol@plt>:
    118c:			; <UNDEFINED> instruction: 0xe7fd4778
    1190:	add	ip, pc, #0, 12
    1194:	add	ip, ip, #77824	; 0x13000
    1198:	ldr	pc, [ip, #3356]!	; 0xd1c

0000119c <getenv@plt>:
    119c:	add	ip, pc, #0, 12
    11a0:	add	ip, ip, #77824	; 0x13000
    11a4:	ldr	pc, [ip, #3348]!	; 0xd14

000011a8 <malloc@plt>:
    11a8:	add	ip, pc, #0, 12
    11ac:	add	ip, ip, #77824	; 0x13000
    11b0:	ldr	pc, [ip, #3340]!	; 0xd0c

000011b4 <iconv_open@plt>:
    11b4:	add	ip, pc, #0, 12
    11b8:	add	ip, ip, #77824	; 0x13000
    11bc:	ldr	pc, [ip, #3332]!	; 0xd04

000011c0 <__libc_start_main@plt>:
    11c0:	add	ip, pc, #0, 12
    11c4:	add	ip, ip, #77824	; 0x13000
    11c8:	ldr	pc, [ip, #3324]!	; 0xcfc

000011cc <strerror@plt>:
    11cc:	add	ip, pc, #0, 12
    11d0:	add	ip, ip, #77824	; 0x13000
    11d4:	ldr	pc, [ip, #3316]!	; 0xcf4

000011d8 <__fxstat@plt>:
    11d8:	add	ip, pc, #0, 12
    11dc:	add	ip, ip, #77824	; 0x13000
    11e0:	ldr	pc, [ip, #3308]!	; 0xcec

000011e4 <strftime@plt>:
    11e4:	add	ip, pc, #0, 12
    11e8:	add	ip, ip, #77824	; 0x13000
    11ec:	ldr	pc, [ip, #3300]!	; 0xce4

000011f0 <localtime@plt>:
    11f0:	add	ip, pc, #0, 12
    11f4:	add	ip, ip, #77824	; 0x13000
    11f8:	ldr	pc, [ip, #3292]!	; 0xcdc

000011fc <__gmon_start__@plt>:
    11fc:	add	ip, pc, #0, 12
    1200:	add	ip, ip, #77824	; 0x13000
    1204:	ldr	pc, [ip, #3284]!	; 0xcd4

00001208 <open@plt>:
    1208:	add	ip, pc, #0, 12
    120c:	add	ip, ip, #77824	; 0x13000
    1210:	ldr	pc, [ip, #3276]!	; 0xccc

00001214 <kill@plt>:
    1214:	add	ip, pc, #0, 12
    1218:	add	ip, ip, #77824	; 0x13000
    121c:	ldr	pc, [ip, #3268]!	; 0xcc4

00001220 <getpid@plt>:
    1220:	add	ip, pc, #0, 12
    1224:	add	ip, ip, #77824	; 0x13000
    1228:	ldr	pc, [ip, #3260]!	; 0xcbc

0000122c <exit@plt>:
    122c:	add	ip, pc, #0, 12
    1230:	add	ip, ip, #77824	; 0x13000
    1234:	ldr	pc, [ip, #3252]!	; 0xcb4

00001238 <iswspace@plt>:
    1238:	add	ip, pc, #0, 12
    123c:	add	ip, ip, #77824	; 0x13000
    1240:	ldr	pc, [ip, #3244]!	; 0xcac

00001244 <strlen@plt>:
    1244:	add	ip, pc, #0, 12
    1248:	add	ip, ip, #77824	; 0x13000
    124c:	ldr	pc, [ip, #3236]!	; 0xca4

00001250 <strchr@plt>:
    1250:	add	ip, pc, #0, 12
    1254:	add	ip, ip, #77824	; 0x13000
    1258:	ldr	pc, [ip, #3228]!	; 0xc9c

0000125c <warnx@plt>:
    125c:	add	ip, pc, #0, 12
    1260:	add	ip, ip, #77824	; 0x13000
    1264:	ldr	pc, [ip, #3220]!	; 0xc94

00001268 <getopt@plt>:
    1268:	add	ip, pc, #0, 12
    126c:	add	ip, ip, #77824	; 0x13000
    1270:	ldr	pc, [ip, #3212]!	; 0xc8c

00001274 <__errno_location@plt>:
    1274:	add	ip, pc, #0, 12
    1278:	add	ip, ip, #77824	; 0x13000
    127c:	ldr	pc, [ip, #3204]!	; 0xc84

00001280 <strncasecmp@plt>:
    1280:	add	ip, pc, #0, 12
    1284:	add	ip, ip, #77824	; 0x13000
    1288:	ldr	pc, [ip, #3196]!	; 0xc7c

0000128c <memset@plt>:
    128c:	add	ip, pc, #0, 12
    1290:	add	ip, ip, #77824	; 0x13000
    1294:	ldr	pc, [ip, #3188]!	; 0xc74

00001298 <wcscasecmp@plt>:
    1298:	add	ip, pc, #0, 12
    129c:	add	ip, ip, #77824	; 0x13000
    12a0:	ldr	pc, [ip, #3180]!	; 0xc6c

000012a4 <write@plt>:
    12a4:	add	ip, pc, #0, 12
    12a8:	add	ip, ip, #77824	; 0x13000
    12ac:	ldr	pc, [ip, #3172]!	; 0xc64

000012b0 <fileno@plt>:
    12b0:	add	ip, pc, #0, 12
    12b4:	add	ip, ip, #77824	; 0x13000
    12b8:	ldr	pc, [ip, #3164]!	; 0xc5c

000012bc <difftime@plt>:
    12bc:	add	ip, pc, #0, 12
    12c0:	add	ip, ip, #77824	; 0x13000
    12c4:	ldr	pc, [ip, #3156]!	; 0xc54

000012c8 <__fprintf_chk@plt>:
    12c8:	add	ip, pc, #0, 12
    12cc:	add	ip, ip, #77824	; 0x13000
    12d0:	ldr	pc, [ip, #3148]!	; 0xc4c

000012d4 <vfork@plt>:
    12d4:	add	ip, pc, #0, 12
    12d8:	add	ip, ip, #77824	; 0x13000
    12dc:	ldr	pc, [ip, #3140]!	; 0xc44

000012e0 <writev@plt>:
    12e0:	add	ip, pc, #0, 12
    12e4:	add	ip, ip, #77824	; 0x13000
    12e8:	ldr	pc, [ip, #3132]!	; 0xc3c

000012ec <fclose@plt>:
    12ec:	add	ip, pc, #0, 12
    12f0:	add	ip, ip, #77824	; 0x13000
    12f4:	ldr	pc, [ip, #3124]!	; 0xc34

000012f8 <pipe@plt>:
    12f8:	add	ip, pc, #0, 12
    12fc:	add	ip, ip, #77824	; 0x13000
    1300:	ldr	pc, [ip, #3116]!	; 0xc2c

00001304 <wcsncasecmp@plt>:
    1304:	add	ip, pc, #0, 12
    1308:	add	ip, ip, #77824	; 0x13000
    130c:	ldr	pc, [ip, #3108]!	; 0xc24

00001310 <getpgid@plt>:
    1310:	add	ip, pc, #0, 12
    1314:	add	ip, ip, #77824	; 0x13000
    1318:	ldr	pc, [ip, #3100]!	; 0xc1c

0000131c <setlocale@plt>:
    131c:	add	ip, pc, #0, 12
    1320:	add	ip, ip, #77824	; 0x13000
    1324:	ldr	pc, [ip, #3092]!	; 0xc14

00001328 <wcschr@plt>:
    1328:	add	ip, pc, #0, 12
    132c:	add	ip, ip, #77824	; 0x13000
    1330:	ldr	pc, [ip, #3084]!	; 0xc0c

00001334 <fork@plt>:
    1334:	add	ip, pc, #0, 12
    1338:	add	ip, ip, #77824	; 0x13000
    133c:	ldr	pc, [ip, #3076]!	; 0xc04

00001340 <errx@plt>:
    1340:	add	ip, pc, #0, 12
    1344:	add	ip, ip, #77824	; 0x13000
    1348:	ldr	pc, [ip, #3068]!	; 0xbfc

0000134c <execl@plt>:
    134c:	add	ip, pc, #0, 12
    1350:	add	ip, ip, #77824	; 0x13000
    1354:	ldr	pc, [ip, #3060]!	; 0xbf4

00001358 <wcslen@plt>:
    1358:	add	ip, pc, #0, 12
    135c:	add	ip, ip, #77824	; 0x13000
    1360:	ldr	pc, [ip, #3052]!	; 0xbec

00001364 <warn@plt>:
    1364:	add	ip, pc, #0, 12
    1368:	add	ip, ip, #77824	; 0x13000
    136c:	ldr	pc, [ip, #3044]!	; 0xbe4

00001370 <wcsncmp@plt>:
    1370:	add	ip, pc, #0, 12
    1374:	add	ip, ip, #77824	; 0x13000
    1378:	ldr	pc, [ip, #3036]!	; 0xbdc

0000137c <setpgid@plt>:
    137c:	add	ip, pc, #0, 12
    1380:	add	ip, ip, #77824	; 0x13000
    1384:	ldr	pc, [ip, #3028]!	; 0xbd4

00001388 <mbstowcs@plt>:
    1388:	add	ip, pc, #0, 12
    138c:	add	ip, ip, #77824	; 0x13000
    1390:	ldr	pc, [ip, #3020]!	; 0xbcc

00001394 <iswalpha@plt>:
    1394:	add	ip, pc, #0, 12
    1398:	add	ip, ip, #77824	; 0x13000
    139c:	ldr	pc, [ip, #3012]!	; 0xbc4

000013a0 <arc4random_uniform@plt>:
    13a0:	add	ip, pc, #0, 12
    13a4:	add	ip, ip, #77824	; 0x13000
    13a8:	ldr	pc, [ip, #3004]!	; 0xbbc

000013ac <abort@plt>:
    13ac:	add	ip, pc, #0, 12
    13b0:	add	ip, ip, #77824	; 0x13000
    13b4:	ldr	pc, [ip, #2996]!	; 0xbb4

000013b8 <wcsdup@plt>:
    13b8:	add	ip, pc, #0, 12
    13bc:	add	ip, ip, #77824	; 0x13000
    13c0:	ldr	pc, [ip, #2988]!	; 0xbac

000013c4 <getc@plt>:
    13c4:	add	ip, pc, #0, 12
    13c8:	add	ip, ip, #77824	; 0x13000
    13cc:	ldr	pc, [ip, #2980]!	; 0xba4

000013d0 <close@plt>:
    13d0:	add	ip, pc, #0, 12
    13d4:	add	ip, ip, #77824	; 0x13000
    13d8:	ldr	pc, [ip, #2972]!	; 0xb9c

Disassembly of section .text:

000013e0 <.text>:
    13e0:	ldrbcs	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13e4:	ldrbcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13e8:	push	{r1, r3, r4, r5, r6, sl, lr}
    13ec:			; <UNDEFINED> instruction: 0x460d4ff0
    13f0:	strbne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    13f4:	ldmpl	r3, {r0, r5, r7, ip, sp, pc}^
    13f8:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
    13fc:	ldmdavs	fp, {r1, r2, sp}
    1400:			; <UNDEFINED> instruction: 0xf04f931f
    1404:			; <UNDEFINED> instruction: 0xf7ff0300
    1408:			; <UNDEFINED> instruction: 0xf8dfef8a
    140c:			; <UNDEFINED> instruction: 0xf06f8438
    1410:			; <UNDEFINED> instruction: 0xf8df4600
    1414:	smladxcs	r0, r4, r4, sl
    1418:	ldrtls	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    141c:	ldrbtmi	r4, [sl], #1272	; 0x4f8
    1420:			; <UNDEFINED> instruction: 0x464244f9
    1424:	strtmi	r4, [r0], -r9, lsr #12
    1428:	svc	0x001ef7ff
    142c:	subsle	r1, fp, r3, asr #24
    1430:	stmdacs	sl, {r0, r2, r3, r5, fp, ip, sp}^
    1434:	ldm	pc, {r2, r3, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    1438:	cmneq	r0, r0, lsl r0	; <UNPREDICTABLE>
    143c:	subeq	r0, fp, fp, asr #32
    1440:	subeq	r0, fp, fp, asr #32
    1444:	subeq	r0, fp, fp, asr #32
    1448:	subeq	r0, fp, fp, asr #32
    144c:	subeq	r0, fp, fp, asr #32
    1450:	subeq	r0, fp, fp, asr #32
    1454:	subeq	r0, fp, fp, asr #32
    1458:	subeq	r0, fp, fp, asr #32
    145c:	subeq	r0, fp, fp, asr #32
    1460:	cmpeq	sl, fp, asr #32
    1464:	subeq	r0, fp, pc, lsr r1
    1468:	subeq	r0, fp, fp, asr #32
    146c:	subeq	r0, fp, fp, asr #32
    1470:	subeq	r0, fp, fp, asr #32
    1474:	subeq	r0, fp, fp, asr #32
    1478:	subeq	r0, fp, fp, asr #32
    147c:	subeq	r0, fp, fp, asr #32
    1480:	subeq	r0, fp, fp, asr #32
    1484:	subeq	r0, fp, fp, asr #32
    1488:	subeq	r0, fp, fp, asr #32
    148c:	subeq	r0, fp, fp, asr #32
    1490:	subeq	r0, fp, fp, asr #32
    1494:	subeq	r0, fp, fp, asr #32
    1498:	subeq	r0, fp, fp, asr #32
    149c:	subeq	r0, fp, fp, asr #32
    14a0:	cmneq	r0, fp, asr #32
    14a4:	subeq	r0, fp, sl, lsr r1
    14a8:	tsteq	pc, fp, asr #32
    14ac:	subeq	r0, fp, r0, lsl r1
    14b0:	subeq	r0, fp, fp, asr #32
    14b4:	subeq	r0, fp, fp, asr #32
    14b8:	subeq	r0, fp, sl, asr r1
    14bc:	subeq	r0, fp, fp, asr #32
    14c0:	subeq	r0, fp, fp, asr #32
    14c4:	subeq	r0, fp, fp, asr #32
    14c8:	strdeq	r0, [fp], #-15
    14cc:	subeq	r0, sp, fp, asr #32
    14d0:	blx	fe0bd4d8 <close@plt+0xfe0bc108>
    14d4:	strtmi	r4, [r9], -r2, asr #12
    14d8:	movwcs	r4, #5664	; 0x1620
    14dc:	andscc	pc, r8, sl, asr #17
    14e0:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    14e4:			; <UNDEFINED> instruction: 0xd1a31c43
    14e8:			; <UNDEFINED> instruction: 0xf8594bd9
    14ec:	ldmdavs	fp, {r0, r1, ip, sp}
    14f0:	mvnle	r4, r3, lsr #5
    14f4:	ldrbtmi	r4, [r8], #-2263	; 0xfffff729
    14f8:	blcs	1b70c <close@plt+0x1a33c>
    14fc:	cmphi	fp, r0, asr #6	; <UNPREDICTABLE>
    1500:	ldrbtmi	r4, [fp], #-3029	; 0xfffff42b
    1504:	cmnlt	r2, sl, asr r9
    1508:			; <UNDEFINED> instruction: 0xf64a689c
    150c:			; <UNDEFINED> instruction: 0xf6cf6180
    1510:	ldmvs	r8, {r1, r2, r3, r4, r5, r6, r7, r8, ip, sp, lr}^
    1514:	tstmi	r2, r1, lsl #22	; <UNPREDICTABLE>
    1518:	andcs	r4, r0, r2, lsl #8
    151c:	ldrsbvs	r6, [r8, #-10]
    1520:	stclmi	0, cr6, [lr], {153}	; 0x99
    1524:			; <UNDEFINED> instruction: 0xf104447c
    1528:			; <UNDEFINED> instruction: 0xf0010008
    152c:	stmdavs	r3!, {r0, r1, r3, r5, r6, r9, fp, ip, sp, lr, pc}
    1530:			; <UNDEFINED> instruction: 0xf0002b00
    1534:	stmibmi	sl, {r0, r1, r3, r4, r5, r6, r7, pc}^
    1538:			; <UNDEFINED> instruction: 0xf8df2011
    153c:	vcgt.s8	d24, d5, d24
    1540:	ldrbtmi	r1, [r9], #-2943	; 0xfffff481
    1544:	bleq	7e04c <close@plt+0x7cc7c>
    1548:	ldc	7, cr15, [r4, #1020]!	; 0x3fc
    154c:			; <UNDEFINED> instruction: 0xf7ff2000
    1550:	blmi	ff17cc38 <close@plt+0xff17b868>
    1554:	strcs	r4, [r0], #-1272	; 0xfffffb08
    1558:			; <UNDEFINED> instruction: 0xf8599004
    155c:	blmi	ff0dd570 <close@plt+0xff0dc1a0>
    1560:	movwls	r4, #21627	; 0x547b
    1564:	ldc	7, cr15, [lr, #1020]!	; 0x3fc
    1568:	stmdacs	r0, {r3, r4, r5, sp, lr}
    156c:	mrshi	pc, (UNDEF: 76)	; <UNPREDICTABLE>
    1570:			; <UNDEFINED> instruction: 0xf7ff6940
    1574:	strmi	lr, [r5], -r2, ror #27
    1578:			; <UNDEFINED> instruction: 0xf7ffb128
    157c:	stmdavs	r3, {r2, r3, r4, r5, r6, r9, sl, fp, sp, lr, pc}
    1580:	mvnle	r2, sp, lsl #22
    1584:			; <UNDEFINED> instruction: 0xf10d2501
    1588:			; <UNDEFINED> instruction: 0xf8d80a20
    158c:	andcs	r1, r3, r0
    1590:			; <UNDEFINED> instruction: 0xf7ff4652
    1594:	bicslt	lr, r0, r4, ror #27
    1598:	ldrdeq	pc, [r4], -r8
    159c:	stcl	7, cr15, [ip, #1020]	; 0x3fc
    15a0:			; <UNDEFINED> instruction: 0xf7ffb128
    15a4:	stmdavs	r3, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
    15a8:	bicsle	r2, fp, sp, lsl #22
    15ac:	cdpmi	5, 11, cr2, cr0, cr1, {0}
    15b0:	andcs	r4, r3, r2, asr r6
    15b4:	ldmvs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}
    15b8:	ldcl	7, cr15, [r0, #1020]	; 0x3fc
    15bc:	sbcsle	r2, r1, r0, lsl #16
    15c0:			; <UNDEFINED> instruction: 0x46526831
    15c4:			; <UNDEFINED> instruction: 0xf7ff2003
    15c8:	stmdacs	r0, {r1, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    15cc:			; <UNDEFINED> instruction: 0xf7ffd1ca
    15d0:			; <UNDEFINED> instruction: 0xf1b0eeb2
    15d4:			; <UNDEFINED> instruction: 0x46813fff
    15d8:	rschi	pc, r9, r0
    15dc:			; <UNDEFINED> instruction: 0xf0002800
    15e0:	strcc	r8, [r1], #-178	; 0xffffff4e
    15e4:	beq	73da20 <close@plt+0x73c650>
    15e8:			; <UNDEFINED> instruction: 0x26002514
    15ec:			; <UNDEFINED> instruction: 0xf7ff4628
    15f0:	strmi	lr, [r5], -lr, ror #26
    15f4:	strmi	lr, [r1, #5]
    15f8:	ldrbtcc	pc, [pc], #260	; 1600 <close@plt+0x230>	; <UNPREDICTABLE>
    15fc:	strcs	fp, [r0, #-3844]	; 0xfffff0fc
    1600:	andcs	r2, r1, #1048576	; 0x100000
    1604:			; <UNDEFINED> instruction: 0xf04f4651
    1608:			; <UNDEFINED> instruction: 0xf7ff30ff
    160c:	stmdacs	r0, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    1610:	stccs	12, cr13, [r0, #-964]	; 0xfffffc3c
    1614:	mvfcsdz	f5, #2.0
    1618:	rschi	pc, r1, r0
    161c:			; <UNDEFINED> instruction: 0xf7ff2000
    1620:	blls	13cb68 <close@plt+0x13b798>
    1624:	ldrbmi	r1, [r8, #-2752]	; 0xfffff540
    1628:	ldmdavs	fp!, {r2, r3, r4, r7, r8, sl, fp, ip, lr, pc}
    162c:	ldmibmi	r1, {r1, sp}
    1630:	ldrbtmi	r6, [r9], #-2202	; 0xfffff766
    1634:	mcr	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    1638:			; <UNDEFINED> instruction: 0xf8594b8f
    163c:	ldmdavs	r8, {r0, r1, ip, sp}
    1640:	blx	1b3d64c <close@plt+0x1b3c27c>
    1644:	ldrbtmi	r4, [fp], #-2957	; 0xfffff473
    1648:	addsvs	r2, r8, r0, lsl #16
    164c:	mcrge	7, 7, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    1650:	andcs	r4, r1, fp, lsl #19
    1654:			; <UNDEFINED> instruction: 0xf7ff4479
    1658:	blmi	fe1fd030 <close@plt+0xfe1fbc60>
    165c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    1660:	ldmdavc	sl, {r0, r1, r3, r4, fp, sp, lr}
    1664:	tstle	r3, sp, lsr #20
    1668:	stmdblt	sl, {r1, r3, r4, r6, fp, ip, sp, lr}
    166c:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    1670:	ldrbtmi	r4, [sl], #-2693	; 0xfffff57b
    1674:			; <UNDEFINED> instruction: 0xe6d46013
    1678:	andcs	r4, r0, #2080768	; 0x1fc000
    167c:			; <UNDEFINED> instruction: 0xf8592300
    1680:	stmdbge	r6, {r0, ip, sp, pc}
    1684:	strvs	lr, [r0, -sp, asr #19]
    1688:			; <UNDEFINED> instruction: 0xf8db9102
    168c:			; <UNDEFINED> instruction: 0xf7ff0000
    1690:	bmi	1fbca98 <close@plt+0x1fbb6c8>
    1694:	ldrbtmi	r9, [sl], #-2822	; 0xfffff4fa
    1698:	blcs	196e0 <close@plt+0x18310>
    169c:	mcrge	4, 6, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    16a0:	andcs	r4, r1, fp, ror r9
    16a4:	ldrdcs	pc, [r0], -fp
    16a8:			; <UNDEFINED> instruction: 0xf7ff4479
    16ac:	blmi	1e7cfdc <close@plt+0x1e7bc0c>
    16b0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16b4:	ssat	r6, #21, sl, asr #0
    16b8:	andcs	r4, r0, #1818624	; 0x1bc000
    16bc:			; <UNDEFINED> instruction: 0xf8592300
    16c0:	stmdbge	r6, {r0, ip, sp, pc}
    16c4:	strvs	lr, [r0, -sp, asr #19]
    16c8:			; <UNDEFINED> instruction: 0xf8db9102
    16cc:			; <UNDEFINED> instruction: 0xf7ff0000
    16d0:	bmi	1c7ca58 <close@plt+0x1c7b688>
    16d4:	ldrbtmi	r9, [sl], #-2822	; 0xfffff4fa
    16d8:	blcs	19c20 <close@plt+0x18850>
    16dc:	mcrge	4, 5, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
    16e0:	andcs	r4, r1, lr, ror #18
    16e4:	ldrdcs	pc, [r0], -fp
    16e8:			; <UNDEFINED> instruction: 0xf7ff4479
    16ec:	stmdbmi	r2!, {r1, r3, r5, r9, sl, fp, sp, lr, pc}^
    16f0:	movwcs	r2, #512	; 0x200
    16f4:	andlt	pc, r1, r9, asr r8	; <UNPREDICTABLE>
    16f8:	stmib	sp, {r1, r2, r8, fp, sp, pc}^
    16fc:	tstls	r2, r0, lsl #14
    1700:	ldrdeq	pc, [r0], -fp
    1704:	stcl	7, cr15, [r4], {255}	; 0xff
    1708:	blls	1940a4 <close@plt+0x192cd4>
    170c:	sbcsvs	r4, r0, sl, ror r4
    1710:	cmple	sp, r0, lsl #22
    1714:	tstvs	r3, r1, lsl #6
    1718:			; <UNDEFINED> instruction: 0xf7ffe683
    171c:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    1720:	blmi	1835c5c <close@plt+0x183488c>
    1724:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    1728:			; <UNDEFINED> instruction: 0xe67a601a
    172c:	ldrbtmi	r4, [r8], #-2142	; 0xfffff7a2
    1730:	ldc	7, cr15, [r4, #-1020]!	; 0xfffffc04
    1734:	eorsle	r2, r7, r0, lsl #16
    1738:	ldcl	7, cr15, [lr], #1020	; 0x3fc
    173c:	eorsle	r2, r3, r0, lsl #16
    1740:			; <UNDEFINED> instruction: 0xf7ff2000
    1744:			; <UNDEFINED> instruction: 0xf7ffed74
    1748:	strmi	lr, [r4], -ip, ror #26
    174c:	stcl	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1750:	strtmi	r4, [r0], -r1, lsl #12
    1754:	mrc	7, 0, APSR_nzcv, cr2, cr15, {7}
    1758:	andcs	r4, r6, r4, asr r9
    175c:			; <UNDEFINED> instruction: 0xf7ff4479
    1760:	movwlt	lr, #56798	; 0xddde
    1764:	ldmdbvs	r8, {r0, r1, r3, r4, r5, fp, sp, lr}^
    1768:	stcl	7, cr15, [r6], #1020	; 0x3fc
    176c:	mvnle	r2, r0, lsl #16
    1770:	ldrbmi	r4, [r2], -pc, asr #24
    1774:	ldrbtmi	r2, [ip], #-3
    1778:			; <UNDEFINED> instruction: 0xf7ff6821
    177c:	stmdacs	r0, {r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1780:	stmdavs	r0!, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
    1784:	ldcl	7, cr15, [r8], {255}	; 0xff
    1788:	bicsle	r2, r9, r0, lsl #16
    178c:	ldrbmi	r6, [r2], -r1, lsr #17
    1790:			; <UNDEFINED> instruction: 0xf7ff2003
    1794:	stmdacs	r0, {r2, r5, r6, r7, sl, fp, sp, lr, pc}
    1798:	stmdavs	r1!, {r1, r4, r6, r7, ip, lr, pc}
    179c:	andcs	r4, r3, r2, asr r6
    17a0:	ldcl	7, cr15, [ip], {255}	; 0xff
    17a4:	bicle	r2, fp, r0, lsl #16
    17a8:	mcrr2	0, 0, pc, sl, cr0	; <UNPREDICTABLE>
    17ac:	stmdals	r5, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
    17b0:	ldcl	7, cr15, [r8, #1020]	; 0x3fc
    17b4:	ldrdcc	lr, [r8], -r6
    17b8:	stc	7, cr15, [r2], {255}	; 0xff
    17bc:	andcs	lr, r1, r0, lsr #13
    17c0:	stc	7, cr15, [r4, #-1020]	; 0xfffffc04
    17c4:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
    17c8:	andcs	r4, r1, r2, lsl #12
    17cc:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
    17d0:	andcs	r4, r1, r9, lsr r9
    17d4:	ldrdcs	pc, [r0], -fp
    17d8:			; <UNDEFINED> instruction: 0xf7ff4479
    17dc:			; <UNDEFINED> instruction: 0x4648edb2
    17e0:	ldc	7, cr15, [r6, #1020]	; 0x3fc
    17e4:			; <UNDEFINED> instruction: 0xf7ff4605
    17e8:	addmi	lr, r5, #180, 24	; 0xb400
    17ec:	andsle	r4, lr, r8, asr #12
    17f0:	stc	7, cr15, [lr, #1020]	; 0x3fc
    17f4:			; <UNDEFINED> instruction: 0xf7ff210f
    17f8:	ldmdavs	fp!, {r1, r3, r4, r7, sl, fp, sp, lr, pc}
    17fc:	ldmvs	r9, {r0, r1, r2, r3, r5, fp, lr}
    1800:			; <UNDEFINED> instruction: 0xf7ff4478
    1804:	str	lr, [r9, -ip, lsr #26]
    1808:	and	sl, r0, r7, lsl #26
    180c:	andcs	r3, r1, #256	; 0x100
    1810:			; <UNDEFINED> instruction: 0xf04f4629
    1814:			; <UNDEFINED> instruction: 0xf7ff30ff
    1818:	stmdacs	r0, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
    181c:	stccs	12, cr13, [r0], {246}	; 0xf6
    1820:	stmdami	r7!, {r1, r2, r3, r7, ip, lr, pc}
    1824:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1828:	ldc	7, cr15, [r8, #-1020]	; 0xfffffc04
    182c:	smlabbcs	pc, r8, r7, lr	; <UNPREDICTABLE>
    1830:	ldcl	7, cr15, [r0], #1020	; 0x3fc
    1834:	svclt	0x0000e7e1
    1838:	andeq	r3, r1, r4, asr #20
    183c:	andeq	r0, r0, r8, ror #2
    1840:	andeq	r2, r0, lr, ror fp
    1844:	andeq	r2, r0, ip, asr r8
    1848:	andeq	r3, r1, r2, lsl #26
    184c:	andeq	r3, r1, ip, lsl #20
    1850:	andeq	r0, r0, ip, ror #2
    1854:	andeq	r3, r1, sl, lsr #24
    1858:	andeq	r3, r1, lr, lsl ip
    185c:	strdeq	r3, [r1], -ip
    1860:	andeq	r0, r0, pc, lsl #9
    1864:			; <UNDEFINED> instruction: 0x00013ab4
    1868:			; <UNDEFINED> instruction: 0x000001b8
    186c:	andeq	r2, r0, ip, lsr #14
    1870:	andeq	r3, r1, r4, asr sl
    1874:	andeq	r2, r0, r2, lsl #13
    1878:	andeq	r0, r0, ip, asr #3
    187c:	ldrdeq	r3, [r1], -sl
    1880:	andeq	r2, r0, r4, ror #11
    1884:			; <UNDEFINED> instruction: 0x000025ba
    1888:	muleq	r1, r6, r9
    188c:	andeq	r3, r1, lr, ror #18
    1890:			; <UNDEFINED> instruction: 0x000025b8
    1894:	andeq	r3, r1, lr, ror #20
    1898:	andeq	r3, r1, sl, asr #20
    189c:	andeq	r2, r0, r4, lsl #11
    18a0:	andeq	r3, r1, r4, lsl sl
    18a4:	strdeq	r3, [r1], -sl
    18a8:	strdeq	r2, [r0], -lr
    18ac:	andeq	r2, r0, ip, lsl r8
    18b0:	muleq	r1, r2, r8
    18b4:	andeq	r2, r0, lr, ror #8
    18b8:	andeq	r2, r0, r8, lsl #9
    18bc:	muleq	r0, r4, r4
    18c0:	andeq	r2, r0, r6, asr #9
    18c4:	bleq	3da08 <close@plt+0x3c638>
    18c8:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    18cc:	strbtmi	fp, [sl], -r2, lsl #24
    18d0:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    18d4:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    18d8:	ldrmi	sl, [sl], #776	; 0x308
    18dc:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    18e0:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    18e4:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    18e8:			; <UNDEFINED> instruction: 0xf85a4b06
    18ec:	stmdami	r6, {r0, r1, ip, sp}
    18f0:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    18f4:	stcl	7, cr15, [r4], #-1020	; 0xfffffc04
    18f8:	ldcl	7, cr15, [r8, #-1020]	; 0xfffffc04
    18fc:	andeq	r3, r1, r4, lsr r5
    1900:	andeq	r0, r0, r8, asr #2
    1904:	andeq	r0, r0, ip, lsl #3
    1908:	muleq	r0, ip, r1
    190c:	ldr	r3, [pc, #20]	; 1928 <close@plt+0x558>
    1910:	ldr	r2, [pc, #20]	; 192c <close@plt+0x55c>
    1914:	add	r3, pc, r3
    1918:	ldr	r2, [r3, r2]
    191c:	cmp	r2, #0
    1920:	bxeq	lr
    1924:	b	11fc <__gmon_start__@plt>
    1928:	andeq	r3, r1, r4, lsl r5
    192c:	andeq	r0, r0, ip, ror r1
    1930:	blmi	1d3950 <close@plt+0x1d2580>
    1934:	bmi	1d2b1c <close@plt+0x1d174c>
    1938:	addmi	r4, r3, #2063597568	; 0x7b000000
    193c:	andle	r4, r3, sl, ror r4
    1940:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1944:	ldrmi	fp, [r8, -r3, lsl #2]
    1948:	svclt	0x00004770
    194c:	andeq	r3, r1, r8, ror #15
    1950:	andeq	r3, r1, r4, ror #15
    1954:	strdeq	r3, [r1], -r0
    1958:	andeq	r0, r0, ip, asr r1
    195c:	stmdbmi	r9, {r3, fp, lr}
    1960:	bmi	252b48 <close@plt+0x251778>
    1964:	bne	252b50 <close@plt+0x251780>
    1968:	svceq	0x00cb447a
    196c:			; <UNDEFINED> instruction: 0x01a1eb03
    1970:	andle	r1, r3, r9, asr #32
    1974:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1978:	ldrmi	fp, [r8, -r3, lsl #2]
    197c:	svclt	0x00004770
    1980:			; <UNDEFINED> instruction: 0x000137bc
    1984:			; <UNDEFINED> instruction: 0x000137b8
    1988:	andeq	r3, r1, r4, asr #9
    198c:			; <UNDEFINED> instruction: 0x000001bc
    1990:	blmi	2aedb8 <close@plt+0x2ad9e8>
    1994:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    1998:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    199c:	blmi	26ff50 <close@plt+0x26eb80>
    19a0:	ldrdlt	r5, [r3, -r3]!
    19a4:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    19a8:			; <UNDEFINED> instruction: 0xf7ff6818
    19ac:			; <UNDEFINED> instruction: 0xf7ffeb4e
    19b0:	blmi	1c18b4 <close@plt+0x1c04e4>
    19b4:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    19b8:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    19bc:	andeq	r3, r1, r6, lsl #15
    19c0:	muleq	r1, r4, r4
    19c4:	andeq	r0, r0, r4, asr r1
    19c8:	andeq	r3, r1, sl, asr r6
    19cc:	andeq	r3, r1, r6, ror #14
    19d0:	svclt	0x0000e7c4
    19d4:	svclt	0x00004770
    19d8:	rsbcs	fp, r1, #8, 10	; 0x2000000
    19dc:	tstcs	r1, r6, lsl #22
    19e0:	ldrbtmi	r4, [fp], #-3078	; 0xfffff3fa
    19e4:	ldmdbpl	fp, {r1, r2, fp, lr}
    19e8:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
    19ec:	bl	fef3f9f0 <close@plt+0xfef3e620>
    19f0:			; <UNDEFINED> instruction: 0xf7ff2001
    19f4:	svclt	0x0000ec1c
    19f8:	andeq	r3, r1, sl, asr #8
    19fc:	andeq	r0, r0, r4, ror r1
    1a00:	ldrdeq	r2, [r0], -ip
    1a04:	svcmi	0x00f0e92d
    1a08:	svcmi	0x007eb085
    1a0c:			; <UNDEFINED> instruction: 0x46044690
    1a10:	ldrbtmi	r9, [pc], #-257	; 1a18 <close@plt+0x648>
    1a14:	and	r9, sl, r3
    1a18:	ldc	7, cr15, [ip], #1020	; 0x3fc
    1a1c:	stmdacs	r0, {r0, r1, r5, r9, sl, lr}
    1a20:	mcrcs	1, 1, sp, cr10, cr6, {1}
    1a24:	rschi	pc, r3, r0
    1a28:	eorsle	r2, r4, r9, lsl #28
    1a2c:	stmdavs	r6!, {r0, r1, sl, ip, pc}
    1a30:	strcc	r4, [r4], #-1573	; 0xfffff9db
    1a34:			; <UNDEFINED> instruction: 0xf7ff4630
    1a38:			; <UNDEFINED> instruction: 0x4603eaf6
    1a3c:	blcs	13304 <close@plt+0x11f34>
    1a40:	cdpcs	0, 2, cr13, cr10, cr10, {7}
    1a44:	stcne	15, cr11, [fp, #-32]!	; 0xffffffe0
    1a48:	sbcshi	pc, r1, r0
    1a4c:	stmdbge	r3, {r3, r5, r9, sl, lr}
    1a50:			; <UNDEFINED> instruction: 0xf7ff220a
    1a54:	vstrls	d14, [r3, #-632]	; 0xfffffd88
    1a58:	and	r4, r0, r6, lsl #12
    1a5c:	strtmi	r9, [pc], -r3, lsl #10
    1a60:	blmi	13fbbc <close@plt+0x13e7ec>
    1a64:			; <UNDEFINED> instruction: 0xf7ff4620
    1a68:			; <UNDEFINED> instruction: 0x4603eade
    1a6c:	stmdblt	fp, {r5, r9, sl, lr}^
    1a70:	ldc	7, cr15, [r0], {255}	; 0xff
    1a74:	svclt	0x00183c2a
    1a78:	stmdacs	r0, {r0, sl, sp}
    1a7c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
    1a80:	mvnle	r2, r0, lsl #24
    1a84:	andsvs	r9, pc, r1, lsl #22
    1a88:	andlt	r4, r5, r0, lsr r6
    1a8c:	svchi	0x00f0e8bd
    1a90:			; <UNDEFINED> instruction: 0xf0002e2a
    1a94:	strtmi	r8, [lr], -ip, lsr #1
    1a98:			; <UNDEFINED> instruction: 0x36046874
    1a9c:	strtmi	r9, [r0], -r3, lsl #12
    1aa0:	ldcl	7, cr15, [r8], #-1020	; 0xfffffc04
    1aa4:	mvnsle	r2, r0, lsl #16
    1aa8:	msreq	CPSR_fxc, #164, 2	; 0x29
    1aac:	movweq	pc, #8243	; 0x2033	; <UNPREDICTABLE>
    1ab0:	movwcs	sp, #43	; 0x2b
    1ab4:	eorsvs	r4, r3, r8, lsr #12
    1ab8:			; <UNDEFINED> instruction: 0xf8aaf001
    1abc:	cmnlt	r8, #6291456	; 0x600000
    1ac0:			; <UNDEFINED> instruction: 0xf8d89d03
    1ac4:			; <UNDEFINED> instruction: 0xf0433000
    1ac8:			; <UNDEFINED> instruction: 0xf8c80301
    1acc:	eorvs	r3, ip, r0
    1ad0:	stmdavs	ip!, {r1, sp, lr, pc}^
    1ad4:	strls	r3, [r3, #-1284]	; 0xfffffafc
    1ad8:			; <UNDEFINED> instruction: 0xf7ff4620
    1adc:	strmi	lr, [r3], -r4, lsr #21
    1ae0:	stmdblt	r3!, {r5, r9, sl, lr}^
    1ae4:	mrrc	7, 15, pc, r6, cr15	; <UNPREDICTABLE>
    1ae8:	svclt	0x00182c09
    1aec:	svclt	0x00142c2a
    1af0:	strcs	r2, [r0], #-1025	; 0xfffffbff
    1af4:	svclt	0x00182800
    1af8:	cfstrscs	mvf2, [r0], {-0}
    1afc:	blls	762a8 <close@plt+0x74ed8>
    1b00:	andsvs	r4, sp, r0, lsr r6
    1b04:	pop	{r0, r2, ip, sp, pc}
    1b08:	ldmdavs	r4!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    1b0c:	strls	r3, [r3], -r4, lsl #12
    1b10:			; <UNDEFINED> instruction: 0xf7ff4620
    1b14:	stmdacs	r0, {r3, r7, r9, fp, sp, lr, pc}
    1b18:			; <UNDEFINED> instruction: 0xe7cad1f7
    1b1c:			; <UNDEFINED> instruction: 0xf0014628
    1b20:	strmi	pc, [r6], -r9, asr #17
    1b24:	blmi	e3076c <close@plt+0xe2f39c>
    1b28:			; <UNDEFINED> instruction: 0xf8574681
    1b2c:	tstcs	r4, #3
    1b30:	blx	d33da <close@plt+0xd200a>
    1b34:			; <UNDEFINED> instruction: 0xf109f309
    1b38:	bl	284744 <close@plt+0x283374>
    1b3c:			; <UNDEFINED> instruction: 0xf85a0703
    1b40:	ldmdavs	sl!, {r0, r1, ip}^
    1b44:	bl	ff7bfb48 <close@plt+0xff7be778>
    1b48:	ldmdavs	fp!, {r5, r8, r9, fp, ip, sp, pc}^
    1b4c:	streq	lr, [r3, #2821]	; 0xb05
    1b50:	blcc	adbc04 <close@plt+0xada834>
    1b54:	tsteq	r2, r3, lsr r0	; <UNPREDICTABLE>
    1b58:			; <UNDEFINED> instruction: 0xf8d8d03a
    1b5c:	ldrbmi	r3, [lr], -r0
    1b60:			; <UNDEFINED> instruction: 0xf0439d03
    1b64:			; <UNDEFINED> instruction: 0xf8c80308
    1b68:	ldr	r3, [r0, r0]!
    1b6c:	ldrdcc	pc, [r0], -r8
    1b70:			; <UNDEFINED> instruction: 0xf0434628
    1b74:			; <UNDEFINED> instruction: 0xf8c80302
    1b78:			; <UNDEFINED> instruction: 0xf0013000
    1b7c:	stcls	8, cr15, [r3, #-940]	; 0xfffffc54
    1b80:	adcle	r2, r4, r0, lsl #16
    1b84:	stcls	13, cr1, [r3, #-12]
    1b88:	stmiale	r0!, {r0, r3, r8, r9, fp, sp}
    1b8c:	blx	ca7be <close@plt+0xc93ee>
    1b90:	ldr	r6, [ip, r0, lsl #12]
    1b94:			; <UNDEFINED> instruction: 0xf10768b9
    1b98:	strtmi	r0, [r8], -ip, lsl #6
    1b9c:	movwls	r4, #9945	; 0x26d9
    1ba0:	ldmvs	sl!, {r0, r6, r8, ip, sp, pc}^
    1ba4:	bl	febbfba8 <close@plt+0xfebbe7d8>
    1ba8:	blls	b0030 <close@plt+0xaec60>
    1bac:	bl	15bc20 <close@plt+0x15a850>
    1bb0:	strb	r0, [sp, r3, lsl #11]
    1bb4:	svceq	0x0003f1bb
    1bb8:			; <UNDEFINED> instruction: 0xf8d8d1b9
    1bbc:	stcls	0, cr3, [r3, #-0]
    1bc0:	movweq	pc, #32787	; 0x8013	; <UNPREDICTABLE>
    1bc4:	ldrmi	fp, [lr], -r4, lsl #30
    1bc8:			; <UNDEFINED> instruction: 0xf43f602c
    1bcc:			; <UNDEFINED> instruction: 0xe77eaf5d
    1bd0:	andcs	r1, sl, #40, 26	; 0xa00
    1bd4:	b	ff73fbd8 <close@plt+0xff73e808>
    1bd8:	svcvc	0x00b7f5b0
    1bdc:	svcge	0x0054f4bf
    1be0:	blcs	b5bc94 <close@plt+0xb5a8c4>
    1be4:	submi	fp, r0, #8, 30
    1be8:	bleq	fe03c81c <close@plt+0xfe03b44c>
    1bec:			; <UNDEFINED> instruction: 0xf8d8e7b5
    1bf0:			; <UNDEFINED> instruction: 0xf04f2000
    1bf4:			; <UNDEFINED> instruction: 0xf04236ff
    1bf8:			; <UNDEFINED> instruction: 0xf8c80201
    1bfc:	bls	49c04 <close@plt+0x48834>
    1c00:	smlald	r6, r1, r3, r0
    1c04:	andeq	r3, r1, sl, lsl r4
    1c08:	andeq	r0, r0, r8, ror r1
    1c0c:	blmi	1e941f8 <close@plt+0x1e92e28>
    1c10:	ldrbtmi	fp, [r9], #-1392	; 0xfffffa90
    1c14:	bmi	1e6dea4 <close@plt+0x1e6cad4>
    1c18:	andls	r4, r6, #2046820352	; 0x7a000000
    1c1c:	smlabtcs	r0, fp, r8, r5
    1c20:			; <UNDEFINED> instruction: 0x9321681b
    1c24:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1c28:	ldmpl	r3, {r0, r2, r4, r5, r6, r8, r9, fp, lr}^
    1c2c:			; <UNDEFINED> instruction: 0xf7ff6818
    1c30:	andls	lr, r7, ip, ror #21
    1c34:			; <UNDEFINED> instruction: 0xf0403001
    1c38:	blmi	1ca1e50 <close@plt+0x1ca0a80>
    1c3c:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    1c40:	blcs	1bcb4 <close@plt+0x1a8e4>
    1c44:	addshi	pc, r0, r0
    1c48:			; <UNDEFINED> instruction: 0xf7ffa81f
    1c4c:	stmdacs	r0, {r1, r2, r4, r6, r8, r9, fp, sp, lr, pc}
    1c50:	adchi	pc, sp, r0, asr #5
    1c54:	bl	fbfc58 <close@plt+0xfbe888>
    1c58:	andsle	r1, r4, r2, asr #24
    1c5c:	tstcs	r0, r0, asr #6
    1c60:			; <UNDEFINED> instruction: 0xf7ff981f
    1c64:	ldmdals	pc, {r3, r4, r6, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1c68:	bl	fecbfc6c <close@plt+0xfecbe89c>
    1c6c:			; <UNDEFINED> instruction: 0xf7ff9820
    1c70:	blmi	193cb38 <close@plt+0x193b768>
    1c74:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    1c78:	blcs	1bcec <close@plt+0x1a91c>
    1c7c:	blmi	18b61fc <close@plt+0x18b4e2c>
    1c80:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    1c84:	ldmdals	pc, {r0, r3, sp, lr, pc}	; <UNPREDICTABLE>
    1c88:	bl	fe8bfc8c <close@plt+0xfe8be8bc>
    1c8c:			; <UNDEFINED> instruction: 0xf7ff9820
    1c90:	stmdals	r7, {r5, r7, r8, r9, fp, sp, lr, pc}
    1c94:	bl	fe73fc98 <close@plt+0xfe73e8c8>
    1c98:	bmi	1709ca0 <close@plt+0x17088d0>
    1c9c:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
    1ca0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ca4:	subsmi	r9, sl, r1, lsr #22
    1ca8:	addshi	pc, sp, r0, asr #32
    1cac:	ldcllt	0, cr11, [r0, #-136]!	; 0xffffff78
    1cb0:	stmdals	r7, {r0, r9, sl, lr}
    1cb4:	b	bbfcb8 <close@plt+0xbbe8e8>
    1cb8:	stmdacs	r1, {r5, fp, ip, pc}
    1cbc:	tstcs	r1, r5
    1cc0:	b	a3fcc4 <close@plt+0xa3e8f4>
    1cc4:			; <UNDEFINED> instruction: 0xf7ff9820
    1cc8:	ldmdals	pc, {r2, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
    1ccc:	bl	fe03fcd0 <close@plt+0xfe03e900>
    1cd0:	bls	194a08 <close@plt+0x193638>
    1cd4:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1cd8:	stmdami	sp, {r0, r1, r4, r5, r6, r8, ip, sp, pc}^
    1cdc:	mrscs	r2, R9_usr
    1ce0:			; <UNDEFINED> instruction: 0xf7ff4478
    1ce4:	mcrrne	10, 9, lr, r3, cr2
    1ce8:	rsbsle	r4, r9, r4, lsl #12
    1cec:			; <UNDEFINED> instruction: 0xf7ff2102
    1cf0:			; <UNDEFINED> instruction: 0x4620ea12
    1cf4:	bl	1b3fcf8 <close@plt+0x1b3e928>
    1cf8:	strcs	r4, [r0], -r6, asr #22
    1cfc:	ldrbtmi	r4, [fp], #-3142	; 0xfffff3ba
    1d00:	movwls	r4, #19782	; 0x4d46
    1d04:	stmdbmi	r6, {r2, r3, r4, r5, r6, sl, lr}^
    1d08:	bmi	1192f04 <close@plt+0x1191b34>
    1d0c:	blmi	1193594 <close@plt+0x11921c4>
    1d10:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
    1d14:	strne	lr, [r2, #-2509]	; 0xfffff633
    1d18:	stmdbmi	r4, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1d1c:	andcc	lr, r0, #3358720	; 0x334000
    1d20:	ldrbtmi	r4, [r9], #-2883	; 0xfffff4bd
    1d24:	ldrbtmi	r4, [fp], #-2627	; 0xfffff5bd
    1d28:	ldrbtmi	r9, [sl], #-1541	; 0xfffff9fb
    1d2c:	bl	3bfd30 <close@plt+0x3be960>
    1d30:			; <UNDEFINED> instruction: 0xf7ff4620
    1d34:	andcs	lr, r1, r8, lsl fp
    1d38:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d3c:	b	83fd40 <close@plt+0x83e970>
    1d40:	stmdbls	r7, {r0, r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    1d44:	andcs	sl, r3, r8, lsl #20
    1d48:	b	11bfd4c <close@plt+0x11be97c>
    1d4c:			; <UNDEFINED> instruction: 0xf43f3001
    1d50:	blls	32db28 <close@plt+0x32c758>
    1d54:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    1d58:	svcmi	0x0000f5b3
    1d5c:			; <UNDEFINED> instruction: 0xf5b3bf18
    1d60:			; <UNDEFINED> instruction: 0xf47f5f00
    1d64:	strb	sl, [pc, -sl, ror #30]!
    1d68:	ldrbtmi	r4, [r8], #-2099	; 0xfffff7cd
    1d6c:	b	5bfd70 <close@plt+0x5be9a0>
    1d70:	eorsle	r2, sl, r0, lsl #16
    1d74:	blcs	1fd88 <close@plt+0x1e9b8>
    1d78:			; <UNDEFINED> instruction: 0xf7ffd037
    1d7c:	ldrsblt	lr, [r0, #158]	; 0x9e
    1d80:	tstcs	r0, lr, lsr #16
    1d84:			; <UNDEFINED> instruction: 0xf7ff4478
    1d88:	strmi	lr, [r3], -r0, asr #20
    1d8c:	andls	r3, r7, r1, lsl #6
    1d90:	svcge	0x005af47f
    1d94:	andcs	r9, r1, r6, lsl #24
    1d98:	blmi	a54604 <close@plt+0xa53234>
    1d9c:	stmiapl	r2!, {r0, r3, r5, r8, fp, lr}
    1da0:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    1da4:	ldmdavs	fp, {r1, r4, fp, sp, lr}
    1da8:			; <UNDEFINED> instruction: 0xf7ff9200
    1dac:	stmdals	r7, {r1, r3, r6, r7, r9, fp, sp, lr, pc}
    1db0:	bl	3bfdb4 <close@plt+0x3be9e4>
    1db4:	blmi	8bbb7c <close@plt+0x8ba7ac>
    1db8:	ldmpl	r3, {r1, r2, r9, fp, ip, pc}^
    1dbc:			; <UNDEFINED> instruction: 0xf7ff6818
    1dc0:	stmdacs	r0, {r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
    1dc4:	bls	1b653c <close@plt+0x1b516c>
    1dc8:	blmi	3535d4 <close@plt+0x352204>
    1dcc:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
    1dd0:	b	6bfdd4 <close@plt+0x6bea04>
    1dd4:	svclt	0x00181c41
    1dd8:			; <UNDEFINED> instruction: 0xf47f9007
    1ddc:			; <UNDEFINED> instruction: 0xe7cfaf35
    1de0:			; <UNDEFINED> instruction: 0xf7ff2000
    1de4:			; <UNDEFINED> instruction: 0xf7ffe962
    1de8:	ldmdbmi	r7, {r2, r7, r8, fp, sp, lr, pc}
    1dec:	ldrbtmi	r2, [r9], #-1
    1df0:	b	fe9bfdf4 <close@plt+0xfe9bea24>
    1df4:	andeq	r3, r1, sl, lsl r2
    1df8:	andeq	r0, r0, r8, ror #2
    1dfc:	andeq	r3, r1, r4, lsl r2
    1e00:	andeq	r0, r0, r8, asr #3
    1e04:	andeq	r0, r0, r0, ror #2
    1e08:	muleq	r0, r8, r1
    1e0c:	andeq	r3, r1, lr, lsl #3
    1e10:	andeq	r2, r0, r8, asr #2
    1e14:	andeq	r2, r0, lr, ror #1
    1e18:	ldrdeq	r2, [r0], -r8
    1e1c:	strdeq	r2, [r0], -ip
    1e20:	andeq	r2, r0, r4, lsl #2
    1e24:	andeq	r2, r0, r6, lsl #2
    1e28:	andeq	r2, r0, r4, lsl #2
    1e2c:	strheq	r2, [r0], -r6
    1e30:	muleq	r0, sl, r0
    1e34:	muleq	r0, lr, r0
    1e38:	strdeq	r1, [r0], -r2
    1e3c:	strdeq	r1, [r0], -ip
    1e40:	muleq	r0, r4, r1
    1e44:	strdeq	r1, [r0], -r6
    1e48:	andeq	r1, r0, r6, ror pc
    1e4c:	blmi	17543c4 <close@plt+0x1752ff4>
    1e50:	mvnsmi	lr, #737280	; 0xb4000
    1e54:			; <UNDEFINED> instruction: 0xf2ad4479
    1e58:	bmi	16d5490 <close@plt+0x16d40c0>
    1e5c:	andls	r4, r5, #2046820352	; 0x7a000000
    1e60:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
    1e64:	strcc	pc, [r4], #2253	; 0x8cd
    1e68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1e6c:	andls	r4, r4, r7, asr fp
    1e70:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e74:	bmi	15b0428 <close@plt+0x15af058>
    1e78:	ldrbtmi	r4, [sl], #-2898	; 0xfffff4ae
    1e7c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1e80:	strcc	pc, [r4], #2269	; 0x8dd
    1e84:			; <UNDEFINED> instruction: 0xf040405a
    1e88:	vqadd.s8	d8, d29, d8
    1e8c:	pop	{r2, r3, r7, r8, sl, fp, lr}
    1e90:			; <UNDEFINED> instruction: 0x460483f0
    1e94:	ldmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e98:	stcge	6, cr4, [r8], {32}
    1e9c:	b	23fea0 <close@plt+0x23ead0>
    1ea0:	strmi	r4, [r1], -r2, lsr #12
    1ea4:			; <UNDEFINED> instruction: 0xf7ff2003
    1ea8:	stmdblt	r8, {r3, r4, r7, r8, fp, sp, lr, pc}
    1eac:	ldmdblt	fp, {r0, r1, r5, r6, r7, r9, fp, sp, lr}
    1eb0:			; <UNDEFINED> instruction: 0xf7ff9804
    1eb4:	bfi	lr, ip, #20, #11
    1eb8:			; <UNDEFINED> instruction: 0xf7ffa81f
    1ebc:	stmdacs	r0, {r1, r2, r3, r4, r9, fp, sp, lr, pc}
    1ec0:			; <UNDEFINED> instruction: 0xf7ffdbf6
    1ec4:	mcrrne	10, 0, lr, r2, cr8
    1ec8:	suble	r4, r9, r4, lsl #12
    1ecc:	suble	r2, pc, r0, lsl #16
    1ed0:			; <UNDEFINED> instruction: 0xf10d981f
    1ed4:			; <UNDEFINED> instruction: 0xf7ff097c
    1ed8:	bls	17c8d0 <close@plt+0x17b500>
    1edc:	fstmdbxge	r1!, {d4-d33}	;@ Deprecated
    1ee0:	ldrsbthi	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    1ee4:	vst1.16	{d20-d22}, [pc]
    1ee8:	ldmpl	r3, {r7, r9, sl, sp, lr}^
    1eec:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    1ef0:			; <UNDEFINED> instruction: 0xf8c86818
    1ef4:			; <UNDEFINED> instruction: 0xf8c80018
    1ef8:			; <UNDEFINED> instruction: 0xf7ff0008
    1efc:	strbmi	lr, [r1], -r4, lsr #19
    1f00:	strmi	r2, [r3], -r8, lsl #4
    1f04:	ldrdeq	pc, [r4], -r9
    1f08:	andscc	pc, ip, r8, asr #17
    1f0c:	andcc	pc, ip, r8, asr #17
    1f10:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f14:	strtmi	lr, [r9], -r2
    1f18:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f1c:			; <UNDEFINED> instruction: 0xf7ff9804
    1f20:	ldrtmi	lr, [r2], -r8, asr #19
    1f24:			; <UNDEFINED> instruction: 0xf7ff4629
    1f28:			; <UNDEFINED> instruction: 0x4602e89c
    1f2c:	ldmdavs	r8!, {r9, fp, sp}^
    1f30:			; <UNDEFINED> instruction: 0xf7ffdcf1
    1f34:	stmdals	r4, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
    1f38:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f3c:	addsle	r1, sl, r3, ror #24
    1f40:	strcs	sl, [r0, #-3591]	; 0xfffff1f9
    1f44:			; <UNDEFINED> instruction: 0xf7ffe004
    1f48:	stmdavs	r3, {r1, r2, r4, r7, r8, fp, sp, lr, pc}
    1f4c:	orrsle	r2, r2, r4, lsl #22
    1f50:	ldrtmi	r4, [r1], -sl, lsr #12
    1f54:			; <UNDEFINED> instruction: 0xf7ff4620
    1f58:	andcc	lr, r1, lr, lsl #18
    1f5c:			; <UNDEFINED> instruction: 0xe78ad0f3
    1f60:	ldmdals	pc, {r0, r1, r2, r3, r4, r8, sl, fp, sp, pc}	; <UNPREDICTABLE>
    1f64:	b	d3ff68 <close@plt+0xd3eb98>
    1f68:			; <UNDEFINED> instruction: 0xf7ff6868
    1f6c:			; <UNDEFINED> instruction: 0xe7e2ea32
    1f70:	ldcge	8, cr9, [pc, #-124]	; 1efc <close@plt+0xb2c>
    1f74:	strtmi	fp, [r1], -r8, lsr #2
    1f78:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1f7c:			; <UNDEFINED> instruction: 0xf7ff6828
    1f80:	stmdals	r0!, {r3, r5, r9, fp, sp, lr, pc}
    1f84:	b	93ff88 <close@plt+0x93ebb8>
    1f88:	bmi	554fe0 <close@plt+0x553c10>
    1f8c:	blmi	54a394 <close@plt+0x548fc4>
    1f90:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1f94:	smlabtcs	r1, sp, r9, lr
    1f98:	bmi	4d318c <close@plt+0x4d1dbc>
    1f9c:	strtmi	r9, [r0], -r0, lsl #6
    1fa0:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
    1fa4:	ldrbtmi	r4, [fp], #-2322	; 0xfffff6ee
    1fa8:			; <UNDEFINED> instruction: 0xf7ff4479
    1fac:			; <UNDEFINED> instruction: 0x4620e9d0
    1fb0:	ldmib	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1fb4:			; <UNDEFINED> instruction: 0xf7ff2001
    1fb8:			; <UNDEFINED> instruction: 0xf7ffe878
    1fbc:	svclt	0x0000e89a
    1fc0:	ldrdeq	r2, [r1], -r8
    1fc4:	andeq	r0, r0, r8, ror #2
    1fc8:	ldrdeq	r2, [r1], -r0
    1fcc:	andeq	r0, r0, r0, ror #2
    1fd0:			; <UNDEFINED> instruction: 0x00012fb2
    1fd4:			; <UNDEFINED> instruction: 0x000001b8
    1fd8:	andeq	r3, r1, ip, lsr #2
    1fdc:			; <UNDEFINED> instruction: 0x00001eb8
    1fe0:	andeq	r1, r0, sl, asr #29
    1fe4:	ldrdeq	r1, [r0], -r8
    1fe8:	muleq	r0, r6, lr
    1fec:	andeq	r1, r0, lr, lsl #29
    1ff0:	muleq	r0, r4, lr
    1ff4:	mvnlt	r6, r3, lsl #16
    1ff8:			; <UNDEFINED> instruction: 0x2600b470
    1ffc:	and	r6, r3, sp, lsl #16
    2000:	blle	3d2a9c <close@plt+0x3d16cc>
    2004:			; <UNDEFINED> instruction: 0x4613461e
    2008:			; <UNDEFINED> instruction: 0x209cf8d3
    200c:	bcs	1c084 <close@plt+0x1acb4>
    2010:	adcmi	sp, r5, #-2147483587	; 0x8000003d
    2014:			; <UNDEFINED> instruction: 0xf8c1bfa4
    2018:			; <UNDEFINED> instruction: 0xf8c3209c
    201c:	blle	46294 <close@plt+0x44ec4>
    2020:			; <UNDEFINED> instruction: 0x4770bc70
    2024:	addscc	pc, ip, r1, asr #17
    2028:			; <UNDEFINED> instruction: 0xf8c6b13e
    202c:	ldcllt	0, cr1, [r0], #-624	; 0xfffffd90
    2030:	andvs	r4, r1, r0, ror r7
    2034:	addscc	pc, ip, r1, asr #17
    2038:	ldcllt	7, cr4, [r0], #-448	; 0xfffffe40
    203c:	ldrbmi	r6, [r0, -r1]!
    2040:	svcmi	0x00f0e92d
    2044:	cfstrs	mvf2, [sp, #-0]
    2048:			; <UNDEFINED> instruction: 0xf8df8b06
    204c:			; <UNDEFINED> instruction: 0xf8df1634
    2050:	ldrbtmi	r2, [r9], #-1588	; 0xfffff9cc
    2054:	cfstr32pl	mvfx15, [r1, #-692]!	; 0xfffffd4c
    2058:	stmpl	sl, {r0, r1, r2, r7, ip, sp, pc}
    205c:	msrpl	CPSR_c, #54525952	; 0x3400000
    2060:	ldmdavs	r2, {r1, r2, r4, r8, sl, fp, sp, pc}
    2064:			; <UNDEFINED> instruction: 0xf04f615a
    2068:	tstcc	r4, #0, 4
    206c:			; <UNDEFINED> instruction: 0x3618f8df
    2070:	stcmi	8, cr15, [r0], #-276	; 0xfffffeec
    2074:	movwls	r4, #46203	; 0xb47b
    2078:			; <UNDEFINED> instruction: 0xf7ff461e
    207c:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    2080:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
    2084:			; <UNDEFINED> instruction: 0x1604f8df
    2088:	strpl	pc, [r1, -sp, lsl #10]
    208c:			; <UNDEFINED> instruction: 0x3600f8df
    2090:	beq	43d8c0 <close@plt+0x43c4f0>
    2094:	tstls	r6, r9, ror r4
    2098:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    209c:	strls	r3, [r9], #-1808	; 0xfffff8f0
    20a0:	strls	r4, [r5], #-1145	; 0xfffffb87
    20a4:	bne	fe43d8cc <close@plt+0xfe43c4fc>
    20a8:			; <UNDEFINED> instruction: 0xf851990b
    20ac:			; <UNDEFINED> instruction: 0xf8dfb003
    20b0:	strls	r3, [sp], #-1512	; 0xfffffa18
    20b4:	strls	r4, [r7], #-1147	; 0xfffffb85
    20b8:	cdp	4, 0, cr9, cr9, cr10, {0}
    20bc:			; <UNDEFINED> instruction: 0xf8df3a10
    20c0:	ldrbtmi	r3, [fp], #-1500	; 0xfffffa24
    20c4:	bcc	43d8ec <close@plt+0x43c51c>
    20c8:	ldrdcs	pc, [r0], -fp
    20cc:	tsteq	r1, r0, asr #12	; <UNPREDICTABLE>
    20d0:			; <UNDEFINED> instruction: 0xf7fe4638
    20d4:	stmdacs	r0, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    20d8:	adchi	pc, sl, r0
    20dc:	ldrtmi	r2, [r8], -sl, lsl #2
    20e0:	ldm	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    20e4:			; <UNDEFINED> instruction: 0xf0002800
    20e8:	movwcs	r8, #225	; 0xe1
    20ec:	blls	15e100 <close@plt+0x15cd30>
    20f0:			; <UNDEFINED> instruction: 0xf0002b00
    20f4:	ldrtmi	r8, [r8], -r5, ror #1
    20f8:	streq	pc, [ip], #-421	; 0xfffffe5b
    20fc:	ldcvc	8, cr15, [ip], {69}	; 0x45
    2100:	ldmdbeq	ip, {r0, r2, r5, r7, r8, ip, sp, lr, pc}
    2104:	ldcmi	8, cr15, [r8], {69}	; 0x45
    2108:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    210c:			; <UNDEFINED> instruction: 0xf44f9b06
    2110:			; <UNDEFINED> instruction: 0xf1a55200
    2114:			; <UNDEFINED> instruction: 0xf8450618
    2118:			; <UNDEFINED> instruction: 0xf1a52c10
    211c:			; <UNDEFINED> instruction: 0xf1a50810
    2120:	ldmdavs	fp, {r2, r4, r9}
    2124:			; <UNDEFINED> instruction: 0xf8451c59
    2128:			; <UNDEFINED> instruction: 0xf0000c14
    212c:			; <UNDEFINED> instruction: 0x464980db
    2130:			; <UNDEFINED> instruction: 0xf8cd4618
    2134:	ldrtmi	r8, [r3], -r0
    2138:	svc	0x007af7fe
    213c:	svccc	0x00fff1b0
    2140:			; <UNDEFINED> instruction: 0xf0004681
    2144:	ldmdavs	r3!, {r1, r2, r6, r7, pc}
    2148:			; <UNDEFINED> instruction: 0xf8d84648
    214c:	bcs	ca154 <close@plt+0xc8d84>
    2150:	andeq	pc, r0, #79	; 0x4f
    2154:	andsvs	fp, sl, ip, lsl #31
    2158:	stccs	8, cr15, [r4], {67}	; 0x43
    215c:	adcsle	r3, r3, r1
    2160:			; <UNDEFINED> instruction: 0xf7ff4620
    2164:	bl	13c554 <close@plt+0x13b184>
    2168:	strmi	r0, [r6], -r0, lsl #19
    216c:			; <UNDEFINED> instruction: 0xf859e007
    2170:			; <UNDEFINED> instruction: 0xf1060d04
    2174:			; <UNDEFINED> instruction: 0xf7ff38ff
    2178:	tstlt	r0, r0, ror #16
    217c:	cfmadd32cs	mvax2, mvfx4, mvfx0, mvfx6
    2180:	movwcs	sp, #3317	; 0xcf5
    2184:	eorcc	pc, r6, r4, asr #16
    2188:	blcs	1c21c <close@plt+0x1ae4c>
    218c:	mrc	0, 0, sp, cr8, cr12, {4}
    2190:	andcs	r1, r2, #16, 20	; 0x10000
    2194:			; <UNDEFINED> instruction: 0xf7ff4620
    2198:	stmdacs	r0, {r2, r3, r5, r6, r7, fp, sp, lr, pc}
    219c:			; <UNDEFINED> instruction: 0xf8dfd094
    21a0:	andcs	r1, r5, #0, 10
    21a4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    21a8:	stmia	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21ac:	stmdacs	r0, {r1, r2, r9, sl, lr}
    21b0:	adchi	pc, sl, r0, asr #32
    21b4:	strpl	pc, [r1], #-1293	; 0xfffffaf3
    21b8:	strbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    21bc:	andcs	r3, r5, #352321536	; 0x15000000
    21c0:			; <UNDEFINED> instruction: 0x46204479
    21c4:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    21c8:			; <UNDEFINED> instruction: 0xf0002800
    21cc:	strtmi	r8, [r1], -pc, ror #2
    21d0:			; <UNDEFINED> instruction: 0xf7ff2006
    21d4:	stmdacs	r0, {r2, r5, r7, fp, sp, lr, pc}
    21d8:	subhi	pc, fp, #0
    21dc:			; <UNDEFINED> instruction: 0xf0009605
    21e0:			; <UNDEFINED> instruction: 0xf8dffacd
    21e4:	strtmi	r1, [r0], -r4, asr #9
    21e8:			; <UNDEFINED> instruction: 0xf7fe4479
    21ec:	stmdacs	r0, {r3, r5, r8, r9, sl, fp, sp, lr, pc}
    21f0:	sbchi	pc, r5, r0
    21f4:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    21f8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    21fc:	svc	0x001ef7fe
    2200:			; <UNDEFINED> instruction: 0xf0002800
    2204:			; <UNDEFINED> instruction: 0xf8df80bc
    2208:	strtmi	r1, [r0], -r8, lsr #9
    220c:			; <UNDEFINED> instruction: 0xf7fe4479
    2210:	stmdacs	r0, {r1, r2, r4, r8, r9, sl, fp, sp, lr, pc}
    2214:	adcshi	pc, r3, r0
    2218:	ldrdcs	pc, [r0], -fp
    221c:	tsteq	r1, r0, asr #12	; <UNPREDICTABLE>
    2220:	movwcs	r4, #1592	; 0x638
    2224:			; <UNDEFINED> instruction: 0xf7fe9307
    2228:	stmdacs	r0, {r1, r3, r4, r5, r8, r9, sl, fp, sp, lr, pc}
    222c:	svcge	0x0056f47f
    2230:	stcmi	8, cr15, [r0], #-340	; 0xfffffeac
    2234:	mrc	3, 0, fp, cr10, cr4, {0}
    2238:			; <UNDEFINED> instruction: 0xf8df8a10
    223c:	ldrbtmi	r7, [pc], #-1144	; 2244 <close@plt+0xe74>
    2240:			; <UNDEFINED> instruction: 0x6094f8d4
    2244:	ldrtmi	r1, [sl], -r3, lsr #26
    2248:	strbmi	r2, [r0], -r1, lsl #2
    224c:			; <UNDEFINED> instruction: 0x96006836
    2250:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2254:			; <UNDEFINED> instruction: 0x409cf8d4
    2258:	mvnsle	r2, r0, lsl #24
    225c:	stcmi	8, cr15, [r0], #-340	; 0xfffffeac
    2260:	stfged	f3, [lr, #-400]	; 0xfffffe70
    2264:			; <UNDEFINED> instruction: 0x0098f8d4
    2268:			; <UNDEFINED> instruction: 0xf7fe602c
    226c:			; <UNDEFINED> instruction: 0xf8d4ef0c
    2270:	stmdavs	r8!, {r2, r3, r4, r7, lr}
    2274:	svc	0x0006f7fe
    2278:	mvnsle	r2, r0, lsl #24
    227c:	beq	43daec <close@plt+0x43c71c>
    2280:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
    2284:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2288:	msrpl	CPSR_c, #54525952	; 0x3400000
    228c:	tstcc	r4, #1036288	; 0xfd000
    2290:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    2294:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    2298:			; <UNDEFINED> instruction: 0xf0404051
    229c:			; <UNDEFINED> instruction: 0xf50d81e8
    22a0:	andlt	r5, r7, r1, lsr #26
    22a4:	blhi	1bd5a0 <close@plt+0x1bc1d0>
    22a8:	svchi	0x00f0e8bd
    22ac:	ldrdeq	pc, [r0], -fp
    22b0:	stm	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    22b4:	svccc	0x00fff1b0
    22b8:	stmdacs	sl, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    22bc:			; <UNDEFINED> instruction: 0xe716d1f6
    22c0:	streq	pc, [ip], #-421	; 0xfffffe5b
    22c4:	andvs	pc, r0, #1325400064	; 0x4f000000
    22c8:			; <UNDEFINED> instruction: 0x46204639
    22cc:	ldmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22d0:			; <UNDEFINED> instruction: 0xf7fee744
    22d4:	stmdavs	r3, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    22d8:	svclt	0x00182b07
    22dc:			; <UNDEFINED> instruction: 0xf43f2b16
    22e0:			; <UNDEFINED> instruction: 0xe6f1af32
    22e4:	bne	fe43db4c <close@plt+0xfe43c77c>
    22e8:	beq	43db54 <close@plt+0x43c784>
    22ec:			; <UNDEFINED> instruction: 0xf7fe9208
    22f0:	bls	1be080 <close@plt+0x1bccb0>
    22f4:	mcrrne	0, 1, r6, r2, cr0
    22f8:	bls	213b0c <close@plt+0x21273c>
    22fc:	svcge	0x0017f47f
    2300:	andcs	r2, r1, r0, lsl #2
    2304:	svc	0x001ef7fe
    2308:	andcs	r4, r9, #236, 18	; 0x3b0000
    230c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    2310:	stmda	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2314:	teqle	ip, r0, lsl #16
    2318:	blcs	1ccac <close@plt+0x1b8dc>
    231c:	sbchi	pc, r9, r0, asr #32
    2320:	andcs	r9, r0, #180224	; 0x2c000
    2324:	stmiapl	fp, {r1, r2, r5, r6, r7, r8, r9, fp, lr}^
    2328:	teqcs	sp, sl, lsl r0
    232c:			; <UNDEFINED> instruction: 0xf7fe4620
    2330:	strdls	lr, [r8], -ip
    2334:	cmple	r6, r0, lsl #16
    2338:	blcs	25c3cc <close@plt+0x25affc>
    233c:	addhi	pc, fp, r0
    2340:	strtmi	r9, [r0], -sl, lsl #18
    2344:	cdp2	0, 5, cr15, cr8, cr0, {0}
    2348:	strmi	r2, [r6], -r9, lsl #2
    234c:			; <UNDEFINED> instruction: 0xf7fe4620
    2350:	strmi	lr, [r1], ip, ror #31
    2354:			; <UNDEFINED> instruction: 0xf0002800
    2358:	adcmi	r8, r0, #128, 2
    235c:			; <UNDEFINED> instruction: 0xf850bf89
    2360:			; <UNDEFINED> instruction: 0xf04f3c04
    2364:			; <UNDEFINED> instruction: 0xf1a30800
    2368:	blx	fee04418 <close@plt+0xfee03048>
    236c:	svclt	0x0088f888
    2370:	ldmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    2374:			; <UNDEFINED> instruction: 0xf0402e00
    2378:	strls	r8, [sp], -lr, asr #1
    237c:	stmdals	r9, {r2, r5, r7, r9, sl, sp, lr, pc}
    2380:	strls	r2, [r9], #-1024	; 0xfffffc00
    2384:	mrc	7, 3, APSR_nzcv, cr14, cr14, {7}
    2388:	strls	r9, [sl], #-2823	; 0xfffff4f9
    238c:	movwls	r3, #29441	; 0x7301
    2390:	blls	1fbe00 <close@plt+0x1faa30>
    2394:	sbcle	r2, r8, r0, lsl #22
    2398:	andcs	r4, r6, #3309568	; 0x328000
    239c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    23a0:	svc	0x00e6f7fe
    23a4:	bicle	r2, r0, r0, lsl #16
    23a8:	movweq	lr, #39389	; 0x99dd
    23ac:	movwls	r3, #41729	; 0xa301
    23b0:	mcr	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    23b4:	andeq	pc, ip, r5, lsl #2
    23b8:	svc	0x00fef7fe
    23bc:	stmdacs	r0, {r0, r3, ip, pc}
    23c0:	mcrge	4, 4, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
    23c4:	bls	23c23c <close@plt+0x23ae6c>
    23c8:	bvc	fe43dbf4 <close@plt+0xfe43c824>
    23cc:			; <UNDEFINED> instruction: 0x46274bbe
    23d0:	stmdbeq	r4, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    23d4:	strcs	r9, [r0], -fp, lsl #18
    23d8:	adceq	lr, r9, #323584	; 0x4f000
    23dc:	andls	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    23e0:	andcc	r4, r1, #19922944	; 0x1300000
    23e4:	eorslt	pc, r0, sp, asr #17
    23e8:	ssatmi	r4, #12, ip, lsl #12
    23ec:	and	r4, r3, r5, lsl r6
    23f0:	cfmadd32cs	mvax0, mvfx3, mvfx3, mvfx1
    23f4:	tsthi	r1, r0	; <UNPREDICTABLE>
    23f8:			; <UNDEFINED> instruction: 0x46382314
    23fc:	vqrdmulh.s<illegal width 8>	d15, d6, d3
    2400:	stmdaeq	r3, {r0, r3, r8, r9, fp, sp, lr, pc}
    2404:	andne	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    2408:	ldrdcs	pc, [r4], -r8
    240c:	svc	0x007af7fe
    2410:	mvnle	r2, r0, lsl #16
    2414:	ldrdcc	pc, [r4], -r8
    2418:			; <UNDEFINED> instruction: 0xd1e9429c
    241c:	eorcc	pc, r5, r7, asr r8	; <UNPREDICTABLE>
    2420:	rscle	r2, r5, r0, lsl #22
    2424:	ldrbmi	r9, [sp], -r8, lsl #24
    2428:	ldrdeq	pc, [r8], -r8
    242c:			; <UNDEFINED> instruction: 0xf8dd3404
    2430:			; <UNDEFINED> instruction: 0xf7feb030
    2434:	cdp	14, 1, cr14, cr9, cr8, {1}
    2438:			; <UNDEFINED> instruction: 0x46207a90
    243c:	svc	0x00bcf7fe
    2440:	andeq	pc, r8, r8, asr #17
    2444:			; <UNDEFINED> instruction: 0xf43f2800
    2448:	qsaxmi	sl, r0, fp
    244c:	svc	0x0084f7fe
    2450:	andeq	pc, ip, r8, asr #17
    2454:	blls	37bd3c <close@plt+0x37a96c>
    2458:			; <UNDEFINED> instruction: 0xf43f2b00
    245c:			; <UNDEFINED> instruction: 0xf8daae35
    2460:			; <UNDEFINED> instruction: 0x46489098
    2464:	svc	0x0078f7fe
    2468:	strtmi	r4, [r0], -r6, lsl #12
    246c:	svc	0x0074f7fe
    2470:	strcc	r4, [r2], -r6, lsl #8
    2474:			; <UNDEFINED> instruction: 0xf7fe00b0
    2478:	pkhbtmi	lr, r0, r8, lsl #29
    247c:			; <UNDEFINED> instruction: 0xf43f2800
    2480:			; <UNDEFINED> instruction: 0xf8dfaf3f
    2484:	ldrtmi	ip, [r1], -r8, asr #4
    2488:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    248c:	ldrbtmi	r2, [ip], #513	; 0x201
    2490:			; <UNDEFINED> instruction: 0xf8cd9402
    2494:			; <UNDEFINED> instruction: 0xf8cdc000
    2498:			; <UNDEFINED> instruction: 0xf7fe9004
    249c:			; <UNDEFINED> instruction: 0xf8daee1e
    24a0:			; <UNDEFINED> instruction: 0xf7fe0098
    24a4:			; <UNDEFINED> instruction: 0xf8caedf0
    24a8:			; <UNDEFINED> instruction: 0xe60d8098
    24ac:	movwls	r2, #21249	; 0x5301
    24b0:	stmibmi	r7, {r0, r2, r4, r7, r9, sl, sp, lr, pc}
    24b4:	ldmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
    24b8:			; <UNDEFINED> instruction: 0x46404479
    24bc:	mcr	7, 7, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    24c0:	stmdacs	r0, {r1, r2, r9, sl, lr}
    24c4:	adcshi	pc, r0, r0, asr #32
    24c8:	andcs	r9, r1, #180224	; 0x2c000
    24cc:	stmiapl	fp, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
    24d0:			; <UNDEFINED> instruction: 0xf7fe601a
    24d4:			; <UNDEFINED> instruction: 0xf1a5eed0
    24d8:	andcs	r0, sl, #16, 2
    24dc:	strmi	r6, [r0], r6
    24e0:	eoreq	pc, ip, r5, lsl #2
    24e4:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    24e8:	stmdbls	fp, {r1, r3, r4, r5, r6, r8, r9, fp, lr}
    24ec:	stmiapl	fp, {r1, r5, fp, sp, lr}^
    24f0:	bcs	1a558 <close@plt+0x19188>
    24f4:	adchi	pc, lr, r0
    24f8:	ldccs	8, cr15, [r0], {85}	; 0x55
    24fc:	bcs	1c54c <close@plt+0x1b17c>
    2500:	adchi	pc, r8, r0, asr #32
    2504:	ldrdcc	pc, [r0], -r8
    2508:			; <UNDEFINED> instruction: 0xf0002b22
    250c:	stmdacs	lr, {r3, r5, r7, pc}
    2510:	svcge	0x000bf67f
    2514:	blmi	1c3a7b4 <close@plt+0x1c393e4>
    2518:	beq	3e65c <close@plt+0x3d28c>
    251c:	vmls.f32	s8, s18, s31
    2520:	ldrbtmi	r7, [fp], #-2704	; 0xfffff570
    2524:	eorslt	pc, r0, sp, asr #17
    2528:	andls	r4, r8, #2046820352	; 0x7a000000
    252c:			; <UNDEFINED> instruction: 0xf8dd462a
    2530:	ldrbmi	fp, [r5], -r4, lsr #32
    2534:			; <UNDEFINED> instruction: 0x4692461f
    2538:			; <UNDEFINED> instruction: 0xf8d5e011
    253c:	andcs	r3, r0, #148	; 0x94
    2540:	eorcc	lr, r5, #196, 18	; 0x310000
    2544:	eoreq	pc, r0, sl, lsr #3
    2548:			; <UNDEFINED> instruction: 0xf7ff4621
    254c:			; <UNDEFINED> instruction: 0xf8d6fd53
    2550:			; <UNDEFINED> instruction: 0x46304098
    2554:	ldc	7, cr15, [r6, #1016]	; 0x3f8
    2558:	subsle	r2, r4, r0, lsl #24
    255c:	adccs	r4, r0, r6, lsr #12
    2560:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    2564:	stmdacs	r0, {r2, r9, sl, lr}
    2568:	mcrge	4, 6, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    256c:			; <UNDEFINED> instruction: 0x3094f8d6
    2570:			; <UNDEFINED> instruction: 0xf8524632
    2574:	bl	60918c <close@plt+0x607dbc>
    2578:			; <UNDEFINED> instruction: 0xf04f0f03
    257c:			; <UNDEFINED> instruction: 0xf8400324
    2580:	svclt	0x00141b04
    2584:	stceq	0, cr15, [sl], #-316	; 0xfffffec4
    2588:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
    258c:	ldrmi	r9, [r9], -r1, lsl #4
    2590:	strls	r2, [r0, -r1, lsl #4]
    2594:	andgt	pc, r8, sp, asr #17
    2598:	ldc	7, cr15, [lr, #1016]	; 0x3f8
    259c:	bicle	r2, ip, r0, lsl #26
    25a0:			; <UNDEFINED> instruction: 0x3090f8d6
    25a4:	svclt	0x00182b00
    25a8:	svceq	0x0000f1bb
    25ac:	strbmi	sp, [r8], -sp, lsl #2
    25b0:	svc	0x0002f7fe
    25b4:	addseq	pc, r8, r4, asr #17
    25b8:			; <UNDEFINED> instruction: 0xf43f2800
    25bc:			; <UNDEFINED> instruction: 0xf104aea1
    25c0:			; <UNDEFINED> instruction: 0x46250398
    25c4:	addscc	pc, r4, r4, asr #17
    25c8:			; <UNDEFINED> instruction: 0x4658e7bc
    25cc:	mcr	7, 6, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
    25d0:	strbmi	r4, [r8], -r5, lsl #12
    25d4:	mcr	7, 6, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
    25d8:	adceq	r4, r8, r5, lsl #8
    25dc:	stcl	7, cr15, [r4, #1016]!	; 0x3f8
    25e0:	addseq	pc, r8, r4, asr #17
    25e4:			; <UNDEFINED> instruction: 0xf43f2800
    25e8:	blls	22e01c <close@plt+0x22cc4c>
    25ec:	andeq	pc, r4, #1073741826	; 0x40000002
    25f0:	andls	r4, r2, #42991616	; 0x2900000
    25f4:	andlt	pc, r4, sp, asr #17
    25f8:	movwls	r2, #513	; 0x201
    25fc:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    2600:	stcl	7, cr15, [sl, #-1016]!	; 0xfffffc08
    2604:			; <UNDEFINED> instruction: 0x4653e7db
    2608:	bvc	fe43de74 <close@plt+0xfe43caa4>
    260c:			; <UNDEFINED> instruction: 0xf8dd46aa
    2610:			; <UNDEFINED> instruction: 0x461db030
    2614:	movwls	r2, #54017	; 0xd301
    2618:			; <UNDEFINED> instruction: 0x463ce556
    261c:	mrc	6, 0, r4, cr9, cr13, {2}
    2620:			; <UNDEFINED> instruction: 0xf8dd7a90
    2624:			; <UNDEFINED> instruction: 0xe687b030
    2628:	strbmi	r4, [r0], -sp, lsr #18
    262c:			; <UNDEFINED> instruction: 0xf7fe4479
    2630:	stmdacs	r0, {r2, r4, r5, r9, sl, fp, sp, lr, pc}
    2634:	mrcge	4, 3, APSR_nzcv, cr4, cr15, {1}
    2638:	strbmi	r4, [r0], -sl, lsr #18
    263c:			; <UNDEFINED> instruction: 0xf7fe4479
    2640:	stmdacs	r0, {r2, r3, r5, r9, sl, fp, sp, lr, pc}
    2644:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {3}
    2648:	andcs	r9, r2, #180224	; 0x2c000
    264c:	stmiapl	fp, {r2, r3, r4, r8, r9, fp, lr}^
    2650:			; <UNDEFINED> instruction: 0xe66a601a
    2654:	andsvs	r2, sl, sp, lsl #4
    2658:	andls	lr, sp, r7, ror #12
    265c:	cfstr64ne	mvdx14, [r3], {52}	; 0x34
    2660:	svcge	0x0055f47f
    2664:	andcs	r4, r1, r0, lsr #18
    2668:			; <UNDEFINED> instruction: 0xf7fe4479
    266c:			; <UNDEFINED> instruction: 0xf7feee6a
    2670:	ldmdbmi	lr, {r6, r8, sl, fp, sp, lr, pc}
    2674:	andcs	r4, r1, r2, lsr #12
    2678:			; <UNDEFINED> instruction: 0xf7fe4479
    267c:	svclt	0x0000ee62
    2680:	ldrdeq	r2, [r1], -sl
    2684:	andeq	r0, r0, r8, ror #2
    2688:			; <UNDEFINED> instruction: 0x00012db8
    268c:	andeq	r2, r1, r0, lsl #31
    2690:	andeq	r0, r0, r4, lsl #3
    2694:	ldrdeq	r1, [r0], -r4
    2698:	andeq	r1, r0, r8, asr #27
    269c:			; <UNDEFINED> instruction: 0x00001eba
    26a0:	andeq	r1, r0, r2, ror #27
    26a4:	andeq	r1, r0, r4, asr #25
    26a8:	ldrdeq	r1, [r0], -r0
    26ac:	andeq	r1, r0, sl, asr #25
    26b0:	andeq	r1, r0, r4, asr #25
    26b4:	andeq	r1, r0, r2, asr #25
    26b8:	muleq	r1, ip, fp
    26bc:	muleq	r0, r2, ip
    26c0:	andeq	r0, r0, r0, asr #3
    26c4:	andeq	r1, r0, r6, lsl #25
    26c8:	andeq	r0, r0, r8, ror r1
    26cc:	strdeq	r1, [r0], -r2
    26d0:	andeq	r1, r0, r0, lsl fp
    26d4:	andeq	r0, r0, ip, asr #2
    26d8:	andeq	r1, r0, lr, lsl fp
    26dc:	andeq	r1, r0, r4, lsr fp
    26e0:			; <UNDEFINED> instruction: 0x000019b8
    26e4:	ldrdeq	r1, [r0], -r0
    26e8:	andeq	r1, r0, r4, ror r8
    26ec:	andeq	r1, r0, r4, lsl r8
    26f0:	ldrtlt	r4, [r0], #-2576	; 0xfffff5f0
    26f4:	cfldrsmi	mvf4, [r0, #-488]	; 0xfffffe18
    26f8:	stmdavs	r3, {r4, sl, fp, lr}
    26fc:	stmdavs	sp!, {r0, r2, r4, r6, r8, fp, ip, lr}
    2700:	andvs	r4, r3, fp, lsr #8
    2704:	stmdavs	sl, {r2, r4, r8, fp, ip, lr}
    2708:	andcc	r6, r1, #36, 16	; 0x240000
    270c:	streq	lr, [r2, #2820]	; 0xb04
    2710:	eorcs	pc, r2, r4, asr r8	; <UNPREDICTABLE>
    2714:	stcmi	8, cr15, [r4], {85}	; 0x55
    2718:	addsmi	r1, r3, #18432	; 0x4800
    271c:	bne	fe6f9b40 <close@plt+0xfe6f8770>
    2720:	stmdavs	fp, {r0, r1, sp, lr}
    2724:	blcs	30f330 <close@plt+0x30df60>
    2728:	movwcs	fp, #8136	; 0x1fc8
    272c:	ldclt	0, cr6, [r0], #-44	; 0xffffffd4
    2730:	svclt	0x00004770
    2734:	andeq	r2, r1, r8, lsr r7
    2738:	andeq	r0, r0, ip, asr #2
    273c:	andeq	r0, r0, r0, ror r1
    2740:	ldrlt	r4, [r8, #-2570]!	; 0xfffff5f6
    2744:	cfstrsmi	mvf4, [sl, #-488]	; 0xfffffe18
    2748:	strmi	r4, [fp], -r4, lsl #12
    274c:	ldmdbpl	r2, {r2, ip, sp}^
    2750:	stmdblt	r2, {r1, r4, fp, sp, lr}^
    2754:	ldrbtmi	r4, [sl], #-2567	; 0xfffff5f9
    2758:			; <UNDEFINED> instruction: 0xf7fe218c
    275c:	stmdblt	r8, {r1, r2, r4, r6, r7, sl, fp, sp, lr, pc}
    2760:	eorseq	pc, r0, #196, 16	; 0xc40000
    2764:	bmi	131c4c <close@plt+0x13087c>
    2768:			; <UNDEFINED> instruction: 0xe7f5447a
    276c:	andeq	r2, r1, r8, ror #13
    2770:	andeq	r0, r0, r8, lsl #3
    2774:	andeq	r1, r0, r6, asr r9
    2778:	andeq	r1, r0, r8, lsr r9
    277c:	push	{r4, r7, r8, r9, fp, lr}
    2780:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
    2784:	blhi	bdc40 <close@plt+0xbc870>
    2788:	bmi	fe38bf90 <close@plt+0xfe38abc0>
    278c:	eorsge	pc, r8, #14614528	; 0xdf0000
    2790:	bcc	43dfb8 <close@plt+0x43cbe8>
    2794:	ldrbtmi	r4, [sl], #-2957	; 0xfffff473
    2798:	ldrbtmi	fp, [fp], #-223	; 0xffffff21
    279c:			; <UNDEFINED> instruction: 0xf10a44fa
    27a0:			; <UNDEFINED> instruction: 0xf10d0904
    27a4:	cdp	8, 0, cr0, cr8, cr8, {0}
    27a8:	blmi	fe2511f0 <close@plt+0xfe24fe20>
    27ac:			; <UNDEFINED> instruction: 0xf10aad0d
    27b0:	ldmpl	r3, {r6, r9, fp}^
    27b4:	cmpls	sp, #1769472	; 0x1b0000
    27b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    27bc:	ldrbtmi	r4, [fp], #-2949	; 0xfffff47b
    27c0:	cdp	3, 1, cr9, cr8, cr1, {0}
    27c4:			; <UNDEFINED> instruction: 0x46432a10
    27c8:	asrvc	pc, pc, #8	; <UNPREDICTABLE>
    27cc:			; <UNDEFINED> instruction: 0xf8c84628
    27d0:			; <UNDEFINED> instruction: 0xf7fe6018
    27d4:	bl	17da44 <close@plt+0x17c674>
    27d8:	strmi	r0, [r7], -r0, lsl #23
    27dc:			; <UNDEFINED> instruction: 0xf85be007
    27e0:	cdpne	13, 7, cr0, cr12, cr4, {0}
    27e4:			; <UNDEFINED> instruction: 0xf7feb2c0
    27e8:	tstlt	r0, r8, lsr #26
    27ec:	svccs	0x00004627
    27f0:			; <UNDEFINED> instruction: 0xf85adcf5
    27f4:	andcs	r0, r0, #54	; 0x36
    27f8:	eorcs	pc, r7, r5, asr #16
    27fc:	mcrr	7, 15, pc, r2, cr14	; <UNPREDICTABLE>
    2800:			; <UNDEFINED> instruction: 0xf7fe4628
    2804:			; <UNDEFINED> instruction: 0xf84aedda
    2808:	stmdacs	r0, {r1, r2, r4, r5}
    280c:	sbcshi	pc, r2, r0
    2810:	bl	2940b8 <close@plt+0x292ce8>
    2814:			; <UNDEFINED> instruction: 0xf7fe04c6
    2818:	cdp	13, 1, cr14, cr8, cr0, {5}
    281c:			; <UNDEFINED> instruction: 0x46432a90
    2820:	asrvc	pc, pc, #8	; <UNPREDICTABLE>
    2824:	strtmi	r6, [r8], -r0, rrx
    2828:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    282c:	bleq	fe03d448 <close@plt+0xfe03c078>
    2830:	and	r4, r7, r7, lsl #12
    2834:	stceq	8, cr15, [r4, #-364]	; 0xfffffe94
    2838:	sbclt	r1, r0, #124, 28	; 0x7c0
    283c:	ldcl	7, cr15, [ip], #1016	; 0x3f8
    2840:			; <UNDEFINED> instruction: 0x4627b110
    2844:	ldclle	15, cr2, [r5]
    2848:	stceq	8, cr15, [r4], {89}	; 0x59
    284c:			; <UNDEFINED> instruction: 0xf8452400
    2850:			; <UNDEFINED> instruction: 0xf7fe4027
    2854:			; <UNDEFINED> instruction: 0x4628ec18
    2858:	stc	7, cr15, [lr, #1016]!	; 0x3f8
    285c:	stceq	8, cr15, [r4], {73}	; 0x49
    2860:			; <UNDEFINED> instruction: 0xf0002800
    2864:	strtmi	r8, [r8], -r7, lsr #1
    2868:			; <UNDEFINED> instruction: 0xf7fe3601
    286c:	mcrcs	13, 0, lr, cr7, cr6, {3}
    2870:	bleq	24099c <close@plt+0x23f5cc>
    2874:	blmi	1636f10 <close@plt+0x1635b40>
    2878:	cdpmi	6, 5, cr4, cr8, cr7, {1}
    287c:	ldrbtmi	r4, [lr], #-1147	; 0xfffffb85
    2880:	bcc	43e0a8 <close@plt+0x43ccd8>
    2884:			; <UNDEFINED> instruction: 0xf1064b56
    2888:	strbtcc	r0, [ip], r4, lsl #19
    288c:	mcr	4, 0, r4, cr8, cr11, {3}
    2890:	vmov	r3, s17
    2894:			; <UNDEFINED> instruction: 0x46432a10
    2898:	asrvc	pc, pc, #8	; <UNPREDICTABLE>
    289c:			; <UNDEFINED> instruction: 0xf8c84628
    28a0:			; <UNDEFINED> instruction: 0xf7fe7010
    28a4:	bl	17d974 <close@plt+0x17c5a4>
    28a8:	strmi	r0, [r2], r0, lsl #23
    28ac:			; <UNDEFINED> instruction: 0xf85be008
    28b0:			; <UNDEFINED> instruction: 0xf10a0d04
    28b4:	sbclt	r3, r0, #-16777216	; 0xff000000
    28b8:	ldc	7, cr15, [lr], #1016	; 0x3f8
    28bc:	ssatmi	fp, #3, r8, lsl #2
    28c0:	svceq	0x0000f1ba
    28c4:			; <UNDEFINED> instruction: 0xf856dcf3
    28c8:	andcs	r0, r0, #4, 24	; 0x400
    28cc:	eorcs	pc, sl, r5, asr #16
    28d0:	bl	ff6408d0 <close@plt+0xff63f500>
    28d4:			; <UNDEFINED> instruction: 0xf7fe4628
    28d8:			; <UNDEFINED> instruction: 0xf846ed70
    28dc:	stmdacs	r0, {r2, sl, fp}
    28e0:	strtmi	sp, [r8], -r8, rrx
    28e4:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    28e8:	bcs	fe43e150 <close@plt+0xfe43cd80>
    28ec:	vst1.16	{d20-d22}, [pc], r3
    28f0:	eorsvs	r7, r0, r0, lsr #3
    28f4:			; <UNDEFINED> instruction: 0xf7fe4628
    28f8:	bl	17d920 <close@plt+0x17c550>
    28fc:	strmi	r0, [r3], r0, lsl #21
    2900:			; <UNDEFINED> instruction: 0xf85ae008
    2904:			; <UNDEFINED> instruction: 0xf10b0d04
    2908:	sbclt	r3, r0, #-16777216	; 0xff000000
    290c:	ldc	7, cr15, [r4], {254}	; 0xfe
    2910:	ssatmi	fp, #4, r8, lsl #2
    2914:	svceq	0x0000f1bb
    2918:			; <UNDEFINED> instruction: 0xf859dcf3
    291c:	strcs	r0, [r0], #-3076	; 0xfffff3fc
    2920:	eormi	pc, fp, r5, asr #16
    2924:	bl	febc0924 <close@plt+0xfebbf554>
    2928:			; <UNDEFINED> instruction: 0xf7fe4628
    292c:			; <UNDEFINED> instruction: 0xf849ed46
    2930:	stmdacs	r0, {r2, sl, fp}
    2934:			; <UNDEFINED> instruction: 0x4628d03e
    2938:			; <UNDEFINED> instruction: 0xf7fe3701
    293c:	svccs	0x000ced0e
    2940:	streq	pc, [r8], -r6, lsl #2
    2944:	bleq	240a70 <close@plt+0x23f6a0>
    2948:	stmdami	r6!, {r0, r1, r5, r7, r8, ip, lr, pc}
    294c:	ldrbtmi	r2, [r8], #-1542	; 0xfffff9fa
    2950:	ldc	7, cr15, [r2, #-1016]!	; 0xfffffc08
    2954:	bmi	92a560 <close@plt+0x929190>
    2958:	poppl	{r2, r5, r8, r9, fp, lr}
    295c:	stmib	r5, {r0, r9, sl, lr}^
    2960:	ldmpl	fp!, {r9, sl, ip}^
    2964:			; <UNDEFINED> instruction: 0x612b4822
    2968:			; <UNDEFINED> instruction: 0xf7fe4478
    296c:	blmi	87de0c <close@plt+0x87ca3c>
    2970:	streq	lr, [r5], -r5, asr #19
    2974:	stmdami	r0!, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
    2978:	ldrbtmi	r6, [r8], #-619	; 0xfffffd95
    297c:	ldc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2980:	stmib	r5, {r1, r2, r3, r4, r8, r9, fp, lr}^
    2984:	ldmpl	sl!, {r1, r3, r9, sl}^
    2988:			; <UNDEFINED> instruction: 0x63aa682b
    298c:	stmdbvs	fp!, {r0, r1, r4, r7, r8, ip, sp, pc}^
    2990:	cmnlt	fp, ip, lsr #1
    2994:	cmnlt	r8, ip, ror #3
    2998:	blmi	355204 <close@plt+0x353e34>
    299c:			; <UNDEFINED> instruction: 0x632c447a
    29a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    29a4:	subsmi	r9, sl, sp, asr fp
    29a8:	subslt	sp, pc, r8, lsl #2
    29ac:	blhi	bdca8 <close@plt+0xbc8d8>
    29b0:	svchi	0x00f0e8bd
    29b4:	andcs	r2, r1, r0, lsl #2
    29b8:	bl	ff1409b8 <close@plt+0xff13f5e8>
    29bc:	bl	fe6409bc <close@plt+0xfe63f5ec>
    29c0:	andeq	r1, r0, r2, asr #18
    29c4:	muleq	r1, r6, r6
    29c8:	andeq	r2, r1, r0, lsr #19
    29cc:	andeq	r1, r0, r6, lsr r9
    29d0:	andeq	r0, r0, r8, ror #2
    29d4:	andeq	r2, r1, lr, ror #12
    29d8:	andeq	r1, r0, r0, ror #16
    29dc:			; <UNDEFINED> instruction: 0x000128be
    29e0:	andeq	r1, r0, ip, asr r8
    29e4:	andeq	r1, r0, r6, lsr #15
    29e8:	andeq	r0, r0, r8, ror r1
    29ec:	andeq	r0, r0, r4, asr #3
    29f0:	andeq	r1, r0, r8, lsr #15
    29f4:	andeq	r0, r0, r4, ror #2
    29f8:			; <UNDEFINED> instruction: 0x000017b2
    29fc:	andeq	r0, r0, r0, asr r1
    2a00:	muleq	r1, r0, r4
    2a04:			; <UNDEFINED> instruction: 0x4606b5f8
    2a08:	bl	ffcc0a08 <close@plt+0xffcbf638>
    2a0c:	andcs	r4, r0, #52, 24	; 0x3400
    2a10:	smladxcs	ip, r4, r9, r4
    2a14:	stmdapl	r5!, {r2, r3, r4, r5, r6, sl, lr}^
    2a18:	strcs	lr, [r1, -r0, asr #19]
    2a1c:	andvs	r6, r2, #40	; 0x28
    2a20:			; <UNDEFINED> instruction: 0xf7fe6002
    2a24:	stmdavs	sl!, {r2, r5, r8, r9, fp, sp, lr, pc}
    2a28:			; <UNDEFINED> instruction: 0x07996953
    2a2c:	tstle	r6, r0, lsr r0
    2a30:	msrvc	(UNDEF: 108), r3
    2a34:	strtmi	pc, [r9], -r5, asr #12
    2a38:	subseq	pc, r0, fp, asr #12
    2a3c:	strcs	pc, [pc], ip, asr #5
    2a40:	andspl	pc, lr, r0, asr #5
    2a44:	msrmi	CPSR_f, #72351744	; 0x4500000
    2a48:	orrcs	pc, pc, #192, 4
    2a4c:	tsteq	r1, r6, lsl #22	; <UNPREDICTABLE>
    2a50:	svceq	0x00b1ebb3
    2a54:	stmdbmi	r4!, {r1, r2, r4, r5, r9, ip, lr, pc}
    2a58:	teqcc	r8, r9, ror r4
    2a5c:	stmdbmi	r3!, {r0, sp, lr, pc}
    2a60:	blmi	8d3c4c <close@plt+0x8d287c>
    2a64:	stmiapl	r3!, {r1, r4, r7, r8, fp, sp, lr}^
    2a68:	andsvs	r2, r9, r5, lsl #20
    2a6c:	tstcs	r1, r8, lsl pc
    2a70:	blmi	836e84 <close@plt+0x835ab4>
    2a74:	ldmdavs	r9, {r0, r1, r5, r6, r7, fp, ip, lr}
    2a78:	bmi	7cee84 <close@plt+0x7cdab4>
    2a7c:	stmiapl	r2!, {r0, r1, r2, r3, r4, r8, r9, fp, lr}
    2a80:	stmiapl	r3!, {r0, r4, sp, lr}^
    2a84:	tstlt	fp, fp, lsl r8
    2a88:	andsvs	r2, r3, r0, lsl #6
    2a8c:	andcs	r4, r2, ip, lsl sl
    2a90:	ldmdbmi	sp, {r2, r3, r4, r8, r9, fp, lr}
    2a94:	stmiapl	r4!, {r1, r2, r5, r7, fp, ip, lr}^
    2a98:	adcsvs	r4, r4, #2030043136	; 0x79000000
    2a9c:	ldc	7, cr15, [lr], #-1016	; 0xfffffc08
    2aa0:	stmdavs	fp!, {r1, r3, r4, r9, fp, lr}
    2aa4:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
    2aa8:			; <UNDEFINED> instruction: 0xf7fe210a
    2aac:	ldmdbmi	r8, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
    2ab0:			; <UNDEFINED> instruction: 0x46034479
    2ab4:	rscsvs	r2, r3, #2
    2ab8:	ldc	7, cr15, [r0], #-1016	; 0xfffffc08
    2abc:	ldrhtmi	lr, [r8], #141	; 0x8d
    2ac0:	mrclt	7, 2, APSR_nzcv, cr12, cr15, {7}
    2ac4:	movwvc	pc, #41549	; 0xa24d	; <UNPREDICTABLE>
    2ac8:			; <UNDEFINED> instruction: 0x03a3f2c0
    2acc:	svcne	0x0031ebb3
    2ad0:	ldmdbmi	r0, {r0, r1, r8, r9, ip, lr, pc}
    2ad4:	teqcc	r8, r9, ror r4
    2ad8:	stmdbmi	pc, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    2adc:			; <UNDEFINED> instruction: 0xe7c04479
    2ae0:	andeq	r2, r1, r8, lsl r4
    2ae4:			; <UNDEFINED> instruction: 0x000001b0
    2ae8:	andeq	r2, r1, r0, lsl #12
    2aec:	strdeq	r2, [r1], -r8
    2af0:	andeq	r0, r0, r0, ror r1
    2af4:	andeq	r0, r0, r0, lsl #3
    2af8:	andeq	r0, r0, r0, lsr #3
    2afc:			; <UNDEFINED> instruction: 0x000001b4
    2b00:	andeq	r0, r0, r8, asr r1
    2b04:	andeq	r0, r0, r4, lsr #3
    2b08:	andeq	r1, r0, ip, asr r8
    2b0c:	andeq	r1, r0, r2, asr r8
    2b10:	andeq	r1, r0, r8, asr #9
    2b14:	andeq	r2, r1, r4, lsl #11
    2b18:	andeq	r2, r1, ip, ror r5
    2b1c:	blmi	e15400 <close@plt+0xe14030>
    2b20:	mvnsmi	lr, sp, lsr #18
    2b24:	addlt	r4, lr, sl, ror r4
    2b28:	cfmadd32ge	mvax0, mvfx4, mvfx1, mvfx5
    2b2c:	ldcmi	8, cr5, [r5], #-844	; 0xfffffcb4
    2b30:	ldmdavs	fp, {r4, r5, r9, sl, lr}
    2b34:			; <UNDEFINED> instruction: 0xf04f930d
    2b38:			; <UNDEFINED> instruction: 0xf7fe0300
    2b3c:	ldrtmi	lr, [r0], -r2, asr #21
    2b40:	bl	15c0b40 <close@plt+0x15bf770>
    2b44:	ldrbtmi	r4, [ip], #-2608	; 0xfffff5d0
    2b48:	stmiapl	r3!, {r0, r1, r5, r9, sl, lr}
    2b4c:	strtmi	r4, [r8], -r6, lsl #12
    2b50:			; <UNDEFINED> instruction: 0xf7fe601e
    2b54:	stmdacs	r1, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
    2b58:	strmi	sp, [r4], -fp, asr #18
    2b5c:	eorcs	r2, r0, #0, 2
    2b60:	strmi	sl, [pc], -r5, lsl #16
    2b64:	bl	fe4c0b64 <close@plt+0xfe4bf794>
    2b68:	andeq	lr, r3, #3506176	; 0x358000
    2b6c:	stmdaeq	r2, {r2, r5, r7, r8, ip, sp, lr, pc}
    2b70:			; <UNDEFINED> instruction: 0x46396973
    2b74:	strvc	lr, [r2, -sp, asr #19]
    2b78:	bl	166b94 <close@plt+0x1657c4>
    2b7c:	andls	r0, r6, #8
    2b80:	movwls	r2, #29194	; 0x720a
    2b84:	movwls	r2, #17164	; 0x430c
    2b88:	b	1940b88 <close@plt+0x193f7b8>
    2b8c:	andls	r2, r5, r3, lsl #24
    2b90:	stmdage	r2, {r0, r2, r3, fp, ip, lr, pc}
    2b94:	b	1ac0b94 <close@plt+0x1abf7c4>
    2b98:	blmi	655410 <close@plt+0x654040>
    2b9c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2ba0:	blls	35cc10 <close@plt+0x35b840>
    2ba4:	qsuble	r4, sl, r7
    2ba8:	pop	{r1, r2, r3, ip, sp, pc}
    2bac:	svcne	0x002081f0
    2bb0:	strtmi	r2, [r8], #-522	; 0xfffffdf6
    2bb4:			; <UNDEFINED> instruction: 0xf8054639
    2bb8:			; <UNDEFINED> instruction: 0xf7fe7008
    2bbc:			; <UNDEFINED> instruction: 0x2c05ea4c
    2bc0:	rscscc	pc, pc, r0, lsl #2
    2bc4:	stmible	r4!, {r1, r2, ip, pc}^
    2bc8:	ldrtmi	r4, [r9], -ip, lsr #8
    2bcc:	andcs	r4, sl, #40, 12	; 0x2800000
    2bd0:	stcvc	8, cr15, [r4], {4}
    2bd4:	b	fc0bd4 <close@plt+0xfbf804>
    2bd8:	svclt	0x00dc2844
    2bdc:	andls	r3, r7, r4, rrx
    2be0:	vmla.f32	<illegal reg q14.5>, q8, <illegal reg q3.5>
    2be4:	addsmi	r7, r8, #108, 6	; 0xb0000001
    2be8:	vqrdmlsh.s32	d11, d16, d8[0]
    2bec:	andls	r7, r7, ip, rrx
    2bf0:			; <UNDEFINED> instruction: 0xf04fe7cf
    2bf4:			; <UNDEFINED> instruction: 0xe7cf30ff
    2bf8:	b	1ec0bf8 <close@plt+0x1ebf828>
    2bfc:	andeq	r2, r1, r8, lsl #6
    2c00:	andeq	r0, r0, r8, ror #2
    2c04:	andeq	r2, r1, r6, ror #5
    2c08:			; <UNDEFINED> instruction: 0x000001b0
    2c0c:	muleq	r1, r0, r2
    2c10:			; <UNDEFINED> instruction: 0x4605b538
    2c14:	ldrbtmi	r4, [ip], #-3105	; 0xfffff3df
    2c18:	ldrdne	pc, [r0], r4
    2c1c:	strcc	fp, [r0], #393	; 0x189
    2c20:			; <UNDEFINED> instruction: 0xf854e002
    2c24:	cmnlt	r1, r8, lsl #30
    2c28:	strtmi	r6, [r8], -r2, ror #16
    2c2c:	bl	1ac0c2c <close@plt+0x1abf85c>
    2c30:	mvnsle	r2, r0, lsl #16
    2c34:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    2c38:	bne	80ee40 <close@plt+0x80da70>
    2c3c:	andcc	r1, r1, r0, asr #1
    2c40:	ldcmi	13, cr11, [r8], {56}	; 0x38
    2c44:			; <UNDEFINED> instruction: 0xf8d4447c
    2c48:	orrlt	r1, r9, r8, ror #1
    2c4c:	and	r3, r2, r8, ror #9
    2c50:	svcne	0x0008f854
    2c54:	stmdavs	r2!, {r0, r5, r6, r8, ip, sp, pc}^
    2c58:			; <UNDEFINED> instruction: 0xf7fe4628
    2c5c:	stmdacs	r0, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    2c60:	ldmdami	r1, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2c64:	rsccc	r4, r8, r8, ror r4
    2c68:	sbcne	r1, r0, r0, lsr #20
    2c6c:	ldclt	0, cr3, [r8, #-4]!
    2c70:	ldrbtmi	r4, [ip], #-3086	; 0xfffff3f2
    2c74:	ldmdblt	r9, {r0, r5, fp, sp, lr}
    2c78:			; <UNDEFINED> instruction: 0xf854e00e
    2c7c:	cmplt	r9, r4, lsl #30
    2c80:	strtmi	r2, [r8], -r3, lsl #4
    2c84:	bl	fc0c84 <close@plt+0xfbf8b4>
    2c88:	mvnsle	r2, r0, lsl #16
    2c8c:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
    2c90:	addne	r1, r0, r0, lsr #20
    2c94:	ldclt	0, cr3, [r8, #-4]!
    2c98:	ldclt	0, cr2, [r8, #-0]
    2c9c:	andeq	r2, r1, r6, lsr #10
    2ca0:	andeq	r2, r1, r6, lsl #10
    2ca4:	strdeq	r2, [r1], -r8
    2ca8:	ldrdeq	r2, [r1], -r8
    2cac:	andeq	r2, r1, r6, asr r4
    2cb0:	andeq	r2, r1, sl, lsr r4
    2cb4:			; <UNDEFINED> instruction: 0x4605b538
    2cb8:	ldrbtmi	r4, [ip], #-3104	; 0xfffff3e0
    2cbc:	ldmdblt	r9, {r0, r5, fp, sp, lr}
    2cc0:			; <UNDEFINED> instruction: 0xf854e00e
    2cc4:	cmplt	r9, r8, lsl #30
    2cc8:	strtmi	r6, [r8], -r2, ror #16
    2ccc:	bl	6c0ccc <close@plt+0x6bf8fc>
    2cd0:	mvnsle	r2, r0, lsl #16
    2cd4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
    2cd8:	sbcne	r1, r0, r0, lsr #20
    2cdc:	ldclt	0, cr3, [r8, #-4]!
    2ce0:	ldrbtmi	r4, [ip], #-3096	; 0xfffff3e8
    2ce4:	orrlt	r6, r9, r1, lsr #24
    2ce8:	and	r3, r2, r0, asr #8
    2cec:	svcne	0x0008f854
    2cf0:	stmdavs	r2!, {r0, r5, r6, r8, ip, sp, pc}^
    2cf4:			; <UNDEFINED> instruction: 0xf7fe4628
    2cf8:	stmdacs	r0, {r1, r2, r8, r9, fp, sp, lr, pc}
    2cfc:	ldmdami	r2, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2d00:	subcc	r4, r0, r8, ror r4
    2d04:	sbcne	r1, r0, r0, lsr #20
    2d08:	ldclt	0, cr3, [r8, #-4]!
    2d0c:	ldrbtmi	r4, [ip], #-3087	; 0xfffff3f1
    2d10:	orrlt	r6, r9, r1, ror #22
    2d14:	and	r3, r2, r4, lsr r4
    2d18:	svcne	0x0004f854
    2d1c:	andcs	fp, r3, #1073741848	; 0x40000018
    2d20:			; <UNDEFINED> instruction: 0xf7fe4628
    2d24:	stmdacs	r0, {r4, r5, r6, r7, r9, fp, sp, lr, pc}
    2d28:	stmdami	r9, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2d2c:	eorscc	r4, r4, r8, ror r4
    2d30:	addne	r1, r0, r0, lsr #20
    2d34:	ldclt	0, cr3, [r8, #-4]!
    2d38:	ldclt	0, cr2, [r8, #-0]
    2d3c:	andeq	r2, r1, r2, lsl #9
    2d40:	andeq	r2, r1, r6, ror #8
    2d44:	andeq	r2, r1, sl, asr r4
    2d48:	andeq	r2, r1, ip, lsr r4
    2d4c:			; <UNDEFINED> instruction: 0x000123ba
    2d50:	muleq	r1, ip, r3
    2d54:			; <UNDEFINED> instruction: 0x4605b5f8
    2d58:	b	fffc0d58 <close@plt+0xfffbf988>
    2d5c:	orrmi	pc, r0, #0, 2
    2d60:	blcc	94580 <close@plt+0x931b0>
    2d64:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    2d68:	stmdbne	r8!, {r2, r3, r4, r7}
    2d6c:			; <UNDEFINED> instruction: 0xf031392b
    2d70:	eorsle	r0, r0, r2, lsl #2
    2d74:	stcle	14, cr2, [r1], {4}
    2d78:	ldcllt	0, cr2, [r8]
    2d7c:			; <UNDEFINED> instruction: 0xf1a44920
    2d80:	strtmi	r0, [r8], #-8
    2d84:			; <UNDEFINED> instruction: 0xf7fe4479
    2d88:	movslt	lr, #136, 20	; 0x88000
    2d8c:	rscsle	r2, r3, r5, lsl #28
    2d90:	streq	pc, [ip, -r4, lsr #3]
    2d94:	strtmi	r4, [pc], #-2331	; 2d9c <close@plt+0x19cc>
    2d98:			; <UNDEFINED> instruction: 0x46384479
    2d9c:	b	1f40d9c <close@plt+0x1f3f9cc>
    2da0:	fltcsdz	f6, fp
    2da4:			; <UNDEFINED> instruction: 0xf1a4d020
    2da8:	ldmdbmi	r7, {r4, r8, r9}
    2dac:	ldrbtmi	r4, [r9], #-1053	; 0xfffffbe3
    2db0:			; <UNDEFINED> instruction: 0xf7fe4628
    2db4:			; <UNDEFINED> instruction: 0xb1a8ea72
    2db8:			; <UNDEFINED> instruction: 0x46384914
    2dbc:			; <UNDEFINED> instruction: 0xf7fe4479
    2dc0:	biclt	lr, r0, ip, ror #20
    2dc4:			; <UNDEFINED> instruction: 0x46284912
    2dc8:			; <UNDEFINED> instruction: 0xf7fe4479
    2dcc:	stmdacs	r0, {r1, r2, r5, r6, r9, fp, sp, lr, pc}
    2dd0:	ldrdcs	sp, [r4], -r2
    2dd4:	pop	{r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    2dd8:	andcs	r4, sl, #248	; 0xf8
    2ddc:	ldmiblt	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2de0:	ldcllt	0, cr2, [r8, #4]!
    2de4:	ldcllt	0, cr2, [r8, #8]!
    2de8:	ldrtmi	r4, [r8], -sl, lsl #18
    2dec:			; <UNDEFINED> instruction: 0xf7fe4479
    2df0:	stmdacs	r0, {r2, r4, r6, r9, fp, sp, lr, pc}
    2df4:	andcs	sp, r3, r0, asr #3
    2df8:			; <UNDEFINED> instruction: 0xf04fbdf8
    2dfc:	ldcllt	0, cr3, [r8, #1020]!	; 0x3fc
    2e00:	andeq	r1, r0, r4, asr #7
    2e04:	andeq	r1, r0, r4, asr #7
    2e08:	andeq	r1, r0, r6, asr #7
    2e0c:	strdeq	r1, [r0], -r0
    2e10:	andeq	r1, r0, r8, asr #7
    2e14:	andeq	r1, r0, r0, asr #7
    2e18:	ldc	8, cr3, [pc, #4]	; 2e24 <close@plt+0x1a54>
    2e1c:	vpadd.i8	d22, d8, d5
    2e20:	vorr.i32	d21, #24320	; 0x00005f00
    2e24:	strbne	r1, [r2, fp, ror #7]
    2e28:	orrsmi	pc, r3, r2, asr #4
    2e2c:	beq	fe43e650 <close@plt+0xfe43d280>
    2e30:	smlalbtcs	pc, r9, r9, r2	; <UNPREDICTABLE>
    2e34:	andcc	pc, r0, r3, lsl #23
    2e38:	blvc	ff9fe920 <close@plt+0xff9fd550>
    2e3c:	cmnne	r0, #165888	; 0x28800
    2e40:	rscne	lr, r0, r2, asr #23
    2e44:	cdp	3, 2, cr3, cr7, cr1, {0}
    2e48:	ldmdane	sl, {r1, r2, r8, r9, fp, ip, sp, lr}
    2e4c:	blvc	ff1fea48 <close@plt+0xff1fd678>
    2e50:	bcc	fe43e6b4 <close@plt+0xfe43d2e4>
    2e54:	blx	fe053eaa <close@plt+0xfe052ada>
    2e58:	ldrbne	r2, [r8, r3, lsl #2]
    2e5c:	bl	ff013ec8 <close@plt+0xff012af8>
    2e60:	bl	ff0030ec <close@plt+0xff001d1c>
    2e64:	bne	60316c <close@plt+0x601d9c>
    2e68:	svclt	0x00004770
    2e6c:	andhi	pc, r0, pc, lsr #7
    2e70:	andeq	r0, r0, r0
    2e74:	rsbsmi	sp, r6, r0, lsl #8
    2e78:	push	{r0, r1, r4, r7, r8, r9, sl}
    2e7c:			; <UNDEFINED> instruction: 0xd11443f0
    2e80:	msrmi	CPSR_fc, #72351744	; 0x4500000
    2e84:	ldrbeq	pc, [r0, #-1611]	; 0xfffff9b5	; <UNPREDICTABLE>
    2e88:	orrcs	pc, pc, #204, 4	; 0xc000000c
    2e8c:	ldrpl	pc, [lr, #-704]	; 0xfffffd40
    2e90:	strtmi	pc, [r8], #-1605	; 0xfffff9bb
    2e94:	strcs	pc, [pc], #704	; 2e9c <close@plt+0x1acc>
    2e98:	movwpl	pc, #11011	; 0x2b03	; <UNPREDICTABLE>
    2e9c:	svceq	0x00b3ebb4
    2ea0:	cdpmi	2, 5, cr13, cr1, cr11, {3}
    2ea4:			; <UNDEFINED> instruction: 0x3638447e
    2ea8:	cdpmi	0, 5, cr14, cr0, cr1, {0}
    2eac:	bcc	540ac <close@plt+0x52cdc>
    2eb0:	blvs	12fe534 <close@plt+0x12fd164>
    2eb4:	ldrpl	pc, [pc], #-584	; 2ebc <close@plt+0x1aec>
    2eb8:	strbtne	pc, [fp], #709	; 0x2c5	; <UNPREDICTABLE>
    2ebc:	ldrbne	r6, [r5, r7, lsl #16]
    2ec0:	bcs	fe43e6e4 <close@plt+0xfe43d314>
    2ec4:	msrvs	SPSR_sxc, #1610612740	; 0x60000004
    2ec8:	andmi	pc, r2, #132, 22	; 0x21000
    2ecc:	blvc	ff9fe9b4 <close@plt+0xff9fd5e4>
    2ed0:	msrvs	SPSR_sx, #1610612748	; 0x6000000c
    2ed4:	stmibvc	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    2ed8:	lfmmi	f7, 1, [r3], {66}	; 0x42
    2edc:	sfmcs	f7, 3, [r9], {201}	; 0xc9
    2ee0:	movwmi	pc, #31619	; 0x7b83	; <UNPREDICTABLE>
    2ee4:	strbtne	lr, [r2], #-2981	; 0xfffff45b
    2ee8:	bl	ff14fef4 <close@plt+0xff14eb24>
    2eec:	cdp	2, 2, cr1, cr7, cr2, {7}
    2ef0:	stmiane	r5!, {r1, r2, r8, r9, fp, ip, sp, lr}
    2ef4:	svccs	0x0000240a
    2ef8:	stmeq	r1, {r1, r2, r8, r9, fp, sp, lr, pc}
    2efc:	adceq	lr, r3, #323584	; 0x4f000
    2f00:	vmlaeq.f64	d14, d25, d18
    2f04:	blx	1148d6 <close@plt+0x113506>
    2f08:	mrc	14, 7, r7, cr13, cr14, {0}
    2f0c:	vnmla.f64	d7, d23, d7
    2f10:	strtmi	r4, [ip], #-2704	; 0xfffff570
    2f14:	movwpl	pc, #19340	; 0x4b8c	; <UNPREDICTABLE>
    2f18:	strbvc	lr, [r4, #2639]!	; 0xa4f
    2f1c:	bl	ff153fb0 <close@plt+0xff152be0>
    2f20:	bl	ff0c3db4 <close@plt+0xff0c29e4>
    2f24:	bl	fe903e38 <close@plt+0xfe902a68>
    2f28:	blle	c43b3c <close@plt+0xc4276c>
    2f2c:	and	pc, r0, r0, asr #17
    2f30:	sbceq	lr, r2, #198656	; 0x30800
    2f34:	eormi	pc, r1, r6, asr r8	; <UNPREDICTABLE>
    2f38:	msrne	SP_usr, r4
    2f3c:	orrsmi	pc, r2, r2, asr #5
    2f40:	strcc	r3, [r1], #-2566	; 0xfffff5fa
    2f44:	blx	fe313fda <close@plt+0xfe312c0a>
    2f48:	ldrbne	r4, [ip, r3, lsl #24]
    2f4c:	bl	ff1141c4 <close@plt+0xff112df4>
    2f50:	bl	ff306208 <close@plt+0xff304e38>
    2f54:	bl	fe8c628c <close@plt+0xfe8c4ebc>
    2f58:	bl	feb83b90 <close@plt+0xfeb827c0>
    2f5c:	movwcc	r0, #25347	; 0x6303
    2f60:	smlatbmi	r3, r1, fp, pc	; <UNPREDICTABLE>
    2f64:	bl	498dc <close@plt+0x4850c>
    2f68:	stmeq	r9, {r2, r4, r6, r8}
    2f6c:	biceq	lr, r1, r1, asr #23
    2f70:	ldrmi	r1, [r3], #-2651	; 0xfffff5a5
    2f74:	pop	{r0, r1, sp, lr}
    2f78:	vcge.s8	q12, <illegal reg q14.5>, q8
    2f7c:	vaddhn.i16	d23, q0, q5
    2f80:	bl	fed04214 <close@plt+0xfed02e44>
    2f84:			; <UNDEFINED> instruction: 0xd3281f33
    2f88:	ldrbtmi	r4, [lr], #-3609	; 0xfffff1e7
    2f8c:			; <UNDEFINED> instruction: 0xe78e3638
    2f90:	streq	pc, [sl], #-270	; 0xfffffef2
    2f94:			; <UNDEFINED> instruction: 0xf8d86004
    2f98:	bl	ff096fb0 <close@plt+0xff095be0>
    2f9c:			; <UNDEFINED> instruction: 0xf85602c2
    2fa0:	strtmi	r1, [fp], #-33	; 0xffffffdf
    2fa4:	blx	fe309962 <close@plt+0xfe308592>
    2fa8:	strtmi	r1, [sl], #-1539	; 0xfffff9fd
    2fac:	ldmne	r5!, {r0, r3, r4, r6, r7, r8, r9, sl, ip}^
    2fb0:			; <UNDEFINED> instruction: 0x01a5ebc1
    2fb4:	biceq	lr, r1, r1, asr #23
    2fb8:	blne	6c992c <close@plt+0x6c855c>
    2fbc:	blx	fe30fbe6 <close@plt+0xfe30e816>
    2fc0:	ldrbne	r1, [r9, r3, lsl #24]
    2fc4:	bl	ff05423c <close@plt+0xff052e6c>
    2fc8:	bl	ff306280 <close@plt+0xff304eb0>
    2fcc:	bl	fe8c6304 <close@plt+0xfe8c4f34>
    2fd0:	bne	ff4c3c08 <close@plt+0xff4c2838>
    2fd4:	pop	{r0, r1, sp, lr}
    2fd8:	mcrmi	3, 0, r8, cr6, cr0, {7}
    2fdc:			; <UNDEFINED> instruction: 0xe766447e
    2fe0:	andeq	r0, r0, r0
    2fe4:	rsbsmi	sp, r6, r0, lsl #8
    2fe8:			; <UNDEFINED> instruction: 0x000121b4
    2fec:	andeq	r2, r1, ip, lsr #3
    2ff0:	andeq	r2, r1, lr, asr #1
    2ff4:	andeq	r2, r1, ip, ror r0
    2ff8:	svcmi	0x00f0e92d
    2ffc:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    3000:			; <UNDEFINED> instruction: 0x4def8b04
    3004:	ldrbtmi	r4, [sp], #-3055	; 0xfffff411
    3008:	addslt	r4, fp, pc, ror #29
    300c:	bge	2ae030 <close@plt+0x2acc60>
    3010:	ldrbtmi	r9, [lr], #-7
    3014:	strtmi	r9, [r1], -r1, lsl #4
    3018:	andge	pc, r0, sp, asr #17
    301c:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
    3020:			; <UNDEFINED> instruction: 0xf04f9319
    3024:	movwcs	r0, #768	; 0x300
    3028:	movwcc	lr, #39373	; 0x99cd
    302c:	movwls	r9, #54027	; 0xd30b
    3030:	stc2l	7, cr15, [r8], #1016	; 0x3f8
    3034:	stmdacs	r0, {r2, r3, ip, pc}
    3038:	sbcshi	pc, r3, #0
    303c:	bls	54988 <close@plt+0x535b8>
    3040:			; <UNDEFINED> instruction: 0xb1294603
    3044:	ldmdapl	r1!, {r0, r5, r6, r7, r8, fp, lr}^
    3048:	stmdbcs	r0, {r0, r3, fp, sp, lr}
    304c:	rschi	pc, lr, #0
    3050:			; <UNDEFINED> instruction: 0xf0179f0a
    3054:			; <UNDEFINED> instruction: 0xf0070108
    3058:	tstls	r1, r2, lsl #10
    305c:	rscshi	pc, r5, r0
    3060:	stccs	3, cr9, [r0, #-52]	; 0xffffffcc
    3064:	addshi	pc, sp, #0
    3068:	stmdals	r9, {r0, r1, r8, sl, sp}
    306c:	stmdacs	r9, {r3, r4, r6, r7, r8, r9, fp, lr}
    3070:	svclt	0x008858f3
    3074:	ldmdavs	ip, {r0, r2, r3, ip, pc}
    3078:	vcgt.s8	d25, d0, d6
    307c:	blls	63b58 <close@plt+0x62788>
    3080:			; <UNDEFINED> instruction: 0xf0402b00
    3084:	blmi	ff4e3ad8 <close@plt+0xff4e2708>
    3088:	tstls	r1, r1, lsl #2
    308c:	andeq	pc, r3, #1073741865	; 0x40000029
    3090:	blx	feca94bc <close@plt+0xfeca80ec>
    3094:			; <UNDEFINED> instruction: 0xf8ddf282
    3098:	ldmdbeq	r2, {r2, r3, r5, lr, pc}^
    309c:			; <UNDEFINED> instruction: 0xf8569102
    30a0:			; <UNDEFINED> instruction: 0xf8d99003
    30a4:			; <UNDEFINED> instruction: 0xf8533000
    30a8:	stmdals	r2, {r2, r3, r5, ip, sp}
    30ac:	ldrbcc	pc, [pc, ip, lsl #2]!	; <UNPREDICTABLE>
    30b0:	ldrmi	r4, [r8], #-2505	; 0xfffff637
    30b4:	andls	r4, r3, r9, asr #23
    30b8:	andls	r9, r9, r4, lsl #14
    30bc:	ldmpl	r3!, {r0, r4, r5, r6, fp, ip, lr}^
    30c0:	ldmdavs	fp, {r0, r3, fp, sp, lr}
    30c4:	bleq	fdcd0 <close@plt+0xfc900>
    30c8:	eorslt	pc, r0, sp, asr #17
    30cc:	svceq	0x0031f1bb
    30d0:	andcs	fp, r0, #204, 30	; 0x330
    30d4:	andeq	pc, r1, #2
    30d8:			; <UNDEFINED> instruction: 0xf0402a00
    30dc:	blmi	ff023798 <close@plt+0xff0223c8>
    30e0:	ldc	15, cr10, [pc, #56]	; 3120 <close@plt+0x1d50>
    30e4:			; <UNDEFINED> instruction: 0xf04f8bb5
    30e8:	ldrbtmi	r3, [fp], #-2303	; 0xfffff701
    30ec:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    30f0:	andsls	pc, r4, sp, asr #17
    30f4:	bcc	43e920 <close@plt+0x43d550>
    30f8:	bleq	83f510 <close@plt+0x83e140>
    30fc:	stmdavs	r0!, {r1, r2, r3, r4, r5, r7, r9, sl, lr}
    3100:			; <UNDEFINED> instruction: 0xf8543410
    3104:	ldrbtmi	r1, [r4], ip, lsl #24
    3108:	stccs	8, cr15, [r8], {84}	; 0x54
    310c:	mnfeqs	f7, #0.5
    3110:	stccc	8, cr15, [r4], {84}	; 0x54
    3114:	stmia	ip!, {r2, r3, r4, r6, r8, sl, lr}
    3118:	mvnsle	r0, pc
    311c:	bl	ff21d1a4 <close@plt+0xff21bdd4>
    3120:	stmdavs	r1!, {r3, r6, r7, r8, r9}^
    3124:	stmiavs	r2!, {r0, r1, r8, r9, ip, pc}
    3128:	andeq	lr, r7, lr, lsr #17
    312c:	tstls	r1, #2048	; 0x800
    3130:	movwls	r9, #47876	; 0xbb04
    3134:	stccs	3, cr9, [r1, #-72]	; 0xffffffb8
    3138:	teqhi	r6, r0	; <UNPREDICTABLE>
    313c:			; <UNDEFINED> instruction: 0xf0002d02
    3140:	blls	2a3590 <close@plt+0x2a21c0>
    3144:			; <UNDEFINED> instruction: 0x071b9813
    3148:	andsls	r4, r3, r0, asr #8
    314c:	cmphi	r0, r0, asr #2	; <UNPREDICTABLE>
    3150:	smlatbcs	r0, r4, sl, r4
    3154:	vqdmulh.s<illegal width 8>	d9, d0, d12
    3158:	tstls	r2, ip, rrx
    315c:	ldmpl	r2!, {r2, r4, r8, sp}
    3160:	movwcs	pc, #15105	; 0x3b01	; <UNPREDICTABLE>
    3164:			; <UNDEFINED> instruction: 0x4798691b
    3168:	ldrmi	r9, [r8], #-2829	; 0xfffff4f3
    316c:			; <UNDEFINED> instruction: 0x46389011
    3170:	svc	0x007cf7fd
    3174:	svccc	0x00fff1b0
    3178:			; <UNDEFINED> instruction: 0xf0004682
    317c:	bmi	fe6a35c0 <close@plt+0xfe6a21f0>
    3180:	ldmdavs	r1, {r1, r4, r5, r7, fp, ip, lr}
    3184:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    3188:	ldmibmi	r3, {r2, r4, r7, r9, fp, lr}
    318c:	ldmdapl	r1!, {r4, r5, r7, fp, ip, lr}^
    3190:	stmdavs	r1, {r1, r3, fp, sp, lr}
    3194:	cdp	4, 8, cr4, cr0, cr10, {0}
    3198:	vmov.f64	d23, #216	; 0xbec00000 -0.375
    319c:	vnmla.f64	d7, d23, d7
    31a0:	adcmi	r4, r2, #144, 20	; 0x90000
    31a4:	sbchi	pc, sp, r0, lsl #5
    31a8:	rscscc	pc, pc, #164, 2	; 0x29
    31ac:	blx	feca9db4 <close@plt+0xfeca89e4>
    31b0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    31b4:	svclt	0x00082b00
    31b8:	bcs	b9c0 <close@plt+0xa5f0>
    31bc:	mvnhi	pc, r0
    31c0:	bls	4a95f4 <close@plt+0x4a8224>
    31c4:	mulsle	r1, r1, r2
    31c8:	vmlsl.u8	<illegal reg q12.5>, d2, d10
    31cc:	sfmcs	f0, 4, [r1, #-768]	; 0xfffffd00
    31d0:			; <UNDEFINED> instruction: 0xf042bf08
    31d4:	cmnlt	sl, #268435456	; 0x10000000
    31d8:	rscscc	pc, pc, #164, 2	; 0x29
    31dc:	blx	feca9de4 <close@plt+0xfeca8a14>
    31e0:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    31e4:	svclt	0x00082b00
    31e8:			; <UNDEFINED> instruction: 0xb32a2200
    31ec:			; <UNDEFINED> instruction: 0xf7fd209c
    31f0:	pkhtbmi	lr, r3, ip, asr #31
    31f4:			; <UNDEFINED> instruction: 0xf0002800
    31f8:			; <UNDEFINED> instruction: 0xf1a48272
    31fc:			; <UNDEFINED> instruction: 0x463934ff
    3200:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
    3204:	andge	pc, r0, r0, asr #17
    3208:	blx	fe6c120c <close@plt+0xfe6bfe3c>
    320c:	stmdbeq	r4!, {r8, r9, fp, ip, pc}^
    3210:	svclt	0x00082b00
    3214:	blls	4c21c <close@plt+0x4ae4c>
    3218:			; <UNDEFINED> instruction: 0x4324e9cb
    321c:			; <UNDEFINED> instruction: 0xf8cb2300
    3220:			; <UNDEFINED> instruction: 0xf1b93098
    3224:			; <UNDEFINED> instruction: 0xf0000f00
    3228:			; <UNDEFINED> instruction: 0xf8c980ea
    322c:			; <UNDEFINED> instruction: 0xf1b8b098
    3230:	ldrbmi	r0, [r9], r1, lsl #30
    3234:	svcge	0x007ff43f
    3238:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
    323c:	svceq	0x0002f1b8
    3240:	movhi	pc, r0
    3244:	ldmdavs	ip, {r1, r2, r8, r9, fp, ip, pc}
    3248:	stmdals	r7, {r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
    324c:	blcs	331f08 <close@plt+0x330b38>
    3250:			; <UNDEFINED> instruction: 0xf017dc23
    3254:			; <UNDEFINED> instruction: 0xf0000701
    3258:	movwls	r8, #45611	; 0xb22b
    325c:	svclt	0x00183301
    3260:	tstle	r6, r3, lsl #10
    3264:	strcs	r4, [r2, #-2906]	; 0xfffff4a6
    3268:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    326c:	movwcc	r6, #6427	; 0x191b
    3270:	strtmi	r9, [r1], -fp, lsl #6
    3274:	blx	ff1c1276 <close@plt+0xff1bfea6>
    3278:	stmdacs	r0, {r0, r3, ip, pc}
    327c:	mvnshi	pc, r0
    3280:	streq	r9, [pc, sl, lsl #18]
    3284:			; <UNDEFINED> instruction: 0xf140460b
    3288:	cdpne	2, 4, cr8, cr3, cr4, {0}
    328c:	vqdmulh.s<illegal width 8>	d18, d0, d6
    3290:			; <UNDEFINED> instruction: 0xf001828d
    3294:	movwls	r0, #4872	; 0x1308
    3298:	strtmi	lr, [r1], -r8, ror #13
    329c:			; <UNDEFINED> instruction: 0xf7fe9309
    32a0:			; <UNDEFINED> instruction: 0x900bfbb1
    32a4:			; <UNDEFINED> instruction: 0xf0002800
    32a8:	blls	263980 <close@plt+0x2625b0>
    32ac:	bcs	18ac1c <close@plt+0x18984c>
    32b0:	movwcc	fp, #44957	; 0xaf9d
    32b4:	strcs	r9, [r3, #-777]	; 0xfffffcf7
    32b8:	cfstr64ne	mvdx2, [r4], {3}
    32bc:	bichi	pc, fp, r0
    32c0:	ldmpl	r3!, {r1, r3, r6, r8, r9, fp, lr}^
    32c4:	blcs	5d338 <close@plt+0x5bf68>
    32c8:	bicshi	pc, sp, r0
    32cc:	stmdacs	fp, {r0, fp, ip, sp}
    32d0:	orrhi	pc, r7, r0, lsl #4
    32d4:			; <UNDEFINED> instruction: 0xf0039b0a
    32d8:			; <UNDEFINED> instruction: 0xf0030208
    32dc:	andls	r0, r1, #134217728	; 0x8000000
    32e0:			; <UNDEFINED> instruction: 0xf47f2b00
    32e4:	blls	6edf4 <close@plt+0x6da24>
    32e8:			; <UNDEFINED> instruction: 0xf0402b00
    32ec:	blmi	e63860 <close@plt+0xe62490>
    32f0:			; <UNDEFINED> instruction: 0xf8dd9809
    32f4:	andls	ip, r2, ip, lsr #32
    32f8:	tsteq	r1, ip, lsl #2	; <UNPREDICTABLE>
    32fc:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    3300:	ldrdcs	pc, [r0], -r9
    3304:	eorcc	pc, ip, r2, asr r8	; <UNPREDICTABLE>
    3308:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    330c:	addmi	r1, r2, #860160	; 0xd2000
    3310:	stmdacs	r0, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    3314:			; <UNDEFINED> instruction: 0x81a7f300
    3318:	svceq	0x0002f1bc
    331c:	ldmdacs	sp, {r3, r8, r9, sl, fp, ip, sp, pc}
    3320:			; <UNDEFINED> instruction: 0x81a1f000
    3324:	bcs	7e9b34 <close@plt+0x7e8764>
    3328:	stccs	15, cr11, [r2, #-864]	; 0xfffffca0
    332c:	andcs	fp, r1, #18, 30	; 0x48
    3330:	strcs	r2, [r2, #-512]	; 0xfffffe00
    3334:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    3338:	ldmdapl	r1!, {r0, r2, r5, r8, fp, lr}^
    333c:	tstls	r6, ip, lsl #16
    3340:	ldmdbls	r2, {r0, r1, r4, r5, r7, r9, sl, sp, lr, pc}
    3344:	addsmi	r9, r1, #45056	; 0xb000
    3348:	bls	2b7374 <close@plt+0x2b5fa4>
    334c:	sbceq	pc, r0, #134217731	; 0x8000003
    3350:	svclt	0x00082d01
    3354:	andeq	pc, r1, #66	; 0x42
    3358:			; <UNDEFINED> instruction: 0xf43f2a00
    335c:	stccs	15, cr10, [r0], {109}	; 0x6d
    3360:	svcge	0x0044f6bf
    3364:	blls	2fd04c <close@plt+0x2fbc7c>
    3368:	movwls	r4, #46147	; 0xb443
    336c:	tstls	r2, #23040	; 0x5a00
    3370:	blcs	337498 <close@plt+0x3360c8>
    3374:	blls	4f7790 <close@plt+0x4f63c0>
    3378:	andls	r2, fp, #0, 4
    337c:	stmib	sp, {r0, r8, r9, ip, sp}^
    3380:	blls	34bfd0 <close@plt+0x34ac00>
    3384:	cmple	r6, r0, lsl #22
    3388:	ldrtmi	r9, [r8], -r2, lsl #22
    338c:			; <UNDEFINED> instruction: 0xf7fd9311
    3390:			; <UNDEFINED> instruction: 0xf1b0ee6e
    3394:			; <UNDEFINED> instruction: 0x46823fff
    3398:	mrcge	4, 7, APSR_nzcv, cr1, cr15, {3}
    339c:	beq	43ec08 <close@plt+0x43d838>
    33a0:			; <UNDEFINED> instruction: 0xf7fd9907
    33a4:	smlsld	lr, r7, ip, pc	; <UNPREDICTABLE>
    33a8:	bls	e9ff4 <close@plt+0xe8c24>
    33ac:	tstls	r1, #318767104	; 0x13000000
    33b0:	svclt	0x0000e6dd
    33b4:	andhi	pc, r0, pc, lsr #7
    33b8:	andeq	r0, r0, r0
    33bc:	rscsmi	r1, r5, r0, lsl #16
    33c0:	andeq	r1, r1, r6, lsr #28
    33c4:	andeq	r0, r0, r8, ror #2
    33c8:	andeq	r1, r1, sl, lsl lr
    33cc:	andeq	r0, r0, r8, lsr #3
    33d0:			; <UNDEFINED> instruction: 0x000001b0
    33d4:	andeq	r0, r0, r0, ror r1
    33d8:	andeq	r0, r0, r0, lsr #3
    33dc:	andeq	r0, r0, ip, lsr #3
    33e0:	andeq	r1, r0, r2, lsl r2
    33e4:	andeq	r0, r0, r8, ror r1
    33e8:	muleq	r0, r0, r1
    33ec:	andeq	r0, r0, r0, asr #3
    33f0:	stmiblt	r3!, {r0, r2, r3, r8, r9, fp, ip, pc}^
    33f4:	tstls	r1, #2048	; 0x800
    33f8:	tstls	r2, #4, 22	; 0x1000
    33fc:			; <UNDEFINED> instruction: 0xf8cde6b7
    3400:			; <UNDEFINED> instruction: 0xe714b014
    3404:	andcs	r9, fp, #19456	; 0x4c00
    3408:	blcc	67c3c <close@plt+0x6686c>
    340c:	tstcs	r2, #3358720	; 0x334000
    3410:	blcs	2a04c <close@plt+0x28c7c>
    3414:	bls	4f76fc <close@plt+0x4f632c>
    3418:	ldmdbls	r2, {r2, r3, fp, sp, pc}
    341c:	rsbvc	pc, ip, #536870912	; 0x20000000
    3420:	movwls	r3, #49409	; 0xc101
    3424:	stc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    3428:	tstls	r1, #12, 22	; 0x3000
    342c:	vmin.s8	d14, d16, d15
    3430:	ldmdbls	r2, {r2, r3, r5, r6, r9, ip, sp, lr}
    3434:	ldrb	sl, [r3, ip, lsl #16]!
    3438:			; <UNDEFINED> instruction: 0xf104af0e
    343c:	strtmi	r0, [r0], r0, lsr #20
    3440:			; <UNDEFINED> instruction: 0xf8d846be
    3444:	cpsie	
    3448:			; <UNDEFINED> instruction: 0xf8580810
    344c:	ldrbtmi	r1, [r5], -ip, lsl #24
    3450:	stccs	8, cr15, [r8], {88}	; 0x58
    3454:	mnfeqs	f7, #0.5
    3458:	stccc	8, cr15, [r4], {88}	; 0x58
    345c:	strgt	r4, [pc, #-1488]	; 2e94 <close@plt+0x1ac4>
    3460:			; <UNDEFINED> instruction: 0xf8d8d1ef
    3464:	ldrbtmi	r1, [r3], -r4
    3468:	ldrdcs	pc, [r8], -r8
    346c:	ldrdeq	pc, [r0], -r8
    3470:	bls	b4094 <close@plt+0xb2cc4>
    3474:	blls	36988c <close@plt+0x3684bc>
    3478:	tstls	r2, r1, lsl r2
    347c:	stmibvs	r3!, {r0, r1, r3, r8, r9, ip, sp, pc}^
    3480:			; <UNDEFINED> instruction: 0xf5b39a13
    3484:	svclt	0x00cc7f96
    3488:	movwcs	r2, #769	; 0x301
    348c:	svclt	0x00c82901
    3490:	blcs	c098 <close@plt+0xacc8>
    3494:	orrhi	pc, ip, r0, asr #32
    3498:	rsbvc	pc, ip, #536870912	; 0x20000000
    349c:	strbtmi	sl, [r1], -sp, lsl #16
    34a0:	stc2l	7, cr15, [sl], #1020	; 0x3fc
    34a4:	blls	4a9cc4 <close@plt+0x4a88f4>
    34a8:	ldrdne	pc, [r0], -r9
    34ac:	ldmdavs	r4, {r0, r8, r9, ip, sp}
    34b0:	ldrsbtlt	pc, [r0], -sp	; <UNPREDICTABLE>
    34b4:			; <UNDEFINED> instruction: 0xf8519a0d
    34b8:	andsls	r3, r1, #35	; 0x23
    34bc:	movwls	r1, #14547	; 0x38d3
    34c0:	blls	e80ec <close@plt+0xe6d1c>
    34c4:	bl	fe8ddc60 <close@plt+0xfe8dc890>
    34c8:	ldrbmi	r0, [r8, #2053]	; 0x805
    34cc:	movwcs	fp, #4052	; 0xfd4
    34d0:	b	14cc0dc <close@plt+0x14cad0c>
    34d4:	ldrdle	r7, [lr], -r8	; <UNPREDICTABLE>
    34d8:	ldreq	r6, [r1, r2, ror #18]
    34dc:	msrvc	SPSR_fs, #536870912	; 0x20000000
    34e0:	vrecps.f32	d27, d0, d8
    34e4:	tstle	lr, sp, ror #8
    34e8:	eormi	pc, r9, r5, asr #12
    34ec:	cmpeq	r0, fp, asr #12	; <UNPREDICTABLE>
    34f0:	addcs	pc, pc, ip, asr #5
    34f4:	tstpl	lr, r0, asr #5	; <UNPREDICTABLE>
    34f8:	eormi	pc, r8, #72351744	; 0x4500000
    34fc:	addcs	pc, pc, #192, 4
    3500:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
    3504:	svceq	0x00b3ebb2
    3508:			; <UNDEFINED> instruction: 0xf44fbf38
    350c:	movwle	r7, #42167	; 0xa4b7
    3510:	andvc	pc, sl, #-805306364	; 0xd0000004
    3514:	adceq	pc, r3, #192, 4
    3518:	svcne	0x0033ebb2
    351c:	strbtne	pc, [sp], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
    3520:			; <UNDEFINED> instruction: 0xf44fbf28
    3524:	strbmi	r7, [r4], #-1207	; 0xfffffb49
    3528:	vqrshl.u8	q2, q6, q0
    352c:	blls	4e38a4 <close@plt+0x4e24d4>
    3530:	movwcc	r4, #5792	; 0x16a0
    3534:	addscs	r9, ip, r3, lsl r3
    3538:	mrc	7, 1, APSR_nzcv, cr6, cr13, {7}
    353c:	stmdacs	r0, {r0, r2, ip, pc}
    3540:	sbchi	pc, sp, r0
    3544:	bls	163c8 <close@plt+0x14ff8>
    3548:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    354c:			; <UNDEFINED> instruction: 0xf0402a00
    3550:	vst4.<illegal width 64>	{d24-d27}, [pc :64]
    3554:	vsubl.s8	q10, d16, d19
    3558:	stmdals	r5, {r0, r9}
    355c:	blx	8b966 <close@plt+0x8a596>
    3560:			; <UNDEFINED> instruction: 0xf8c03308
    3564:	mulvs	r3, r0, r0
    3568:			; <UNDEFINED> instruction: 0xf7fd4638
    356c:	stcls	13, cr14, [r5], {128}	; 0x80
    3570:			; <UNDEFINED> instruction: 0x46204639
    3574:			; <UNDEFINED> instruction: 0xf8e4f7ff
    3578:	movwcs	r9, #2305	; 0x901
    357c:	addscc	pc, r8, r4, asr #17
    3580:	addsne	pc, r4, r4, asr #17
    3584:	blmi	fe455fcc <close@plt+0xfe454bfc>
    3588:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    358c:	blls	65d5fc <close@plt+0x65c22c>
    3590:			; <UNDEFINED> instruction: 0xf040405a
    3594:	stmdals	r5, {r2, r4, r8, pc}
    3598:	ldc	0, cr11, [sp], #108	; 0x6c
    359c:	pop	{r2, r8, r9, fp, pc}
    35a0:	strcs	r8, [r3, #-4080]	; 0xfffff010
    35a4:	ldmpl	r3!, {r1, r3, r7, r8, r9, fp, lr}^
    35a8:	movwls	r6, #26652	; 0x681c
    35ac:	subsmi	r9, r9, #13312	; 0x3400
    35b0:	andeq	pc, r3, #3
    35b4:	tsteq	r3, r1	; <UNPREDICTABLE>
    35b8:	andeq	pc, r3, r3, lsl #2
    35bc:	submi	fp, sl, #88, 30	; 0x160
    35c0:			; <UNDEFINED> instruction: 0x0323ea33
    35c4:	strmi	fp, [r3], -r8, lsr #30
    35c8:	tstls	ip, r1, asr lr
    35cc:	b	13cd9d4 <close@plt+0x13cc604>
    35d0:	movwls	r0, #54179	; 0xd3a3
    35d4:	movwcs	sp, #6965	; 0x1b35
    35d8:	movwls	r2, #4608	; 0x1200
    35dc:	movwls	r9, #8708	; 0x2204
    35e0:	movwcs	lr, #1405	; 0x57d
    35e4:	strb	r9, [sp, r5, lsl #6]
    35e8:	vmla.i8	d22, d18, d19
    35ec:	vsra.s64	d20, d3, #55
    35f0:	stmiavs	r2!, {r0, r3, r6, r8, sp}^
    35f4:	strcs	r1, [r1, #-2755]	; 0xfffff53d
    35f8:	blx	fe05021a <close@plt+0xfe04ee4a>
    35fc:	ldrbne	r1, [r9, r3]
    3600:	bl	ff054668 <close@plt+0xff053298>
    3604:	bl	ff043c8c <close@plt+0xff0428bc>
    3608:	bne	16c3d14 <close@plt+0x16c2944>
    360c:	movwls	r4, #37907	; 0x9413
    3610:	bmi	1bfcaec <close@plt+0x1bfb71c>
    3614:	ldmpl	r2!, {r0, r3, r8, r9, fp, ip, pc}
    3618:	blcs	1d2224 <close@plt+0x1d0e54>
    361c:	svclt	0x00346813
    3620:	strcs	r2, [r2, #-1281]	; 0xfffffaff
    3624:	andcc	r6, r1, r8, lsl r9
    3628:	strb	r9, [r6], -fp
    362c:			; <UNDEFINED> instruction: 0xf7fd2003
    3630:	blx	fec3f118 <close@plt+0xfec3dd48>
    3634:	ldrmi	pc, [sl], -r0, lsl #7
    3638:	ldmdbeq	r2, {r2, r3, r8, r9, fp, ip, pc}^
    363c:	bls	67e44 <close@plt+0x66a74>
    3640:	blcc	7ca60 <close@plt+0x7b690>
    3644:	andcc	r2, r3, #1073741824	; 0x40000000
    3648:	stmib	sp, {r0, r8, ip, pc}^
    364c:	movwcs	r2, #780	; 0x30c
    3650:	movwls	r9, #16642	; 0x4102
    3654:	blmi	17bcb68 <close@plt+0x17bb798>
    3658:	ldmpl	r3!, {r1, r8, sl, sp}^
    365c:	ldmdbvs	r8, {r0, r1, r3, r4, fp, sp, lr}
    3660:	andls	r3, fp, r1
    3664:			; <UNDEFINED> instruction: 0xf1a5e632
    3668:	blx	fec83e7c <close@plt+0xfec82aac>
    366c:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
    3670:	blls	2bd000 <close@plt+0x2bbc30>
    3674:	andls	r2, r9, #268435456	; 0x10000000
    3678:			; <UNDEFINED> instruction: 0x46190798
    367c:			; <UNDEFINED> instruction: 0xf107d509
    3680:	andls	r0, r9, sl
    3684:	stmdage	r9, {r0, r2, r9, sl, sp, lr, pc}
    3688:			; <UNDEFINED> instruction: 0xf7ffa90b
    368c:	stmdals	fp, {r0, r4, r5, fp, ip, sp, lr, pc}
    3690:	bmi	143cf08 <close@plt+0x143bb38>
    3694:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    3698:	svclt	0x001c2a01
    369c:	movweq	pc, #32771	; 0x8003	; <UNPREDICTABLE>
    36a0:			; <UNDEFINED> instruction: 0xf47f9301
    36a4:	stmdbge	fp, {r5, r9, sl, fp, sp, pc}
    36a8:			; <UNDEFINED> instruction: 0xf7ffa809
    36ac:	ldr	pc, [r1], -r1, lsr #16
    36b0:			; <UNDEFINED> instruction: 0xf7fe4621
    36b4:	stmdbls	sl, {r0, r1, r2, r5, r7, r8, fp, ip, sp, lr, pc}
    36b8:	ldrle	r0, [fp, #-1996]!	; 0xfffff834
    36bc:	andls	r9, fp, ip, lsl #22
    36c0:	movwls	r3, #36865	; 0x9001
    36c4:	blmi	10f7860 <close@plt+0x10f6490>
    36c8:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    36cc:	subsle	r2, r4, r1, lsl #22
    36d0:	movweq	pc, #32769	; 0x8001	; <UNPREDICTABLE>
    36d4:	movwls	r2, #5379	; 0x1503
    36d8:	movweq	pc, #8193	; 0x2001	; <UNPREDICTABLE>
    36dc:	tstcs	r0, r0, lsl #12
    36e0:			; <UNDEFINED> instruction: 0xf7fd2001
    36e4:			; <UNDEFINED> instruction: 0xf118ed30
    36e8:	bls	42f4 <close@plt+0x2f24>
    36ec:	movwcs	fp, #7960	; 0x1f18
    36f0:	svclt	0x00082a00
    36f4:	blcs	c300 <close@plt+0xaf30>
    36f8:	svcge	0x0073f47f
    36fc:			; <UNDEFINED> instruction: 0xf7fd209c
    3700:	andls	lr, r5, r4, asr sp
    3704:	rscle	r2, sl, r0, lsl #16
    3708:	strtmi	r4, [r0], lr, lsr #22
    370c:	ldmdavs	fp, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
    3710:	blne	14a9f3c <close@plt+0x14a8b6c>
    3714:			; <UNDEFINED> instruction: 0xf47f3201
    3718:	stmdbls	r5, {r2, r3, r4, r8, r9, sl, fp, sp, pc}
    371c:			; <UNDEFINED> instruction: 0x33a8f5a3
    3720:			; <UNDEFINED> instruction: 0xf5a39a11
    3724:	andcc	r7, r1, #192, 6
    3728:	andsls	r6, r1, #11
    372c:			; <UNDEFINED> instruction: 0xf8c12301
    3730:			; <UNDEFINED> instruction: 0xe7193090
    3734:			; <UNDEFINED> instruction: 0xf0019a0c
    3738:	andls	r0, fp, #134217728	; 0x8000000
    373c:	andls	fp, r9, r0, asr #2
    3740:	sqtned	f3, f3
    3744:	svclt	0x00982a06
    3748:	stmdble	r5, {r1, r3, ip, sp}
    374c:	str	r2, [r0, #1283]!	; 0x503
    3750:	andcs	r2, fp, r1, lsl #4
    3754:			; <UNDEFINED> instruction: 0xb12b9209
    3758:	andeq	pc, r8, #1
    375c:	andls	r2, r9, r3, lsl #10
    3760:	ldr	r9, [sp, #513]!	; 0x201
    3764:	ldmpl	r3!, {r0, r1, r3, r4, r8, r9, fp, lr}^
    3768:	blcs	5d7dc <close@plt+0x5c40c>
    376c:			; <UNDEFINED> instruction: 0xf001bf1e
    3770:	movwls	r0, #4872	; 0x1308
    3774:			; <UNDEFINED> instruction: 0xf47f2503
    3778:	stmdbge	fp, {r1, r2, r4, r5, r7, r8, sl, fp, sp, pc}
    377c:			; <UNDEFINED> instruction: 0xf7fea809
    3780:	blls	2c3664 <close@plt+0x2c2294>
    3784:			; <UNDEFINED> instruction: 0xf0032503
    3788:			; <UNDEFINED> instruction: 0xf0030208
    378c:	andls	r0, r1, #134217728	; 0x8000000
    3790:	bmi	3fce30 <close@plt+0x3fba60>
    3794:	movweq	pc, #32769	; 0x8001	; <UNPREDICTABLE>
    3798:	strcs	r9, [r2, #-769]	; 0xfffffcff
    379c:	movweq	pc, #8193	; 0x2001	; <UNPREDICTABLE>
    37a0:	ldmdavs	r2, {r1, r4, r5, r7, fp, ip, lr}
    37a4:	andcc	r6, r1, #294912	; 0x48000
    37a8:	ldr	r9, [r9, #523]	; 0x20b
    37ac:	strb	r4, [r6, -r7, lsl #12]!
    37b0:	rsbvc	pc, sp, #536870912	; 0x20000000
    37b4:	strbtmi	sl, [r1], -sp, lsl #16
    37b8:	blx	17c17be <close@plt+0x17c03ee>
    37bc:			; <UNDEFINED> instruction: 0xf7fde672
    37c0:	svclt	0x0000ec98
    37c4:	muleq	r0, r0, r1
    37c8:	andeq	r1, r1, r4, lsr #17
    37cc:	andeq	r0, r0, r8, ror #2
    37d0:			; <UNDEFINED> instruction: 0x000001b0
    37d4:	andeq	r0, r0, r0, asr #3
    37d8:	vqrshl.s8	<illegal reg q13.5>, q8, q12
    37dc:	vmov.i32	d21, #1593835520	; 0x5f000000
    37e0:			; <UNDEFINED> instruction: 0xf64116eb
    37e4:			; <UNDEFINED> instruction: 0xf6c624f3
    37e8:	strbne	r3, [r2, sl, asr #9]
    37ec:	smlabbcc	r0, r6, fp, pc	; <UNPREDICTABLE>
    37f0:	ldrbpl	pc, [r6, -r5, asr #4]	; <UNPREDICTABLE>
    37f4:			; <UNDEFINED> instruction: 0x3c00fb84
    37f8:	vmov.i32	d18, #5439488	; 0x00530000
    37fc:			; <UNDEFINED> instruction: 0xf6485755
    3800:	bl	ff08462c <close@plt+0xff08325c>
    3804:			; <UNDEFINED> instruction: 0xf6c81161
    3808:	setend	be
    380c:	blx	fe184c36 <close@plt+0xfe183866>
    3810:	bl	ff0bd02c <close@plt+0xff0bbc5c>
    3814:	strbne	r0, [sp, ip, ror #25]!
    3818:	blx	10a94a <close@plt+0x10957a>
    381c:			; <UNDEFINED> instruction: 0xf04f0c1c
    3820:	bl	ff147080 <close@plt+0xff145cb0>
    3824:	blne	1544fc4 <close@plt+0x1543bf4>
    3828:	b	48ab58 <close@plt+0x489788>
    382c:	svclt	0x00380221
    3830:	blx	fe1d5062 <close@plt+0xfe1d3c92>
    3834:	blx	11d452 <close@plt+0x11c082>
    3838:	bl	fe9c9070 <close@plt+0xfe9c7ca0>
    383c:	bl	1e17d8 <close@plt+0x1e0408>
    3840:	strbtcs	r0, [r4], #-1954	; 0xfffff85e
    3844:	ldreq	pc, [r1], #-2820	; 0xfffff4fc
    3848:	blne	ffd9108c <close@plt+0xffd8fcbc>
    384c:			; <UNDEFINED> instruction: 0xf002424a
    3850:			; <UNDEFINED> instruction: 0xf0010203
    3854:	blx	fe0c3c6a <close@plt+0xfe0c289a>
    3858:	b	13d8478 <close@plt+0x13d70a8>
    385c:	svclt	0x005875e6
    3860:	andscs	r4, lr, #268435461	; 0x10000005
    3864:	tstcc	r0, r3, lsr r4
    3868:	strne	lr, [r3, #-3013]!	; 0xfffff43b
    386c:	b	4cac00 <close@plt+0x4c9830>
    3870:	svclt	0x00380324
    3874:	rsbmi	r4, r7, #36700160	; 0x2300000
    3878:	ldrvs	pc, [r5, #-2818]	; 0xfffff4fe
    387c:	streq	pc, [r3, -r7]
    3880:			; <UNDEFINED> instruction: 0x01a3eb01
    3884:	streq	pc, [r3], -r4
    3888:	rsbsmi	fp, lr, #88, 30	; 0x160
    388c:	ldrmi	pc, [r3, r2, asr #4]
    3890:	vaddhn.i16	d20, <illegal reg q4.5>, q15
    3894:	bl	ff18d5c0 <close@plt+0xff18c1f0>
    3898:	andcs	r0, fp, #68157440	; 0x4100000
    389c:			; <UNDEFINED> instruction: 0xcc05fb02
    38a0:	blx	fe1c986e <close@plt+0xfe1c849e>
    38a4:	vabd.s8	d19, d0, d6
    38a8:			; <UNDEFINED> instruction: 0xf6c4438b
    38ac:	ldrtmi	r0, [r7], #-936	; 0xfffffc58
    38b0:	adceq	lr, r7, #197632	; 0x30400
    38b4:	cmpeq	r3, r0, asr #12	; <UNPREDICTABLE>
    38b8:	smlawtmi	r1, r8, r2, pc	; <UNPREDICTABLE>
    38bc:	sbceq	lr, r2, #198656	; 0x30800
    38c0:	ldrmi	r1, [r5], #-2738	; 0xfffff54e
    38c4:	andgt	pc, r2, #14336	; 0x3800
    38c8:	blx	fe0d0e9a <close@plt+0xfe0cfaca>
    38cc:	ldrbne	r6, [r2, r2, lsl #6]
    38d0:	mvnne	lr, #198656	; 0x30800
    38d4:	biceq	lr, r3, #166912	; 0x28c00
    38d8:	blx	fe05498e <close@plt+0xfe0535be>
    38dc:	ldrbne	r2, [sl, r3, lsl #2]
    38e0:	bl	ff09494c <close@plt+0xff09357c>
    38e4:	streq	r1, [r1, r1, lsr #4]
    38e8:	subne	lr, r2, #198656	; 0x30800
    38ec:	andeq	lr, r2, #166912	; 0x28c00
    38f0:	ldreq	pc, [ip, #-258]!	; 0xfffffefe
    38f4:	teqlt	ip, r2, lsl #2
    38f8:	ldreq	pc, [sp, #-258]!	; 0xfffffefe
    38fc:	blcs	7926f4 <close@plt+0x791324>
    3900:	ldrcc	fp, [pc, #-3992]	; 2970 <close@plt+0x15a0>
    3904:	ldcllt	6, cr4, [r0, #160]!	; 0xa0
    3908:	strtmi	pc, [r9], -r5, asr #12
    390c:	cmpeq	r0, fp, asr #12	; <UNPREDICTABLE>
    3910:	strcs	pc, [pc], ip, asr #5
    3914:	tstpl	lr, r0, asr #5	; <UNPREDICTABLE>
    3918:	strvc	pc, [sl], #-589	; 0xfffffdb3
    391c:	strteq	pc, [r3], #704	; 0x2c0
    3920:	tstne	r0, r6, lsl #22	; <UNPREDICTABLE>
    3924:	svcne	0x0031ebb4
    3928:			; <UNDEFINED> instruction: 0xf102d3e8
    392c:			; <UNDEFINED> instruction: 0xe7e5053d
    3930:	mvnscs	pc, r1, asr #12
    3934:	biccc	pc, sl, r6, asr #13
    3938:			; <UNDEFINED> instruction: 0x17c4b470
    393c:	andcc	pc, r0, #132096	; 0x20400
    3940:	ldrmi	pc, [r3, #578]	; 0x242
    3944:	vsra.s8	d18, d3, #7
    3948:	submi	r2, r6, #306184192	; 0x12400000
    394c:	movwgt	pc, #2949	; 0xb85	; <UNPREDICTABLE>
    3950:	rsceq	lr, r2, #196, 22	; 0x31000
    3954:	streq	pc, [r3], -r6
    3958:	andseq	pc, r2, #1024	; 0x400
    395c:	bl	ff114970 <close@plt+0xff1135a0>
    3960:			; <UNDEFINED> instruction: 0xf00004a3
    3964:	svclt	0x00580303
    3968:			; <UNDEFINED> instruction: 0x261e4273
    396c:	strbeq	lr, [r4], #3012	; 0xbc4
    3970:			; <UNDEFINED> instruction: 0xf102fb01
    3974:			; <UNDEFINED> instruction: 0xf6481b04
    3978:			; <UNDEFINED> instruction: 0xf6c80289
    397c:	bl	c43a4 <close@plt+0xc2fd4>
    3980:	tstcc	pc, r4, asr #6
    3984:	andmi	pc, r1, #133120	; 0x20800
    3988:	strmi	r1, [sl], #-1996	; 0xfffff834
    398c:	eorne	lr, r2, #196, 22	; 0x31000
    3990:	andsne	pc, r2, #6144	; 0x1800
    3994:	cmpeq	r2, r2, lsl #22
    3998:	subseq	r4, fp, fp, lsl #8
    399c:	blx	fe1505be <close@plt+0xfe14f1ee>
    39a0:	ldrbne	r1, [r9, r3, lsl #10]
    39a4:	bl	ff054a20 <close@plt+0xff053650>
    39a8:	bl	ff145044 <close@plt+0xff143c74>
    39ac:	blne	17450c8 <close@plt+0x1743cf8>
    39b0:	svclt	0x00180783
    39b4:	tstle	r2, r1, asr r0
    39b8:	strtmi	pc, [r9], #-1605	; 0xfffff9bb
    39bc:	cmpeq	r0, fp, asr #12	; <UNPREDICTABLE>
    39c0:	strcs	pc, [pc], #716	; 39c8 <close@plt+0x25f8>
    39c4:	tstpl	lr, r0, asr #5	; <UNPREDICTABLE>
    39c8:	msrmi	CPSR_f, #72351744	; 0x4500000
    39cc:	orrcs	pc, pc, #192, 4
    39d0:	andne	pc, r0, r4, lsl #22
    39d4:	svceq	0x00b0ebb3
    39d8:	subscs	fp, r2, r8, lsr pc
    39dc:	strtmi	sp, [sl], #-516	; 0xfffffdfc
    39e0:	andcc	r4, sp, r0, lsl r4
    39e4:			; <UNDEFINED> instruction: 0x4770bc70
    39e8:	movwvc	pc, #41549	; 0xa24d	; <UNPREDICTABLE>
    39ec:			; <UNDEFINED> instruction: 0x03a3f2c0
    39f0:	svcne	0x0030ebb3
    39f4:	cfldrdlt	mvd4, [r0], #-168	; 0xffffff58
    39f8:	subscs	fp, r1, r4, lsr pc
    39fc:	ldrmi	r2, [r0], #-82	; 0xffffffae
    3a00:	ldrbmi	r3, [r0, -sp]!
    3a04:	andeq	r0, r0, r0
    3a08:	msrvs	SPSR_fxc, #0, 10
    3a0c:	ldrbtlt	r2, [r0], #268	; 0x10c
    3a10:	ldrbcs	pc, [r3, #1601]!	; 0x641	; <UNPREDICTABLE>
    3a14:			; <UNDEFINED> instruction: 0xf103fb01
    3a18:	blcc	137f09c <close@plt+0x137dccc>
    3a1c:	strbcc	pc, [sl, #1734]	; 0x6c6	; <UNPREDICTABLE>
    3a20:	subsmi	r2, ip, #19922944	; 0x1300000
    3a24:	blvc	133f0a8 <close@plt+0x133dcd8>
    3a28:	streq	pc, [r3], #-4
    3a2c:	tsteq	r1, r1, lsl #2	; <UNPREDICTABLE>
    3a30:	strcs	pc, [r1, #-2949]	; 0xfffff47b
    3a34:	blvs	12bf0b8 <close@plt+0x12bdce8>
    3a38:	strbvc	lr, [r1, pc, asr #20]!
    3a3c:	andeq	pc, r3, #3
    3a40:	rsbmi	fp, r2, #88, 30	; 0x160
    3a44:	bcc	fe43f260 <close@plt+0xfe43de90>
    3a48:	movteq	lr, #15107	; 0x3b03
    3a4c:	bcs	43f264 <close@plt+0x43de94>
    3a50:	blmi	ff3ff540 <close@plt+0xff3fe170>
    3a54:	addeq	lr, r2, #2048	; 0x800
    3a58:	ldrmi	pc, [r3], #578	; 0x242
    3a5c:	strbcs	pc, [r9], #-713	; 0xfffffd37	; <UNPREDICTABLE>
    3a60:	strbeq	lr, [r5, #3015]!	; 0xbc7
    3a64:	ldrne	pc, [r5, #-2822]	; 0xfffff4fa
    3a68:	blpl	ff97f550 <close@plt+0xff97e180>
    3a6c:	bpl	fe43f27c <close@plt+0xfe43deac>
    3a70:	blcs	ff8bf558 <close@plt+0xff8be188>
    3a74:	blvc	ff284 <close@plt+0xfdeb4>
    3a78:	blvc	13f35c <close@plt+0x13df8c>
    3a7c:	blvc	11bf298 <close@plt+0x11bdec8>
    3a80:	blvs	ff1ff67c <close@plt+0xff1fe2ac>
    3a84:	bne	fe43f2e4 <close@plt+0xfe43df14>
    3a88:	ldrmi	r4, [r3], #-1035	; 0xfffffbf5
    3a8c:	blx	fe1106aa <close@plt+0xfe10f2da>
    3a90:	ldrbne	r2, [sl, r3, lsl #8]
    3a94:	bl	ff094b0c <close@plt+0xff09373c>
    3a98:	bl	ff084530 <close@plt+0xff083160>
    3a9c:	bne	fe6c45ac <close@plt+0xfe6c31dc>
    3aa0:	ldmdale	r3, {r1, r2, r8, r9, fp, sp}
    3aa4:			; <UNDEFINED> instruction: 0xf003e8df
    3aa8:	subne	r0, r8, #989855744	; 0x3b000000
    3aac:	subeq	r1, r8, r8, asr #4
    3ab0:	stcle	13, cr2, [fp, #-24]	; 0xffffffe8
    3ab4:	blvs	ff9bf59c <close@plt+0xff9be1cc>
    3ab8:	blpl	aff13c <close@plt+0xafdd6c>
    3abc:	blvc	11bf3a0 <close@plt+0x11bdfd0>
    3ac0:	blvc	ff17f598 <close@plt+0xff17e1c8>
    3ac4:	blx	43f690 <close@plt+0x43e2c0>
    3ac8:	smlatbcc	r2, r8, pc, fp	; <UNPREDICTABLE>
    3acc:	msrvs	CPSR_fsx, #64, 4
    3ad0:	sfmle	f4, 4, [sl, #-608]	; 0xfffffda0
    3ad4:	tstpl	pc, #72, 4	; 0x80000004	; <UNPREDICTABLE>
    3ad8:	mvnne	pc, #1342177292	; 0x5000000c
    3adc:	andcc	pc, r0, #134144	; 0x20c00
    3ae0:	bl	ff0c8234 <close@plt+0xff0c6e64>
    3ae4:	blcc	88874 <close@plt+0x874a4>
    3ae8:	usada8eq	r3, r9, r4, r4
    3aec:	eorseq	pc, fp, #1073741824	; 0x40000000
    3af0:			; <UNDEFINED> instruction: 0xf645d112
    3af4:			; <UNDEFINED> instruction: 0xf64b4529
    3af8:	vrsra.s8	q8, q0, #4
    3afc:	vabal.s8	q9, d16, d15
    3b00:			; <UNDEFINED> instruction: 0xf645531e
    3b04:	vaddhn.i16	d20, q0, q12
    3b08:	blx	14cd4e <close@plt+0x14b97e>
    3b0c:	bl	fed10714 <close@plt+0xfed0f344>
    3b10:	andsle	r0, r3, #716	; 0x2cc
    3b14:	eorseq	pc, ip, #1073741824	; 0x40000000
    3b18:	ldcllt	6, cr4, [r0], #64	; 0x40
    3b1c:	stccs	7, cr4, [fp, #-448]	; 0xfffffe40
    3b20:	mrc	13, 5, sp, cr8, cr4, {6}
    3b24:	vldr	d6, [pc, #920]	; 3ec4 <close@plt+0x2af4>
    3b28:	vmov.32	r5, d7[1]
    3b2c:	vcmp.f64	d7, d6
    3b30:	vsqrt.f64	d23, d5
    3b34:	strble	pc, [r9], #2576	; 0xa10	; <UNPREDICTABLE>
    3b38:	strb	r3, [r7, r1, lsl #2]
    3b3c:	andvc	pc, sl, sp, asr #4
    3b40:	adceq	pc, r3, r0, asr #5
    3b44:	svcne	0x0033ebb0
    3b48:			; <UNDEFINED> instruction: 0xf101d3e6
    3b4c:			; <UNDEFINED> instruction: 0xe7e3023c
    3b50:	strbge	r0, [r9, #-1848]!	; 0xfffff8c8
    3b54:	svccc	0x00f8de2c
    3b58:	ldmdale	lr!, {r1, r2, r5, r6, r8, r9, fp, pc}
    3b5c:	submi	r0, r0, r4, lsr #11
    3b60:	cfldr32cs	mvfx15, [lr], #872	; 0x368
    3b64:	svccc	0x006a0851
    3b68:	cfstrdpl	mvd2, [fp], #28
    3b6c:	svccc	0x00e44079
    3b70:	adccc	lr, fp, sp, asr #28
    3b74:	svccc	0x00ecba27
    3b78:	mvnsmi	lr, #737280	; 0xb4000
    3b7c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3b80:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3b84:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    3b88:	b	f41b84 <close@plt+0xf407b4>
    3b8c:	blne	1d94d88 <close@plt+0x1d939b8>
    3b90:	strhle	r1, [sl], -r6
    3b94:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    3b98:	svccc	0x0004f855
    3b9c:	strbmi	r3, [sl], -r1, lsl #8
    3ba0:	ldrtmi	r4, [r8], -r1, asr #12
    3ba4:	adcmi	r4, r6, #152, 14	; 0x2600000
    3ba8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    3bac:	svclt	0x000083f8
    3bb0:	muleq	r1, sl, r1
    3bb4:	muleq	r1, r0, r1
    3bb8:	svclt	0x00004770

Disassembly of section .fini:

00003bbc <.fini>:
    3bbc:	push	{r3, lr}
    3bc0:	pop	{r3, pc}
