package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for ldexpGovaluate3X1 kernel
var ldexpGovaluate3X1_code cu.Function

// Stores the arguments for ldexpGovaluate3X1 kernel invocation
type ldexpGovaluate3X1_args_t struct {
	arg_output unsafe.Pointer
	arg_input  unsafe.Pointer
	arg_input2 float32
	arg_N      int
	argptr     [4]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for ldexpGovaluate3X1 kernel invocation
var ldexpGovaluate3X1_args ldexpGovaluate3X1_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	ldexpGovaluate3X1_args.argptr[0] = unsafe.Pointer(&ldexpGovaluate3X1_args.arg_output)
	ldexpGovaluate3X1_args.argptr[1] = unsafe.Pointer(&ldexpGovaluate3X1_args.arg_input)
	ldexpGovaluate3X1_args.argptr[2] = unsafe.Pointer(&ldexpGovaluate3X1_args.arg_input2)
	ldexpGovaluate3X1_args.argptr[3] = unsafe.Pointer(&ldexpGovaluate3X1_args.arg_N)
}

// Wrapper for ldexpGovaluate3X1 CUDA kernel, asynchronous.
func k_ldexpGovaluate3X1_async(output unsafe.Pointer, input unsafe.Pointer, input2 float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("ldexpGovaluate3X1")
	}

	ldexpGovaluate3X1_args.Lock()
	defer ldexpGovaluate3X1_args.Unlock()

	if ldexpGovaluate3X1_code == 0 {
		ldexpGovaluate3X1_code = fatbinLoad(ldexpGovaluate3X1_map, "ldexpGovaluate3X1")
	}

	ldexpGovaluate3X1_args.arg_output = output
	ldexpGovaluate3X1_args.arg_input = input
	ldexpGovaluate3X1_args.arg_input2 = input2
	ldexpGovaluate3X1_args.arg_N = N

	args := ldexpGovaluate3X1_args.argptr[:]
	cu.LaunchKernel(ldexpGovaluate3X1_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("ldexpGovaluate3X1")
	}
}

// maps compute capability on PTX code for ldexpGovaluate3X1 kernel.
var ldexpGovaluate3X1_map = map[int]string{0: "",
	50: ldexpGovaluate3X1_ptx_50,
	52: ldexpGovaluate3X1_ptx_52,
	53: ldexpGovaluate3X1_ptx_53,
	60: ldexpGovaluate3X1_ptx_60,
	61: ldexpGovaluate3X1_ptx_61,
	62: ldexpGovaluate3X1_ptx_62,
	70: ldexpGovaluate3X1_ptx_70,
	72: ldexpGovaluate3X1_ptx_72,
	75: ldexpGovaluate3X1_ptx_75,
	80: ldexpGovaluate3X1_ptx_80}

// ldexpGovaluate3X1 PTX code for various compute capabilities.
const (
	ldexpGovaluate3X1_ptx_50 = `
.version 8.5
.target sm_50
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_52 = `
.version 8.5
.target sm_52
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_53 = `
.version 8.5
.target sm_53
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_60 = `
.version 8.5
.target sm_60
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_61 = `
.version 8.5
.target sm_61
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_62 = `
.version 8.5
.target sm_62
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_70 = `
.version 8.5
.target sm_70
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_72 = `
.version 8.5
.target sm_72
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_75 = `
.version 8.5
.target sm_75
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
	ldexpGovaluate3X1_ptx_80 = `
.version 8.5
.target sm_80
.address_size 64

	// .globl	ldexpGovaluate3X1

.visible .entry ldexpGovaluate3X1(
	.param .u64 ldexpGovaluate3X1_param_0,
	.param .u64 ldexpGovaluate3X1_param_1,
	.param .f32 ldexpGovaluate3X1_param_2,
	.param .u32 ldexpGovaluate3X1_param_3
)
{
	.reg .pred 	%p<10>;
	.reg .f32 	%f<25>;
	.reg .b32 	%r<20>;
	.reg .b64 	%rd<10>;


	ld.param.u64 	%rd2, [ldexpGovaluate3X1_param_0];
	ld.param.u64 	%rd3, [ldexpGovaluate3X1_param_1];
	ld.param.f32 	%f8, [ldexpGovaluate3X1_param_2];
	ld.param.u32 	%r4, [ldexpGovaluate3X1_param_3];
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %nctaid.x;
	mov.u32 	%r7, %ctaid.x;
	mad.lo.s32 	%r8, %r5, %r6, %r7;
	mov.u32 	%r9, %ntid.x;
	mov.u32 	%r10, %tid.x;
	mad.lo.s32 	%r1, %r8, %r9, %r10;
	setp.ge.s32 	%p1, %r1, %r4;
	@%p1 bra 	$L__BB0_9;

	cvta.to.global.u64 	%rd4, %rd3;
	cvt.s64.s32 	%rd1, %r1;
	mul.wide.s32 	%rd5, %r1, 4;
	add.s64 	%rd6, %rd4, %rd5;
	ld.global.nc.f32 	%f1, [%rd6];
	abs.f32 	%f2, %f1;
	setp.eq.f32 	%p2, %f2, 0f00000000;
	setp.eq.f32 	%p3, %f2, 0f7F800000;
	or.pred  	%p4, %p2, %p3;
	cvt.rzi.s32.f32 	%r2, %f8;
	setp.eq.s32 	%p5, %r2, 0;
	or.pred  	%p6, %p5, %p4;
	@%p6 bra 	$L__BB0_7;
	bra.uni 	$L__BB0_2;

$L__BB0_7:
	setp.gt.f32 	%p9, %f2, 0f00000000;
	add.f32 	%f23, %f1, %f1;
	selp.f32 	%f24, %f1, %f23, %p9;
	bra.uni 	$L__BB0_8;

$L__BB0_2:
	abs.s32 	%r3, %r2;
	setp.lt.s32 	%p7, %r3, 126;
	@%p7 bra 	$L__BB0_6;
	bra.uni 	$L__BB0_3;

$L__BB0_6:
	cvt.rn.f32.s32 	%f21, %r2;
	ex2.approx.ftz.f32 	%f22, %f21;
	mul.f32 	%f24, %f1, %f22;
	bra.uni 	$L__BB0_8;

$L__BB0_3:
	setp.lt.s32 	%p8, %r3, 252;
	@%p8 bra 	$L__BB0_5;
	bra.uni 	$L__BB0_4;

$L__BB0_5:
	shr.u32 	%r16, %r2, 31;
	add.s32 	%r17, %r2, %r16;
	shr.s32 	%r18, %r17, 1;
	sub.s32 	%r19, %r2, %r18;
	cvt.rn.f32.s32 	%f16, %r18;
	ex2.approx.ftz.f32 	%f17, %f16;
	mul.f32 	%f18, %f1, %f17;
	cvt.rn.f32.s32 	%f19, %r19;
	ex2.approx.ftz.f32 	%f20, %f19;
	mul.f32 	%f24, %f18, %f20;
	bra.uni 	$L__BB0_8;

$L__BB0_4:
	shr.s32 	%r11, %r2, 31;
	shr.u32 	%r12, %r11, 30;
	add.s32 	%r13, %r2, %r12;
	shr.s32 	%r14, %r13, 2;
	cvt.rn.f32.s32 	%f9, %r14;
	ex2.approx.ftz.f32 	%f10, %f9;
	mad.lo.s32 	%r15, %r14, -3, %r2;
	mul.f32 	%f11, %f1, %f10;
	mul.f32 	%f12, %f10, %f11;
	mul.f32 	%f13, %f10, %f12;
	cvt.rn.f32.s32 	%f14, %r15;
	ex2.approx.ftz.f32 	%f15, %f14;
	mul.f32 	%f24, %f15, %f13;

$L__BB0_8:
	cvta.to.global.u64 	%rd7, %rd2;
	shl.b64 	%rd8, %rd1, 2;
	add.s64 	%rd9, %rd7, %rd8;
	st.global.f32 	[%rd9], %f24;

$L__BB0_9:
	ret;

}

`
)
