module ALUtest;
reg[15:0]X,Y;
wire[15:0]Z;
wire S,ZR,CY,P,V;
ALU Adder(X,Y,Z,S,ZR,CY,P,V);
initial
		begin
			$dumpfile("alu.vcd");
			$dumpvars(0,ALUtest);
			$monitor($time,"X=%h,Y=%h,Z=%h,S=%b,ZR=%b,C=%b,P=%b,V=%b",X,Y,Z,S,ZR,CY,P,V);
			#5 X=16'h8fff;Y=16'h8000;
			#5 X=16'hfffe;Y=16'h0002;
			#5 $finish;
		end
endmodule
