{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571711631387 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571711631394 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 21 22:33:51 2019 " "Processing started: Mon Oct 21 22:33:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571711631394 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571711631394 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off four_bit_serial_adder -c four_bit_serial_adder " "Command: quartus_map --read_settings_files=on --write_settings_files=off four_bit_serial_adder -c four_bit_serial_adder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571711631394 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571711631904 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571711631904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/home/documents/fpga_proj/common/half_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/home/documents/fpga_proj/common/half_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "../common/half_adder.v" "" { Text "C:/Users/home/Documents/Fpga_proj/common/half_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571711640141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571711640141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/home/documents/fpga_proj/common/cl_four_bit_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/home/documents/fpga_proj/common/cl_four_bit_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 cl_four_bit_adder " "Found entity 1: cl_four_bit_adder" {  } { { "../common/cl_four_bit_adder.v" "" { Text "C:/Users/home/Documents/Fpga_proj/common/cl_four_bit_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571711640145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571711640145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/home/documents/fpga_proj/common/four_bit_shift_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/home/documents/fpga_proj/common/four_bit_shift_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_shift_reg " "Found entity 1: four_bit_shift_reg" {  } { { "../common/four_bit_shift_reg.v" "" { Text "C:/Users/home/Documents/Fpga_proj/common/four_bit_shift_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571711640148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571711640148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_serial_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_serial_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_serial_adder " "Found entity 1: four_bit_serial_adder" {  } { { "four_bit_serial_adder.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571711640151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571711640151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "four_bit_serial_adder " "Elaborating entity \"four_bit_serial_adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571711640182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_shift_reg four_bit_shift_reg:shift_reg_A " "Elaborating entity \"four_bit_shift_reg\" for hierarchy \"four_bit_shift_reg:shift_reg_A\"" {  } { { "four_bit_serial_adder.v" "shift_reg_A" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571711640200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cl_four_bit_adder cl_four_bit_adder:cl_adder_0 " "Elaborating entity \"cl_four_bit_adder\" for hierarchy \"cl_four_bit_adder:cl_adder_0\"" {  } { { "four_bit_serial_adder.v" "cl_adder_0" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571711640220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder cl_four_bit_adder:cl_adder_0\|half_adder:half_adder_0 " "Elaborating entity \"half_adder\" for hierarchy \"cl_four_bit_adder:cl_adder_0\|half_adder:half_adder_0\"" {  } { { "../common/cl_four_bit_adder.v" "half_adder_0" { Text "C:/Users/home/Documents/Fpga_proj/common/cl_four_bit_adder.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571711640236 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571711640712 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Q GND " "Pin \"Q\" is stuck at GND" {  } { { "four_bit_serial_adder.v" "" { Text "C:/Users/home/Documents/Fpga_proj/four_bit_serial_adder/four_bit_serial_adder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571711640726 "|four_bit_serial_adder|Q"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571711640726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571711640791 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571711641211 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571711641211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21 " "Implemented 21 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571711641356 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571711641356 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571711641356 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571711641356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4890 " "Peak virtual memory: 4890 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571711641395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 21 22:34:01 2019 " "Processing ended: Mon Oct 21 22:34:01 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571711641395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571711641395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571711641395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571711641395 ""}
