<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html dir="ltr" lang="en-gb">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta http-equiv="Content-Language" content="en-gb">
<title>nesdev.com :: View topic - Emulating MMC1 in VHDL: HELP</title>

<style type="text/css">
<!--

body {
	font-family: Verdana,serif;
	font-size: 10pt;
}

img {
	border: 0;
}

td {
	font-family: Verdana,serif;
	font-size: 10pt;
	line-height: 150%;
}

.code, .codecontent, 
.quote, .quotecontent {
	margin: 0 5px 0 5px;
	padding: 5px;
	font-size: smaller;
	border: black solid 1px;
}

.quotetitle {
	color: black;
	display : block;
	font-weight: bold;
}

.forum {
	font-family: Arial,Helvetica,sans-serif;
	font-weight: bold;
	font-size: 18pt;
}

.topic {
	font-family: Arial,Helvetica,sans-serif;
	font-size: 14pt;
	font-weight: bold;
}

.gensmall {
	font-size: 8pt;
}

hr {
	color: #888;
	height: 3px;
	border-style: solid;
}

hr.sep {
	color: #aaa;
	height: 1px;
	border-style: dashed;
}
//-->
</style>

</head>
<body>

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td colspan="2" align="center"><span class="Forum">nesdev.com</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/">http://forums.nesdev.com/</a></span></td>
</tr>
<tr>
	<td colspan="2"><br /></td>
</tr>
<tr>
	<td><span class="topic">Emulating MMC1 in VHDL: HELP</span><br /><span class="gensmall"><a href="http://forums.nesdev.com/viewtopic.php?f=9&amp;t=5137">http://forums.nesdev.com/viewtopic.php?f=9&amp;t=5137</a></span></td>
	<td align="right" valign="bottom"><span class="gensmall">Page <strong>1</strong> of <strong>2</strong></span></td>
</tr>
</table>



	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>kathaku</b> [ Fri May 01, 2009 9:54 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Emulating MMC1 in VHDL: HELP</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />This is an edited version of the MMC1 portion of the CPLD code in the UNES.  Hypothetically it is connected to 256k PRG ROM and 128k CHR ROM, with no RAM.  Unfortunately all I can achieve is a black screen on powerup.  Can anyone see anything here that is incorrect?
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">--**************************************************************************************************<br />--&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;SHIFT REGISTER PROCESS<br />--**************************************************************************************************<br />PROCESS &#40;prgcein&#41;<br />&nbsp; &nbsp;VARIABLE count: INTEGER RANGE 0 TO 5;&nbsp; &nbsp;--THIS IS THE PLACEHOLDER SHIFT THING<br />&nbsp; &nbsp;BEGIN<br />&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;prgcein = '0' AND prgcein'EVENT&#41; THEN&nbsp; &nbsp;--CLOCK IN WHEN PRG /CE GOES LOW<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;prgrw = '0'&#41; THEN&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--PUT PRG R/W MUST BE LOW AS WELL<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;prg_data&#40;7&#41; = '1'&#41; THEN&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--IF THE RESET BIT IS SET<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;count := 0;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--THEN RESET THE COUNTER<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;R0 &lt;= R0 OR &quot;01100&quot;;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--init reg0 at 0x0c<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;R1 &lt;= &quot;00000&quot;;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--reset the rest to 0x00<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;R2 &lt;= &quot;00000&quot;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;R3 &lt;= &quot;00000&quot;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;ELSE&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--OTHERWISE THIS IS A NORMAL CLOCK IN OF DATA<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;q_s&#40;count&#41; &lt;= s_in;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--PLACE THE DATA INTO THE NEXT MSB<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;count := count + 1;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--INCREMENT THE COUNTER<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;count = 5&#41; THEN&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--IF WE'VE CLOCKED IN 5 BITS<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;count := 0;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--RESET THE COUNTER<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;CASE prg_addr_in&#40;14 DOWNTO 13&#41; IS&nbsp; &nbsp;&nbsp; &nbsp;--OUTPUT THE REGISTER BASED ON THE ADDRESS<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;WHEN &quot;00&quot; =&gt;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;R0 &lt;= q_s;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;WHEN &quot;01&quot; =&gt;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;R1 &lt;= q_s;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;WHEN &quot;10&quot; =&gt;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;R2 &lt;= q_s;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;WHEN &quot;11&quot; =&gt;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;R3 &lt;= q_s;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;END CASE;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />END PROCESS;<br />--**************************************************************************************************<br />--&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;MIRRORING PROCESS<br />--**************************************************************************************************<br />PROCESS &#40;chr_addr_in, R0&#41;<br />&nbsp; &nbsp;--IF R0&#40;1&#41; = 1, THEN R0&#40;0&#41; DEFINES HORIZONTAL OR VERTICAL MIRRORING &#40;0-&gt;vert 1-&gt;horiz&#41;<br />&nbsp; &nbsp;IF&#40;R0&#40;1&#41; = '1'&#41; THEN&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;<br />&nbsp; &nbsp;&nbsp; &nbsp;cirama10 &lt;= &#40;chr_addr_in&#40;10&#41; AND &#40;R0&#40;0&#41;&#41;&#41; OR &#40;chr_addr_in&#40;11&#41; AND NOT R0&#40;0&#41;&#41;;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;<br />&nbsp; &nbsp;ELSE<br />&nbsp; &nbsp;--IF R0&#40;1&#41; = 0, THEN R0&#40;0&#41; DEFINES WHICH NAMETABLE IS BEING ACCESSED<br />&nbsp; &nbsp;--I.E. SINGLE SCREEN MIRRORING&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;<br />&nbsp; &nbsp;&nbsp; &nbsp;cirama10 &lt;= R0&#40;0&#41;;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;<br />&nbsp; &nbsp;END IF;<br />END PROCESS;<br />--**************************************************************************************************<br />--&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;MAPPING PROCESS<br />--**************************************************************************************************<br />PROCESS&#40;R0, R1, R2, R3, prg_addr_in, chr_addr_in&#41;<br />&nbsp; &nbsp;BEGIN<br />&nbsp; &nbsp;--PRG BUS ADDRESS SWITCHING<br />&nbsp; &nbsp;IF&#40;R0&#40;3&#41; = '1'&#41; THEN&nbsp; &nbsp;&nbsp; &nbsp;--when we're doing 16k bankswitching<br />&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;R0&#40;2&#41; = '1'&#41; THEN&nbsp; &nbsp;&nbsp; &nbsp;--when we're swapping the lower bank<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;17&#41; &lt;= R3&#40;3&#41; OR prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;16&#41; &lt;= R3&#40;2&#41; OR prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;15&#41; &lt;= R3&#40;1&#41; OR prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;14&#41; &lt;= R3&#40;0&#41; OR prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;ELSE&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--when we're swapping the upper bank<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;17&#41; &lt;= R3&#40;3&#41; AND prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;16&#41; &lt;= R3&#40;2&#41; AND prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;15&#41; &lt;= R3&#40;1&#41; AND prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;14&#41; &lt;= R3&#40;0&#41; AND prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;ELSE&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;--when we're doing 32k bankswitching<br />&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;17&#41; &lt;= R3&#40;3&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;16&#41; &lt;= R3&#40;2&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;15&#41; &lt;= R3&#40;1&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;prg_addr_out&#40;14&#41; &lt;= prg_addr_in&#40;14&#41;;<br />&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;--PRG ROM CONTROL LINES&nbsp; &nbsp;<br />&nbsp; &nbsp;prgceout &lt;= STD_LOGIC&#40;prgcein OR NOT&#40;prgrw&#41;&#41;;<br />&nbsp; &nbsp;--CHR BUS ADDRESS SWITCHING<br />&nbsp; &nbsp;IF&#40;R0&#40;4&#41; = '1'&#41; THEN<br />&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;chr_addr_in&#40;12&#41; = '1'&#41; THEN<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;chr_addr_out&#40;16 DOWNTO 12&#41; &lt;= R2&#40;4 DOWNTO 0&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;ELSE<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;chr_addr_out&#40;16 DOWNTO 12&#41; &lt;= R1&#40;4 DOWNTO 0&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;ELSE<br />&nbsp; &nbsp;&nbsp; &nbsp;chr_addr_out&#40;16 DOWNTO 13&#41; &lt;= R1&#40;4 DOWNTO 1&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;chr_addr_out&#40;12&#41; &lt;= chr_addr_in&#40;12&#41;;<br />&nbsp; &nbsp;END IF;<br />END PROCESS;<br /></div>
<br />If it's not too much to look at XD any input would be greatly appreciated.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>loopy</b> [ Sat May 02, 2009 4:33 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b>Re: Emulating MMC1 in VHDL: HELP</b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Tried simulating?
<br />
<br />My VHDL is rusty, but I'll give it a shot.
<br />
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">q_s&#40;count&#41; &lt;= s_in;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;--PLACE THE DATA INTO THE NEXT MSB <br />count := count + 1;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;--INCREMENT THE COUNTER <br />IF&#40;count = 5&#41; THEN&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;--IF WE'VE CLOCKED IN 5 BITS <br />&nbsp; count := 0;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;--RESET THE COUNTER <br />&nbsp; CASE prg_addr_in&#40;14 DOWNTO 13&#41; IS&nbsp; &nbsp; &nbsp; --OUTPUT THE REGISTER BASED ON THE ADDRESS <br />&nbsp; &nbsp; &nbsp;WHEN &quot;00&quot; =&gt; <br />&nbsp; &nbsp; &nbsp; &nbsp; R0 &lt;= q_s; <br />&nbsp; &nbsp; &nbsp;WHEN &quot;01&quot; =&gt; <br />&nbsp; &nbsp; &nbsp; &nbsp; R1 &lt;= q_s; <br />&nbsp; &nbsp; &nbsp;WHEN &quot;10&quot; =&gt; <br />&nbsp; &nbsp; &nbsp; &nbsp; R2 &lt;= q_s; <br />&nbsp; &nbsp; &nbsp;WHEN &quot;11&quot; =&gt; <br />&nbsp; &nbsp; &nbsp; &nbsp; R3 &lt;= q_s; <br />&nbsp; END CASE;<br /></div><br /><br />I don't think Rx is catching the latest bit in q_s.  Instead, try:<br /><br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">q_s&#40;count&#41; &lt;= s_in;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;--PLACE THE DATA INTO THE NEXT MSB <br />count := count + 1;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;--INCREMENT THE COUNTER <br />IF&#40;count = 5&#41; THEN&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;--IF WE'VE CLOCKED IN 5 BITS <br />&nbsp; count := 0;&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;--RESET THE COUNTER <br />&nbsp; CASE prg_addr_in&#40;14 DOWNTO 13&#41; IS&nbsp; &nbsp; &nbsp; --OUTPUT THE REGISTER BASED ON THE ADDRESS <br />&nbsp; &nbsp; &nbsp;WHEN &quot;00&quot; =&gt; <br />&nbsp; &nbsp; &nbsp; &nbsp; R0 &lt;= s_in &amp; q_s&#40;3 DOWNTO 0&#41;; <br />&nbsp; &nbsp; &nbsp;WHEN &quot;01&quot; =&gt; <br />&nbsp; &nbsp; &nbsp; &nbsp; R1 &lt;= s_in &amp; q_s&#40;3 DOWNTO 0&#41;; <br />&nbsp; &nbsp; &nbsp;WHEN &quot;10&quot; =&gt; <br />&nbsp; &nbsp; &nbsp; &nbsp; R2 &lt;= s_in &amp; q_s&#40;3 DOWNTO 0&#41;; <br />&nbsp; &nbsp; &nbsp;WHEN &quot;11&quot; =&gt; <br />&nbsp; &nbsp; &nbsp; &nbsp; R3 &lt;= s_in &amp; q_s&#40;3 DOWNTO 0&#41;; <br />&nbsp; END CASE;<br /></div>
<br />Oh, and you might want to try using M2 instead of /CE for your clock.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>2600</b> [ Sat May 02, 2009 9:41 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I've got Z80 on the brain, but I'd double check when is the data valid from the 2A03.  From a quick glance, I don't think you have it correct.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>kathaku</b> [ Sat May 02, 2009 9:11 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Alright  I'm trying to figure this out but nothing seems to work.  Can anyone show me what a typical write to an MMC1 looks like in terms of logic levels?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>kyuusaku</b> [ Sun May 03, 2009 12:05 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Maybe you shouldn't clock the parallel registers asynchronously. I don't think they're reset on D7 either.
<br />
<br />I believe this is right (from memory and sorry for the pseudo-HDL, I stay away from VHDL):
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">on &#40;!romsel&#41; // neg edge<br />&#123;<br />&nbsp; &nbsp;if &#40;!rw &amp;&amp; d&#91;7&#93;&#41;<br />&nbsp; &nbsp;&#123;<br />&nbsp; &nbsp;&nbsp; &nbsp;count = 0; // async reset<br />&nbsp; &nbsp;&nbsp; &nbsp;data = 0;<br />&nbsp; &nbsp;&#125;<br />&nbsp; &nbsp;elseif &#40;!rw &amp;&amp; !count&#91;2&#93;&#41;<br />&nbsp; &nbsp;&#123;<br />&nbsp; &nbsp;&nbsp; &nbsp;count &lt;= count + 1;<br />&nbsp; &nbsp;&nbsp; &nbsp;data &lt;= &#123;d&#91;0&#93;,data&#91;3:1&#93;&#125;;<br />&nbsp; &nbsp;&#125;<br />&nbsp; &nbsp;elseif &#40;!rw &amp;&amp; count&#91;2&#93;&#41; // making it the 5th clock<br />&nbsp; &nbsp;&#123;<br />&nbsp; &nbsp;&nbsp; &nbsp;count = 0; // async<br />&nbsp; &nbsp;&nbsp; &nbsp;reg&#91;a&#91;14:13&#93;&#93; &lt;= &#123;d&#91;0&#93;,data&#125;;<br />&nbsp; &nbsp;&#125;<br />&#125;</div>

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>2600</b> [ Sun May 03, 2009 11:00 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Just looked at a 6502 datasheet.  It still doesn't look like you are reading the data off the bus at the correct time.  
<br />
<br />I'd use on the falling edge of M2 when RW is low.  You may be able to get by on the rising edge of RW, but falling edge of RW is definitely wrong.
<br />
<br />Let us know if you get it working.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>loopy</b> [ Sun May 03, 2009 11:13 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />I do everything on rising M2 in my powerpak  mappers.  My MMC1 code:
<br />
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">always@&#40;posedge m2&#41; begin<br />&nbsp; &nbsp;if&#40;~rw &amp;&amp; ain&#91;15&#93;&#41; begin<br />&nbsp; &nbsp;&nbsp; &nbsp;latch &lt;= &#123;din&#91;0&#93;,latch&#91;3:1&#93;&#125;;<br />&nbsp; &nbsp;&nbsp; &nbsp;if&#40;din&#91;7&#93;&#41; begin<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg0 &lt;= 'b01100;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&#123;reg1, reg2, reg3, count&#125; &lt;= 0;<br />&nbsp; &nbsp;&nbsp; &nbsp;end else begin<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;if&#40;~count&#91;2&#93;&#41;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;count &lt;= count+1;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;else begin<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;count&lt;=0;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;case&#40;ain&#91;14:13&#93;&#41;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;0:reg0&lt;=&#123;din&#91;0&#93;,latch&#125;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;1:reg1&lt;=&#123;din&#91;0&#93;,latch&#125;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;2:reg2&lt;=&#123;din&#91;0&#93;,latch&#125;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;3:reg3&lt;=&#123;din&#91;0&#93;,latch&#125;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;endcase<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;end<br />&nbsp; &nbsp;&nbsp; &nbsp;end<br />&nbsp; &nbsp;end<br />end<br /></div>
<br />
<br />(edit)
<br />Oh, something else I just thought of... what does your R0 reset to? (hard reset, not D7 write)

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>2600</b> [ Sun May 03, 2009 11:37 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">loopy wrote:</div><div class="quotecontent">I do everything on rising M2 in my powerpak  mappers.</div>
<br />
<br />Wouldn't be the first time I'm wrong.  I looked at another 6502 datasheet and came to the same conclusion,but like I said I've got Z80 on the brain.  Do you have any documentation that you can point me to that would say rising_edge of M2?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>loopy</b> [ Sun May 03, 2009 11:41 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">2600 wrote:</div><div class="quotecontent">Do you have any documentation that you can point me to that would say rising_edge of M2?</div>
<br />No docs. That's what bunnyboy's example mapper did, so I followed suit.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>kyuusaku</b> [ Sun May 03, 2009 1:06 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Data is latched inside the 6502 on the falling edge, but output data seems to be valid on the rising edge.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>2600</b> [ Sun May 03, 2009 2:27 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">kyuusaku wrote:</div><div class="quotecontent">Data is latched inside the 6502 on the falling edge, but output data seems to be valid on the rising edge.</div>
<br />
<br />Which data sheet are you looking at?

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>kathaku</b> [ Sun May 03, 2009 4:05 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />Alright well I've tried almost everything, always with the same black screen.  I'm starting to think this is maybe a hardware problem.  I have reg0 to init to 0x0C on startup and on every reset of the PLD, but I haven't verified that it's working.
<br />
<br />This is my most recent code, which is still not working:
<br /><div class="codetitle"><b>Code:</b></div><div class="codecontent">&nbsp; &nbsp;PROCESS &#40;m2_in, reset&#41;<br />&nbsp; &nbsp;VARIABLE count: INTEGER RANGE 0 TO 5;<br />&nbsp; &nbsp;BEGIN<br />&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;reset = '0'&#41;THEN<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg0 &lt;= &quot;01100&quot;;<br />&nbsp; &nbsp;&nbsp; &nbsp;ELSIF&#40;m2_in = '1' AND clk_in'EVENT&#41; THEN&nbsp; &nbsp;&nbsp; &nbsp;--on positive edge of M2&nbsp; &nbsp;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;&#40;prgrw_in OR prgce_in&#41; = '0'&#41; THEN&nbsp; &nbsp;--when R/W is low and /CE is low<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;q_s&#40;count&#41; &lt;= s_in;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;r_in = '1'&#41; THEN<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg0 &lt;= &quot;01100&quot;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg1 &lt;= &quot;00000&quot;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg2 &lt;= &quot;00000&quot;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg3 &lt;= &quot;00000&quot;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;count := 0;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;ELSE<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;count = 5&#41; THEN<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;count := 0;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;CASE dest_in IS<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;WHEN &quot;00&quot; =&gt;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg0 &lt;= q_s&#40;4 DOWNTO 0&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;WHEN &quot;01&quot; =&gt;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg1 &lt;= q_s&#40;4 DOWNTO 0&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;WHEN &quot;10&quot; =&gt;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg2 &lt;= q_s&#40;4 DOWNTO 0&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;WHEN &quot;11&quot; =&gt;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg3 &lt;= q_s&#40;4 DOWNTO 0&#41;;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;END CASE;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;ELSE&nbsp; &nbsp;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;count := count + 1;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;&nbsp; &nbsp;END IF;<br />&nbsp; &nbsp;END PROCESS;<br />&nbsp; &nbsp;reg0out &lt;= reg0;<br />&nbsp; &nbsp;reg1out &lt;= reg1;<br />&nbsp; &nbsp;reg2out &lt;= reg2;<br />&nbsp; &nbsp;reg3out &lt;= reg3;<br /></div>
<br />
<br />I've been playing with an MMC1 cart and I can write data into <em>it</em>, using some dip switches, I think next I'm gonna pull my UNES apart and see if I can write to it the same way.
<br />
<br />And also, the reset in the code is just a signal sent to the PLC from the MCU when the NES is OFF (low = off).

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>2600</b> [ Sun May 03, 2009 5:20 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">kathaku wrote:</div><div class="quotecontent"><div class="codetitle"><b>Code:</b></div><div class="codecontent">&nbsp; &nbsp;PROCESS &#40;m2_in, reset&#41;<br />&nbsp; &nbsp;VARIABLE count: INTEGER RANGE 0 TO 5;<br />&nbsp; &nbsp;BEGIN<br />&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;reset = '0'&#41;THEN<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;reg0 &lt;= &quot;01100&quot;;<br />&nbsp; &nbsp;&nbsp; &nbsp;ELSIF&#40;m2_in = '1' AND clk_in'EVENT&#41; THEN&nbsp; &nbsp;&nbsp; &nbsp;--on positive edge of M2&nbsp; &nbsp;<br />&nbsp; &nbsp;&nbsp; &nbsp;&nbsp; &nbsp;IF&#40;&#40;prgrw_in OR prgce_in&#41; = '0'&#41; THEN&nbsp; &nbsp;--when R/W is low and /CE is low<br /><br /></div><br /><br />.</div>
<br />
<br />1. I don't write my VHDL like this, and don't recall if it is valid.  Specifically, 
<br />m2_in = '1' AND clk_in'EVENT
<br />
<br />I'd either say rising_edge(m2_in)  or m2_in = '1' AND m2_in'EVENT
<br />
<br />2. You have prgrw_in OR prgce_in  shouldn't that be an AND instead of OR
<br />
<br />3. If it was me, I'd probably put the IF prgrw_in part before the rising_edge(M2_in).  
<br />
<br />4. I'd also add prgrw_in and prgce_in to the Process statement.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>kathaku</b> [ Sun May 03, 2009 10:39 pm ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" />My bad, that clk_in'EVENT is a typo.  It is actually m2_in'EVENT.  I would put the IF prgrw_in = '0' first but my compiler can't accept any conditions above an edge condition.
<br />
<br />Now, IF((prgrw_in OR prgce_in) = '0') logically equates to true if they are both low.  Something like IF((prgrw_in AND prgce_in) = '0') would be true if one or the other, or both, were zero.  In that case, reads or writes would be considered a write to the MMC1, but correct me if I'm wrong - I've been staring at this code so long  it's all blurring together.

		

		</td>
	</tr>
	</table>


	<hr width="85%" />

	<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
	<tr>
		<td width="10%" nowrap="nowrap">Author:&nbsp;</td>
		<td><b>2600</b> [ Mon May 04, 2009 4:12 am ]</td>
	</tr>
	<tr>
		<td width="10%" nowrap="nowrap">Post subject:&nbsp;</td>
		<td><b></b></td>
	</tr>
	<tr>
		<td colspan="2"><hr class="sep" /><div class="quotetitle">kathaku wrote:</div><div class="quotecontent"><br />Now, IF((prgrw_in OR prgce_in) = '0') logically equates to true if they are both low.  Something like IF((prgrw_in AND prgce_in) = '0') would be true if one or the other, or both, were zero.  In that case, reads or writes would be considered a write to the MMC1, but correct me if I'm wrong - I've been staring at this code so long  it's all blurring together.</div>
<br />
<br />I see what you are saying, but try to avoid writing like that as I'll get it confused.  Now I have to go back and think about what you wrote.
<br />You could write
<br />
<br /> if ((prgrw_in  = '0') AND (prgce_in ='0')) then
<br />
<br />to avoid confusion.  I think we both will agree that is correct.

		

		</td>
	</tr>
	</table>


<hr width="85%" />

<table width="85%" cellspacing="3" cellpadding="0" border="0" align="center">
<tr>
	<td><span class="gensmall">Page <strong>1</strong> of <strong>2</strong></span></td>
	<td align="right"><span class="gensmall">All times are UTC - 7 hours </span></td>
</tr>
<tr>
	<td colspan="2" align="center"><span class="gensmall">Powered by phpBB&reg; Forum Software &copy; phpBB Group<br />http://www.phpbb.com/</span></td>
</tr>
</table>

</body>
</html>