INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 5/full_add/full_add.srcs/sources_1/new/full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 5/full_add/full_add.srcs/sources_1/imports/new/half_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module half_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 5/full_add/full_add.srcs/sim_1/new/TB_full_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TB_full_add
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/My Drive/School/UMD/Fall 2022/enee245/Xilinx/Lab 5/full_add/full_add.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
