  • Index
  • December 2023

VCVTUW2PH — Convert Packed Unsigned Word Integers to FP16 Values

Instruction En Bit Mode Flag Support Instruction En Bit Mode Flag Support 64/32 CPUID Feature Instruction En Bit Mode Flag CPUID Feature Instruction En Bit Mode
 Flag Op/ 64/32 CPUID Feature Instruction En Bit Mode Flag 64/32 CPUID Feature Instruction En Bit Mode Flag CPUID Feature Instruction En Bit Mode Flag Op/ 64/32    Support                                          Description
                                                                          CPUID Feature
EVEX.128.F2.MAP5.W0 7D /r VCVTUW2PH xmm1{k1}{z}, xmm2/m128/m16bcst                                                                                                A V/V     AVX512-FP16 Convert eight packed unsigned word integers from xmm2/m128/m16bcst to
                                                                                                                                                                            AVX512VL    FP16 values, and store the result in xmm1 subject to writemask k1.
EVEX.256.F2.MAP5.W0 7D /r VCVTUW2PH ymm1{k1}{z}, ymm2/m256/m16bcst                                                                                                A V/V     AVX512-FP16 Convert sixteen packed unsigned word integers from ymm2/m256/m16bcst
                                                                                                                                                                            AVX512VL    to FP16 values, and store the result in ymm1 subject to writemask k1.
                                                                                                                                                                                        Convert thirty-two packed unsigned word integers from zmm2/m512/
EVEX.512.F2.MAP5.W0 7D /r VCVTUW2PH zmm1{k1}{z}, zmm2/m512/m16bcst {er}                                                                                           A V/V     AVX512-FP16 m16bcst to FP16 values, and store the result in zmm1 subject to
                                                                                                                                                                                        writemask k1.

Instruction Operand Encoding ¶

Op/En Tuple   Operand 1      Operand 2    Operand 3 Operand 4
A     Full  ModRM:reg (w)  ModRM:r/m (r)  N/A       N/A

Description ¶

This instruction converts packed unsigned word integers in the source operand to FP16 values in the destination operand. When conversion is inexact, the value returned is rounded according to the rounding control bits in the MXCSR register or embedded
rounding controls.

The destination elements are updated according to the writemask.

If the result of the convert operation is overflow and MXCSR.OM=0 then a SIMD exception will be raised with OE=1, PE=1.

