// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="spi_master_spi_master,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu3eg-sfvc784-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.883000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=156,HLS_SYN_LUT=325,HLS_VERSION=2024_2}" *)

module spi_master (
        ap_clk,
        ap_rst,
        sclk,
        cs,
        mosi,
        miso,
        miso_ap_vld,
        data_out,
        data_out_ap_vld,
        data_in,
        data_in_ap_vld,
        flag
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
output  [0:0] sclk;
output  [0:0] cs;
output  [0:0] mosi;
input  [0:0] miso;
input   miso_ap_vld;
input  [31:0] data_out;
input   data_out_ap_vld;
output  [31:0] data_in;
output   data_in_ap_vld;
input  [0:0] flag;

reg[0:0] sclk;
reg[0:0] cs;
reg[0:0] mosi;
reg[31:0] data_in;
reg data_in_ap_vld;

wire    sclk_ap_vld;
wire    sclk_ap_ack;
reg    cs_ap_vld;
wire    cs_ap_ack;
wire    mosi_ap_vld;
wire    mosi_ap_ack;
reg    miso_ap_ack;
reg    data_out_ap_ack;
wire    data_in_ap_ack;
wire    cs_blk_n;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [0:0] tmp_reg_195;
reg    miso_blk_n;
wire    ap_CS_fsm_state2;
wire   [0:0] flag_read_read_fu_78_p2;
wire   [0:0] tmp_nbreadreq_fu_84_p3;
wire   [0:0] tmp_1_nbreadreq_fu_92_p3;
reg    data_out_blk_n;
wire    data_in_blk_n;
reg   [31:0] received_data_load_1_reg_202;
reg   [31:0] send_data_reg_207;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_done;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_idle;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_ready;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_ack;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_ack;
wire   [0:0] grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_vld;
wire   [0:0] grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_vld;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_miso_ap_ack;
wire   [31:0] grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_received_data_3_out;
wire    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_received_data_3_out_ap_vld;
reg    grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start_reg;
reg    ap_predicate_op35_read_state2;
reg    ap_predicate_op38_write_state2;
reg    ap_predicate_op42_read_state2;
reg    ap_block_state2_ignore_call3;
wire    ap_CS_fsm_state3;
reg   [0:0] sclk_reg;
reg   [0:0] mosi_reg;
reg   [31:0] received_data_fu_70;
wire   [31:0] received_data_1_fu_155_p3;
reg    ap_block_state4;
reg    ap_block_state2;
wire    ap_CS_fsm_state1;
reg    ap_block_state5;
wire   [30:0] trunc_ln55_fu_151_p1;
reg   [4:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 5'd1;
#0 grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start_reg = 1'b0;
#0 received_data_fu_70 = 32'd0;
end

spi_master_spi_master_Pipeline_VITIS_LOOP_30_2 grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start),
    .ap_done(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_done),
    .ap_idle(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_idle),
    .ap_ready(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_ready),
    .sclk_ap_ack(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_ack),
    .mosi_ap_ack(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_ack),
    .miso_ap_vld(miso_ap_vld),
    .received_data(received_data_load_1_reg_202),
    .sclk(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk),
    .sclk_ap_vld(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_vld),
    .send_data(send_data_reg_207),
    .mosi(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi),
    .mosi_ap_vld(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_vld),
    .miso(miso),
    .miso_ap_ack(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_miso_ap_ack),
    .received_data_3_out(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_received_data_3_out),
    .received_data_3_out_ap_vld(grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_received_data_3_out_ap_vld)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start_reg <= 1'b0;
    end else begin
        if (((tmp_nbreadreq_fu_84_p3 == 1'd1) & (flag == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2_ignore_call3))) begin
            grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start_reg <= 1'b1;
        end else if ((grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_ready == 1'b1)) begin
            grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        received_data_fu_70 <= 32'd0;
    end else if (((tmp_1_nbreadreq_fu_92_p3 == 1'd1) & (tmp_nbreadreq_fu_84_p3 == 1'd0) & (flag == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        received_data_fu_70 <= received_data_1_fu_155_p3;
    end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
        received_data_fu_70 <= grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_received_data_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        mosi_reg <= grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        received_data_load_1_reg_202 <= received_data_fu_70;
        send_data_reg_207 <= data_out;
        tmp_reg_195 <= tmp_nbreadreq_fu_84_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        sclk_reg <= grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk;
    end
end

assign ap_ST_fsm_state1_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state2)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state5)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_reg_195 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5))) begin
        cs = 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
        cs = 1'd0;
    end else begin
        cs = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_reg_195 == 1'd1) & (1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)))) begin
        cs_ap_vld = 1'b1;
    end else begin
        cs_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
        data_in = grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_received_data_3_out;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2) & (ap_predicate_op38_write_state2 == 1'b1))) begin
        data_in = received_data_1_fu_155_p3;
    end else begin
        data_in = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2) & (ap_predicate_op38_write_state2 == 1'b1)) | ((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4)))) begin
        data_in_ap_vld = 1'b1;
    end else begin
        data_in_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2) & (ap_predicate_op42_read_state2 == 1'b1))) begin
        data_out_ap_ack = 1'b1;
    end else begin
        data_out_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_84_p3 == 1'd1) & (flag == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        data_out_blk_n = data_out_ap_vld;
    end else begin
        data_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op35_read_state2 == 1'b1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
        miso_ap_ack = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        miso_ap_ack = grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_miso_ap_ack;
    end else begin
        miso_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_nbreadreq_fu_92_p3 == 1'd1) & (tmp_nbreadreq_fu_84_p3 == 1'd0) & (flag == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        miso_blk_n = miso_ap_vld;
    end else begin
        miso_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        mosi = grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi;
    end else begin
        mosi = mosi_reg;
    end
end

always @ (*) begin
    if (((grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        sclk = grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk;
    end else begin
        sclk = sclk_reg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((flag_read_read_fu_78_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((tmp_nbreadreq_fu_84_p3 == 1'd0) & (flag == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else if (((tmp_nbreadreq_fu_84_p3 == 1'd1) & (flag == 1'd1) & (1'b1 == ap_CS_fsm_state2) & (1'b0 == ap_block_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state2 = (((ap_predicate_op35_read_state2 == 1'b1) & (miso_ap_vld == 1'b0)) | ((data_out_ap_vld == 1'b0) & (ap_predicate_op42_read_state2 == 1'b1)) | ((data_in_ap_ack == 1'b0) & (ap_predicate_op38_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_ignore_call3 = (((ap_predicate_op35_read_state2 == 1'b1) & (miso_ap_vld == 1'b0)) | ((data_out_ap_vld == 1'b0) & (ap_predicate_op42_read_state2 == 1'b1)) | ((data_in_ap_ack == 1'b0) & (ap_predicate_op38_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state4 = ((data_in_ap_ack == 1'b0) | (cs_ap_ack == 1'b0));
end

always @ (*) begin
    ap_block_state5 = ((tmp_reg_195 == 1'd1) & (cs_ap_ack == 1'b0));
end

always @ (*) begin
    ap_predicate_op35_read_state2 = ((tmp_1_nbreadreq_fu_92_p3 == 1'd1) & (tmp_nbreadreq_fu_84_p3 == 1'd0) & (flag == 1'd1));
end

always @ (*) begin
    ap_predicate_op38_write_state2 = ((tmp_1_nbreadreq_fu_92_p3 == 1'd1) & (tmp_nbreadreq_fu_84_p3 == 1'd0) & (flag == 1'd1));
end

always @ (*) begin
    ap_predicate_op42_read_state2 = ((tmp_nbreadreq_fu_84_p3 == 1'd1) & (flag == 1'd1));
end

assign cs_ap_ack = 1'b1;

assign cs_blk_n = 1'b1;

assign data_in_ap_ack = 1'b1;

assign data_in_blk_n = 1'b1;

assign flag_read_read_fu_78_p2 = flag;

assign grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start = grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_ap_start_reg;

assign grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_ack = (mosi_ap_ack & ap_CS_fsm_state3);

assign grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_ack = (sclk_ap_ack & ap_CS_fsm_state3);

assign mosi_ap_ack = 1'b1;

assign mosi_ap_vld = grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_mosi_ap_vld;

assign received_data_1_fu_155_p3 = {{trunc_ln55_fu_151_p1}, {miso}};

assign sclk_ap_ack = 1'b1;

assign sclk_ap_vld = grp_spi_master_Pipeline_VITIS_LOOP_30_2_fu_128_sclk_ap_vld;

assign tmp_1_nbreadreq_fu_92_p3 = miso_ap_vld;

assign tmp_nbreadreq_fu_84_p3 = data_out_ap_vld;

assign trunc_ln55_fu_151_p1 = received_data_fu_70[30:0];

endmodule //spi_master
