{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1686285716715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1686285716715 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 21:41:56 2023 " "Processing started: Thu Jun 08 21:41:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1686285716715 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686285716715 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bitcoin_hash -c bitcoin_hash " "Command: quartus_map --read_settings_files=on --write_settings_files=off bitcoin_hash -c bitcoin_hash" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686285716715 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1686285716912 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1686285716912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_bitcoin_hash.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_bitcoin_hash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bitcoin_hash " "Found entity 1: tb_bitcoin_hash" {  } { { "tb_bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/tb_bitcoin_hash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686285721660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686285721660 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bitcoin_hash.sv(68) " "Verilog HDL information at bitcoin_hash.sv(68): always construct contains both blocking and non-blocking assignments" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1686285721661 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE bitcoin_hash.sv(3) " "Verilog HDL Declaration information at bitcoin_hash.sv(3): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1686285721661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitcoin_hash.sv 1 1 " "Found 1 design units, including 1 entities, in source file bitcoin_hash.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bitcoin_hash " "Found entity 1: bitcoin_hash" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686285721661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686285721661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simplified_sha256.sv 1 1 " "Found 1 design units, including 1 entities, in source file simplified_sha256.sv" { { "Info" "ISGN_ENTITY_NAME" "1 simplified_sha256 " "Found entity 1: simplified_sha256" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1686285721662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686285721662 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "simplified_sha256 simplified_sha256.sv(34) " "Verilog HDL Parameter Declaration warning at simplified_sha256.sv(34): Parameter Declaration in module \"simplified_sha256\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "simplified_sha256.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv" 34 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1686285721663 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bitcoin_hash " "Elaborating entity \"bitcoin_hash\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686285721678 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "H_B1 bitcoin_hash.sv(30) " "Verilog HDL or VHDL warning at bitcoin_hash.sv(30): object \"H_B1\" assigned a value but never read" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1686285721679 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 bitcoin_hash.sv(178) " "Verilog HDL assignment warning at bitcoin_hash.sv(178): truncated value with size 32 to match size of target (16)" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1686285721685 "|bitcoin_hash"}
{ "Error" "EVRFX_VERI_MIX_BLOCK_NON_BLOCK" "nonce bitcoin_hash.sv(47) " "Verilog HDL error at bitcoin_hash.sv(47): variable \"nonce\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 47 0 0 } }  } 0 10110 "Verilog HDL error at %2!s!: variable \"%1!s!\" has mixed blocking and nonblocking Procedural Assignments -- must be all blocking or all nonblocking assignments" 0 0 "Analysis & Synthesis" 0 -1 1686285721685 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "done bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"done\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721687 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_we bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"mem_we\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721687 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_write_data bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"mem_write_data\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721687 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "load_counter bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"load_counter\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721687 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sha_start bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"sha_start\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721687 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nonce bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"nonce\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721687 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721688 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sha_output_addr bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"sha_output_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721689 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "internal_output_addr bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"internal_output_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721689 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sha_message_addr bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"sha_message_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721689 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mem_addr bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"mem_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721689 "|bitcoin_hash"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sha_read_data bitcoin_hash.sv(68) " "Verilog HDL Always Construct warning at bitcoin_hash.sv(68): inferring latch(es) for variable \"sha_read_data\", which holds its previous value in one or more paths through the always construct" {  } { { "bitcoin_hash.sv" "" { Text "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv" 68 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1686285721689 "|bitcoin_hash"}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1686285721691 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/output_files/bitcoin_hash.map.smsg " "Generated suppressed messages file C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/output_files/bitcoin_hash.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1686285721705 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 16 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4785 " "Peak virtual memory: 4785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1686285721733 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Jun 08 21:42:01 2023 " "Processing ended: Thu Jun 08 21:42:01 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1686285721733 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1686285721733 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1686285721733 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1686285721733 ""}
