synthesis:  version Diamond (64-bit) 3.1.0.96

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.
Wed May 14 14:43:32 2014


Command Line:  synthesis -f Lab4_SmartTekbotRemote_Lab4_SmartTekbotRemote_lattice.synproj -gui 

-- all messages logged in file synthesis.log
INFO:                                                           
INFO: ##########################################################
INFO: ### Lattice Family : MachXO2A
INFO: ### Device  : LCMXO2-7000HE
INFO: ### Package : TQFP144
INFO: ### Speed   : 4
INFO: ##########################################################
INFO:                                                           
INFO: fix_gated_clocks = 1
-- Technology check ok...
c:/lscc/diamond/3.1_x64/bin/nt64/lab4_smarttekbotremote/section4_verilog.v(1): INFO: compiling module Lolhi (VERI-1018)
c:/lscc/diamond/3.1_x64/bin/nt64/lab4_smarttekbotremote/section4_verilog.v(59): INFO: compiling module inverter_nick_yay (VERI-1018)
c:/lscc/diamond/3.1_x64/bin/nt64/lab4_smarttekbotremote/lab4_smarttekbotremote/section2_schematic.v(3): INFO: compiling module section2_schematic (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(49): INFO: compiling module AND3 (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(43): INFO: compiling module AND2 (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(930): INFO: compiling module OR2 (VERI-1018)
C:/lscc/diamond/3.1_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v(563): INFO: compiling module INV (VERI-1018)
c:/lscc/diamond/3.1_x64/bin/nt64/lab4_smarttekbotremote/section4_verilog.v(48): INFO: compiling module mux2 (VERI-1018)


INFO: Applying 200.000000 MHz constraint to all clocks (LSE-5000)

################### Begin Area Report (Lolhi)######################
Number of register bits => 0 of 5148 (0 % )
AND2 => 2
AND3 => 1
GSR => 1
IB => 5
INV => 3
LUT4 => 7
OB => 4
OR2 => 2
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 0
Clock Enable Nets
Number of Clock Enables: 0
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : AnalogLDir_c, loads : 4
  Net : AnalogRDir_c, loads : 4
  Net : A_c, loads : 2
  Net : C_c, loads : 2
  Net : Z_B, loads : 2
  Net : N_4, loads : 2
  Net : B_c, loads : 1
  Net : Len_c, loads : 1
  Net : Ren_c, loads : 1
  Net : n63, loads : 1
################### End Clock Report ##################

Peak Memory Usage: 57.063  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.406  secs
--------------------------------------------------------------
