

================================================================
== Vivado HLS Report for 'matmul'
================================================================
* Date:           Mon Sep 14 09:26:50 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution2
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.181 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       73|       73| 0.292 us | 0.292 us |   73|   73|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       67|       67|         5|          1|          1|    64|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bias_9_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_9_V_read)" [matmul.cc:31]   --->   Operation 12 'read' 'bias_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bias_8_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_8_V_read)" [matmul.cc:31]   --->   Operation 13 'read' 'bias_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bias_7_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_7_V_read)" [matmul.cc:31]   --->   Operation 14 'read' 'bias_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bias_6_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_6_V_read)" [matmul.cc:31]   --->   Operation 15 'read' 'bias_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bias_5_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_5_V_read)" [matmul.cc:31]   --->   Operation 16 'read' 'bias_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bias_4_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_4_V_read)" [matmul.cc:31]   --->   Operation 17 'read' 'bias_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bias_3_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_3_V_read)" [matmul.cc:31]   --->   Operation 18 'read' 'bias_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%bias_2_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_2_V_read)" [matmul.cc:31]   --->   Operation 19 'read' 'bias_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%bias_1_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_1_V_read)" [matmul.cc:31]   --->   Operation 20 'read' 'bias_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bias_0_V_read_1 = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %bias_0_V_read)" [matmul.cc:31]   --->   Operation 21 'read' 'bias_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weights_9_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_63_V_rea)" [matmul.cc:31]   --->   Operation 22 'read' 'weights_9_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weights_9_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_62_V_rea)" [matmul.cc:31]   --->   Operation 23 'read' 'weights_9_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weights_9_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_61_V_rea)" [matmul.cc:31]   --->   Operation 24 'read' 'weights_9_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weights_9_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_60_V_rea)" [matmul.cc:31]   --->   Operation 25 'read' 'weights_9_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weights_9_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_59_V_rea)" [matmul.cc:31]   --->   Operation 26 'read' 'weights_9_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%weights_9_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_58_V_rea)" [matmul.cc:31]   --->   Operation 27 'read' 'weights_9_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%weights_9_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_57_V_rea)" [matmul.cc:31]   --->   Operation 28 'read' 'weights_9_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%weights_9_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_56_V_rea)" [matmul.cc:31]   --->   Operation 29 'read' 'weights_9_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%weights_9_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_55_V_rea)" [matmul.cc:31]   --->   Operation 30 'read' 'weights_9_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%weights_9_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_54_V_rea)" [matmul.cc:31]   --->   Operation 31 'read' 'weights_9_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%weights_9_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_53_V_rea)" [matmul.cc:31]   --->   Operation 32 'read' 'weights_9_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%weights_9_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_52_V_rea)" [matmul.cc:31]   --->   Operation 33 'read' 'weights_9_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%weights_9_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_51_V_rea)" [matmul.cc:31]   --->   Operation 34 'read' 'weights_9_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%weights_9_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_50_V_rea)" [matmul.cc:31]   --->   Operation 35 'read' 'weights_9_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%weights_9_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_49_V_rea)" [matmul.cc:31]   --->   Operation 36 'read' 'weights_9_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%weights_9_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_48_V_rea)" [matmul.cc:31]   --->   Operation 37 'read' 'weights_9_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%weights_9_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_47_V_rea)" [matmul.cc:31]   --->   Operation 38 'read' 'weights_9_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%weights_9_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_46_V_rea)" [matmul.cc:31]   --->   Operation 39 'read' 'weights_9_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weights_9_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_45_V_rea)" [matmul.cc:31]   --->   Operation 40 'read' 'weights_9_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%weights_9_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_44_V_rea)" [matmul.cc:31]   --->   Operation 41 'read' 'weights_9_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%weights_9_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_43_V_rea)" [matmul.cc:31]   --->   Operation 42 'read' 'weights_9_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%weights_9_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_42_V_rea)" [matmul.cc:31]   --->   Operation 43 'read' 'weights_9_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%weights_9_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_41_V_rea)" [matmul.cc:31]   --->   Operation 44 'read' 'weights_9_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%weights_9_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_40_V_rea)" [matmul.cc:31]   --->   Operation 45 'read' 'weights_9_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%weights_9_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_39_V_rea)" [matmul.cc:31]   --->   Operation 46 'read' 'weights_9_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%weights_9_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_38_V_rea)" [matmul.cc:31]   --->   Operation 47 'read' 'weights_9_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%weights_9_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_37_V_rea)" [matmul.cc:31]   --->   Operation 48 'read' 'weights_9_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%weights_9_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_36_V_rea)" [matmul.cc:31]   --->   Operation 49 'read' 'weights_9_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%weights_9_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_35_V_rea)" [matmul.cc:31]   --->   Operation 50 'read' 'weights_9_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%weights_9_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_34_V_rea)" [matmul.cc:31]   --->   Operation 51 'read' 'weights_9_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%weights_9_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_33_V_rea)" [matmul.cc:31]   --->   Operation 52 'read' 'weights_9_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%weights_9_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_32_V_rea)" [matmul.cc:31]   --->   Operation 53 'read' 'weights_9_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%weights_9_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_31_V_rea)" [matmul.cc:31]   --->   Operation 54 'read' 'weights_9_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%weights_9_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_30_V_rea)" [matmul.cc:31]   --->   Operation 55 'read' 'weights_9_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%weights_9_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_29_V_rea)" [matmul.cc:31]   --->   Operation 56 'read' 'weights_9_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%weights_9_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_28_V_rea)" [matmul.cc:31]   --->   Operation 57 'read' 'weights_9_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weights_9_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_27_V_rea)" [matmul.cc:31]   --->   Operation 58 'read' 'weights_9_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%weights_9_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_26_V_rea)" [matmul.cc:31]   --->   Operation 59 'read' 'weights_9_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%weights_9_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_25_V_rea)" [matmul.cc:31]   --->   Operation 60 'read' 'weights_9_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%weights_9_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_24_V_rea)" [matmul.cc:31]   --->   Operation 61 'read' 'weights_9_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%weights_9_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_23_V_rea)" [matmul.cc:31]   --->   Operation 62 'read' 'weights_9_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%weights_9_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_22_V_rea)" [matmul.cc:31]   --->   Operation 63 'read' 'weights_9_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%weights_9_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_21_V_rea)" [matmul.cc:31]   --->   Operation 64 'read' 'weights_9_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%weights_9_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_20_V_rea)" [matmul.cc:31]   --->   Operation 65 'read' 'weights_9_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weights_9_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_19_V_rea)" [matmul.cc:31]   --->   Operation 66 'read' 'weights_9_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weights_9_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_18_V_rea)" [matmul.cc:31]   --->   Operation 67 'read' 'weights_9_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weights_9_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_17_V_rea)" [matmul.cc:31]   --->   Operation 68 'read' 'weights_9_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weights_9_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_16_V_rea)" [matmul.cc:31]   --->   Operation 69 'read' 'weights_9_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weights_9_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_15_V_rea)" [matmul.cc:31]   --->   Operation 70 'read' 'weights_9_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weights_9_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_14_V_rea)" [matmul.cc:31]   --->   Operation 71 'read' 'weights_9_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weights_9_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_13_V_rea)" [matmul.cc:31]   --->   Operation 72 'read' 'weights_9_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weights_9_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_12_V_rea)" [matmul.cc:31]   --->   Operation 73 'read' 'weights_9_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weights_9_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_11_V_rea)" [matmul.cc:31]   --->   Operation 74 'read' 'weights_9_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weights_9_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_10_V_rea)" [matmul.cc:31]   --->   Operation 75 'read' 'weights_9_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weights_9_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_9_V_read)" [matmul.cc:31]   --->   Operation 76 'read' 'weights_9_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weights_9_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_8_V_read)" [matmul.cc:31]   --->   Operation 77 'read' 'weights_9_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weights_9_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_7_V_read)" [matmul.cc:31]   --->   Operation 78 'read' 'weights_9_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weights_9_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_6_V_read)" [matmul.cc:31]   --->   Operation 79 'read' 'weights_9_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weights_9_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_5_V_read)" [matmul.cc:31]   --->   Operation 80 'read' 'weights_9_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%weights_9_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_4_V_read)" [matmul.cc:31]   --->   Operation 81 'read' 'weights_9_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%weights_9_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_3_V_read)" [matmul.cc:31]   --->   Operation 82 'read' 'weights_9_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%weights_9_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_2_V_read)" [matmul.cc:31]   --->   Operation 83 'read' 'weights_9_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%weights_9_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_1_V_read)" [matmul.cc:31]   --->   Operation 84 'read' 'weights_9_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%weights_9_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_9_0_V_read)" [matmul.cc:31]   --->   Operation 85 'read' 'weights_9_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%weights_8_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_63_V_rea)" [matmul.cc:31]   --->   Operation 86 'read' 'weights_8_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%weights_8_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_62_V_rea)" [matmul.cc:31]   --->   Operation 87 'read' 'weights_8_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%weights_8_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_61_V_rea)" [matmul.cc:31]   --->   Operation 88 'read' 'weights_8_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%weights_8_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_60_V_rea)" [matmul.cc:31]   --->   Operation 89 'read' 'weights_8_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%weights_8_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_59_V_rea)" [matmul.cc:31]   --->   Operation 90 'read' 'weights_8_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%weights_8_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_58_V_rea)" [matmul.cc:31]   --->   Operation 91 'read' 'weights_8_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%weights_8_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_57_V_rea)" [matmul.cc:31]   --->   Operation 92 'read' 'weights_8_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%weights_8_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_56_V_rea)" [matmul.cc:31]   --->   Operation 93 'read' 'weights_8_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%weights_8_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_55_V_rea)" [matmul.cc:31]   --->   Operation 94 'read' 'weights_8_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%weights_8_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_54_V_rea)" [matmul.cc:31]   --->   Operation 95 'read' 'weights_8_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%weights_8_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_53_V_rea)" [matmul.cc:31]   --->   Operation 96 'read' 'weights_8_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%weights_8_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_52_V_rea)" [matmul.cc:31]   --->   Operation 97 'read' 'weights_8_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%weights_8_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_51_V_rea)" [matmul.cc:31]   --->   Operation 98 'read' 'weights_8_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%weights_8_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_50_V_rea)" [matmul.cc:31]   --->   Operation 99 'read' 'weights_8_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%weights_8_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_49_V_rea)" [matmul.cc:31]   --->   Operation 100 'read' 'weights_8_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%weights_8_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_48_V_rea)" [matmul.cc:31]   --->   Operation 101 'read' 'weights_8_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%weights_8_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_47_V_rea)" [matmul.cc:31]   --->   Operation 102 'read' 'weights_8_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%weights_8_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_46_V_rea)" [matmul.cc:31]   --->   Operation 103 'read' 'weights_8_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%weights_8_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_45_V_rea)" [matmul.cc:31]   --->   Operation 104 'read' 'weights_8_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%weights_8_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_44_V_rea)" [matmul.cc:31]   --->   Operation 105 'read' 'weights_8_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%weights_8_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_43_V_rea)" [matmul.cc:31]   --->   Operation 106 'read' 'weights_8_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%weights_8_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_42_V_rea)" [matmul.cc:31]   --->   Operation 107 'read' 'weights_8_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%weights_8_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_41_V_rea)" [matmul.cc:31]   --->   Operation 108 'read' 'weights_8_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%weights_8_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_40_V_rea)" [matmul.cc:31]   --->   Operation 109 'read' 'weights_8_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%weights_8_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_39_V_rea)" [matmul.cc:31]   --->   Operation 110 'read' 'weights_8_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%weights_8_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_38_V_rea)" [matmul.cc:31]   --->   Operation 111 'read' 'weights_8_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%weights_8_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_37_V_rea)" [matmul.cc:31]   --->   Operation 112 'read' 'weights_8_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%weights_8_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_36_V_rea)" [matmul.cc:31]   --->   Operation 113 'read' 'weights_8_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%weights_8_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_35_V_rea)" [matmul.cc:31]   --->   Operation 114 'read' 'weights_8_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%weights_8_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_34_V_rea)" [matmul.cc:31]   --->   Operation 115 'read' 'weights_8_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%weights_8_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_33_V_rea)" [matmul.cc:31]   --->   Operation 116 'read' 'weights_8_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%weights_8_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_32_V_rea)" [matmul.cc:31]   --->   Operation 117 'read' 'weights_8_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%weights_8_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_31_V_rea)" [matmul.cc:31]   --->   Operation 118 'read' 'weights_8_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%weights_8_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_30_V_rea)" [matmul.cc:31]   --->   Operation 119 'read' 'weights_8_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%weights_8_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_29_V_rea)" [matmul.cc:31]   --->   Operation 120 'read' 'weights_8_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%weights_8_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_28_V_rea)" [matmul.cc:31]   --->   Operation 121 'read' 'weights_8_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%weights_8_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_27_V_rea)" [matmul.cc:31]   --->   Operation 122 'read' 'weights_8_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%weights_8_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_26_V_rea)" [matmul.cc:31]   --->   Operation 123 'read' 'weights_8_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%weights_8_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_25_V_rea)" [matmul.cc:31]   --->   Operation 124 'read' 'weights_8_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%weights_8_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_24_V_rea)" [matmul.cc:31]   --->   Operation 125 'read' 'weights_8_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%weights_8_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_23_V_rea)" [matmul.cc:31]   --->   Operation 126 'read' 'weights_8_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%weights_8_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_22_V_rea)" [matmul.cc:31]   --->   Operation 127 'read' 'weights_8_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%weights_8_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_21_V_rea)" [matmul.cc:31]   --->   Operation 128 'read' 'weights_8_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%weights_8_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_20_V_rea)" [matmul.cc:31]   --->   Operation 129 'read' 'weights_8_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%weights_8_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_19_V_rea)" [matmul.cc:31]   --->   Operation 130 'read' 'weights_8_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%weights_8_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_18_V_rea)" [matmul.cc:31]   --->   Operation 131 'read' 'weights_8_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%weights_8_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_17_V_rea)" [matmul.cc:31]   --->   Operation 132 'read' 'weights_8_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%weights_8_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_16_V_rea)" [matmul.cc:31]   --->   Operation 133 'read' 'weights_8_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%weights_8_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_15_V_rea)" [matmul.cc:31]   --->   Operation 134 'read' 'weights_8_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%weights_8_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_14_V_rea)" [matmul.cc:31]   --->   Operation 135 'read' 'weights_8_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%weights_8_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_13_V_rea)" [matmul.cc:31]   --->   Operation 136 'read' 'weights_8_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%weights_8_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_12_V_rea)" [matmul.cc:31]   --->   Operation 137 'read' 'weights_8_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%weights_8_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_11_V_rea)" [matmul.cc:31]   --->   Operation 138 'read' 'weights_8_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%weights_8_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_10_V_rea)" [matmul.cc:31]   --->   Operation 139 'read' 'weights_8_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%weights_8_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_9_V_read)" [matmul.cc:31]   --->   Operation 140 'read' 'weights_8_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%weights_8_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_8_V_read)" [matmul.cc:31]   --->   Operation 141 'read' 'weights_8_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%weights_8_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_7_V_read)" [matmul.cc:31]   --->   Operation 142 'read' 'weights_8_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%weights_8_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_6_V_read)" [matmul.cc:31]   --->   Operation 143 'read' 'weights_8_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%weights_8_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_5_V_read)" [matmul.cc:31]   --->   Operation 144 'read' 'weights_8_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%weights_8_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_4_V_read)" [matmul.cc:31]   --->   Operation 145 'read' 'weights_8_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%weights_8_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_3_V_read)" [matmul.cc:31]   --->   Operation 146 'read' 'weights_8_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%weights_8_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_2_V_read)" [matmul.cc:31]   --->   Operation 147 'read' 'weights_8_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%weights_8_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_1_V_read)" [matmul.cc:31]   --->   Operation 148 'read' 'weights_8_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%weights_8_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_8_0_V_read)" [matmul.cc:31]   --->   Operation 149 'read' 'weights_8_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%weights_7_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_63_V_rea)" [matmul.cc:31]   --->   Operation 150 'read' 'weights_7_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%weights_7_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_62_V_rea)" [matmul.cc:31]   --->   Operation 151 'read' 'weights_7_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%weights_7_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_61_V_rea)" [matmul.cc:31]   --->   Operation 152 'read' 'weights_7_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%weights_7_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_60_V_rea)" [matmul.cc:31]   --->   Operation 153 'read' 'weights_7_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%weights_7_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_59_V_rea)" [matmul.cc:31]   --->   Operation 154 'read' 'weights_7_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%weights_7_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_58_V_rea)" [matmul.cc:31]   --->   Operation 155 'read' 'weights_7_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%weights_7_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_57_V_rea)" [matmul.cc:31]   --->   Operation 156 'read' 'weights_7_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%weights_7_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_56_V_rea)" [matmul.cc:31]   --->   Operation 157 'read' 'weights_7_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%weights_7_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_55_V_rea)" [matmul.cc:31]   --->   Operation 158 'read' 'weights_7_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%weights_7_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_54_V_rea)" [matmul.cc:31]   --->   Operation 159 'read' 'weights_7_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%weights_7_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_53_V_rea)" [matmul.cc:31]   --->   Operation 160 'read' 'weights_7_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%weights_7_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_52_V_rea)" [matmul.cc:31]   --->   Operation 161 'read' 'weights_7_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%weights_7_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_51_V_rea)" [matmul.cc:31]   --->   Operation 162 'read' 'weights_7_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%weights_7_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_50_V_rea)" [matmul.cc:31]   --->   Operation 163 'read' 'weights_7_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%weights_7_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_49_V_rea)" [matmul.cc:31]   --->   Operation 164 'read' 'weights_7_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%weights_7_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_48_V_rea)" [matmul.cc:31]   --->   Operation 165 'read' 'weights_7_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%weights_7_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_47_V_rea)" [matmul.cc:31]   --->   Operation 166 'read' 'weights_7_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%weights_7_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_46_V_rea)" [matmul.cc:31]   --->   Operation 167 'read' 'weights_7_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%weights_7_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_45_V_rea)" [matmul.cc:31]   --->   Operation 168 'read' 'weights_7_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%weights_7_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_44_V_rea)" [matmul.cc:31]   --->   Operation 169 'read' 'weights_7_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%weights_7_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_43_V_rea)" [matmul.cc:31]   --->   Operation 170 'read' 'weights_7_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%weights_7_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_42_V_rea)" [matmul.cc:31]   --->   Operation 171 'read' 'weights_7_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%weights_7_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_41_V_rea)" [matmul.cc:31]   --->   Operation 172 'read' 'weights_7_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.00ns)   --->   "%weights_7_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_40_V_rea)" [matmul.cc:31]   --->   Operation 173 'read' 'weights_7_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%weights_7_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_39_V_rea)" [matmul.cc:31]   --->   Operation 174 'read' 'weights_7_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%weights_7_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_38_V_rea)" [matmul.cc:31]   --->   Operation 175 'read' 'weights_7_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%weights_7_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_37_V_rea)" [matmul.cc:31]   --->   Operation 176 'read' 'weights_7_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%weights_7_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_36_V_rea)" [matmul.cc:31]   --->   Operation 177 'read' 'weights_7_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%weights_7_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_35_V_rea)" [matmul.cc:31]   --->   Operation 178 'read' 'weights_7_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%weights_7_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_34_V_rea)" [matmul.cc:31]   --->   Operation 179 'read' 'weights_7_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%weights_7_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_33_V_rea)" [matmul.cc:31]   --->   Operation 180 'read' 'weights_7_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%weights_7_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_32_V_rea)" [matmul.cc:31]   --->   Operation 181 'read' 'weights_7_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%weights_7_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_31_V_rea)" [matmul.cc:31]   --->   Operation 182 'read' 'weights_7_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%weights_7_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_30_V_rea)" [matmul.cc:31]   --->   Operation 183 'read' 'weights_7_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%weights_7_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_29_V_rea)" [matmul.cc:31]   --->   Operation 184 'read' 'weights_7_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%weights_7_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_28_V_rea)" [matmul.cc:31]   --->   Operation 185 'read' 'weights_7_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%weights_7_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_27_V_rea)" [matmul.cc:31]   --->   Operation 186 'read' 'weights_7_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%weights_7_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_26_V_rea)" [matmul.cc:31]   --->   Operation 187 'read' 'weights_7_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%weights_7_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_25_V_rea)" [matmul.cc:31]   --->   Operation 188 'read' 'weights_7_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%weights_7_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_24_V_rea)" [matmul.cc:31]   --->   Operation 189 'read' 'weights_7_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%weights_7_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_23_V_rea)" [matmul.cc:31]   --->   Operation 190 'read' 'weights_7_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%weights_7_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_22_V_rea)" [matmul.cc:31]   --->   Operation 191 'read' 'weights_7_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%weights_7_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_21_V_rea)" [matmul.cc:31]   --->   Operation 192 'read' 'weights_7_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%weights_7_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_20_V_rea)" [matmul.cc:31]   --->   Operation 193 'read' 'weights_7_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%weights_7_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_19_V_rea)" [matmul.cc:31]   --->   Operation 194 'read' 'weights_7_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%weights_7_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_18_V_rea)" [matmul.cc:31]   --->   Operation 195 'read' 'weights_7_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%weights_7_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_17_V_rea)" [matmul.cc:31]   --->   Operation 196 'read' 'weights_7_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%weights_7_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_16_V_rea)" [matmul.cc:31]   --->   Operation 197 'read' 'weights_7_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%weights_7_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_15_V_rea)" [matmul.cc:31]   --->   Operation 198 'read' 'weights_7_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%weights_7_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_14_V_rea)" [matmul.cc:31]   --->   Operation 199 'read' 'weights_7_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%weights_7_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_13_V_rea)" [matmul.cc:31]   --->   Operation 200 'read' 'weights_7_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%weights_7_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_12_V_rea)" [matmul.cc:31]   --->   Operation 201 'read' 'weights_7_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%weights_7_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_11_V_rea)" [matmul.cc:31]   --->   Operation 202 'read' 'weights_7_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%weights_7_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_10_V_rea)" [matmul.cc:31]   --->   Operation 203 'read' 'weights_7_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%weights_7_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_9_V_read)" [matmul.cc:31]   --->   Operation 204 'read' 'weights_7_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%weights_7_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_8_V_read)" [matmul.cc:31]   --->   Operation 205 'read' 'weights_7_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%weights_7_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_7_V_read)" [matmul.cc:31]   --->   Operation 206 'read' 'weights_7_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%weights_7_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_6_V_read)" [matmul.cc:31]   --->   Operation 207 'read' 'weights_7_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%weights_7_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_5_V_read)" [matmul.cc:31]   --->   Operation 208 'read' 'weights_7_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%weights_7_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_4_V_read)" [matmul.cc:31]   --->   Operation 209 'read' 'weights_7_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%weights_7_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_3_V_read)" [matmul.cc:31]   --->   Operation 210 'read' 'weights_7_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%weights_7_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_2_V_read)" [matmul.cc:31]   --->   Operation 211 'read' 'weights_7_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%weights_7_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_1_V_read)" [matmul.cc:31]   --->   Operation 212 'read' 'weights_7_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%weights_7_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_7_0_V_read)" [matmul.cc:31]   --->   Operation 213 'read' 'weights_7_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%weights_6_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_63_V_rea)" [matmul.cc:31]   --->   Operation 214 'read' 'weights_6_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%weights_6_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_62_V_rea)" [matmul.cc:31]   --->   Operation 215 'read' 'weights_6_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%weights_6_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_61_V_rea)" [matmul.cc:31]   --->   Operation 216 'read' 'weights_6_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%weights_6_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_60_V_rea)" [matmul.cc:31]   --->   Operation 217 'read' 'weights_6_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%weights_6_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_59_V_rea)" [matmul.cc:31]   --->   Operation 218 'read' 'weights_6_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%weights_6_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_58_V_rea)" [matmul.cc:31]   --->   Operation 219 'read' 'weights_6_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%weights_6_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_57_V_rea)" [matmul.cc:31]   --->   Operation 220 'read' 'weights_6_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%weights_6_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_56_V_rea)" [matmul.cc:31]   --->   Operation 221 'read' 'weights_6_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%weights_6_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_55_V_rea)" [matmul.cc:31]   --->   Operation 222 'read' 'weights_6_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%weights_6_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_54_V_rea)" [matmul.cc:31]   --->   Operation 223 'read' 'weights_6_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%weights_6_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_53_V_rea)" [matmul.cc:31]   --->   Operation 224 'read' 'weights_6_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%weights_6_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_52_V_rea)" [matmul.cc:31]   --->   Operation 225 'read' 'weights_6_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%weights_6_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_51_V_rea)" [matmul.cc:31]   --->   Operation 226 'read' 'weights_6_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%weights_6_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_50_V_rea)" [matmul.cc:31]   --->   Operation 227 'read' 'weights_6_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%weights_6_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_49_V_rea)" [matmul.cc:31]   --->   Operation 228 'read' 'weights_6_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%weights_6_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_48_V_rea)" [matmul.cc:31]   --->   Operation 229 'read' 'weights_6_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%weights_6_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_47_V_rea)" [matmul.cc:31]   --->   Operation 230 'read' 'weights_6_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%weights_6_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_46_V_rea)" [matmul.cc:31]   --->   Operation 231 'read' 'weights_6_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%weights_6_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_45_V_rea)" [matmul.cc:31]   --->   Operation 232 'read' 'weights_6_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%weights_6_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_44_V_rea)" [matmul.cc:31]   --->   Operation 233 'read' 'weights_6_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%weights_6_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_43_V_rea)" [matmul.cc:31]   --->   Operation 234 'read' 'weights_6_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%weights_6_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_42_V_rea)" [matmul.cc:31]   --->   Operation 235 'read' 'weights_6_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%weights_6_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_41_V_rea)" [matmul.cc:31]   --->   Operation 236 'read' 'weights_6_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%weights_6_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_40_V_rea)" [matmul.cc:31]   --->   Operation 237 'read' 'weights_6_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%weights_6_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_39_V_rea)" [matmul.cc:31]   --->   Operation 238 'read' 'weights_6_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%weights_6_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_38_V_rea)" [matmul.cc:31]   --->   Operation 239 'read' 'weights_6_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%weights_6_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_37_V_rea)" [matmul.cc:31]   --->   Operation 240 'read' 'weights_6_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%weights_6_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_36_V_rea)" [matmul.cc:31]   --->   Operation 241 'read' 'weights_6_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%weights_6_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_35_V_rea)" [matmul.cc:31]   --->   Operation 242 'read' 'weights_6_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%weights_6_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_34_V_rea)" [matmul.cc:31]   --->   Operation 243 'read' 'weights_6_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%weights_6_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_33_V_rea)" [matmul.cc:31]   --->   Operation 244 'read' 'weights_6_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%weights_6_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_32_V_rea)" [matmul.cc:31]   --->   Operation 245 'read' 'weights_6_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%weights_6_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_31_V_rea)" [matmul.cc:31]   --->   Operation 246 'read' 'weights_6_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%weights_6_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_30_V_rea)" [matmul.cc:31]   --->   Operation 247 'read' 'weights_6_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%weights_6_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_29_V_rea)" [matmul.cc:31]   --->   Operation 248 'read' 'weights_6_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%weights_6_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_28_V_rea)" [matmul.cc:31]   --->   Operation 249 'read' 'weights_6_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%weights_6_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_27_V_rea)" [matmul.cc:31]   --->   Operation 250 'read' 'weights_6_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%weights_6_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_26_V_rea)" [matmul.cc:31]   --->   Operation 251 'read' 'weights_6_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%weights_6_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_25_V_rea)" [matmul.cc:31]   --->   Operation 252 'read' 'weights_6_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (0.00ns)   --->   "%weights_6_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_24_V_rea)" [matmul.cc:31]   --->   Operation 253 'read' 'weights_6_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%weights_6_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_23_V_rea)" [matmul.cc:31]   --->   Operation 254 'read' 'weights_6_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%weights_6_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_22_V_rea)" [matmul.cc:31]   --->   Operation 255 'read' 'weights_6_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%weights_6_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_21_V_rea)" [matmul.cc:31]   --->   Operation 256 'read' 'weights_6_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%weights_6_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_20_V_rea)" [matmul.cc:31]   --->   Operation 257 'read' 'weights_6_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%weights_6_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_19_V_rea)" [matmul.cc:31]   --->   Operation 258 'read' 'weights_6_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%weights_6_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_18_V_rea)" [matmul.cc:31]   --->   Operation 259 'read' 'weights_6_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%weights_6_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_17_V_rea)" [matmul.cc:31]   --->   Operation 260 'read' 'weights_6_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%weights_6_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_16_V_rea)" [matmul.cc:31]   --->   Operation 261 'read' 'weights_6_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%weights_6_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_15_V_rea)" [matmul.cc:31]   --->   Operation 262 'read' 'weights_6_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%weights_6_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_14_V_rea)" [matmul.cc:31]   --->   Operation 263 'read' 'weights_6_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%weights_6_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_13_V_rea)" [matmul.cc:31]   --->   Operation 264 'read' 'weights_6_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%weights_6_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_12_V_rea)" [matmul.cc:31]   --->   Operation 265 'read' 'weights_6_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%weights_6_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_11_V_rea)" [matmul.cc:31]   --->   Operation 266 'read' 'weights_6_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%weights_6_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_10_V_rea)" [matmul.cc:31]   --->   Operation 267 'read' 'weights_6_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%weights_6_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_9_V_read)" [matmul.cc:31]   --->   Operation 268 'read' 'weights_6_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%weights_6_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_8_V_read)" [matmul.cc:31]   --->   Operation 269 'read' 'weights_6_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%weights_6_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_7_V_read)" [matmul.cc:31]   --->   Operation 270 'read' 'weights_6_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%weights_6_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_6_V_read)" [matmul.cc:31]   --->   Operation 271 'read' 'weights_6_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%weights_6_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_5_V_read)" [matmul.cc:31]   --->   Operation 272 'read' 'weights_6_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.00ns)   --->   "%weights_6_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_4_V_read)" [matmul.cc:31]   --->   Operation 273 'read' 'weights_6_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%weights_6_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_3_V_read)" [matmul.cc:31]   --->   Operation 274 'read' 'weights_6_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns)   --->   "%weights_6_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_2_V_read)" [matmul.cc:31]   --->   Operation 275 'read' 'weights_6_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%weights_6_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_1_V_read)" [matmul.cc:31]   --->   Operation 276 'read' 'weights_6_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%weights_6_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_6_0_V_read)" [matmul.cc:31]   --->   Operation 277 'read' 'weights_6_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%weights_5_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_63_V_rea)" [matmul.cc:31]   --->   Operation 278 'read' 'weights_5_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%weights_5_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_62_V_rea)" [matmul.cc:31]   --->   Operation 279 'read' 'weights_5_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%weights_5_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_61_V_rea)" [matmul.cc:31]   --->   Operation 280 'read' 'weights_5_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%weights_5_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_60_V_rea)" [matmul.cc:31]   --->   Operation 281 'read' 'weights_5_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%weights_5_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_59_V_rea)" [matmul.cc:31]   --->   Operation 282 'read' 'weights_5_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.00ns)   --->   "%weights_5_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_58_V_rea)" [matmul.cc:31]   --->   Operation 283 'read' 'weights_5_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%weights_5_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_57_V_rea)" [matmul.cc:31]   --->   Operation 284 'read' 'weights_5_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%weights_5_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_56_V_rea)" [matmul.cc:31]   --->   Operation 285 'read' 'weights_5_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%weights_5_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_55_V_rea)" [matmul.cc:31]   --->   Operation 286 'read' 'weights_5_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%weights_5_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_54_V_rea)" [matmul.cc:31]   --->   Operation 287 'read' 'weights_5_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%weights_5_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_53_V_rea)" [matmul.cc:31]   --->   Operation 288 'read' 'weights_5_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%weights_5_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_52_V_rea)" [matmul.cc:31]   --->   Operation 289 'read' 'weights_5_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%weights_5_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_51_V_rea)" [matmul.cc:31]   --->   Operation 290 'read' 'weights_5_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%weights_5_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_50_V_rea)" [matmul.cc:31]   --->   Operation 291 'read' 'weights_5_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns)   --->   "%weights_5_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_49_V_rea)" [matmul.cc:31]   --->   Operation 292 'read' 'weights_5_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%weights_5_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_48_V_rea)" [matmul.cc:31]   --->   Operation 293 'read' 'weights_5_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%weights_5_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_47_V_rea)" [matmul.cc:31]   --->   Operation 294 'read' 'weights_5_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%weights_5_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_46_V_rea)" [matmul.cc:31]   --->   Operation 295 'read' 'weights_5_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%weights_5_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_45_V_rea)" [matmul.cc:31]   --->   Operation 296 'read' 'weights_5_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%weights_5_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_44_V_rea)" [matmul.cc:31]   --->   Operation 297 'read' 'weights_5_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%weights_5_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_43_V_rea)" [matmul.cc:31]   --->   Operation 298 'read' 'weights_5_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%weights_5_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_42_V_rea)" [matmul.cc:31]   --->   Operation 299 'read' 'weights_5_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%weights_5_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_41_V_rea)" [matmul.cc:31]   --->   Operation 300 'read' 'weights_5_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%weights_5_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_40_V_rea)" [matmul.cc:31]   --->   Operation 301 'read' 'weights_5_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%weights_5_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_39_V_rea)" [matmul.cc:31]   --->   Operation 302 'read' 'weights_5_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%weights_5_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_38_V_rea)" [matmul.cc:31]   --->   Operation 303 'read' 'weights_5_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%weights_5_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_37_V_rea)" [matmul.cc:31]   --->   Operation 304 'read' 'weights_5_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%weights_5_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_36_V_rea)" [matmul.cc:31]   --->   Operation 305 'read' 'weights_5_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%weights_5_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_35_V_rea)" [matmul.cc:31]   --->   Operation 306 'read' 'weights_5_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%weights_5_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_34_V_rea)" [matmul.cc:31]   --->   Operation 307 'read' 'weights_5_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.00ns)   --->   "%weights_5_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_33_V_rea)" [matmul.cc:31]   --->   Operation 308 'read' 'weights_5_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%weights_5_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_32_V_rea)" [matmul.cc:31]   --->   Operation 309 'read' 'weights_5_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%weights_5_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_31_V_rea)" [matmul.cc:31]   --->   Operation 310 'read' 'weights_5_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%weights_5_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_30_V_rea)" [matmul.cc:31]   --->   Operation 311 'read' 'weights_5_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%weights_5_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_29_V_rea)" [matmul.cc:31]   --->   Operation 312 'read' 'weights_5_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%weights_5_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_28_V_rea)" [matmul.cc:31]   --->   Operation 313 'read' 'weights_5_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%weights_5_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_27_V_rea)" [matmul.cc:31]   --->   Operation 314 'read' 'weights_5_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%weights_5_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_26_V_rea)" [matmul.cc:31]   --->   Operation 315 'read' 'weights_5_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%weights_5_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_25_V_rea)" [matmul.cc:31]   --->   Operation 316 'read' 'weights_5_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%weights_5_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_24_V_rea)" [matmul.cc:31]   --->   Operation 317 'read' 'weights_5_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%weights_5_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_23_V_rea)" [matmul.cc:31]   --->   Operation 318 'read' 'weights_5_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%weights_5_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_22_V_rea)" [matmul.cc:31]   --->   Operation 319 'read' 'weights_5_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%weights_5_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_21_V_rea)" [matmul.cc:31]   --->   Operation 320 'read' 'weights_5_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%weights_5_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_20_V_rea)" [matmul.cc:31]   --->   Operation 321 'read' 'weights_5_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%weights_5_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_19_V_rea)" [matmul.cc:31]   --->   Operation 322 'read' 'weights_5_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%weights_5_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_18_V_rea)" [matmul.cc:31]   --->   Operation 323 'read' 'weights_5_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%weights_5_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_17_V_rea)" [matmul.cc:31]   --->   Operation 324 'read' 'weights_5_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns)   --->   "%weights_5_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_16_V_rea)" [matmul.cc:31]   --->   Operation 325 'read' 'weights_5_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%weights_5_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_15_V_rea)" [matmul.cc:31]   --->   Operation 326 'read' 'weights_5_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%weights_5_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_14_V_rea)" [matmul.cc:31]   --->   Operation 327 'read' 'weights_5_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%weights_5_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_13_V_rea)" [matmul.cc:31]   --->   Operation 328 'read' 'weights_5_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.00ns)   --->   "%weights_5_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_12_V_rea)" [matmul.cc:31]   --->   Operation 329 'read' 'weights_5_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%weights_5_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_11_V_rea)" [matmul.cc:31]   --->   Operation 330 'read' 'weights_5_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%weights_5_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_10_V_rea)" [matmul.cc:31]   --->   Operation 331 'read' 'weights_5_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%weights_5_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_9_V_read)" [matmul.cc:31]   --->   Operation 332 'read' 'weights_5_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%weights_5_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_8_V_read)" [matmul.cc:31]   --->   Operation 333 'read' 'weights_5_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%weights_5_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_7_V_read)" [matmul.cc:31]   --->   Operation 334 'read' 'weights_5_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%weights_5_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_6_V_read)" [matmul.cc:31]   --->   Operation 335 'read' 'weights_5_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%weights_5_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_5_V_read)" [matmul.cc:31]   --->   Operation 336 'read' 'weights_5_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%weights_5_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_4_V_read)" [matmul.cc:31]   --->   Operation 337 'read' 'weights_5_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%weights_5_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_3_V_read)" [matmul.cc:31]   --->   Operation 338 'read' 'weights_5_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%weights_5_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_2_V_read)" [matmul.cc:31]   --->   Operation 339 'read' 'weights_5_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%weights_5_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_1_V_read)" [matmul.cc:31]   --->   Operation 340 'read' 'weights_5_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%weights_5_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_5_0_V_read)" [matmul.cc:31]   --->   Operation 341 'read' 'weights_5_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (0.00ns)   --->   "%weights_4_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_63_V_rea)" [matmul.cc:31]   --->   Operation 342 'read' 'weights_4_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.00ns)   --->   "%weights_4_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_62_V_rea)" [matmul.cc:31]   --->   Operation 343 'read' 'weights_4_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%weights_4_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_61_V_rea)" [matmul.cc:31]   --->   Operation 344 'read' 'weights_4_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%weights_4_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_60_V_rea)" [matmul.cc:31]   --->   Operation 345 'read' 'weights_4_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%weights_4_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_59_V_rea)" [matmul.cc:31]   --->   Operation 346 'read' 'weights_4_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%weights_4_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_58_V_rea)" [matmul.cc:31]   --->   Operation 347 'read' 'weights_4_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%weights_4_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_57_V_rea)" [matmul.cc:31]   --->   Operation 348 'read' 'weights_4_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%weights_4_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_56_V_rea)" [matmul.cc:31]   --->   Operation 349 'read' 'weights_4_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%weights_4_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_55_V_rea)" [matmul.cc:31]   --->   Operation 350 'read' 'weights_4_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%weights_4_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_54_V_rea)" [matmul.cc:31]   --->   Operation 351 'read' 'weights_4_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%weights_4_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_53_V_rea)" [matmul.cc:31]   --->   Operation 352 'read' 'weights_4_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%weights_4_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_52_V_rea)" [matmul.cc:31]   --->   Operation 353 'read' 'weights_4_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%weights_4_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_51_V_rea)" [matmul.cc:31]   --->   Operation 354 'read' 'weights_4_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%weights_4_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_50_V_rea)" [matmul.cc:31]   --->   Operation 355 'read' 'weights_4_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%weights_4_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_49_V_rea)" [matmul.cc:31]   --->   Operation 356 'read' 'weights_4_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%weights_4_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_48_V_rea)" [matmul.cc:31]   --->   Operation 357 'read' 'weights_4_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%weights_4_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_47_V_rea)" [matmul.cc:31]   --->   Operation 358 'read' 'weights_4_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%weights_4_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_46_V_rea)" [matmul.cc:31]   --->   Operation 359 'read' 'weights_4_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%weights_4_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_45_V_rea)" [matmul.cc:31]   --->   Operation 360 'read' 'weights_4_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%weights_4_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_44_V_rea)" [matmul.cc:31]   --->   Operation 361 'read' 'weights_4_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%weights_4_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_43_V_rea)" [matmul.cc:31]   --->   Operation 362 'read' 'weights_4_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (0.00ns)   --->   "%weights_4_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_42_V_rea)" [matmul.cc:31]   --->   Operation 363 'read' 'weights_4_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%weights_4_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_41_V_rea)" [matmul.cc:31]   --->   Operation 364 'read' 'weights_4_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%weights_4_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_40_V_rea)" [matmul.cc:31]   --->   Operation 365 'read' 'weights_4_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%weights_4_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_39_V_rea)" [matmul.cc:31]   --->   Operation 366 'read' 'weights_4_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%weights_4_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_38_V_rea)" [matmul.cc:31]   --->   Operation 367 'read' 'weights_4_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%weights_4_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_37_V_rea)" [matmul.cc:31]   --->   Operation 368 'read' 'weights_4_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%weights_4_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_36_V_rea)" [matmul.cc:31]   --->   Operation 369 'read' 'weights_4_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%weights_4_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_35_V_rea)" [matmul.cc:31]   --->   Operation 370 'read' 'weights_4_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%weights_4_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_34_V_rea)" [matmul.cc:31]   --->   Operation 371 'read' 'weights_4_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%weights_4_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_33_V_rea)" [matmul.cc:31]   --->   Operation 372 'read' 'weights_4_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%weights_4_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_32_V_rea)" [matmul.cc:31]   --->   Operation 373 'read' 'weights_4_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%weights_4_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_31_V_rea)" [matmul.cc:31]   --->   Operation 374 'read' 'weights_4_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%weights_4_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_30_V_rea)" [matmul.cc:31]   --->   Operation 375 'read' 'weights_4_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%weights_4_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_29_V_rea)" [matmul.cc:31]   --->   Operation 376 'read' 'weights_4_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%weights_4_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_28_V_rea)" [matmul.cc:31]   --->   Operation 377 'read' 'weights_4_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%weights_4_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_27_V_rea)" [matmul.cc:31]   --->   Operation 378 'read' 'weights_4_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%weights_4_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_26_V_rea)" [matmul.cc:31]   --->   Operation 379 'read' 'weights_4_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.00ns)   --->   "%weights_4_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_25_V_rea)" [matmul.cc:31]   --->   Operation 380 'read' 'weights_4_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%weights_4_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_24_V_rea)" [matmul.cc:31]   --->   Operation 381 'read' 'weights_4_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%weights_4_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_23_V_rea)" [matmul.cc:31]   --->   Operation 382 'read' 'weights_4_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%weights_4_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_22_V_rea)" [matmul.cc:31]   --->   Operation 383 'read' 'weights_4_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%weights_4_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_21_V_rea)" [matmul.cc:31]   --->   Operation 384 'read' 'weights_4_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%weights_4_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_20_V_rea)" [matmul.cc:31]   --->   Operation 385 'read' 'weights_4_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%weights_4_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_19_V_rea)" [matmul.cc:31]   --->   Operation 386 'read' 'weights_4_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%weights_4_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_18_V_rea)" [matmul.cc:31]   --->   Operation 387 'read' 'weights_4_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%weights_4_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_17_V_rea)" [matmul.cc:31]   --->   Operation 388 'read' 'weights_4_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%weights_4_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_16_V_rea)" [matmul.cc:31]   --->   Operation 389 'read' 'weights_4_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%weights_4_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_15_V_rea)" [matmul.cc:31]   --->   Operation 390 'read' 'weights_4_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%weights_4_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_14_V_rea)" [matmul.cc:31]   --->   Operation 391 'read' 'weights_4_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%weights_4_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_13_V_rea)" [matmul.cc:31]   --->   Operation 392 'read' 'weights_4_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%weights_4_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_12_V_rea)" [matmul.cc:31]   --->   Operation 393 'read' 'weights_4_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%weights_4_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_11_V_rea)" [matmul.cc:31]   --->   Operation 394 'read' 'weights_4_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%weights_4_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_10_V_rea)" [matmul.cc:31]   --->   Operation 395 'read' 'weights_4_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%weights_4_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_9_V_read)" [matmul.cc:31]   --->   Operation 396 'read' 'weights_4_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%weights_4_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_8_V_read)" [matmul.cc:31]   --->   Operation 397 'read' 'weights_4_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%weights_4_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_7_V_read)" [matmul.cc:31]   --->   Operation 398 'read' 'weights_4_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%weights_4_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_6_V_read)" [matmul.cc:31]   --->   Operation 399 'read' 'weights_4_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%weights_4_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_5_V_read)" [matmul.cc:31]   --->   Operation 400 'read' 'weights_4_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.00ns)   --->   "%weights_4_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_4_V_read)" [matmul.cc:31]   --->   Operation 401 'read' 'weights_4_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%weights_4_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_3_V_read)" [matmul.cc:31]   --->   Operation 402 'read' 'weights_4_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%weights_4_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_2_V_read)" [matmul.cc:31]   --->   Operation 403 'read' 'weights_4_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%weights_4_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_1_V_read)" [matmul.cc:31]   --->   Operation 404 'read' 'weights_4_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%weights_4_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_4_0_V_read)" [matmul.cc:31]   --->   Operation 405 'read' 'weights_4_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.00ns)   --->   "%weights_3_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_63_V_rea)" [matmul.cc:31]   --->   Operation 406 'read' 'weights_3_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%weights_3_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_62_V_rea)" [matmul.cc:31]   --->   Operation 407 'read' 'weights_3_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%weights_3_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_61_V_rea)" [matmul.cc:31]   --->   Operation 408 'read' 'weights_3_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%weights_3_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_60_V_rea)" [matmul.cc:31]   --->   Operation 409 'read' 'weights_3_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%weights_3_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_59_V_rea)" [matmul.cc:31]   --->   Operation 410 'read' 'weights_3_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%weights_3_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_58_V_rea)" [matmul.cc:31]   --->   Operation 411 'read' 'weights_3_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%weights_3_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_57_V_rea)" [matmul.cc:31]   --->   Operation 412 'read' 'weights_3_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%weights_3_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_56_V_rea)" [matmul.cc:31]   --->   Operation 413 'read' 'weights_3_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (0.00ns)   --->   "%weights_3_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_55_V_rea)" [matmul.cc:31]   --->   Operation 414 'read' 'weights_3_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%weights_3_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_54_V_rea)" [matmul.cc:31]   --->   Operation 415 'read' 'weights_3_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%weights_3_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_53_V_rea)" [matmul.cc:31]   --->   Operation 416 'read' 'weights_3_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%weights_3_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_52_V_rea)" [matmul.cc:31]   --->   Operation 417 'read' 'weights_3_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%weights_3_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_51_V_rea)" [matmul.cc:31]   --->   Operation 418 'read' 'weights_3_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%weights_3_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_50_V_rea)" [matmul.cc:31]   --->   Operation 419 'read' 'weights_3_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns)   --->   "%weights_3_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_49_V_rea)" [matmul.cc:31]   --->   Operation 420 'read' 'weights_3_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%weights_3_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_48_V_rea)" [matmul.cc:31]   --->   Operation 421 'read' 'weights_3_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%weights_3_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_47_V_rea)" [matmul.cc:31]   --->   Operation 422 'read' 'weights_3_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%weights_3_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_46_V_rea)" [matmul.cc:31]   --->   Operation 423 'read' 'weights_3_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.00ns)   --->   "%weights_3_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_45_V_rea)" [matmul.cc:31]   --->   Operation 424 'read' 'weights_3_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%weights_3_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_44_V_rea)" [matmul.cc:31]   --->   Operation 425 'read' 'weights_3_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%weights_3_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_43_V_rea)" [matmul.cc:31]   --->   Operation 426 'read' 'weights_3_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%weights_3_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_42_V_rea)" [matmul.cc:31]   --->   Operation 427 'read' 'weights_3_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (0.00ns)   --->   "%weights_3_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_41_V_rea)" [matmul.cc:31]   --->   Operation 428 'read' 'weights_3_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%weights_3_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_40_V_rea)" [matmul.cc:31]   --->   Operation 429 'read' 'weights_3_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%weights_3_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_39_V_rea)" [matmul.cc:31]   --->   Operation 430 'read' 'weights_3_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns)   --->   "%weights_3_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_38_V_rea)" [matmul.cc:31]   --->   Operation 431 'read' 'weights_3_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%weights_3_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_37_V_rea)" [matmul.cc:31]   --->   Operation 432 'read' 'weights_3_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%weights_3_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_36_V_rea)" [matmul.cc:31]   --->   Operation 433 'read' 'weights_3_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%weights_3_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_35_V_rea)" [matmul.cc:31]   --->   Operation 434 'read' 'weights_3_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%weights_3_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_34_V_rea)" [matmul.cc:31]   --->   Operation 435 'read' 'weights_3_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%weights_3_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_33_V_rea)" [matmul.cc:31]   --->   Operation 436 'read' 'weights_3_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%weights_3_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_32_V_rea)" [matmul.cc:31]   --->   Operation 437 'read' 'weights_3_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (0.00ns)   --->   "%weights_3_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_31_V_rea)" [matmul.cc:31]   --->   Operation 438 'read' 'weights_3_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%weights_3_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_30_V_rea)" [matmul.cc:31]   --->   Operation 439 'read' 'weights_3_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%weights_3_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_29_V_rea)" [matmul.cc:31]   --->   Operation 440 'read' 'weights_3_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%weights_3_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_28_V_rea)" [matmul.cc:31]   --->   Operation 441 'read' 'weights_3_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%weights_3_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_27_V_rea)" [matmul.cc:31]   --->   Operation 442 'read' 'weights_3_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%weights_3_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_26_V_rea)" [matmul.cc:31]   --->   Operation 443 'read' 'weights_3_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (0.00ns)   --->   "%weights_3_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_25_V_rea)" [matmul.cc:31]   --->   Operation 444 'read' 'weights_3_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%weights_3_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_24_V_rea)" [matmul.cc:31]   --->   Operation 445 'read' 'weights_3_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%weights_3_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_23_V_rea)" [matmul.cc:31]   --->   Operation 446 'read' 'weights_3_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%weights_3_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_22_V_rea)" [matmul.cc:31]   --->   Operation 447 'read' 'weights_3_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%weights_3_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_21_V_rea)" [matmul.cc:31]   --->   Operation 448 'read' 'weights_3_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%weights_3_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_20_V_rea)" [matmul.cc:31]   --->   Operation 449 'read' 'weights_3_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%weights_3_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_19_V_rea)" [matmul.cc:31]   --->   Operation 450 'read' 'weights_3_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%weights_3_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_18_V_rea)" [matmul.cc:31]   --->   Operation 451 'read' 'weights_3_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns)   --->   "%weights_3_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_17_V_rea)" [matmul.cc:31]   --->   Operation 452 'read' 'weights_3_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns)   --->   "%weights_3_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_16_V_rea)" [matmul.cc:31]   --->   Operation 453 'read' 'weights_3_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%weights_3_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_15_V_rea)" [matmul.cc:31]   --->   Operation 454 'read' 'weights_3_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.00ns)   --->   "%weights_3_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_14_V_rea)" [matmul.cc:31]   --->   Operation 455 'read' 'weights_3_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%weights_3_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_13_V_rea)" [matmul.cc:31]   --->   Operation 456 'read' 'weights_3_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%weights_3_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_12_V_rea)" [matmul.cc:31]   --->   Operation 457 'read' 'weights_3_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%weights_3_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_11_V_rea)" [matmul.cc:31]   --->   Operation 458 'read' 'weights_3_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (0.00ns)   --->   "%weights_3_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_10_V_rea)" [matmul.cc:31]   --->   Operation 459 'read' 'weights_3_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%weights_3_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_9_V_read)" [matmul.cc:31]   --->   Operation 460 'read' 'weights_3_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%weights_3_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_8_V_read)" [matmul.cc:31]   --->   Operation 461 'read' 'weights_3_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%weights_3_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_7_V_read)" [matmul.cc:31]   --->   Operation 462 'read' 'weights_3_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%weights_3_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_6_V_read)" [matmul.cc:31]   --->   Operation 463 'read' 'weights_3_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%weights_3_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_5_V_read)" [matmul.cc:31]   --->   Operation 464 'read' 'weights_3_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%weights_3_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_4_V_read)" [matmul.cc:31]   --->   Operation 465 'read' 'weights_3_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%weights_3_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_3_V_read)" [matmul.cc:31]   --->   Operation 466 'read' 'weights_3_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%weights_3_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_2_V_read)" [matmul.cc:31]   --->   Operation 467 'read' 'weights_3_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%weights_3_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_1_V_read)" [matmul.cc:31]   --->   Operation 468 'read' 'weights_3_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%weights_3_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_3_0_V_read)" [matmul.cc:31]   --->   Operation 469 'read' 'weights_3_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%weights_2_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_63_V_rea)" [matmul.cc:31]   --->   Operation 470 'read' 'weights_2_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%weights_2_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_62_V_rea)" [matmul.cc:31]   --->   Operation 471 'read' 'weights_2_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%weights_2_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_61_V_rea)" [matmul.cc:31]   --->   Operation 472 'read' 'weights_2_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (0.00ns)   --->   "%weights_2_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_60_V_rea)" [matmul.cc:31]   --->   Operation 473 'read' 'weights_2_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%weights_2_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_59_V_rea)" [matmul.cc:31]   --->   Operation 474 'read' 'weights_2_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%weights_2_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_58_V_rea)" [matmul.cc:31]   --->   Operation 475 'read' 'weights_2_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%weights_2_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_57_V_rea)" [matmul.cc:31]   --->   Operation 476 'read' 'weights_2_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (0.00ns)   --->   "%weights_2_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_56_V_rea)" [matmul.cc:31]   --->   Operation 477 'read' 'weights_2_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%weights_2_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_55_V_rea)" [matmul.cc:31]   --->   Operation 478 'read' 'weights_2_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%weights_2_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_54_V_rea)" [matmul.cc:31]   --->   Operation 479 'read' 'weights_2_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%weights_2_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_53_V_rea)" [matmul.cc:31]   --->   Operation 480 'read' 'weights_2_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%weights_2_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_52_V_rea)" [matmul.cc:31]   --->   Operation 481 'read' 'weights_2_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%weights_2_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_51_V_rea)" [matmul.cc:31]   --->   Operation 482 'read' 'weights_2_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%weights_2_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_50_V_rea)" [matmul.cc:31]   --->   Operation 483 'read' 'weights_2_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%weights_2_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_49_V_rea)" [matmul.cc:31]   --->   Operation 484 'read' 'weights_2_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%weights_2_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_48_V_rea)" [matmul.cc:31]   --->   Operation 485 'read' 'weights_2_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%weights_2_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_47_V_rea)" [matmul.cc:31]   --->   Operation 486 'read' 'weights_2_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (0.00ns)   --->   "%weights_2_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_46_V_rea)" [matmul.cc:31]   --->   Operation 487 'read' 'weights_2_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%weights_2_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_45_V_rea)" [matmul.cc:31]   --->   Operation 488 'read' 'weights_2_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%weights_2_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_44_V_rea)" [matmul.cc:31]   --->   Operation 489 'read' 'weights_2_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%weights_2_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_43_V_rea)" [matmul.cc:31]   --->   Operation 490 'read' 'weights_2_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.00ns)   --->   "%weights_2_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_42_V_rea)" [matmul.cc:31]   --->   Operation 491 'read' 'weights_2_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%weights_2_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_41_V_rea)" [matmul.cc:31]   --->   Operation 492 'read' 'weights_2_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%weights_2_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_40_V_rea)" [matmul.cc:31]   --->   Operation 493 'read' 'weights_2_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%weights_2_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_39_V_rea)" [matmul.cc:31]   --->   Operation 494 'read' 'weights_2_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%weights_2_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_38_V_rea)" [matmul.cc:31]   --->   Operation 495 'read' 'weights_2_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%weights_2_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_37_V_rea)" [matmul.cc:31]   --->   Operation 496 'read' 'weights_2_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%weights_2_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_36_V_rea)" [matmul.cc:31]   --->   Operation 497 'read' 'weights_2_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%weights_2_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_35_V_rea)" [matmul.cc:31]   --->   Operation 498 'read' 'weights_2_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (0.00ns)   --->   "%weights_2_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_34_V_rea)" [matmul.cc:31]   --->   Operation 499 'read' 'weights_2_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%weights_2_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_33_V_rea)" [matmul.cc:31]   --->   Operation 500 'read' 'weights_2_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (0.00ns)   --->   "%weights_2_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_32_V_rea)" [matmul.cc:31]   --->   Operation 501 'read' 'weights_2_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%weights_2_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_31_V_rea)" [matmul.cc:31]   --->   Operation 502 'read' 'weights_2_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%weights_2_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_30_V_rea)" [matmul.cc:31]   --->   Operation 503 'read' 'weights_2_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%weights_2_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_29_V_rea)" [matmul.cc:31]   --->   Operation 504 'read' 'weights_2_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%weights_2_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_28_V_rea)" [matmul.cc:31]   --->   Operation 505 'read' 'weights_2_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%weights_2_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_27_V_rea)" [matmul.cc:31]   --->   Operation 506 'read' 'weights_2_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%weights_2_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_26_V_rea)" [matmul.cc:31]   --->   Operation 507 'read' 'weights_2_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%weights_2_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_25_V_rea)" [matmul.cc:31]   --->   Operation 508 'read' 'weights_2_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%weights_2_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_24_V_rea)" [matmul.cc:31]   --->   Operation 509 'read' 'weights_2_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%weights_2_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_23_V_rea)" [matmul.cc:31]   --->   Operation 510 'read' 'weights_2_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%weights_2_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_22_V_rea)" [matmul.cc:31]   --->   Operation 511 'read' 'weights_2_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%weights_2_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_21_V_rea)" [matmul.cc:31]   --->   Operation 512 'read' 'weights_2_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%weights_2_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_20_V_rea)" [matmul.cc:31]   --->   Operation 513 'read' 'weights_2_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%weights_2_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_19_V_rea)" [matmul.cc:31]   --->   Operation 514 'read' 'weights_2_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%weights_2_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_18_V_rea)" [matmul.cc:31]   --->   Operation 515 'read' 'weights_2_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%weights_2_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_17_V_rea)" [matmul.cc:31]   --->   Operation 516 'read' 'weights_2_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%weights_2_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_16_V_rea)" [matmul.cc:31]   --->   Operation 517 'read' 'weights_2_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%weights_2_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_15_V_rea)" [matmul.cc:31]   --->   Operation 518 'read' 'weights_2_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns)   --->   "%weights_2_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_14_V_rea)" [matmul.cc:31]   --->   Operation 519 'read' 'weights_2_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%weights_2_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_13_V_rea)" [matmul.cc:31]   --->   Operation 520 'read' 'weights_2_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (0.00ns)   --->   "%weights_2_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_12_V_rea)" [matmul.cc:31]   --->   Operation 521 'read' 'weights_2_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%weights_2_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_11_V_rea)" [matmul.cc:31]   --->   Operation 522 'read' 'weights_2_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%weights_2_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_10_V_rea)" [matmul.cc:31]   --->   Operation 523 'read' 'weights_2_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%weights_2_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_9_V_read)" [matmul.cc:31]   --->   Operation 524 'read' 'weights_2_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (0.00ns)   --->   "%weights_2_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_8_V_read)" [matmul.cc:31]   --->   Operation 525 'read' 'weights_2_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%weights_2_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_7_V_read)" [matmul.cc:31]   --->   Operation 526 'read' 'weights_2_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%weights_2_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_6_V_read)" [matmul.cc:31]   --->   Operation 527 'read' 'weights_2_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%weights_2_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_5_V_read)" [matmul.cc:31]   --->   Operation 528 'read' 'weights_2_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%weights_2_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_4_V_read)" [matmul.cc:31]   --->   Operation 529 'read' 'weights_2_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (0.00ns)   --->   "%weights_2_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_3_V_read)" [matmul.cc:31]   --->   Operation 530 'read' 'weights_2_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%weights_2_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_2_V_read)" [matmul.cc:31]   --->   Operation 531 'read' 'weights_2_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%weights_2_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_1_V_read)" [matmul.cc:31]   --->   Operation 532 'read' 'weights_2_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%weights_2_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_2_0_V_read)" [matmul.cc:31]   --->   Operation 533 'read' 'weights_2_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (0.00ns)   --->   "%weights_1_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_63_V_rea)" [matmul.cc:31]   --->   Operation 534 'read' 'weights_1_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 535 [1/1] (0.00ns)   --->   "%weights_1_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_62_V_rea)" [matmul.cc:31]   --->   Operation 535 'read' 'weights_1_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%weights_1_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_61_V_rea)" [matmul.cc:31]   --->   Operation 536 'read' 'weights_1_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%weights_1_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_60_V_rea)" [matmul.cc:31]   --->   Operation 537 'read' 'weights_1_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%weights_1_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_59_V_rea)" [matmul.cc:31]   --->   Operation 538 'read' 'weights_1_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%weights_1_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_58_V_rea)" [matmul.cc:31]   --->   Operation 539 'read' 'weights_1_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%weights_1_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_57_V_rea)" [matmul.cc:31]   --->   Operation 540 'read' 'weights_1_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (0.00ns)   --->   "%weights_1_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_56_V_rea)" [matmul.cc:31]   --->   Operation 541 'read' 'weights_1_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%weights_1_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_55_V_rea)" [matmul.cc:31]   --->   Operation 542 'read' 'weights_1_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%weights_1_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_54_V_rea)" [matmul.cc:31]   --->   Operation 543 'read' 'weights_1_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%weights_1_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_53_V_rea)" [matmul.cc:31]   --->   Operation 544 'read' 'weights_1_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%weights_1_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_52_V_rea)" [matmul.cc:31]   --->   Operation 545 'read' 'weights_1_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (0.00ns)   --->   "%weights_1_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_51_V_rea)" [matmul.cc:31]   --->   Operation 546 'read' 'weights_1_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%weights_1_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_50_V_rea)" [matmul.cc:31]   --->   Operation 547 'read' 'weights_1_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%weights_1_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_49_V_rea)" [matmul.cc:31]   --->   Operation 548 'read' 'weights_1_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%weights_1_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_48_V_rea)" [matmul.cc:31]   --->   Operation 549 'read' 'weights_1_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%weights_1_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_47_V_rea)" [matmul.cc:31]   --->   Operation 550 'read' 'weights_1_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%weights_1_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_46_V_rea)" [matmul.cc:31]   --->   Operation 551 'read' 'weights_1_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%weights_1_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_45_V_rea)" [matmul.cc:31]   --->   Operation 552 'read' 'weights_1_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (0.00ns)   --->   "%weights_1_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_44_V_rea)" [matmul.cc:31]   --->   Operation 553 'read' 'weights_1_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%weights_1_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_43_V_rea)" [matmul.cc:31]   --->   Operation 554 'read' 'weights_1_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%weights_1_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_42_V_rea)" [matmul.cc:31]   --->   Operation 555 'read' 'weights_1_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%weights_1_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_41_V_rea)" [matmul.cc:31]   --->   Operation 556 'read' 'weights_1_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%weights_1_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_40_V_rea)" [matmul.cc:31]   --->   Operation 557 'read' 'weights_1_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%weights_1_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_39_V_rea)" [matmul.cc:31]   --->   Operation 558 'read' 'weights_1_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%weights_1_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_38_V_rea)" [matmul.cc:31]   --->   Operation 559 'read' 'weights_1_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (0.00ns)   --->   "%weights_1_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_37_V_rea)" [matmul.cc:31]   --->   Operation 560 'read' 'weights_1_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%weights_1_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_36_V_rea)" [matmul.cc:31]   --->   Operation 561 'read' 'weights_1_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns)   --->   "%weights_1_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_35_V_rea)" [matmul.cc:31]   --->   Operation 562 'read' 'weights_1_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 563 [1/1] (0.00ns)   --->   "%weights_1_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_34_V_rea)" [matmul.cc:31]   --->   Operation 563 'read' 'weights_1_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%weights_1_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_33_V_rea)" [matmul.cc:31]   --->   Operation 564 'read' 'weights_1_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%weights_1_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_32_V_rea)" [matmul.cc:31]   --->   Operation 565 'read' 'weights_1_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%weights_1_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_31_V_rea)" [matmul.cc:31]   --->   Operation 566 'read' 'weights_1_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%weights_1_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_30_V_rea)" [matmul.cc:31]   --->   Operation 567 'read' 'weights_1_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%weights_1_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_29_V_rea)" [matmul.cc:31]   --->   Operation 568 'read' 'weights_1_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (0.00ns)   --->   "%weights_1_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_28_V_rea)" [matmul.cc:31]   --->   Operation 569 'read' 'weights_1_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%weights_1_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_27_V_rea)" [matmul.cc:31]   --->   Operation 570 'read' 'weights_1_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%weights_1_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_26_V_rea)" [matmul.cc:31]   --->   Operation 571 'read' 'weights_1_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%weights_1_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_25_V_rea)" [matmul.cc:31]   --->   Operation 572 'read' 'weights_1_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (0.00ns)   --->   "%weights_1_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_24_V_rea)" [matmul.cc:31]   --->   Operation 573 'read' 'weights_1_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%weights_1_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_23_V_rea)" [matmul.cc:31]   --->   Operation 574 'read' 'weights_1_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%weights_1_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_22_V_rea)" [matmul.cc:31]   --->   Operation 575 'read' 'weights_1_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%weights_1_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_21_V_rea)" [matmul.cc:31]   --->   Operation 576 'read' 'weights_1_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (0.00ns)   --->   "%weights_1_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_20_V_rea)" [matmul.cc:31]   --->   Operation 577 'read' 'weights_1_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%weights_1_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_19_V_rea)" [matmul.cc:31]   --->   Operation 578 'read' 'weights_1_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%weights_1_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_18_V_rea)" [matmul.cc:31]   --->   Operation 579 'read' 'weights_1_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%weights_1_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_17_V_rea)" [matmul.cc:31]   --->   Operation 580 'read' 'weights_1_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%weights_1_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_16_V_rea)" [matmul.cc:31]   --->   Operation 581 'read' 'weights_1_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%weights_1_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_15_V_rea)" [matmul.cc:31]   --->   Operation 582 'read' 'weights_1_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%weights_1_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_14_V_rea)" [matmul.cc:31]   --->   Operation 583 'read' 'weights_1_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%weights_1_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_13_V_rea)" [matmul.cc:31]   --->   Operation 584 'read' 'weights_1_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns)   --->   "%weights_1_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_12_V_rea)" [matmul.cc:31]   --->   Operation 585 'read' 'weights_1_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 586 [1/1] (0.00ns)   --->   "%weights_1_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_11_V_rea)" [matmul.cc:31]   --->   Operation 586 'read' 'weights_1_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%weights_1_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_10_V_rea)" [matmul.cc:31]   --->   Operation 587 'read' 'weights_1_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%weights_1_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_9_V_read)" [matmul.cc:31]   --->   Operation 588 'read' 'weights_1_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%weights_1_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_8_V_read)" [matmul.cc:31]   --->   Operation 589 'read' 'weights_1_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (0.00ns)   --->   "%weights_1_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_7_V_read)" [matmul.cc:31]   --->   Operation 590 'read' 'weights_1_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%weights_1_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_6_V_read)" [matmul.cc:31]   --->   Operation 591 'read' 'weights_1_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%weights_1_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_5_V_read)" [matmul.cc:31]   --->   Operation 592 'read' 'weights_1_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%weights_1_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_4_V_read)" [matmul.cc:31]   --->   Operation 593 'read' 'weights_1_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%weights_1_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_3_V_read)" [matmul.cc:31]   --->   Operation 594 'read' 'weights_1_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (0.00ns)   --->   "%weights_1_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_2_V_read)" [matmul.cc:31]   --->   Operation 595 'read' 'weights_1_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%weights_1_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_1_V_read)" [matmul.cc:31]   --->   Operation 596 'read' 'weights_1_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%weights_1_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_1_0_V_read)" [matmul.cc:31]   --->   Operation 597 'read' 'weights_1_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (0.00ns)   --->   "%weights_0_63_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_63_V_rea)" [matmul.cc:31]   --->   Operation 598 'read' 'weights_0_63_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%weights_0_62_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_62_V_rea)" [matmul.cc:31]   --->   Operation 599 'read' 'weights_0_62_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%weights_0_61_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_61_V_rea)" [matmul.cc:31]   --->   Operation 600 'read' 'weights_0_61_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%weights_0_60_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_60_V_rea)" [matmul.cc:31]   --->   Operation 601 'read' 'weights_0_60_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%weights_0_59_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_59_V_rea)" [matmul.cc:31]   --->   Operation 602 'read' 'weights_0_59_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%weights_0_58_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_58_V_rea)" [matmul.cc:31]   --->   Operation 603 'read' 'weights_0_58_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%weights_0_57_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_57_V_rea)" [matmul.cc:31]   --->   Operation 604 'read' 'weights_0_57_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%weights_0_56_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_56_V_rea)" [matmul.cc:31]   --->   Operation 605 'read' 'weights_0_56_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%weights_0_55_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_55_V_rea)" [matmul.cc:31]   --->   Operation 606 'read' 'weights_0_55_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns)   --->   "%weights_0_54_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_54_V_rea)" [matmul.cc:31]   --->   Operation 607 'read' 'weights_0_54_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%weights_0_53_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_53_V_rea)" [matmul.cc:31]   --->   Operation 608 'read' 'weights_0_53_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%weights_0_52_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_52_V_rea)" [matmul.cc:31]   --->   Operation 609 'read' 'weights_0_52_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%weights_0_51_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_51_V_rea)" [matmul.cc:31]   --->   Operation 610 'read' 'weights_0_51_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (0.00ns)   --->   "%weights_0_50_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_50_V_rea)" [matmul.cc:31]   --->   Operation 611 'read' 'weights_0_50_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%weights_0_49_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_49_V_rea)" [matmul.cc:31]   --->   Operation 612 'read' 'weights_0_49_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (0.00ns)   --->   "%weights_0_48_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_48_V_rea)" [matmul.cc:31]   --->   Operation 613 'read' 'weights_0_48_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%weights_0_47_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_47_V_rea)" [matmul.cc:31]   --->   Operation 614 'read' 'weights_0_47_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%weights_0_46_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_46_V_rea)" [matmul.cc:31]   --->   Operation 615 'read' 'weights_0_46_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%weights_0_45_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_45_V_rea)" [matmul.cc:31]   --->   Operation 616 'read' 'weights_0_45_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (0.00ns)   --->   "%weights_0_44_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_44_V_rea)" [matmul.cc:31]   --->   Operation 617 'read' 'weights_0_44_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%weights_0_43_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_43_V_rea)" [matmul.cc:31]   --->   Operation 618 'read' 'weights_0_43_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (0.00ns)   --->   "%weights_0_42_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_42_V_rea)" [matmul.cc:31]   --->   Operation 619 'read' 'weights_0_42_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%weights_0_41_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_41_V_rea)" [matmul.cc:31]   --->   Operation 620 'read' 'weights_0_41_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%weights_0_40_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_40_V_rea)" [matmul.cc:31]   --->   Operation 621 'read' 'weights_0_40_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (0.00ns)   --->   "%weights_0_39_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_39_V_rea)" [matmul.cc:31]   --->   Operation 622 'read' 'weights_0_39_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%weights_0_38_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_38_V_rea)" [matmul.cc:31]   --->   Operation 623 'read' 'weights_0_38_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (0.00ns)   --->   "%weights_0_37_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_37_V_rea)" [matmul.cc:31]   --->   Operation 624 'read' 'weights_0_37_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%weights_0_36_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_36_V_rea)" [matmul.cc:31]   --->   Operation 625 'read' 'weights_0_36_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%weights_0_35_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_35_V_rea)" [matmul.cc:31]   --->   Operation 626 'read' 'weights_0_35_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%weights_0_34_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_34_V_rea)" [matmul.cc:31]   --->   Operation 627 'read' 'weights_0_34_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%weights_0_33_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_33_V_rea)" [matmul.cc:31]   --->   Operation 628 'read' 'weights_0_33_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%weights_0_32_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_32_V_rea)" [matmul.cc:31]   --->   Operation 629 'read' 'weights_0_32_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (0.00ns)   --->   "%weights_0_31_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_31_V_rea)" [matmul.cc:31]   --->   Operation 630 'read' 'weights_0_31_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%weights_0_30_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_30_V_rea)" [matmul.cc:31]   --->   Operation 631 'read' 'weights_0_30_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (0.00ns)   --->   "%weights_0_29_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_29_V_rea)" [matmul.cc:31]   --->   Operation 632 'read' 'weights_0_29_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%weights_0_28_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_28_V_rea)" [matmul.cc:31]   --->   Operation 633 'read' 'weights_0_28_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%weights_0_27_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_27_V_rea)" [matmul.cc:31]   --->   Operation 634 'read' 'weights_0_27_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%weights_0_26_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_26_V_rea)" [matmul.cc:31]   --->   Operation 635 'read' 'weights_0_26_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%weights_0_25_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_25_V_rea)" [matmul.cc:31]   --->   Operation 636 'read' 'weights_0_25_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%weights_0_24_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_24_V_rea)" [matmul.cc:31]   --->   Operation 637 'read' 'weights_0_24_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%weights_0_23_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_23_V_rea)" [matmul.cc:31]   --->   Operation 638 'read' 'weights_0_23_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%weights_0_22_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_22_V_rea)" [matmul.cc:31]   --->   Operation 639 'read' 'weights_0_22_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%weights_0_21_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_21_V_rea)" [matmul.cc:31]   --->   Operation 640 'read' 'weights_0_21_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%weights_0_20_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_20_V_rea)" [matmul.cc:31]   --->   Operation 641 'read' 'weights_0_20_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (0.00ns)   --->   "%weights_0_19_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_19_V_rea)" [matmul.cc:31]   --->   Operation 642 'read' 'weights_0_19_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%weights_0_18_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_18_V_rea)" [matmul.cc:31]   --->   Operation 643 'read' 'weights_0_18_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (0.00ns)   --->   "%weights_0_17_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_17_V_rea)" [matmul.cc:31]   --->   Operation 644 'read' 'weights_0_17_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%weights_0_16_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_16_V_rea)" [matmul.cc:31]   --->   Operation 645 'read' 'weights_0_16_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (0.00ns)   --->   "%weights_0_15_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_15_V_rea)" [matmul.cc:31]   --->   Operation 646 'read' 'weights_0_15_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%weights_0_14_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_14_V_rea)" [matmul.cc:31]   --->   Operation 647 'read' 'weights_0_14_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (0.00ns)   --->   "%weights_0_13_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_13_V_rea)" [matmul.cc:31]   --->   Operation 648 'read' 'weights_0_13_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%weights_0_12_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_12_V_rea)" [matmul.cc:31]   --->   Operation 649 'read' 'weights_0_12_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%weights_0_11_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_11_V_rea)" [matmul.cc:31]   --->   Operation 650 'read' 'weights_0_11_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%weights_0_10_V_rea_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_10_V_rea)" [matmul.cc:31]   --->   Operation 651 'read' 'weights_0_10_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%weights_0_9_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_9_V_read)" [matmul.cc:31]   --->   Operation 652 'read' 'weights_0_9_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%weights_0_8_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_8_V_read)" [matmul.cc:31]   --->   Operation 653 'read' 'weights_0_8_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%weights_0_7_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_7_V_read)" [matmul.cc:31]   --->   Operation 654 'read' 'weights_0_7_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (0.00ns)   --->   "%weights_0_6_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_6_V_read)" [matmul.cc:31]   --->   Operation 655 'read' 'weights_0_6_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%weights_0_5_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_5_V_read)" [matmul.cc:31]   --->   Operation 656 'read' 'weights_0_5_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%weights_0_4_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_4_V_read)" [matmul.cc:31]   --->   Operation 657 'read' 'weights_0_4_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%weights_0_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_3_V_read)" [matmul.cc:31]   --->   Operation 658 'read' 'weights_0_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%weights_0_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_2_V_read)" [matmul.cc:31]   --->   Operation 659 'read' 'weights_0_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%weights_0_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_1_V_read)" [matmul.cc:31]   --->   Operation 660 'read' 'weights_0_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns)   --->   "%weights_0_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %weights_0_0_V_read)" [matmul.cc:31]   --->   Operation 661 'read' 'weights_0_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 662 [1/1] (0.00ns)   --->   "%bottom_V_offset_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %bottom_V_offset)" [matmul.cc:31]   --->   Operation 662 'read' 'bottom_V_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%tmp_22 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %bottom_V_offset_read, i6 0)" [matmul.cc:31]   --->   Operation 663 'bitconcatenate' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (0.00ns)   --->   "%zext_ln31_1_cast = zext i11 %tmp_22 to i12" [matmul.cc:31]   --->   Operation 664 'zext' 'zext_ln31_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 665 [1/1] (0.75ns)   --->   "br label %1" [matmul.cc:28]   --->   Operation 665 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 666 [1/1] (0.00ns)   --->   "%buf_V_0_010 = phi i14 [ undef, %0 ], [ %buf_0_V, %hls_label_0 ]"   --->   Operation 666 'phi' 'buf_V_0_010' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 667 [1/1] (0.00ns)   --->   "%buf_V_1_09 = phi i14 [ undef, %0 ], [ %buf_1_V, %hls_label_0 ]"   --->   Operation 667 'phi' 'buf_V_1_09' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 668 [1/1] (0.00ns)   --->   "%buf_V_2_08 = phi i14 [ undef, %0 ], [ %buf_2_V, %hls_label_0 ]"   --->   Operation 668 'phi' 'buf_V_2_08' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%buf_V_3_07 = phi i14 [ undef, %0 ], [ %buf_3_V, %hls_label_0 ]"   --->   Operation 669 'phi' 'buf_V_3_07' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%buf_V_4_06 = phi i14 [ undef, %0 ], [ %buf_4_V, %hls_label_0 ]"   --->   Operation 670 'phi' 'buf_V_4_06' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.00ns)   --->   "%buf_V_5_05 = phi i14 [ undef, %0 ], [ %buf_5_V, %hls_label_0 ]"   --->   Operation 671 'phi' 'buf_V_5_05' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 672 [1/1] (0.00ns)   --->   "%buf_V_6_04 = phi i14 [ undef, %0 ], [ %buf_6_V, %hls_label_0 ]"   --->   Operation 672 'phi' 'buf_V_6_04' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%buf_V_7_03 = phi i14 [ undef, %0 ], [ %buf_7_V, %hls_label_0 ]"   --->   Operation 673 'phi' 'buf_V_7_03' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%buf_V_8_02 = phi i14 [ undef, %0 ], [ %buf_8_V, %hls_label_0 ]"   --->   Operation 674 'phi' 'buf_V_8_02' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns)   --->   "%buf_V_9_01 = phi i14 [ undef, %0 ], [ %buf_9_V, %hls_label_0 ]"   --->   Operation 675 'phi' 'buf_V_9_01' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 676 [1/1] (0.00ns)   --->   "%cii_0 = phi i7 [ 0, %0 ], [ %cii, %hls_label_0 ]"   --->   Operation 676 'phi' 'cii_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 677 [1/1] (0.86ns)   --->   "%icmp_ln28 = icmp eq i7 %cii_0, -64" [matmul.cc:28]   --->   Operation 677 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)"   --->   Operation 678 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 679 [1/1] (0.89ns)   --->   "%cii = add i7 %cii_0, 1" [matmul.cc:28]   --->   Operation 679 'add' 'cii' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns)   --->   "br i1 %icmp_ln28, label %_ZN13ap_fixed_baseILi15ELi7ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.0_ifconv, label %hls_label_0" [matmul.cc:28]   --->   Operation 680 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 681 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i7 %cii_0 to i12" [matmul.cc:31]   --->   Operation 681 'zext' 'zext_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 682 [1/1] (0.94ns)   --->   "%add_ln31 = add i12 %zext_ln31, %zext_ln31_1_cast" [matmul.cc:31]   --->   Operation 682 'add' 'add_ln31' <Predicate = (!icmp_ln28)> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i12 %add_ln31 to i64" [matmul.cc:31]   --->   Operation 683 'zext' 'zext_ln31_1' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 684 [1/1] (0.00ns)   --->   "%bottom_V_addr = getelementptr [1024 x i12]* %bottom_V, i64 0, i64 %zext_ln31_1" [matmul.cc:31]   --->   Operation 684 'getelementptr' 'bottom_V_addr' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 685 [2/2] (1.35ns)   --->   "%bottom_V_load = load i12* %bottom_V_addr, align 2" [matmul.cc:31]   --->   Operation 685 'load' 'bottom_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i7 %cii_0 to i6" [matmul.cc:35]   --->   Operation 686 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.97ns)   --->   "%tmp_12 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_0_0_V_read_1, i11 %weights_0_1_V_read_1, i11 %weights_0_2_V_read_1, i11 %weights_0_3_V_read_1, i11 %weights_0_4_V_read_1, i11 %weights_0_5_V_read_1, i11 %weights_0_6_V_read_1, i11 %weights_0_7_V_read_1, i11 %weights_0_8_V_read_1, i11 %weights_0_9_V_read_1, i11 %weights_0_10_V_rea_1, i11 %weights_0_11_V_rea_1, i11 %weights_0_12_V_rea_1, i11 %weights_0_13_V_rea_1, i11 %weights_0_14_V_rea_1, i11 %weights_0_15_V_rea_1, i11 %weights_0_16_V_rea_1, i11 %weights_0_17_V_rea_1, i11 %weights_0_18_V_rea_1, i11 %weights_0_19_V_rea_1, i11 %weights_0_20_V_rea_1, i11 %weights_0_21_V_rea_1, i11 %weights_0_22_V_rea_1, i11 %weights_0_23_V_rea_1, i11 %weights_0_24_V_rea_1, i11 %weights_0_25_V_rea_1, i11 %weights_0_26_V_rea_1, i11 %weights_0_27_V_rea_1, i11 %weights_0_28_V_rea_1, i11 %weights_0_29_V_rea_1, i11 %weights_0_30_V_rea_1, i11 %weights_0_31_V_rea_1, i11 %weights_0_32_V_rea_1, i11 %weights_0_33_V_rea_1, i11 %weights_0_34_V_rea_1, i11 %weights_0_35_V_rea_1, i11 %weights_0_36_V_rea_1, i11 %weights_0_37_V_rea_1, i11 %weights_0_38_V_rea_1, i11 %weights_0_39_V_rea_1, i11 %weights_0_40_V_rea_1, i11 %weights_0_41_V_rea_1, i11 %weights_0_42_V_rea_1, i11 %weights_0_43_V_rea_1, i11 %weights_0_44_V_rea_1, i11 %weights_0_45_V_rea_1, i11 %weights_0_46_V_rea_1, i11 %weights_0_47_V_rea_1, i11 %weights_0_48_V_rea_1, i11 %weights_0_49_V_rea_1, i11 %weights_0_50_V_rea_1, i11 %weights_0_51_V_rea_1, i11 %weights_0_52_V_rea_1, i11 %weights_0_53_V_rea_1, i11 %weights_0_54_V_rea_1, i11 %weights_0_55_V_rea_1, i11 %weights_0_56_V_rea_1, i11 %weights_0_57_V_rea_1, i11 %weights_0_58_V_rea_1, i11 %weights_0_59_V_rea_1, i11 %weights_0_60_V_rea_1, i11 %weights_0_61_V_rea_1, i11 %weights_0_62_V_rea_1, i11 %weights_0_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 687 'mux' 'tmp_12' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.97ns)   --->   "%tmp_13 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_1_0_V_read_1, i11 %weights_1_1_V_read_1, i11 %weights_1_2_V_read_1, i11 %weights_1_3_V_read_1, i11 %weights_1_4_V_read_1, i11 %weights_1_5_V_read_1, i11 %weights_1_6_V_read_1, i11 %weights_1_7_V_read_1, i11 %weights_1_8_V_read_1, i11 %weights_1_9_V_read_1, i11 %weights_1_10_V_rea_1, i11 %weights_1_11_V_rea_1, i11 %weights_1_12_V_rea_1, i11 %weights_1_13_V_rea_1, i11 %weights_1_14_V_rea_1, i11 %weights_1_15_V_rea_1, i11 %weights_1_16_V_rea_1, i11 %weights_1_17_V_rea_1, i11 %weights_1_18_V_rea_1, i11 %weights_1_19_V_rea_1, i11 %weights_1_20_V_rea_1, i11 %weights_1_21_V_rea_1, i11 %weights_1_22_V_rea_1, i11 %weights_1_23_V_rea_1, i11 %weights_1_24_V_rea_1, i11 %weights_1_25_V_rea_1, i11 %weights_1_26_V_rea_1, i11 %weights_1_27_V_rea_1, i11 %weights_1_28_V_rea_1, i11 %weights_1_29_V_rea_1, i11 %weights_1_30_V_rea_1, i11 %weights_1_31_V_rea_1, i11 %weights_1_32_V_rea_1, i11 %weights_1_33_V_rea_1, i11 %weights_1_34_V_rea_1, i11 %weights_1_35_V_rea_1, i11 %weights_1_36_V_rea_1, i11 %weights_1_37_V_rea_1, i11 %weights_1_38_V_rea_1, i11 %weights_1_39_V_rea_1, i11 %weights_1_40_V_rea_1, i11 %weights_1_41_V_rea_1, i11 %weights_1_42_V_rea_1, i11 %weights_1_43_V_rea_1, i11 %weights_1_44_V_rea_1, i11 %weights_1_45_V_rea_1, i11 %weights_1_46_V_rea_1, i11 %weights_1_47_V_rea_1, i11 %weights_1_48_V_rea_1, i11 %weights_1_49_V_rea_1, i11 %weights_1_50_V_rea_1, i11 %weights_1_51_V_rea_1, i11 %weights_1_52_V_rea_1, i11 %weights_1_53_V_rea_1, i11 %weights_1_54_V_rea_1, i11 %weights_1_55_V_rea_1, i11 %weights_1_56_V_rea_1, i11 %weights_1_57_V_rea_1, i11 %weights_1_58_V_rea_1, i11 %weights_1_59_V_rea_1, i11 %weights_1_60_V_rea_1, i11 %weights_1_61_V_rea_1, i11 %weights_1_62_V_rea_1, i11 %weights_1_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 688 'mux' 'tmp_13' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.97ns)   --->   "%tmp_14 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_2_0_V_read_1, i11 %weights_2_1_V_read_1, i11 %weights_2_2_V_read_1, i11 %weights_2_3_V_read_1, i11 %weights_2_4_V_read_1, i11 %weights_2_5_V_read_1, i11 %weights_2_6_V_read_1, i11 %weights_2_7_V_read_1, i11 %weights_2_8_V_read_1, i11 %weights_2_9_V_read_1, i11 %weights_2_10_V_rea_1, i11 %weights_2_11_V_rea_1, i11 %weights_2_12_V_rea_1, i11 %weights_2_13_V_rea_1, i11 %weights_2_14_V_rea_1, i11 %weights_2_15_V_rea_1, i11 %weights_2_16_V_rea_1, i11 %weights_2_17_V_rea_1, i11 %weights_2_18_V_rea_1, i11 %weights_2_19_V_rea_1, i11 %weights_2_20_V_rea_1, i11 %weights_2_21_V_rea_1, i11 %weights_2_22_V_rea_1, i11 %weights_2_23_V_rea_1, i11 %weights_2_24_V_rea_1, i11 %weights_2_25_V_rea_1, i11 %weights_2_26_V_rea_1, i11 %weights_2_27_V_rea_1, i11 %weights_2_28_V_rea_1, i11 %weights_2_29_V_rea_1, i11 %weights_2_30_V_rea_1, i11 %weights_2_31_V_rea_1, i11 %weights_2_32_V_rea_1, i11 %weights_2_33_V_rea_1, i11 %weights_2_34_V_rea_1, i11 %weights_2_35_V_rea_1, i11 %weights_2_36_V_rea_1, i11 %weights_2_37_V_rea_1, i11 %weights_2_38_V_rea_1, i11 %weights_2_39_V_rea_1, i11 %weights_2_40_V_rea_1, i11 %weights_2_41_V_rea_1, i11 %weights_2_42_V_rea_1, i11 %weights_2_43_V_rea_1, i11 %weights_2_44_V_rea_1, i11 %weights_2_45_V_rea_1, i11 %weights_2_46_V_rea_1, i11 %weights_2_47_V_rea_1, i11 %weights_2_48_V_rea_1, i11 %weights_2_49_V_rea_1, i11 %weights_2_50_V_rea_1, i11 %weights_2_51_V_rea_1, i11 %weights_2_52_V_rea_1, i11 %weights_2_53_V_rea_1, i11 %weights_2_54_V_rea_1, i11 %weights_2_55_V_rea_1, i11 %weights_2_56_V_rea_1, i11 %weights_2_57_V_rea_1, i11 %weights_2_58_V_rea_1, i11 %weights_2_59_V_rea_1, i11 %weights_2_60_V_rea_1, i11 %weights_2_61_V_rea_1, i11 %weights_2_62_V_rea_1, i11 %weights_2_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 689 'mux' 'tmp_14' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.97ns)   --->   "%tmp_15 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_3_0_V_read_1, i11 %weights_3_1_V_read_1, i11 %weights_3_2_V_read_1, i11 %weights_3_3_V_read_1, i11 %weights_3_4_V_read_1, i11 %weights_3_5_V_read_1, i11 %weights_3_6_V_read_1, i11 %weights_3_7_V_read_1, i11 %weights_3_8_V_read_1, i11 %weights_3_9_V_read_1, i11 %weights_3_10_V_rea_1, i11 %weights_3_11_V_rea_1, i11 %weights_3_12_V_rea_1, i11 %weights_3_13_V_rea_1, i11 %weights_3_14_V_rea_1, i11 %weights_3_15_V_rea_1, i11 %weights_3_16_V_rea_1, i11 %weights_3_17_V_rea_1, i11 %weights_3_18_V_rea_1, i11 %weights_3_19_V_rea_1, i11 %weights_3_20_V_rea_1, i11 %weights_3_21_V_rea_1, i11 %weights_3_22_V_rea_1, i11 %weights_3_23_V_rea_1, i11 %weights_3_24_V_rea_1, i11 %weights_3_25_V_rea_1, i11 %weights_3_26_V_rea_1, i11 %weights_3_27_V_rea_1, i11 %weights_3_28_V_rea_1, i11 %weights_3_29_V_rea_1, i11 %weights_3_30_V_rea_1, i11 %weights_3_31_V_rea_1, i11 %weights_3_32_V_rea_1, i11 %weights_3_33_V_rea_1, i11 %weights_3_34_V_rea_1, i11 %weights_3_35_V_rea_1, i11 %weights_3_36_V_rea_1, i11 %weights_3_37_V_rea_1, i11 %weights_3_38_V_rea_1, i11 %weights_3_39_V_rea_1, i11 %weights_3_40_V_rea_1, i11 %weights_3_41_V_rea_1, i11 %weights_3_42_V_rea_1, i11 %weights_3_43_V_rea_1, i11 %weights_3_44_V_rea_1, i11 %weights_3_45_V_rea_1, i11 %weights_3_46_V_rea_1, i11 %weights_3_47_V_rea_1, i11 %weights_3_48_V_rea_1, i11 %weights_3_49_V_rea_1, i11 %weights_3_50_V_rea_1, i11 %weights_3_51_V_rea_1, i11 %weights_3_52_V_rea_1, i11 %weights_3_53_V_rea_1, i11 %weights_3_54_V_rea_1, i11 %weights_3_55_V_rea_1, i11 %weights_3_56_V_rea_1, i11 %weights_3_57_V_rea_1, i11 %weights_3_58_V_rea_1, i11 %weights_3_59_V_rea_1, i11 %weights_3_60_V_rea_1, i11 %weights_3_61_V_rea_1, i11 %weights_3_62_V_rea_1, i11 %weights_3_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 690 'mux' 'tmp_15' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 691 [1/1] (0.97ns)   --->   "%tmp_16 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_4_0_V_read_1, i11 %weights_4_1_V_read_1, i11 %weights_4_2_V_read_1, i11 %weights_4_3_V_read_1, i11 %weights_4_4_V_read_1, i11 %weights_4_5_V_read_1, i11 %weights_4_6_V_read_1, i11 %weights_4_7_V_read_1, i11 %weights_4_8_V_read_1, i11 %weights_4_9_V_read_1, i11 %weights_4_10_V_rea_1, i11 %weights_4_11_V_rea_1, i11 %weights_4_12_V_rea_1, i11 %weights_4_13_V_rea_1, i11 %weights_4_14_V_rea_1, i11 %weights_4_15_V_rea_1, i11 %weights_4_16_V_rea_1, i11 %weights_4_17_V_rea_1, i11 %weights_4_18_V_rea_1, i11 %weights_4_19_V_rea_1, i11 %weights_4_20_V_rea_1, i11 %weights_4_21_V_rea_1, i11 %weights_4_22_V_rea_1, i11 %weights_4_23_V_rea_1, i11 %weights_4_24_V_rea_1, i11 %weights_4_25_V_rea_1, i11 %weights_4_26_V_rea_1, i11 %weights_4_27_V_rea_1, i11 %weights_4_28_V_rea_1, i11 %weights_4_29_V_rea_1, i11 %weights_4_30_V_rea_1, i11 %weights_4_31_V_rea_1, i11 %weights_4_32_V_rea_1, i11 %weights_4_33_V_rea_1, i11 %weights_4_34_V_rea_1, i11 %weights_4_35_V_rea_1, i11 %weights_4_36_V_rea_1, i11 %weights_4_37_V_rea_1, i11 %weights_4_38_V_rea_1, i11 %weights_4_39_V_rea_1, i11 %weights_4_40_V_rea_1, i11 %weights_4_41_V_rea_1, i11 %weights_4_42_V_rea_1, i11 %weights_4_43_V_rea_1, i11 %weights_4_44_V_rea_1, i11 %weights_4_45_V_rea_1, i11 %weights_4_46_V_rea_1, i11 %weights_4_47_V_rea_1, i11 %weights_4_48_V_rea_1, i11 %weights_4_49_V_rea_1, i11 %weights_4_50_V_rea_1, i11 %weights_4_51_V_rea_1, i11 %weights_4_52_V_rea_1, i11 %weights_4_53_V_rea_1, i11 %weights_4_54_V_rea_1, i11 %weights_4_55_V_rea_1, i11 %weights_4_56_V_rea_1, i11 %weights_4_57_V_rea_1, i11 %weights_4_58_V_rea_1, i11 %weights_4_59_V_rea_1, i11 %weights_4_60_V_rea_1, i11 %weights_4_61_V_rea_1, i11 %weights_4_62_V_rea_1, i11 %weights_4_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 691 'mux' 'tmp_16' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.97ns)   --->   "%tmp_17 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_5_0_V_read_1, i11 %weights_5_1_V_read_1, i11 %weights_5_2_V_read_1, i11 %weights_5_3_V_read_1, i11 %weights_5_4_V_read_1, i11 %weights_5_5_V_read_1, i11 %weights_5_6_V_read_1, i11 %weights_5_7_V_read_1, i11 %weights_5_8_V_read_1, i11 %weights_5_9_V_read_1, i11 %weights_5_10_V_rea_1, i11 %weights_5_11_V_rea_1, i11 %weights_5_12_V_rea_1, i11 %weights_5_13_V_rea_1, i11 %weights_5_14_V_rea_1, i11 %weights_5_15_V_rea_1, i11 %weights_5_16_V_rea_1, i11 %weights_5_17_V_rea_1, i11 %weights_5_18_V_rea_1, i11 %weights_5_19_V_rea_1, i11 %weights_5_20_V_rea_1, i11 %weights_5_21_V_rea_1, i11 %weights_5_22_V_rea_1, i11 %weights_5_23_V_rea_1, i11 %weights_5_24_V_rea_1, i11 %weights_5_25_V_rea_1, i11 %weights_5_26_V_rea_1, i11 %weights_5_27_V_rea_1, i11 %weights_5_28_V_rea_1, i11 %weights_5_29_V_rea_1, i11 %weights_5_30_V_rea_1, i11 %weights_5_31_V_rea_1, i11 %weights_5_32_V_rea_1, i11 %weights_5_33_V_rea_1, i11 %weights_5_34_V_rea_1, i11 %weights_5_35_V_rea_1, i11 %weights_5_36_V_rea_1, i11 %weights_5_37_V_rea_1, i11 %weights_5_38_V_rea_1, i11 %weights_5_39_V_rea_1, i11 %weights_5_40_V_rea_1, i11 %weights_5_41_V_rea_1, i11 %weights_5_42_V_rea_1, i11 %weights_5_43_V_rea_1, i11 %weights_5_44_V_rea_1, i11 %weights_5_45_V_rea_1, i11 %weights_5_46_V_rea_1, i11 %weights_5_47_V_rea_1, i11 %weights_5_48_V_rea_1, i11 %weights_5_49_V_rea_1, i11 %weights_5_50_V_rea_1, i11 %weights_5_51_V_rea_1, i11 %weights_5_52_V_rea_1, i11 %weights_5_53_V_rea_1, i11 %weights_5_54_V_rea_1, i11 %weights_5_55_V_rea_1, i11 %weights_5_56_V_rea_1, i11 %weights_5_57_V_rea_1, i11 %weights_5_58_V_rea_1, i11 %weights_5_59_V_rea_1, i11 %weights_5_60_V_rea_1, i11 %weights_5_61_V_rea_1, i11 %weights_5_62_V_rea_1, i11 %weights_5_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 692 'mux' 'tmp_17' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.97ns)   --->   "%tmp_18 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_6_0_V_read_1, i11 %weights_6_1_V_read_1, i11 %weights_6_2_V_read_1, i11 %weights_6_3_V_read_1, i11 %weights_6_4_V_read_1, i11 %weights_6_5_V_read_1, i11 %weights_6_6_V_read_1, i11 %weights_6_7_V_read_1, i11 %weights_6_8_V_read_1, i11 %weights_6_9_V_read_1, i11 %weights_6_10_V_rea_1, i11 %weights_6_11_V_rea_1, i11 %weights_6_12_V_rea_1, i11 %weights_6_13_V_rea_1, i11 %weights_6_14_V_rea_1, i11 %weights_6_15_V_rea_1, i11 %weights_6_16_V_rea_1, i11 %weights_6_17_V_rea_1, i11 %weights_6_18_V_rea_1, i11 %weights_6_19_V_rea_1, i11 %weights_6_20_V_rea_1, i11 %weights_6_21_V_rea_1, i11 %weights_6_22_V_rea_1, i11 %weights_6_23_V_rea_1, i11 %weights_6_24_V_rea_1, i11 %weights_6_25_V_rea_1, i11 %weights_6_26_V_rea_1, i11 %weights_6_27_V_rea_1, i11 %weights_6_28_V_rea_1, i11 %weights_6_29_V_rea_1, i11 %weights_6_30_V_rea_1, i11 %weights_6_31_V_rea_1, i11 %weights_6_32_V_rea_1, i11 %weights_6_33_V_rea_1, i11 %weights_6_34_V_rea_1, i11 %weights_6_35_V_rea_1, i11 %weights_6_36_V_rea_1, i11 %weights_6_37_V_rea_1, i11 %weights_6_38_V_rea_1, i11 %weights_6_39_V_rea_1, i11 %weights_6_40_V_rea_1, i11 %weights_6_41_V_rea_1, i11 %weights_6_42_V_rea_1, i11 %weights_6_43_V_rea_1, i11 %weights_6_44_V_rea_1, i11 %weights_6_45_V_rea_1, i11 %weights_6_46_V_rea_1, i11 %weights_6_47_V_rea_1, i11 %weights_6_48_V_rea_1, i11 %weights_6_49_V_rea_1, i11 %weights_6_50_V_rea_1, i11 %weights_6_51_V_rea_1, i11 %weights_6_52_V_rea_1, i11 %weights_6_53_V_rea_1, i11 %weights_6_54_V_rea_1, i11 %weights_6_55_V_rea_1, i11 %weights_6_56_V_rea_1, i11 %weights_6_57_V_rea_1, i11 %weights_6_58_V_rea_1, i11 %weights_6_59_V_rea_1, i11 %weights_6_60_V_rea_1, i11 %weights_6_61_V_rea_1, i11 %weights_6_62_V_rea_1, i11 %weights_6_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 693 'mux' 'tmp_18' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.97ns)   --->   "%tmp_19 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_7_0_V_read_1, i11 %weights_7_1_V_read_1, i11 %weights_7_2_V_read_1, i11 %weights_7_3_V_read_1, i11 %weights_7_4_V_read_1, i11 %weights_7_5_V_read_1, i11 %weights_7_6_V_read_1, i11 %weights_7_7_V_read_1, i11 %weights_7_8_V_read_1, i11 %weights_7_9_V_read_1, i11 %weights_7_10_V_rea_1, i11 %weights_7_11_V_rea_1, i11 %weights_7_12_V_rea_1, i11 %weights_7_13_V_rea_1, i11 %weights_7_14_V_rea_1, i11 %weights_7_15_V_rea_1, i11 %weights_7_16_V_rea_1, i11 %weights_7_17_V_rea_1, i11 %weights_7_18_V_rea_1, i11 %weights_7_19_V_rea_1, i11 %weights_7_20_V_rea_1, i11 %weights_7_21_V_rea_1, i11 %weights_7_22_V_rea_1, i11 %weights_7_23_V_rea_1, i11 %weights_7_24_V_rea_1, i11 %weights_7_25_V_rea_1, i11 %weights_7_26_V_rea_1, i11 %weights_7_27_V_rea_1, i11 %weights_7_28_V_rea_1, i11 %weights_7_29_V_rea_1, i11 %weights_7_30_V_rea_1, i11 %weights_7_31_V_rea_1, i11 %weights_7_32_V_rea_1, i11 %weights_7_33_V_rea_1, i11 %weights_7_34_V_rea_1, i11 %weights_7_35_V_rea_1, i11 %weights_7_36_V_rea_1, i11 %weights_7_37_V_rea_1, i11 %weights_7_38_V_rea_1, i11 %weights_7_39_V_rea_1, i11 %weights_7_40_V_rea_1, i11 %weights_7_41_V_rea_1, i11 %weights_7_42_V_rea_1, i11 %weights_7_43_V_rea_1, i11 %weights_7_44_V_rea_1, i11 %weights_7_45_V_rea_1, i11 %weights_7_46_V_rea_1, i11 %weights_7_47_V_rea_1, i11 %weights_7_48_V_rea_1, i11 %weights_7_49_V_rea_1, i11 %weights_7_50_V_rea_1, i11 %weights_7_51_V_rea_1, i11 %weights_7_52_V_rea_1, i11 %weights_7_53_V_rea_1, i11 %weights_7_54_V_rea_1, i11 %weights_7_55_V_rea_1, i11 %weights_7_56_V_rea_1, i11 %weights_7_57_V_rea_1, i11 %weights_7_58_V_rea_1, i11 %weights_7_59_V_rea_1, i11 %weights_7_60_V_rea_1, i11 %weights_7_61_V_rea_1, i11 %weights_7_62_V_rea_1, i11 %weights_7_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 694 'mux' 'tmp_19' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.97ns)   --->   "%tmp_20 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_8_0_V_read_1, i11 %weights_8_1_V_read_1, i11 %weights_8_2_V_read_1, i11 %weights_8_3_V_read_1, i11 %weights_8_4_V_read_1, i11 %weights_8_5_V_read_1, i11 %weights_8_6_V_read_1, i11 %weights_8_7_V_read_1, i11 %weights_8_8_V_read_1, i11 %weights_8_9_V_read_1, i11 %weights_8_10_V_rea_1, i11 %weights_8_11_V_rea_1, i11 %weights_8_12_V_rea_1, i11 %weights_8_13_V_rea_1, i11 %weights_8_14_V_rea_1, i11 %weights_8_15_V_rea_1, i11 %weights_8_16_V_rea_1, i11 %weights_8_17_V_rea_1, i11 %weights_8_18_V_rea_1, i11 %weights_8_19_V_rea_1, i11 %weights_8_20_V_rea_1, i11 %weights_8_21_V_rea_1, i11 %weights_8_22_V_rea_1, i11 %weights_8_23_V_rea_1, i11 %weights_8_24_V_rea_1, i11 %weights_8_25_V_rea_1, i11 %weights_8_26_V_rea_1, i11 %weights_8_27_V_rea_1, i11 %weights_8_28_V_rea_1, i11 %weights_8_29_V_rea_1, i11 %weights_8_30_V_rea_1, i11 %weights_8_31_V_rea_1, i11 %weights_8_32_V_rea_1, i11 %weights_8_33_V_rea_1, i11 %weights_8_34_V_rea_1, i11 %weights_8_35_V_rea_1, i11 %weights_8_36_V_rea_1, i11 %weights_8_37_V_rea_1, i11 %weights_8_38_V_rea_1, i11 %weights_8_39_V_rea_1, i11 %weights_8_40_V_rea_1, i11 %weights_8_41_V_rea_1, i11 %weights_8_42_V_rea_1, i11 %weights_8_43_V_rea_1, i11 %weights_8_44_V_rea_1, i11 %weights_8_45_V_rea_1, i11 %weights_8_46_V_rea_1, i11 %weights_8_47_V_rea_1, i11 %weights_8_48_V_rea_1, i11 %weights_8_49_V_rea_1, i11 %weights_8_50_V_rea_1, i11 %weights_8_51_V_rea_1, i11 %weights_8_52_V_rea_1, i11 %weights_8_53_V_rea_1, i11 %weights_8_54_V_rea_1, i11 %weights_8_55_V_rea_1, i11 %weights_8_56_V_rea_1, i11 %weights_8_57_V_rea_1, i11 %weights_8_58_V_rea_1, i11 %weights_8_59_V_rea_1, i11 %weights_8_60_V_rea_1, i11 %weights_8_61_V_rea_1, i11 %weights_8_62_V_rea_1, i11 %weights_8_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 695 'mux' 'tmp_20' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.97ns)   --->   "%tmp_21 = call i11 @_ssdm_op_Mux.ap_auto.64i11.i6(i11 %weights_9_0_V_read_1, i11 %weights_9_1_V_read_1, i11 %weights_9_2_V_read_1, i11 %weights_9_3_V_read_1, i11 %weights_9_4_V_read_1, i11 %weights_9_5_V_read_1, i11 %weights_9_6_V_read_1, i11 %weights_9_7_V_read_1, i11 %weights_9_8_V_read_1, i11 %weights_9_9_V_read_1, i11 %weights_9_10_V_rea_1, i11 %weights_9_11_V_rea_1, i11 %weights_9_12_V_rea_1, i11 %weights_9_13_V_rea_1, i11 %weights_9_14_V_rea_1, i11 %weights_9_15_V_rea_1, i11 %weights_9_16_V_rea_1, i11 %weights_9_17_V_rea_1, i11 %weights_9_18_V_rea_1, i11 %weights_9_19_V_rea_1, i11 %weights_9_20_V_rea_1, i11 %weights_9_21_V_rea_1, i11 %weights_9_22_V_rea_1, i11 %weights_9_23_V_rea_1, i11 %weights_9_24_V_rea_1, i11 %weights_9_25_V_rea_1, i11 %weights_9_26_V_rea_1, i11 %weights_9_27_V_rea_1, i11 %weights_9_28_V_rea_1, i11 %weights_9_29_V_rea_1, i11 %weights_9_30_V_rea_1, i11 %weights_9_31_V_rea_1, i11 %weights_9_32_V_rea_1, i11 %weights_9_33_V_rea_1, i11 %weights_9_34_V_rea_1, i11 %weights_9_35_V_rea_1, i11 %weights_9_36_V_rea_1, i11 %weights_9_37_V_rea_1, i11 %weights_9_38_V_rea_1, i11 %weights_9_39_V_rea_1, i11 %weights_9_40_V_rea_1, i11 %weights_9_41_V_rea_1, i11 %weights_9_42_V_rea_1, i11 %weights_9_43_V_rea_1, i11 %weights_9_44_V_rea_1, i11 %weights_9_45_V_rea_1, i11 %weights_9_46_V_rea_1, i11 %weights_9_47_V_rea_1, i11 %weights_9_48_V_rea_1, i11 %weights_9_49_V_rea_1, i11 %weights_9_50_V_rea_1, i11 %weights_9_51_V_rea_1, i11 %weights_9_52_V_rea_1, i11 %weights_9_53_V_rea_1, i11 %weights_9_54_V_rea_1, i11 %weights_9_55_V_rea_1, i11 %weights_9_56_V_rea_1, i11 %weights_9_57_V_rea_1, i11 %weights_9_58_V_rea_1, i11 %weights_9_59_V_rea_1, i11 %weights_9_60_V_rea_1, i11 %weights_9_61_V_rea_1, i11 %weights_9_62_V_rea_1, i11 %weights_9_63_V_rea_1, i6 %trunc_ln35)" [matmul.cc:35]   --->   Operation 696 'mux' 'tmp_21' <Predicate = (!icmp_ln28)> <Delay = 0.97> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 697 [1/2] (1.35ns)   --->   "%bottom_V_load = load i12* %bottom_V_addr, align 2" [matmul.cc:31]   --->   Operation 697 'load' 'bottom_V_load' <Predicate = (!icmp_ln28)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 12> <Depth = 1024> <RAM>

State 4 <SV = 3> <Delay = 2.84>
ST_4 : Operation 698 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i12 %bottom_V_load to i23" [matmul.cc:35]   --->   Operation 698 'sext' 'sext_ln35' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 699 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i11 %tmp_12 to i23" [matmul.cc:36]   --->   Operation 699 'sext' 'sext_ln1118' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 700 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i23 %sext_ln35, %sext_ln1118" [matmul.cc:36]   --->   Operation 700 'mul' 'mul_ln1118' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_877 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118, i32 22)" [matmul.cc:36]   --->   Operation 701 'bitselect' 'tmp_877' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 702 [1/1] (0.00ns)   --->   "%trunc_ln = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 702 'partselect' 'trunc_ln' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 703 [1/1] (0.00ns)   --->   "%tmp_879 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118, i32 6)" [matmul.cc:36]   --->   Operation 703 'bitselect' 'tmp_879' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_883 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 704 'partselect' 'tmp_883' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1118_32 = sext i11 %tmp_13 to i23" [matmul.cc:36]   --->   Operation 705 'sext' 'sext_ln1118_32' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_63 = mul i23 %sext_ln35, %sext_ln1118_32" [matmul.cc:36]   --->   Operation 706 'mul' 'mul_ln1118_63' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 707 [1/1] (0.00ns)   --->   "%tmp_887 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_63, i32 22)" [matmul.cc:36]   --->   Operation 707 'bitselect' 'tmp_887' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 708 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_63, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 708 'partselect' 'trunc_ln708_s' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 709 [1/1] (0.00ns)   --->   "%tmp_889 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_63, i32 6)" [matmul.cc:36]   --->   Operation 709 'bitselect' 'tmp_889' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_893 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_63, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 710 'partselect' 'tmp_893' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 711 [1/1] (0.00ns)   --->   "%sext_ln1118_33 = sext i11 %tmp_14 to i23" [matmul.cc:36]   --->   Operation 711 'sext' 'sext_ln1118_33' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 712 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_64 = mul i23 %sext_ln35, %sext_ln1118_33" [matmul.cc:36]   --->   Operation 712 'mul' 'mul_ln1118_64' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 713 [1/1] (0.00ns)   --->   "%tmp_897 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_64, i32 22)" [matmul.cc:36]   --->   Operation 713 'bitselect' 'tmp_897' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln708_61 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_64, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 714 'partselect' 'trunc_ln708_61' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (0.00ns)   --->   "%tmp_899 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_64, i32 6)" [matmul.cc:36]   --->   Operation 715 'bitselect' 'tmp_899' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 716 [1/1] (0.00ns)   --->   "%tmp_903 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_64, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 716 'partselect' 'tmp_903' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln1118_34 = sext i11 %tmp_15 to i23" [matmul.cc:36]   --->   Operation 717 'sext' 'sext_ln1118_34' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 718 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_65 = mul i23 %sext_ln35, %sext_ln1118_34" [matmul.cc:36]   --->   Operation 718 'mul' 'mul_ln1118_65' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_907 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_65, i32 22)" [matmul.cc:36]   --->   Operation 719 'bitselect' 'tmp_907' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (0.00ns)   --->   "%trunc_ln708_62 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_65, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 720 'partselect' 'trunc_ln708_62' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_909 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_65, i32 6)" [matmul.cc:36]   --->   Operation 721 'bitselect' 'tmp_909' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_913 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_65, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 722 'partselect' 'tmp_913' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln1118_35 = sext i11 %tmp_16 to i23" [matmul.cc:36]   --->   Operation 723 'sext' 'sext_ln1118_35' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 724 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_66 = mul i23 %sext_ln35, %sext_ln1118_35" [matmul.cc:36]   --->   Operation 724 'mul' 'mul_ln1118_66' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 725 [1/1] (0.00ns)   --->   "%tmp_917 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_66, i32 22)" [matmul.cc:36]   --->   Operation 725 'bitselect' 'tmp_917' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln708_63 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_66, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 726 'partselect' 'trunc_ln708_63' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_919 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_66, i32 6)" [matmul.cc:36]   --->   Operation 727 'bitselect' 'tmp_919' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_923 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_66, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 728 'partselect' 'tmp_923' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%sext_ln1118_36 = sext i11 %tmp_17 to i23" [matmul.cc:36]   --->   Operation 729 'sext' 'sext_ln1118_36' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_67 = mul i23 %sext_ln35, %sext_ln1118_36" [matmul.cc:36]   --->   Operation 730 'mul' 'mul_ln1118_67' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 731 [1/1] (0.00ns)   --->   "%tmp_927 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_67, i32 22)" [matmul.cc:36]   --->   Operation 731 'bitselect' 'tmp_927' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 732 [1/1] (0.00ns)   --->   "%trunc_ln708_64 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_67, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 732 'partselect' 'trunc_ln708_64' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 733 [1/1] (0.00ns)   --->   "%tmp_929 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_67, i32 6)" [matmul.cc:36]   --->   Operation 733 'bitselect' 'tmp_929' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%tmp_933 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_67, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 734 'partselect' 'tmp_933' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 735 [1/1] (0.00ns)   --->   "%sext_ln1118_37 = sext i11 %tmp_18 to i23" [matmul.cc:36]   --->   Operation 735 'sext' 'sext_ln1118_37' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 736 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_68 = mul i23 %sext_ln35, %sext_ln1118_37" [matmul.cc:36]   --->   Operation 736 'mul' 'mul_ln1118_68' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_937 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_68, i32 22)" [matmul.cc:36]   --->   Operation 737 'bitselect' 'tmp_937' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 738 [1/1] (0.00ns)   --->   "%trunc_ln708_65 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_68, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 738 'partselect' 'trunc_ln708_65' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%tmp_939 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_68, i32 6)" [matmul.cc:36]   --->   Operation 739 'bitselect' 'tmp_939' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.00ns)   --->   "%tmp_943 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_68, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 740 'partselect' 'tmp_943' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 741 [1/1] (0.00ns)   --->   "%sext_ln1118_38 = sext i11 %tmp_19 to i23" [matmul.cc:36]   --->   Operation 741 'sext' 'sext_ln1118_38' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 742 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_69 = mul i23 %sext_ln35, %sext_ln1118_38" [matmul.cc:36]   --->   Operation 742 'mul' 'mul_ln1118_69' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_947 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_69, i32 22)" [matmul.cc:36]   --->   Operation 743 'bitselect' 'tmp_947' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%trunc_ln708_66 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_69, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 744 'partselect' 'trunc_ln708_66' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (0.00ns)   --->   "%tmp_949 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_69, i32 6)" [matmul.cc:36]   --->   Operation 745 'bitselect' 'tmp_949' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_953 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_69, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 746 'partselect' 'tmp_953' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 747 [1/1] (0.00ns)   --->   "%sext_ln1118_39 = sext i11 %tmp_20 to i23" [matmul.cc:36]   --->   Operation 747 'sext' 'sext_ln1118_39' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 748 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_70 = mul i23 %sext_ln35, %sext_ln1118_39" [matmul.cc:36]   --->   Operation 748 'mul' 'mul_ln1118_70' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%tmp_957 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_70, i32 22)" [matmul.cc:36]   --->   Operation 749 'bitselect' 'tmp_957' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (0.00ns)   --->   "%trunc_ln708_67 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_70, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 750 'partselect' 'trunc_ln708_67' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_959 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_70, i32 6)" [matmul.cc:36]   --->   Operation 751 'bitselect' 'tmp_959' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 752 [1/1] (0.00ns)   --->   "%tmp_963 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_70, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 752 'partselect' 'tmp_963' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 753 [1/1] (0.00ns)   --->   "%sext_ln1118_40 = sext i11 %tmp_21 to i23" [matmul.cc:36]   --->   Operation 753 'sext' 'sext_ln1118_40' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 754 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln1118_71 = mul i23 %sext_ln35, %sext_ln1118_40" [matmul.cc:36]   --->   Operation 754 'mul' 'mul_ln1118_71' <Predicate = (!icmp_ln28)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_967 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_71, i32 22)" [matmul.cc:36]   --->   Operation 755 'bitselect' 'tmp_967' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln708_68 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %mul_ln1118_71, i32 7, i32 20)" [matmul.cc:36]   --->   Operation 756 'partselect' 'trunc_ln708_68' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_969 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_71, i32 6)" [matmul.cc:36]   --->   Operation 757 'bitselect' 'tmp_969' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_4 : Operation 758 [1/1] (0.00ns)   --->   "%tmp_973 = call i2 @_ssdm_op_PartSelect.i2.i23.i32.i32(i23 %mul_ln1118_71, i32 21, i32 22)" [matmul.cc:36]   --->   Operation 758 'partselect' 'tmp_973' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.31>
ST_5 : Operation 759 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_878 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118, i32 20)" [matmul.cc:36]   --->   Operation 759 'bitselect' 'tmp_878' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 760 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_879 to i14" [matmul.cc:36]   --->   Operation 760 'zext' 'zext_ln415' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 761 [1/1] (0.98ns)   --->   "%add_ln415 = add i14 %trunc_ln, %zext_ln415" [matmul.cc:36]   --->   Operation 761 'add' 'add_ln415' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_880 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)" [matmul.cc:36]   --->   Operation 762 'bitselect' 'tmp_880' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416 = xor i1 %tmp_880, true" [matmul.cc:36]   --->   Operation 763 'xor' 'xor_ln416' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 764 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_878, %xor_ln416" [matmul.cc:36]   --->   Operation 764 'and' 'and_ln416' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 765 [1/1] (0.00ns)   --->   "%tmp_881 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415, i32 13)" [matmul.cc:36]   --->   Operation 765 'bitselect' 'tmp_881' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_882 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118, i32 22)" [matmul.cc:36]   --->   Operation 766 'bitselect' 'tmp_882' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 767 [1/1] (0.51ns)   --->   "%icmp_ln879 = icmp eq i2 %tmp_883, -1" [matmul.cc:36]   --->   Operation 767 'icmp' 'icmp_ln879' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 768 [1/1] (0.51ns)   --->   "%icmp_ln768 = icmp eq i2 %tmp_883, 0" [matmul.cc:36]   --->   Operation 768 'icmp' 'icmp_ln768' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879, i1 %icmp_ln768" [matmul.cc:36]   --->   Operation 769 'select' 'select_ln777' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_884 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118, i32 21)" [matmul.cc:36]   --->   Operation 770 'bitselect' 'tmp_884' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_884, true" [matmul.cc:36]   --->   Operation 771 'xor' 'xor_ln779' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln779 = and i1 %tmp_882, %xor_ln779" [matmul.cc:36]   --->   Operation 772 'and' 'and_ln779' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879" [matmul.cc:36]   --->   Operation 773 'select' 'select_ln416' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 774 [1/1] (0.33ns)   --->   "%and_ln781 = and i1 %and_ln416, %icmp_ln879" [matmul.cc:36]   --->   Operation 774 'and' 'and_ln781' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [matmul.cc:36]   --->   Operation 775 'xor' 'xor_ln785' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%or_ln785 = or i1 %tmp_881, %xor_ln785" [matmul.cc:36]   --->   Operation 776 'or' 'or_ln785' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 777 [1/1] (0.33ns)   --->   "%xor_ln785_127 = xor i1 %tmp_877, true" [matmul.cc:36]   --->   Operation 777 'xor' 'xor_ln785_127' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node or_ln340)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_127" [matmul.cc:36]   --->   Operation 778 'and' 'and_ln785' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 779 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %tmp_881, %select_ln416" [matmul.cc:36]   --->   Operation 779 'and' 'and_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_289)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [matmul.cc:36]   --->   Operation 780 'or' 'or_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_289)   --->   "%xor_ln786 = xor i1 %or_ln786, true" [matmul.cc:36]   --->   Operation 781 'xor' 'xor_ln786' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 782 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_289 = and i1 %tmp_877, %xor_ln786" [matmul.cc:36]   --->   Operation 782 'and' 'and_ln786_289' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 783 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340 = or i1 %and_ln786_289, %and_ln785" [matmul.cc:36]   --->   Operation 783 'or' 'or_ln340' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%tmp_888 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_63, i32 20)" [matmul.cc:36]   --->   Operation 784 'bitselect' 'tmp_888' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 785 [1/1] (0.00ns)   --->   "%zext_ln415_63 = zext i1 %tmp_889 to i14" [matmul.cc:36]   --->   Operation 785 'zext' 'zext_ln415_63' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 786 [1/1] (0.98ns)   --->   "%add_ln415_63 = add i14 %trunc_ln708_s, %zext_ln415_63" [matmul.cc:36]   --->   Operation 786 'add' 'add_ln415_63' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%tmp_890 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_63, i32 13)" [matmul.cc:36]   --->   Operation 787 'bitselect' 'tmp_890' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_63)   --->   "%xor_ln416_63 = xor i1 %tmp_890, true" [matmul.cc:36]   --->   Operation 788 'xor' 'xor_ln416_63' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 789 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_63 = and i1 %tmp_888, %xor_ln416_63" [matmul.cc:36]   --->   Operation 789 'and' 'and_ln416_63' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 790 [1/1] (0.00ns)   --->   "%tmp_891 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_63, i32 13)" [matmul.cc:36]   --->   Operation 790 'bitselect' 'tmp_891' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_892 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_63, i32 22)" [matmul.cc:36]   --->   Operation 791 'bitselect' 'tmp_892' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 792 [1/1] (0.51ns)   --->   "%icmp_ln879_127 = icmp eq i2 %tmp_893, -1" [matmul.cc:36]   --->   Operation 792 'icmp' 'icmp_ln879_127' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 793 [1/1] (0.51ns)   --->   "%icmp_ln768_63 = icmp eq i2 %tmp_893, 0" [matmul.cc:36]   --->   Operation 793 'icmp' 'icmp_ln768_63' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777_63 = select i1 %and_ln416_63, i1 %icmp_ln879_127, i1 %icmp_ln768_63" [matmul.cc:36]   --->   Operation 794 'select' 'select_ln777_63' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%tmp_894 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_63, i32 21)" [matmul.cc:36]   --->   Operation 795 'bitselect' 'tmp_894' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%xor_ln779_63 = xor i1 %tmp_894, true" [matmul.cc:36]   --->   Operation 796 'xor' 'xor_ln779_63' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%and_ln779_1 = and i1 %tmp_892, %xor_ln779_63" [matmul.cc:36]   --->   Operation 797 'and' 'and_ln779_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_1)   --->   "%select_ln416_63 = select i1 %and_ln416_63, i1 %and_ln779_1, i1 %icmp_ln879_127" [matmul.cc:36]   --->   Operation 798 'select' 'select_ln416_63' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 799 [1/1] (0.33ns)   --->   "%and_ln781_1 = and i1 %and_ln416_63, %icmp_ln879_127" [matmul.cc:36]   --->   Operation 799 'and' 'and_ln781_1' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785_1 = xor i1 %select_ln777_63, true" [matmul.cc:36]   --->   Operation 800 'xor' 'xor_ln785_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785_1 = or i1 %tmp_891, %xor_ln785_1" [matmul.cc:36]   --->   Operation 801 'or' 'or_ln785_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 802 [1/1] (0.33ns)   --->   "%xor_ln785_128 = xor i1 %tmp_887, true" [matmul.cc:36]   --->   Operation 802 'xor' 'xor_ln785_128' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785_63 = and i1 %or_ln785_1, %xor_ln785_128" [matmul.cc:36]   --->   Operation 803 'and' 'and_ln785_63' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 804 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_1 = and i1 %tmp_891, %select_ln416_63" [matmul.cc:36]   --->   Operation 804 'and' 'and_ln786_1' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_291)   --->   "%or_ln786_63 = or i1 %and_ln781_1, %and_ln786_1" [matmul.cc:36]   --->   Operation 805 'or' 'or_ln786_63' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_291)   --->   "%xor_ln786_171 = xor i1 %or_ln786_63, true" [matmul.cc:36]   --->   Operation 806 'xor' 'xor_ln786_171' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 807 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_291 = and i1 %tmp_887, %xor_ln786_171" [matmul.cc:36]   --->   Operation 807 'and' 'and_ln786_291' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 808 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_291, %and_ln785_63" [matmul.cc:36]   --->   Operation 808 'or' 'or_ln340_1' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_64)   --->   "%tmp_898 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_64, i32 20)" [matmul.cc:36]   --->   Operation 809 'bitselect' 'tmp_898' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln415_64 = zext i1 %tmp_899 to i14" [matmul.cc:36]   --->   Operation 810 'zext' 'zext_ln415_64' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 811 [1/1] (0.98ns)   --->   "%add_ln415_64 = add i14 %trunc_ln708_61, %zext_ln415_64" [matmul.cc:36]   --->   Operation 811 'add' 'add_ln415_64' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_64)   --->   "%tmp_900 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_64, i32 13)" [matmul.cc:36]   --->   Operation 812 'bitselect' 'tmp_900' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_64)   --->   "%xor_ln416_64 = xor i1 %tmp_900, true" [matmul.cc:36]   --->   Operation 813 'xor' 'xor_ln416_64' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 814 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_64 = and i1 %tmp_898, %xor_ln416_64" [matmul.cc:36]   --->   Operation 814 'and' 'and_ln416_64' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 815 [1/1] (0.00ns)   --->   "%tmp_901 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_64, i32 13)" [matmul.cc:36]   --->   Operation 815 'bitselect' 'tmp_901' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_902 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_64, i32 22)" [matmul.cc:36]   --->   Operation 816 'bitselect' 'tmp_902' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 817 [1/1] (0.51ns)   --->   "%icmp_ln879_128 = icmp eq i2 %tmp_903, -1" [matmul.cc:36]   --->   Operation 817 'icmp' 'icmp_ln879_128' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 818 [1/1] (0.51ns)   --->   "%icmp_ln768_64 = icmp eq i2 %tmp_903, 0" [matmul.cc:36]   --->   Operation 818 'icmp' 'icmp_ln768_64' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%select_ln777_64 = select i1 %and_ln416_64, i1 %icmp_ln879_128, i1 %icmp_ln768_64" [matmul.cc:36]   --->   Operation 819 'select' 'select_ln777_64' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_904 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_64, i32 21)" [matmul.cc:36]   --->   Operation 820 'bitselect' 'tmp_904' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 821 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779_64 = xor i1 %tmp_904, true" [matmul.cc:36]   --->   Operation 821 'xor' 'xor_ln779_64' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779_2 = and i1 %tmp_902, %xor_ln779_64" [matmul.cc:36]   --->   Operation 822 'and' 'and_ln779_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416_64 = select i1 %and_ln416_64, i1 %and_ln779_2, i1 %icmp_ln879_128" [matmul.cc:36]   --->   Operation 823 'select' 'select_ln416_64' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 824 [1/1] (0.33ns)   --->   "%and_ln781_2 = and i1 %and_ln416_64, %icmp_ln879_128" [matmul.cc:36]   --->   Operation 824 'and' 'and_ln781_2' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%xor_ln785_2 = xor i1 %select_ln777_64, true" [matmul.cc:36]   --->   Operation 825 'xor' 'xor_ln785_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%or_ln785_2 = or i1 %tmp_901, %xor_ln785_2" [matmul.cc:36]   --->   Operation 826 'or' 'or_ln785_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 827 [1/1] (0.33ns)   --->   "%xor_ln785_129 = xor i1 %tmp_897, true" [matmul.cc:36]   --->   Operation 827 'xor' 'xor_ln785_129' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_2)   --->   "%and_ln785_64 = and i1 %or_ln785_2, %xor_ln785_129" [matmul.cc:36]   --->   Operation 828 'and' 'and_ln785_64' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 829 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_901, %select_ln416_64" [matmul.cc:36]   --->   Operation 829 'and' 'and_ln786_2' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_293)   --->   "%or_ln786_64 = or i1 %and_ln781_2, %and_ln786_2" [matmul.cc:36]   --->   Operation 830 'or' 'or_ln786_64' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_293)   --->   "%xor_ln786_172 = xor i1 %or_ln786_64, true" [matmul.cc:36]   --->   Operation 831 'xor' 'xor_ln786_172' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 832 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_293 = and i1 %tmp_897, %xor_ln786_172" [matmul.cc:36]   --->   Operation 832 'and' 'and_ln786_293' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 833 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_2 = or i1 %and_ln786_293, %and_ln785_64" [matmul.cc:36]   --->   Operation 833 'or' 'or_ln340_2' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_65)   --->   "%tmp_908 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_65, i32 20)" [matmul.cc:36]   --->   Operation 834 'bitselect' 'tmp_908' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 835 [1/1] (0.00ns)   --->   "%zext_ln415_65 = zext i1 %tmp_909 to i14" [matmul.cc:36]   --->   Operation 835 'zext' 'zext_ln415_65' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 836 [1/1] (0.98ns)   --->   "%add_ln415_65 = add i14 %trunc_ln708_62, %zext_ln415_65" [matmul.cc:36]   --->   Operation 836 'add' 'add_ln415_65' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_65)   --->   "%tmp_910 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_65, i32 13)" [matmul.cc:36]   --->   Operation 837 'bitselect' 'tmp_910' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_65)   --->   "%xor_ln416_65 = xor i1 %tmp_910, true" [matmul.cc:36]   --->   Operation 838 'xor' 'xor_ln416_65' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 839 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_65 = and i1 %tmp_908, %xor_ln416_65" [matmul.cc:36]   --->   Operation 839 'and' 'and_ln416_65' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_911 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_65, i32 13)" [matmul.cc:36]   --->   Operation 840 'bitselect' 'tmp_911' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_912 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_65, i32 22)" [matmul.cc:36]   --->   Operation 841 'bitselect' 'tmp_912' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 842 [1/1] (0.51ns)   --->   "%icmp_ln879_129 = icmp eq i2 %tmp_913, -1" [matmul.cc:36]   --->   Operation 842 'icmp' 'icmp_ln879_129' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 843 [1/1] (0.51ns)   --->   "%icmp_ln768_65 = icmp eq i2 %tmp_913, 0" [matmul.cc:36]   --->   Operation 843 'icmp' 'icmp_ln768_65' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%select_ln777_65 = select i1 %and_ln416_65, i1 %icmp_ln879_129, i1 %icmp_ln768_65" [matmul.cc:36]   --->   Operation 844 'select' 'select_ln777_65' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%tmp_914 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_65, i32 21)" [matmul.cc:36]   --->   Operation 845 'bitselect' 'tmp_914' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln779_65 = xor i1 %tmp_914, true" [matmul.cc:36]   --->   Operation 846 'xor' 'xor_ln779_65' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%and_ln779_3 = and i1 %tmp_912, %xor_ln779_65" [matmul.cc:36]   --->   Operation 847 'and' 'and_ln779_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%select_ln416_65 = select i1 %and_ln416_65, i1 %and_ln779_3, i1 %icmp_ln879_129" [matmul.cc:36]   --->   Operation 848 'select' 'select_ln416_65' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 849 [1/1] (0.33ns)   --->   "%and_ln781_3 = and i1 %and_ln416_65, %icmp_ln879_129" [matmul.cc:36]   --->   Operation 849 'and' 'and_ln781_3' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 850 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%xor_ln785_3 = xor i1 %select_ln777_65, true" [matmul.cc:36]   --->   Operation 850 'xor' 'xor_ln785_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%or_ln785_3 = or i1 %tmp_911, %xor_ln785_3" [matmul.cc:36]   --->   Operation 851 'or' 'or_ln785_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 852 [1/1] (0.33ns)   --->   "%xor_ln785_130 = xor i1 %tmp_907, true" [matmul.cc:36]   --->   Operation 852 'xor' 'xor_ln785_130' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_3)   --->   "%and_ln785_65 = and i1 %or_ln785_3, %xor_ln785_130" [matmul.cc:36]   --->   Operation 853 'and' 'and_ln785_65' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 854 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_911, %select_ln416_65" [matmul.cc:36]   --->   Operation 854 'and' 'and_ln786_3' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 855 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_295)   --->   "%or_ln786_65 = or i1 %and_ln781_3, %and_ln786_3" [matmul.cc:36]   --->   Operation 855 'or' 'or_ln786_65' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_295)   --->   "%xor_ln786_173 = xor i1 %or_ln786_65, true" [matmul.cc:36]   --->   Operation 856 'xor' 'xor_ln786_173' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 857 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_295 = and i1 %tmp_907, %xor_ln786_173" [matmul.cc:36]   --->   Operation 857 'and' 'and_ln786_295' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 858 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_3 = or i1 %and_ln786_295, %and_ln785_65" [matmul.cc:36]   --->   Operation 858 'or' 'or_ln340_3' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_66)   --->   "%tmp_918 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_66, i32 20)" [matmul.cc:36]   --->   Operation 859 'bitselect' 'tmp_918' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 860 [1/1] (0.00ns)   --->   "%zext_ln415_66 = zext i1 %tmp_919 to i14" [matmul.cc:36]   --->   Operation 860 'zext' 'zext_ln415_66' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 861 [1/1] (0.98ns)   --->   "%add_ln415_66 = add i14 %trunc_ln708_63, %zext_ln415_66" [matmul.cc:36]   --->   Operation 861 'add' 'add_ln415_66' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_66)   --->   "%tmp_920 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_66, i32 13)" [matmul.cc:36]   --->   Operation 862 'bitselect' 'tmp_920' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_66)   --->   "%xor_ln416_66 = xor i1 %tmp_920, true" [matmul.cc:36]   --->   Operation 863 'xor' 'xor_ln416_66' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 864 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_66 = and i1 %tmp_918, %xor_ln416_66" [matmul.cc:36]   --->   Operation 864 'and' 'and_ln416_66' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 865 [1/1] (0.00ns)   --->   "%tmp_921 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_66, i32 13)" [matmul.cc:36]   --->   Operation 865 'bitselect' 'tmp_921' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_922 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_66, i32 22)" [matmul.cc:36]   --->   Operation 866 'bitselect' 'tmp_922' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 867 [1/1] (0.51ns)   --->   "%icmp_ln879_130 = icmp eq i2 %tmp_923, -1" [matmul.cc:36]   --->   Operation 867 'icmp' 'icmp_ln879_130' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 868 [1/1] (0.51ns)   --->   "%icmp_ln768_66 = icmp eq i2 %tmp_923, 0" [matmul.cc:36]   --->   Operation 868 'icmp' 'icmp_ln768_66' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%select_ln777_66 = select i1 %and_ln416_66, i1 %icmp_ln879_130, i1 %icmp_ln768_66" [matmul.cc:36]   --->   Operation 869 'select' 'select_ln777_66' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_924 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_66, i32 21)" [matmul.cc:36]   --->   Operation 870 'bitselect' 'tmp_924' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_66 = xor i1 %tmp_924, true" [matmul.cc:36]   --->   Operation 871 'xor' 'xor_ln779_66' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 872 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_4 = and i1 %tmp_922, %xor_ln779_66" [matmul.cc:36]   --->   Operation 872 'and' 'and_ln779_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_66 = select i1 %and_ln416_66, i1 %and_ln779_4, i1 %icmp_ln879_130" [matmul.cc:36]   --->   Operation 873 'select' 'select_ln416_66' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 874 [1/1] (0.33ns)   --->   "%and_ln781_4 = and i1 %and_ln416_66, %icmp_ln879_130" [matmul.cc:36]   --->   Operation 874 'and' 'and_ln781_4' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%xor_ln785_4 = xor i1 %select_ln777_66, true" [matmul.cc:36]   --->   Operation 875 'xor' 'xor_ln785_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%or_ln785_4 = or i1 %tmp_921, %xor_ln785_4" [matmul.cc:36]   --->   Operation 876 'or' 'or_ln785_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 877 [1/1] (0.33ns)   --->   "%xor_ln785_131 = xor i1 %tmp_917, true" [matmul.cc:36]   --->   Operation 877 'xor' 'xor_ln785_131' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_4)   --->   "%and_ln785_66 = and i1 %or_ln785_4, %xor_ln785_131" [matmul.cc:36]   --->   Operation 878 'and' 'and_ln785_66' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 879 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_921, %select_ln416_66" [matmul.cc:36]   --->   Operation 879 'and' 'and_ln786_4' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_297)   --->   "%or_ln786_66 = or i1 %and_ln781_4, %and_ln786_4" [matmul.cc:36]   --->   Operation 880 'or' 'or_ln786_66' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 881 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_297)   --->   "%xor_ln786_174 = xor i1 %or_ln786_66, true" [matmul.cc:36]   --->   Operation 881 'xor' 'xor_ln786_174' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 882 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_297 = and i1 %tmp_917, %xor_ln786_174" [matmul.cc:36]   --->   Operation 882 'and' 'and_ln786_297' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 883 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_4 = or i1 %and_ln786_297, %and_ln785_66" [matmul.cc:36]   --->   Operation 883 'or' 'or_ln340_4' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_67)   --->   "%tmp_928 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_67, i32 20)" [matmul.cc:36]   --->   Operation 884 'bitselect' 'tmp_928' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln415_67 = zext i1 %tmp_929 to i14" [matmul.cc:36]   --->   Operation 885 'zext' 'zext_ln415_67' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 886 [1/1] (0.98ns)   --->   "%add_ln415_67 = add i14 %trunc_ln708_64, %zext_ln415_67" [matmul.cc:36]   --->   Operation 886 'add' 'add_ln415_67' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_67)   --->   "%tmp_930 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_67, i32 13)" [matmul.cc:36]   --->   Operation 887 'bitselect' 'tmp_930' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_67)   --->   "%xor_ln416_67 = xor i1 %tmp_930, true" [matmul.cc:36]   --->   Operation 888 'xor' 'xor_ln416_67' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 889 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_67 = and i1 %tmp_928, %xor_ln416_67" [matmul.cc:36]   --->   Operation 889 'and' 'and_ln416_67' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_931 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_67, i32 13)" [matmul.cc:36]   --->   Operation 890 'bitselect' 'tmp_931' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_932 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_67, i32 22)" [matmul.cc:36]   --->   Operation 891 'bitselect' 'tmp_932' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 892 [1/1] (0.51ns)   --->   "%icmp_ln879_131 = icmp eq i2 %tmp_933, -1" [matmul.cc:36]   --->   Operation 892 'icmp' 'icmp_ln879_131' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 893 [1/1] (0.51ns)   --->   "%icmp_ln768_67 = icmp eq i2 %tmp_933, 0" [matmul.cc:36]   --->   Operation 893 'icmp' 'icmp_ln768_67' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%select_ln777_67 = select i1 %and_ln416_67, i1 %icmp_ln879_131, i1 %icmp_ln768_67" [matmul.cc:36]   --->   Operation 894 'select' 'select_ln777_67' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%tmp_934 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_67, i32 21)" [matmul.cc:36]   --->   Operation 895 'bitselect' 'tmp_934' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln779_67 = xor i1 %tmp_934, true" [matmul.cc:36]   --->   Operation 896 'xor' 'xor_ln779_67' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%and_ln779_5 = and i1 %tmp_932, %xor_ln779_67" [matmul.cc:36]   --->   Operation 897 'and' 'and_ln779_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%select_ln416_67 = select i1 %and_ln416_67, i1 %and_ln779_5, i1 %icmp_ln879_131" [matmul.cc:36]   --->   Operation 898 'select' 'select_ln416_67' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 899 [1/1] (0.33ns)   --->   "%and_ln781_5 = and i1 %and_ln416_67, %icmp_ln879_131" [matmul.cc:36]   --->   Operation 899 'and' 'and_ln781_5' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 900 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%xor_ln785_5 = xor i1 %select_ln777_67, true" [matmul.cc:36]   --->   Operation 900 'xor' 'xor_ln785_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%or_ln785_5 = or i1 %tmp_931, %xor_ln785_5" [matmul.cc:36]   --->   Operation 901 'or' 'or_ln785_5' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 902 [1/1] (0.33ns)   --->   "%xor_ln785_132 = xor i1 %tmp_927, true" [matmul.cc:36]   --->   Operation 902 'xor' 'xor_ln785_132' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 903 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_5)   --->   "%and_ln785_67 = and i1 %or_ln785_5, %xor_ln785_132" [matmul.cc:36]   --->   Operation 903 'and' 'and_ln785_67' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 904 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_931, %select_ln416_67" [matmul.cc:36]   --->   Operation 904 'and' 'and_ln786_5' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_299)   --->   "%or_ln786_67 = or i1 %and_ln781_5, %and_ln786_5" [matmul.cc:36]   --->   Operation 905 'or' 'or_ln786_67' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_299)   --->   "%xor_ln786_175 = xor i1 %or_ln786_67, true" [matmul.cc:36]   --->   Operation 906 'xor' 'xor_ln786_175' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 907 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_299 = and i1 %tmp_927, %xor_ln786_175" [matmul.cc:36]   --->   Operation 907 'and' 'and_ln786_299' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 908 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_5 = or i1 %and_ln786_299, %and_ln785_67" [matmul.cc:36]   --->   Operation 908 'or' 'or_ln340_5' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 909 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_68)   --->   "%tmp_938 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_68, i32 20)" [matmul.cc:36]   --->   Operation 909 'bitselect' 'tmp_938' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 910 [1/1] (0.00ns)   --->   "%zext_ln415_68 = zext i1 %tmp_939 to i14" [matmul.cc:36]   --->   Operation 910 'zext' 'zext_ln415_68' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 911 [1/1] (0.98ns)   --->   "%add_ln415_68 = add i14 %trunc_ln708_65, %zext_ln415_68" [matmul.cc:36]   --->   Operation 911 'add' 'add_ln415_68' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_68)   --->   "%tmp_940 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_68, i32 13)" [matmul.cc:36]   --->   Operation 912 'bitselect' 'tmp_940' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 913 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_68)   --->   "%xor_ln416_68 = xor i1 %tmp_940, true" [matmul.cc:36]   --->   Operation 913 'xor' 'xor_ln416_68' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 914 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_68 = and i1 %tmp_938, %xor_ln416_68" [matmul.cc:36]   --->   Operation 914 'and' 'and_ln416_68' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 915 [1/1] (0.00ns)   --->   "%tmp_941 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_68, i32 13)" [matmul.cc:36]   --->   Operation 915 'bitselect' 'tmp_941' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_942 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_68, i32 22)" [matmul.cc:36]   --->   Operation 916 'bitselect' 'tmp_942' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 917 [1/1] (0.51ns)   --->   "%icmp_ln879_132 = icmp eq i2 %tmp_943, -1" [matmul.cc:36]   --->   Operation 917 'icmp' 'icmp_ln879_132' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 918 [1/1] (0.51ns)   --->   "%icmp_ln768_68 = icmp eq i2 %tmp_943, 0" [matmul.cc:36]   --->   Operation 918 'icmp' 'icmp_ln768_68' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%select_ln777_68 = select i1 %and_ln416_68, i1 %icmp_ln879_132, i1 %icmp_ln768_68" [matmul.cc:36]   --->   Operation 919 'select' 'select_ln777_68' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 920 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%tmp_944 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_68, i32 21)" [matmul.cc:36]   --->   Operation 920 'bitselect' 'tmp_944' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%xor_ln779_68 = xor i1 %tmp_944, true" [matmul.cc:36]   --->   Operation 921 'xor' 'xor_ln779_68' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 922 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%and_ln779_6 = and i1 %tmp_942, %xor_ln779_68" [matmul.cc:36]   --->   Operation 922 'and' 'and_ln779_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_6)   --->   "%select_ln416_68 = select i1 %and_ln416_68, i1 %and_ln779_6, i1 %icmp_ln879_132" [matmul.cc:36]   --->   Operation 923 'select' 'select_ln416_68' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 924 [1/1] (0.33ns)   --->   "%and_ln781_6 = and i1 %and_ln416_68, %icmp_ln879_132" [matmul.cc:36]   --->   Operation 924 'and' 'and_ln781_6' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%xor_ln785_6 = xor i1 %select_ln777_68, true" [matmul.cc:36]   --->   Operation 925 'xor' 'xor_ln785_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 926 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%or_ln785_6 = or i1 %tmp_941, %xor_ln785_6" [matmul.cc:36]   --->   Operation 926 'or' 'or_ln785_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 927 [1/1] (0.33ns)   --->   "%xor_ln785_133 = xor i1 %tmp_937, true" [matmul.cc:36]   --->   Operation 927 'xor' 'xor_ln785_133' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%and_ln785_68 = and i1 %or_ln785_6, %xor_ln785_133" [matmul.cc:36]   --->   Operation 928 'and' 'and_ln785_68' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 929 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_6 = and i1 %tmp_941, %select_ln416_68" [matmul.cc:36]   --->   Operation 929 'and' 'and_ln786_6' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_301)   --->   "%or_ln786_68 = or i1 %and_ln781_6, %and_ln786_6" [matmul.cc:36]   --->   Operation 930 'or' 'or_ln786_68' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_301)   --->   "%xor_ln786_176 = xor i1 %or_ln786_68, true" [matmul.cc:36]   --->   Operation 931 'xor' 'xor_ln786_176' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 932 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_301 = and i1 %tmp_937, %xor_ln786_176" [matmul.cc:36]   --->   Operation 932 'and' 'and_ln786_301' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 933 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_6 = or i1 %and_ln786_301, %and_ln785_68" [matmul.cc:36]   --->   Operation 933 'or' 'or_ln340_6' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_69)   --->   "%tmp_948 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_69, i32 20)" [matmul.cc:36]   --->   Operation 934 'bitselect' 'tmp_948' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 935 [1/1] (0.00ns)   --->   "%zext_ln415_69 = zext i1 %tmp_949 to i14" [matmul.cc:36]   --->   Operation 935 'zext' 'zext_ln415_69' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 936 [1/1] (0.98ns)   --->   "%add_ln415_69 = add i14 %trunc_ln708_66, %zext_ln415_69" [matmul.cc:36]   --->   Operation 936 'add' 'add_ln415_69' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_69)   --->   "%tmp_950 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_69, i32 13)" [matmul.cc:36]   --->   Operation 937 'bitselect' 'tmp_950' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 938 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_69)   --->   "%xor_ln416_69 = xor i1 %tmp_950, true" [matmul.cc:36]   --->   Operation 938 'xor' 'xor_ln416_69' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 939 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_69 = and i1 %tmp_948, %xor_ln416_69" [matmul.cc:36]   --->   Operation 939 'and' 'and_ln416_69' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 940 [1/1] (0.00ns)   --->   "%tmp_951 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_69, i32 13)" [matmul.cc:36]   --->   Operation 940 'bitselect' 'tmp_951' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_952 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_69, i32 22)" [matmul.cc:36]   --->   Operation 941 'bitselect' 'tmp_952' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 942 [1/1] (0.51ns)   --->   "%icmp_ln879_133 = icmp eq i2 %tmp_953, -1" [matmul.cc:36]   --->   Operation 942 'icmp' 'icmp_ln879_133' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 943 [1/1] (0.51ns)   --->   "%icmp_ln768_69 = icmp eq i2 %tmp_953, 0" [matmul.cc:36]   --->   Operation 943 'icmp' 'icmp_ln768_69' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%select_ln777_69 = select i1 %and_ln416_69, i1 %icmp_ln879_133, i1 %icmp_ln768_69" [matmul.cc:36]   --->   Operation 944 'select' 'select_ln777_69' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 945 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%tmp_954 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_69, i32 21)" [matmul.cc:36]   --->   Operation 945 'bitselect' 'tmp_954' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%xor_ln779_69 = xor i1 %tmp_954, true" [matmul.cc:36]   --->   Operation 946 'xor' 'xor_ln779_69' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 947 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%and_ln779_7 = and i1 %tmp_952, %xor_ln779_69" [matmul.cc:36]   --->   Operation 947 'and' 'and_ln779_7' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_7)   --->   "%select_ln416_69 = select i1 %and_ln416_69, i1 %and_ln779_7, i1 %icmp_ln879_133" [matmul.cc:36]   --->   Operation 948 'select' 'select_ln416_69' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 949 [1/1] (0.33ns)   --->   "%and_ln781_7 = and i1 %and_ln416_69, %icmp_ln879_133" [matmul.cc:36]   --->   Operation 949 'and' 'and_ln781_7' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%xor_ln785_7 = xor i1 %select_ln777_69, true" [matmul.cc:36]   --->   Operation 950 'xor' 'xor_ln785_7' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%or_ln785_7 = or i1 %tmp_951, %xor_ln785_7" [matmul.cc:36]   --->   Operation 951 'or' 'or_ln785_7' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 952 [1/1] (0.33ns)   --->   "%xor_ln785_134 = xor i1 %tmp_947, true" [matmul.cc:36]   --->   Operation 952 'xor' 'xor_ln785_134' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 953 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_7)   --->   "%and_ln785_69 = and i1 %or_ln785_7, %xor_ln785_134" [matmul.cc:36]   --->   Operation 953 'and' 'and_ln785_69' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 954 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_7 = and i1 %tmp_951, %select_ln416_69" [matmul.cc:36]   --->   Operation 954 'and' 'and_ln786_7' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_303)   --->   "%or_ln786_69 = or i1 %and_ln781_7, %and_ln786_7" [matmul.cc:36]   --->   Operation 955 'or' 'or_ln786_69' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_303)   --->   "%xor_ln786_177 = xor i1 %or_ln786_69, true" [matmul.cc:36]   --->   Operation 956 'xor' 'xor_ln786_177' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 957 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_303 = and i1 %tmp_947, %xor_ln786_177" [matmul.cc:36]   --->   Operation 957 'and' 'and_ln786_303' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 958 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_7 = or i1 %and_ln786_303, %and_ln785_69" [matmul.cc:36]   --->   Operation 958 'or' 'or_ln340_7' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_70)   --->   "%tmp_958 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_70, i32 20)" [matmul.cc:36]   --->   Operation 959 'bitselect' 'tmp_958' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 960 [1/1] (0.00ns)   --->   "%zext_ln415_70 = zext i1 %tmp_959 to i14" [matmul.cc:36]   --->   Operation 960 'zext' 'zext_ln415_70' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 961 [1/1] (0.98ns)   --->   "%add_ln415_70 = add i14 %trunc_ln708_67, %zext_ln415_70" [matmul.cc:36]   --->   Operation 961 'add' 'add_ln415_70' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_70)   --->   "%tmp_960 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_70, i32 13)" [matmul.cc:36]   --->   Operation 962 'bitselect' 'tmp_960' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_70)   --->   "%xor_ln416_70 = xor i1 %tmp_960, true" [matmul.cc:36]   --->   Operation 963 'xor' 'xor_ln416_70' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_70 = and i1 %tmp_958, %xor_ln416_70" [matmul.cc:36]   --->   Operation 964 'and' 'and_ln416_70' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 965 [1/1] (0.00ns)   --->   "%tmp_961 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_70, i32 13)" [matmul.cc:36]   --->   Operation 965 'bitselect' 'tmp_961' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 966 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_962 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_70, i32 22)" [matmul.cc:36]   --->   Operation 966 'bitselect' 'tmp_962' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 967 [1/1] (0.51ns)   --->   "%icmp_ln879_134 = icmp eq i2 %tmp_963, -1" [matmul.cc:36]   --->   Operation 967 'icmp' 'icmp_ln879_134' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 968 [1/1] (0.51ns)   --->   "%icmp_ln768_70 = icmp eq i2 %tmp_963, 0" [matmul.cc:36]   --->   Operation 968 'icmp' 'icmp_ln768_70' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%select_ln777_70 = select i1 %and_ln416_70, i1 %icmp_ln879_134, i1 %icmp_ln768_70" [matmul.cc:36]   --->   Operation 969 'select' 'select_ln777_70' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%tmp_964 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_70, i32 21)" [matmul.cc:36]   --->   Operation 970 'bitselect' 'tmp_964' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 971 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%xor_ln779_70 = xor i1 %tmp_964, true" [matmul.cc:36]   --->   Operation 971 'xor' 'xor_ln779_70' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%and_ln779_8 = and i1 %tmp_962, %xor_ln779_70" [matmul.cc:36]   --->   Operation 972 'and' 'and_ln779_8' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_8)   --->   "%select_ln416_70 = select i1 %and_ln416_70, i1 %and_ln779_8, i1 %icmp_ln879_134" [matmul.cc:36]   --->   Operation 973 'select' 'select_ln416_70' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 974 [1/1] (0.33ns)   --->   "%and_ln781_8 = and i1 %and_ln416_70, %icmp_ln879_134" [matmul.cc:36]   --->   Operation 974 'and' 'and_ln781_8' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 975 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%xor_ln785_8 = xor i1 %select_ln777_70, true" [matmul.cc:36]   --->   Operation 975 'xor' 'xor_ln785_8' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%or_ln785_63 = or i1 %tmp_961, %xor_ln785_8" [matmul.cc:36]   --->   Operation 976 'or' 'or_ln785_63' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 977 [1/1] (0.33ns)   --->   "%xor_ln785_135 = xor i1 %tmp_957, true" [matmul.cc:36]   --->   Operation 977 'xor' 'xor_ln785_135' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_8)   --->   "%and_ln785_70 = and i1 %or_ln785_63, %xor_ln785_135" [matmul.cc:36]   --->   Operation 978 'and' 'and_ln785_70' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 979 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_8 = and i1 %tmp_961, %select_ln416_70" [matmul.cc:36]   --->   Operation 979 'and' 'and_ln786_8' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_305)   --->   "%or_ln786_70 = or i1 %and_ln781_8, %and_ln786_8" [matmul.cc:36]   --->   Operation 980 'or' 'or_ln786_70' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_305)   --->   "%xor_ln786_178 = xor i1 %or_ln786_70, true" [matmul.cc:36]   --->   Operation 981 'xor' 'xor_ln786_178' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 982 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_305 = and i1 %tmp_957, %xor_ln786_178" [matmul.cc:36]   --->   Operation 982 'and' 'and_ln786_305' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 983 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_8 = or i1 %and_ln786_305, %and_ln785_70" [matmul.cc:36]   --->   Operation 983 'or' 'or_ln340_8' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 984 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_71)   --->   "%tmp_968 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_71, i32 20)" [matmul.cc:36]   --->   Operation 984 'bitselect' 'tmp_968' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 985 [1/1] (0.00ns)   --->   "%zext_ln415_71 = zext i1 %tmp_969 to i14" [matmul.cc:36]   --->   Operation 985 'zext' 'zext_ln415_71' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 986 [1/1] (0.98ns)   --->   "%add_ln415_71 = add i14 %trunc_ln708_68, %zext_ln415_71" [matmul.cc:36]   --->   Operation 986 'add' 'add_ln415_71' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_71)   --->   "%tmp_970 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_71, i32 13)" [matmul.cc:36]   --->   Operation 987 'bitselect' 'tmp_970' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_71)   --->   "%xor_ln416_71 = xor i1 %tmp_970, true" [matmul.cc:36]   --->   Operation 988 'xor' 'xor_ln416_71' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 989 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln416_71 = and i1 %tmp_968, %xor_ln416_71" [matmul.cc:36]   --->   Operation 989 'and' 'and_ln416_71' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 990 [1/1] (0.00ns)   --->   "%tmp_971 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln415_71, i32 13)" [matmul.cc:36]   --->   Operation 990 'bitselect' 'tmp_971' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_972 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_71, i32 22)" [matmul.cc:36]   --->   Operation 991 'bitselect' 'tmp_972' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 992 [1/1] (0.51ns)   --->   "%icmp_ln879_135 = icmp eq i2 %tmp_973, -1" [matmul.cc:36]   --->   Operation 992 'icmp' 'icmp_ln879_135' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 993 [1/1] (0.51ns)   --->   "%icmp_ln768_71 = icmp eq i2 %tmp_973, 0" [matmul.cc:36]   --->   Operation 993 'icmp' 'icmp_ln768_71' <Predicate = (!icmp_ln28)> <Delay = 0.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 994 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%select_ln777_71 = select i1 %and_ln416_71, i1 %icmp_ln879_135, i1 %icmp_ln768_71" [matmul.cc:36]   --->   Operation 994 'select' 'select_ln777_71' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%tmp_974 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln1118_71, i32 21)" [matmul.cc:36]   --->   Operation 995 'bitselect' 'tmp_974' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_5 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%xor_ln779_71 = xor i1 %tmp_974, true" [matmul.cc:36]   --->   Operation 996 'xor' 'xor_ln779_71' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%and_ln779_9 = and i1 %tmp_972, %xor_ln779_71" [matmul.cc:36]   --->   Operation 997 'and' 'and_ln779_9' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_9)   --->   "%select_ln416_71 = select i1 %and_ln416_71, i1 %and_ln779_9, i1 %icmp_ln879_135" [matmul.cc:36]   --->   Operation 998 'select' 'select_ln416_71' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 999 [1/1] (0.33ns)   --->   "%and_ln781_9 = and i1 %and_ln416_71, %icmp_ln879_135" [matmul.cc:36]   --->   Operation 999 'and' 'and_ln781_9' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%xor_ln785_9 = xor i1 %select_ln777_71, true" [matmul.cc:36]   --->   Operation 1000 'xor' 'xor_ln785_9' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%or_ln785_9 = or i1 %tmp_971, %xor_ln785_9" [matmul.cc:36]   --->   Operation 1001 'or' 'or_ln785_9' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1002 [1/1] (0.33ns)   --->   "%xor_ln785_136 = xor i1 %tmp_967, true" [matmul.cc:36]   --->   Operation 1002 'xor' 'xor_ln785_136' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_9)   --->   "%and_ln785_71 = and i1 %or_ln785_9, %xor_ln785_136" [matmul.cc:36]   --->   Operation 1003 'and' 'and_ln785_71' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1004 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_9 = and i1 %tmp_971, %select_ln416_71" [matmul.cc:36]   --->   Operation 1004 'and' 'and_ln786_9' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_307)   --->   "%or_ln786_71 = or i1 %and_ln781_9, %and_ln786_9" [matmul.cc:36]   --->   Operation 1005 'or' 'or_ln786_71' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_307)   --->   "%xor_ln786_179 = xor i1 %or_ln786_71, true" [matmul.cc:36]   --->   Operation 1006 'xor' 'xor_ln786_179' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1007 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln786_307 = and i1 %tmp_967, %xor_ln786_179" [matmul.cc:36]   --->   Operation 1007 'and' 'and_ln786_307' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1008 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln340_9 = or i1 %and_ln786_307, %and_ln785_71" [matmul.cc:36]   --->   Operation 1008 'or' 'or_ln340_9' <Predicate = (!icmp_ln28)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.18>
ST_6 : Operation 1009 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str27)" [matmul.cc:28]   --->   Operation 1009 'specregionbegin' 'tmp' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1010 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matmul.cc:30]   --->   Operation 1010 'specpipeline' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1011 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_356)   --->   "%or_ln340_383 = or i1 %and_ln786, %xor_ln785_127" [matmul.cc:36]   --->   Operation 1011 'or' 'or_ln340_383' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_356)   --->   "%or_ln340_384 = or i1 %or_ln340_383, %and_ln781" [matmul.cc:36]   --->   Operation 1012 'or' 'or_ln340_384' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1013 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln340, i14 8191, i14 %add_ln415" [matmul.cc:36]   --->   Operation 1013 'select' 'select_ln340' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_356)   --->   "%select_ln388 = select i1 %and_ln786_289, i14 -8192, i14 %add_ln415" [matmul.cc:36]   --->   Operation 1014 'select' 'select_ln388' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1015 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_356 = select i1 %or_ln340_384, i14 %select_ln340, i14 %select_ln388" [matmul.cc:36]   --->   Operation 1015 'select' 'select_ln340_356' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1016 [1/1] (0.00ns)   --->   "%sext_ln703_253 = sext i14 %buf_V_0_010 to i15" [matmul.cc:37]   --->   Operation 1016 'sext' 'sext_ln703_253' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln703_254 = sext i14 %select_ln340_356 to i15" [matmul.cc:37]   --->   Operation 1017 'sext' 'sext_ln703_254' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1018 [1/1] (0.98ns)   --->   "%add_ln1192_191 = add nsw i15 %sext_ln703_254, %sext_ln703_253" [matmul.cc:37]   --->   Operation 1018 'add' 'add_ln1192_191' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1019 [1/1] (0.00ns)   --->   "%tmp_885 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_191, i32 14)" [matmul.cc:37]   --->   Operation 1019 'bitselect' 'tmp_885' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1020 [1/1] (0.98ns)   --->   "%add_ln703 = add i14 %buf_V_0_010, %select_ln340_356" [matmul.cc:37]   --->   Operation 1020 'add' 'add_ln703' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1021 [1/1] (0.00ns)   --->   "%tmp_886 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703, i32 13)" [matmul.cc:37]   --->   Operation 1021 'bitselect' 'tmp_886' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_163)   --->   "%xor_ln786_161 = xor i1 %tmp_886, true" [matmul.cc:37]   --->   Operation 1022 'xor' 'xor_ln786_161' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_163)   --->   "%and_ln786_290 = and i1 %tmp_885, %xor_ln786_161" [matmul.cc:37]   --->   Operation 1023 'and' 'and_ln786_290' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node buf_0_V)   --->   "%xor_ln340 = xor i1 %tmp_885, %tmp_886" [matmul.cc:37]   --->   Operation 1024 'xor' 'xor_ln340' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node buf_0_V)   --->   "%xor_ln340_164 = xor i1 %tmp_885, true" [matmul.cc:37]   --->   Operation 1025 'xor' 'xor_ln340_164' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node buf_0_V)   --->   "%or_ln340_385 = or i1 %tmp_886, %xor_ln340_164" [matmul.cc:37]   --->   Operation 1026 'or' 'or_ln340_385' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node buf_0_V)   --->   "%select_ln340_164 = select i1 %xor_ln340, i14 8191, i14 %add_ln703" [matmul.cc:37]   --->   Operation 1027 'select' 'select_ln340_164' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1028 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_163 = select i1 %and_ln786_290, i14 -8192, i14 %add_ln703" [matmul.cc:37]   --->   Operation 1028 'select' 'select_ln388_163' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1029 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_0_V = select i1 %or_ln340_385, i14 %select_ln340_164, i14 %select_ln388_163" [matmul.cc:37]   --->   Operation 1029 'select' 'buf_0_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1030 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_358)   --->   "%or_ln340_386 = or i1 %and_ln786_1, %xor_ln785_128" [matmul.cc:36]   --->   Operation 1030 'or' 'or_ln340_386' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_358)   --->   "%or_ln340_387 = or i1 %or_ln340_386, %and_ln781_1" [matmul.cc:36]   --->   Operation 1031 'or' 'or_ln340_387' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1032 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_1, i14 8191, i14 %add_ln415_63" [matmul.cc:36]   --->   Operation 1032 'select' 'select_ln340_1' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_358)   --->   "%select_ln388_1 = select i1 %and_ln786_291, i14 -8192, i14 %add_ln415_63" [matmul.cc:36]   --->   Operation 1033 'select' 'select_ln388_1' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1034 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_358 = select i1 %or_ln340_387, i14 %select_ln340_1, i14 %select_ln388_1" [matmul.cc:36]   --->   Operation 1034 'select' 'select_ln340_358' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln703_256 = sext i14 %buf_V_1_09 to i15" [matmul.cc:37]   --->   Operation 1035 'sext' 'sext_ln703_256' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1036 [1/1] (0.00ns)   --->   "%sext_ln703_257 = sext i14 %select_ln340_358 to i15" [matmul.cc:37]   --->   Operation 1036 'sext' 'sext_ln703_257' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1037 [1/1] (0.98ns)   --->   "%add_ln1192_193 = add nsw i15 %sext_ln703_257, %sext_ln703_256" [matmul.cc:37]   --->   Operation 1037 'add' 'add_ln1192_193' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1038 [1/1] (0.00ns)   --->   "%tmp_895 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_193, i32 14)" [matmul.cc:37]   --->   Operation 1038 'bitselect' 'tmp_895' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1039 [1/1] (0.98ns)   --->   "%add_ln703_189 = add i14 %buf_V_1_09, %select_ln340_358" [matmul.cc:37]   --->   Operation 1039 'add' 'add_ln703_189' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1040 [1/1] (0.00ns)   --->   "%tmp_896 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_189, i32 13)" [matmul.cc:37]   --->   Operation 1040 'bitselect' 'tmp_896' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_164)   --->   "%xor_ln786_162 = xor i1 %tmp_896, true" [matmul.cc:37]   --->   Operation 1041 'xor' 'xor_ln786_162' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_164)   --->   "%and_ln786_292 = and i1 %tmp_895, %xor_ln786_162" [matmul.cc:37]   --->   Operation 1042 'and' 'and_ln786_292' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node buf_1_V)   --->   "%xor_ln340_275 = xor i1 %tmp_895, %tmp_896" [matmul.cc:37]   --->   Operation 1043 'xor' 'xor_ln340_275' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1044 [1/1] (0.00ns) (grouped into LUT with out node buf_1_V)   --->   "%xor_ln340_165 = xor i1 %tmp_895, true" [matmul.cc:37]   --->   Operation 1044 'xor' 'xor_ln340_165' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node buf_1_V)   --->   "%or_ln340_388 = or i1 %tmp_896, %xor_ln340_165" [matmul.cc:37]   --->   Operation 1045 'or' 'or_ln340_388' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node buf_1_V)   --->   "%select_ln340_165 = select i1 %xor_ln340_275, i14 8191, i14 %add_ln703_189" [matmul.cc:37]   --->   Operation 1046 'select' 'select_ln340_165' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1047 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_164 = select i1 %and_ln786_292, i14 -8192, i14 %add_ln703_189" [matmul.cc:37]   --->   Operation 1047 'select' 'select_ln388_164' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1048 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_1_V = select i1 %or_ln340_388, i14 %select_ln340_165, i14 %select_ln388_164" [matmul.cc:37]   --->   Operation 1048 'select' 'buf_1_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_360)   --->   "%or_ln340_389 = or i1 %and_ln786_2, %xor_ln785_129" [matmul.cc:36]   --->   Operation 1049 'or' 'or_ln340_389' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_360)   --->   "%or_ln340_390 = or i1 %or_ln340_389, %and_ln781_2" [matmul.cc:36]   --->   Operation 1050 'or' 'or_ln340_390' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1051 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340_2, i14 8191, i14 %add_ln415_64" [matmul.cc:36]   --->   Operation 1051 'select' 'select_ln340_2' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1052 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_360)   --->   "%select_ln388_2 = select i1 %and_ln786_293, i14 -8192, i14 %add_ln415_64" [matmul.cc:36]   --->   Operation 1052 'select' 'select_ln388_2' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1053 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_360 = select i1 %or_ln340_390, i14 %select_ln340_2, i14 %select_ln388_2" [matmul.cc:36]   --->   Operation 1053 'select' 'select_ln340_360' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1054 [1/1] (0.00ns)   --->   "%sext_ln703_260 = sext i14 %buf_V_2_08 to i15" [matmul.cc:37]   --->   Operation 1054 'sext' 'sext_ln703_260' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1055 [1/1] (0.00ns)   --->   "%sext_ln703_261 = sext i14 %select_ln340_360 to i15" [matmul.cc:37]   --->   Operation 1055 'sext' 'sext_ln703_261' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1056 [1/1] (0.98ns)   --->   "%add_ln1192_196 = add nsw i15 %sext_ln703_261, %sext_ln703_260" [matmul.cc:37]   --->   Operation 1056 'add' 'add_ln1192_196' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1057 [1/1] (0.00ns)   --->   "%tmp_905 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_196, i32 14)" [matmul.cc:37]   --->   Operation 1057 'bitselect' 'tmp_905' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1058 [1/1] (0.98ns)   --->   "%add_ln703_190 = add i14 %buf_V_2_08, %select_ln340_360" [matmul.cc:37]   --->   Operation 1058 'add' 'add_ln703_190' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1059 [1/1] (0.00ns)   --->   "%tmp_906 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_190, i32 13)" [matmul.cc:37]   --->   Operation 1059 'bitselect' 'tmp_906' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_165)   --->   "%xor_ln786_163 = xor i1 %tmp_906, true" [matmul.cc:37]   --->   Operation 1060 'xor' 'xor_ln786_163' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_165)   --->   "%and_ln786_294 = and i1 %tmp_905, %xor_ln786_163" [matmul.cc:37]   --->   Operation 1061 'and' 'and_ln786_294' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1062 [1/1] (0.00ns) (grouped into LUT with out node buf_2_V)   --->   "%xor_ln340_276 = xor i1 %tmp_905, %tmp_906" [matmul.cc:37]   --->   Operation 1062 'xor' 'xor_ln340_276' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node buf_2_V)   --->   "%xor_ln340_166 = xor i1 %tmp_905, true" [matmul.cc:37]   --->   Operation 1063 'xor' 'xor_ln340_166' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1064 [1/1] (0.00ns) (grouped into LUT with out node buf_2_V)   --->   "%or_ln340_391 = or i1 %tmp_906, %xor_ln340_166" [matmul.cc:37]   --->   Operation 1064 'or' 'or_ln340_391' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1065 [1/1] (0.00ns) (grouped into LUT with out node buf_2_V)   --->   "%select_ln340_166 = select i1 %xor_ln340_276, i14 8191, i14 %add_ln703_190" [matmul.cc:37]   --->   Operation 1065 'select' 'select_ln340_166' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1066 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_165 = select i1 %and_ln786_294, i14 -8192, i14 %add_ln703_190" [matmul.cc:37]   --->   Operation 1066 'select' 'select_ln388_165' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1067 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_2_V = select i1 %or_ln340_391, i14 %select_ln340_166, i14 %select_ln388_165" [matmul.cc:37]   --->   Operation 1067 'select' 'buf_2_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_362)   --->   "%or_ln340_392 = or i1 %and_ln786_3, %xor_ln785_130" [matmul.cc:36]   --->   Operation 1068 'or' 'or_ln340_392' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_362)   --->   "%or_ln340_393 = or i1 %or_ln340_392, %and_ln781_3" [matmul.cc:36]   --->   Operation 1069 'or' 'or_ln340_393' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1070 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_3, i14 8191, i14 %add_ln415_65" [matmul.cc:36]   --->   Operation 1070 'select' 'select_ln340_3' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_362)   --->   "%select_ln388_3 = select i1 %and_ln786_295, i14 -8192, i14 %add_ln415_65" [matmul.cc:36]   --->   Operation 1071 'select' 'select_ln388_3' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1072 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_362 = select i1 %or_ln340_393, i14 %select_ln340_3, i14 %select_ln388_3" [matmul.cc:36]   --->   Operation 1072 'select' 'select_ln340_362' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1073 [1/1] (0.00ns)   --->   "%sext_ln703_263 = sext i14 %buf_V_3_07 to i15" [matmul.cc:37]   --->   Operation 1073 'sext' 'sext_ln703_263' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1074 [1/1] (0.00ns)   --->   "%sext_ln703_264 = sext i14 %select_ln340_362 to i15" [matmul.cc:37]   --->   Operation 1074 'sext' 'sext_ln703_264' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1075 [1/1] (0.98ns)   --->   "%add_ln1192_198 = add nsw i15 %sext_ln703_264, %sext_ln703_263" [matmul.cc:37]   --->   Operation 1075 'add' 'add_ln1192_198' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1076 [1/1] (0.00ns)   --->   "%tmp_915 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_198, i32 14)" [matmul.cc:37]   --->   Operation 1076 'bitselect' 'tmp_915' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1077 [1/1] (0.98ns)   --->   "%add_ln703_191 = add i14 %buf_V_3_07, %select_ln340_362" [matmul.cc:37]   --->   Operation 1077 'add' 'add_ln703_191' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_916 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_191, i32 13)" [matmul.cc:37]   --->   Operation 1078 'bitselect' 'tmp_916' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1079 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_166)   --->   "%xor_ln786_164 = xor i1 %tmp_916, true" [matmul.cc:37]   --->   Operation 1079 'xor' 'xor_ln786_164' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1080 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_166)   --->   "%and_ln786_296 = and i1 %tmp_915, %xor_ln786_164" [matmul.cc:37]   --->   Operation 1080 'and' 'and_ln786_296' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node buf_3_V)   --->   "%xor_ln340_277 = xor i1 %tmp_915, %tmp_916" [matmul.cc:37]   --->   Operation 1081 'xor' 'xor_ln340_277' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node buf_3_V)   --->   "%xor_ln340_167 = xor i1 %tmp_915, true" [matmul.cc:37]   --->   Operation 1082 'xor' 'xor_ln340_167' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node buf_3_V)   --->   "%or_ln340_394 = or i1 %tmp_916, %xor_ln340_167" [matmul.cc:37]   --->   Operation 1083 'or' 'or_ln340_394' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1084 [1/1] (0.00ns) (grouped into LUT with out node buf_3_V)   --->   "%select_ln340_167 = select i1 %xor_ln340_277, i14 8191, i14 %add_ln703_191" [matmul.cc:37]   --->   Operation 1084 'select' 'select_ln340_167' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1085 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_166 = select i1 %and_ln786_296, i14 -8192, i14 %add_ln703_191" [matmul.cc:37]   --->   Operation 1085 'select' 'select_ln388_166' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1086 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_3_V = select i1 %or_ln340_394, i14 %select_ln340_167, i14 %select_ln388_166" [matmul.cc:37]   --->   Operation 1086 'select' 'buf_3_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_364)   --->   "%or_ln340_395 = or i1 %and_ln786_4, %xor_ln785_131" [matmul.cc:36]   --->   Operation 1087 'or' 'or_ln340_395' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_364)   --->   "%or_ln340_396 = or i1 %or_ln340_395, %and_ln781_4" [matmul.cc:36]   --->   Operation 1088 'or' 'or_ln340_396' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1089 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_4, i14 8191, i14 %add_ln415_66" [matmul.cc:36]   --->   Operation 1089 'select' 'select_ln340_4' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_364)   --->   "%select_ln388_4 = select i1 %and_ln786_297, i14 -8192, i14 %add_ln415_66" [matmul.cc:36]   --->   Operation 1090 'select' 'select_ln388_4' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1091 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_364 = select i1 %or_ln340_396, i14 %select_ln340_4, i14 %select_ln388_4" [matmul.cc:36]   --->   Operation 1091 'select' 'select_ln340_364' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1092 [1/1] (0.00ns)   --->   "%sext_ln703_266 = sext i14 %buf_V_4_06 to i15" [matmul.cc:37]   --->   Operation 1092 'sext' 'sext_ln703_266' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln703_267 = sext i14 %select_ln340_364 to i15" [matmul.cc:37]   --->   Operation 1093 'sext' 'sext_ln703_267' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1094 [1/1] (0.98ns)   --->   "%add_ln1192_200 = add nsw i15 %sext_ln703_267, %sext_ln703_266" [matmul.cc:37]   --->   Operation 1094 'add' 'add_ln1192_200' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1095 [1/1] (0.00ns)   --->   "%tmp_925 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_200, i32 14)" [matmul.cc:37]   --->   Operation 1095 'bitselect' 'tmp_925' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1096 [1/1] (0.98ns)   --->   "%add_ln703_192 = add i14 %buf_V_4_06, %select_ln340_364" [matmul.cc:37]   --->   Operation 1096 'add' 'add_ln703_192' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_926 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_192, i32 13)" [matmul.cc:37]   --->   Operation 1097 'bitselect' 'tmp_926' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1098 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_167)   --->   "%xor_ln786_165 = xor i1 %tmp_926, true" [matmul.cc:37]   --->   Operation 1098 'xor' 'xor_ln786_165' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_167)   --->   "%and_ln786_298 = and i1 %tmp_925, %xor_ln786_165" [matmul.cc:37]   --->   Operation 1099 'and' 'and_ln786_298' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1100 [1/1] (0.00ns) (grouped into LUT with out node buf_4_V)   --->   "%xor_ln340_278 = xor i1 %tmp_925, %tmp_926" [matmul.cc:37]   --->   Operation 1100 'xor' 'xor_ln340_278' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node buf_4_V)   --->   "%xor_ln340_168 = xor i1 %tmp_925, true" [matmul.cc:37]   --->   Operation 1101 'xor' 'xor_ln340_168' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1102 [1/1] (0.00ns) (grouped into LUT with out node buf_4_V)   --->   "%or_ln340_397 = or i1 %tmp_926, %xor_ln340_168" [matmul.cc:37]   --->   Operation 1102 'or' 'or_ln340_397' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node buf_4_V)   --->   "%select_ln340_168 = select i1 %xor_ln340_278, i14 8191, i14 %add_ln703_192" [matmul.cc:37]   --->   Operation 1103 'select' 'select_ln340_168' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1104 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_167 = select i1 %and_ln786_298, i14 -8192, i14 %add_ln703_192" [matmul.cc:37]   --->   Operation 1104 'select' 'select_ln388_167' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1105 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_4_V = select i1 %or_ln340_397, i14 %select_ln340_168, i14 %select_ln388_167" [matmul.cc:37]   --->   Operation 1105 'select' 'buf_4_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_366)   --->   "%or_ln340_398 = or i1 %and_ln786_5, %xor_ln785_132" [matmul.cc:36]   --->   Operation 1106 'or' 'or_ln340_398' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_366)   --->   "%or_ln340_399 = or i1 %or_ln340_398, %and_ln781_5" [matmul.cc:36]   --->   Operation 1107 'or' 'or_ln340_399' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1108 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_55 = select i1 %or_ln340_5, i14 8191, i14 %add_ln415_67" [matmul.cc:36]   --->   Operation 1108 'select' 'select_ln340_55' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_366)   --->   "%select_ln388_56 = select i1 %and_ln786_299, i14 -8192, i14 %add_ln415_67" [matmul.cc:36]   --->   Operation 1109 'select' 'select_ln388_56' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1110 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_366 = select i1 %or_ln340_399, i14 %select_ln340_55, i14 %select_ln388_56" [matmul.cc:36]   --->   Operation 1110 'select' 'select_ln340_366' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1111 [1/1] (0.00ns)   --->   "%sext_ln703_269 = sext i14 %buf_V_5_05 to i15" [matmul.cc:37]   --->   Operation 1111 'sext' 'sext_ln703_269' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1112 [1/1] (0.00ns)   --->   "%sext_ln703_270 = sext i14 %select_ln340_366 to i15" [matmul.cc:37]   --->   Operation 1112 'sext' 'sext_ln703_270' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1113 [1/1] (0.98ns)   --->   "%add_ln1192_202 = add nsw i15 %sext_ln703_270, %sext_ln703_269" [matmul.cc:37]   --->   Operation 1113 'add' 'add_ln1192_202' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1114 [1/1] (0.00ns)   --->   "%tmp_935 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_202, i32 14)" [matmul.cc:37]   --->   Operation 1114 'bitselect' 'tmp_935' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1115 [1/1] (0.98ns)   --->   "%add_ln703_193 = add i14 %buf_V_5_05, %select_ln340_366" [matmul.cc:37]   --->   Operation 1115 'add' 'add_ln703_193' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1116 [1/1] (0.00ns)   --->   "%tmp_936 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_193, i32 13)" [matmul.cc:37]   --->   Operation 1116 'bitselect' 'tmp_936' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_168)   --->   "%xor_ln786_166 = xor i1 %tmp_936, true" [matmul.cc:37]   --->   Operation 1117 'xor' 'xor_ln786_166' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_168)   --->   "%and_ln786_300 = and i1 %tmp_935, %xor_ln786_166" [matmul.cc:37]   --->   Operation 1118 'and' 'and_ln786_300' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1119 [1/1] (0.00ns) (grouped into LUT with out node buf_5_V)   --->   "%xor_ln340_279 = xor i1 %tmp_935, %tmp_936" [matmul.cc:37]   --->   Operation 1119 'xor' 'xor_ln340_279' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node buf_5_V)   --->   "%xor_ln340_169 = xor i1 %tmp_935, true" [matmul.cc:37]   --->   Operation 1120 'xor' 'xor_ln340_169' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node buf_5_V)   --->   "%or_ln340_400 = or i1 %tmp_936, %xor_ln340_169" [matmul.cc:37]   --->   Operation 1121 'or' 'or_ln340_400' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node buf_5_V)   --->   "%select_ln340_169 = select i1 %xor_ln340_279, i14 8191, i14 %add_ln703_193" [matmul.cc:37]   --->   Operation 1122 'select' 'select_ln340_169' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1123 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_168 = select i1 %and_ln786_300, i14 -8192, i14 %add_ln703_193" [matmul.cc:37]   --->   Operation 1123 'select' 'select_ln388_168' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1124 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_5_V = select i1 %or_ln340_400, i14 %select_ln340_169, i14 %select_ln388_168" [matmul.cc:37]   --->   Operation 1124 'select' 'buf_5_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_368)   --->   "%or_ln340_401 = or i1 %and_ln786_6, %xor_ln785_133" [matmul.cc:36]   --->   Operation 1125 'or' 'or_ln340_401' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_368)   --->   "%or_ln340_402 = or i1 %or_ln340_401, %and_ln781_6" [matmul.cc:36]   --->   Operation 1126 'or' 'or_ln340_402' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1127 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_6, i14 8191, i14 %add_ln415_68" [matmul.cc:36]   --->   Operation 1127 'select' 'select_ln340_6' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1128 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_368)   --->   "%select_ln388_6 = select i1 %and_ln786_301, i14 -8192, i14 %add_ln415_68" [matmul.cc:36]   --->   Operation 1128 'select' 'select_ln388_6' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1129 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_368 = select i1 %or_ln340_402, i14 %select_ln340_6, i14 %select_ln388_6" [matmul.cc:36]   --->   Operation 1129 'select' 'select_ln340_368' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1130 [1/1] (0.00ns)   --->   "%sext_ln703_272 = sext i14 %buf_V_6_04 to i15" [matmul.cc:37]   --->   Operation 1130 'sext' 'sext_ln703_272' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1131 [1/1] (0.00ns)   --->   "%sext_ln703_273 = sext i14 %select_ln340_368 to i15" [matmul.cc:37]   --->   Operation 1131 'sext' 'sext_ln703_273' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1132 [1/1] (0.98ns)   --->   "%add_ln1192_204 = add nsw i15 %sext_ln703_273, %sext_ln703_272" [matmul.cc:37]   --->   Operation 1132 'add' 'add_ln1192_204' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_945 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_204, i32 14)" [matmul.cc:37]   --->   Operation 1133 'bitselect' 'tmp_945' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1134 [1/1] (0.98ns)   --->   "%add_ln703_194 = add i14 %buf_V_6_04, %select_ln340_368" [matmul.cc:37]   --->   Operation 1134 'add' 'add_ln703_194' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1135 [1/1] (0.00ns)   --->   "%tmp_946 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_194, i32 13)" [matmul.cc:37]   --->   Operation 1135 'bitselect' 'tmp_946' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_169)   --->   "%xor_ln786_167 = xor i1 %tmp_946, true" [matmul.cc:37]   --->   Operation 1136 'xor' 'xor_ln786_167' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_169)   --->   "%and_ln786_302 = and i1 %tmp_945, %xor_ln786_167" [matmul.cc:37]   --->   Operation 1137 'and' 'and_ln786_302' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1138 [1/1] (0.00ns) (grouped into LUT with out node buf_6_V)   --->   "%xor_ln340_280 = xor i1 %tmp_945, %tmp_946" [matmul.cc:37]   --->   Operation 1138 'xor' 'xor_ln340_280' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node buf_6_V)   --->   "%xor_ln340_170 = xor i1 %tmp_945, true" [matmul.cc:37]   --->   Operation 1139 'xor' 'xor_ln340_170' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node buf_6_V)   --->   "%or_ln340_403 = or i1 %tmp_946, %xor_ln340_170" [matmul.cc:37]   --->   Operation 1140 'or' 'or_ln340_403' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node buf_6_V)   --->   "%select_ln340_170 = select i1 %xor_ln340_280, i14 8191, i14 %add_ln703_194" [matmul.cc:37]   --->   Operation 1141 'select' 'select_ln340_170' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1142 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_169 = select i1 %and_ln786_302, i14 -8192, i14 %add_ln703_194" [matmul.cc:37]   --->   Operation 1142 'select' 'select_ln388_169' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1143 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_6_V = select i1 %or_ln340_403, i14 %select_ln340_170, i14 %select_ln388_169" [matmul.cc:37]   --->   Operation 1143 'select' 'buf_6_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_370)   --->   "%or_ln340_404 = or i1 %and_ln786_7, %xor_ln785_134" [matmul.cc:36]   --->   Operation 1144 'or' 'or_ln340_404' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1145 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_370)   --->   "%or_ln340_405 = or i1 %or_ln340_404, %and_ln781_7" [matmul.cc:36]   --->   Operation 1145 'or' 'or_ln340_405' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1146 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_7, i14 8191, i14 %add_ln415_69" [matmul.cc:36]   --->   Operation 1146 'select' 'select_ln340_7' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_370)   --->   "%select_ln388_7 = select i1 %and_ln786_303, i14 -8192, i14 %add_ln415_69" [matmul.cc:36]   --->   Operation 1147 'select' 'select_ln388_7' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1148 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_370 = select i1 %or_ln340_405, i14 %select_ln340_7, i14 %select_ln388_7" [matmul.cc:36]   --->   Operation 1148 'select' 'select_ln340_370' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1149 [1/1] (0.00ns)   --->   "%sext_ln703_275 = sext i14 %buf_V_7_03 to i15" [matmul.cc:37]   --->   Operation 1149 'sext' 'sext_ln703_275' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1150 [1/1] (0.00ns)   --->   "%sext_ln703_276 = sext i14 %select_ln340_370 to i15" [matmul.cc:37]   --->   Operation 1150 'sext' 'sext_ln703_276' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1151 [1/1] (0.98ns)   --->   "%add_ln1192_206 = add nsw i15 %sext_ln703_276, %sext_ln703_275" [matmul.cc:37]   --->   Operation 1151 'add' 'add_ln1192_206' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1152 [1/1] (0.00ns)   --->   "%tmp_955 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_206, i32 14)" [matmul.cc:37]   --->   Operation 1152 'bitselect' 'tmp_955' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1153 [1/1] (0.98ns)   --->   "%add_ln703_195 = add i14 %buf_V_7_03, %select_ln340_370" [matmul.cc:37]   --->   Operation 1153 'add' 'add_ln703_195' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1154 [1/1] (0.00ns)   --->   "%tmp_956 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_195, i32 13)" [matmul.cc:37]   --->   Operation 1154 'bitselect' 'tmp_956' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_170)   --->   "%xor_ln786_168 = xor i1 %tmp_956, true" [matmul.cc:37]   --->   Operation 1155 'xor' 'xor_ln786_168' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1156 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_170)   --->   "%and_ln786_304 = and i1 %tmp_955, %xor_ln786_168" [matmul.cc:37]   --->   Operation 1156 'and' 'and_ln786_304' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node buf_7_V)   --->   "%xor_ln340_281 = xor i1 %tmp_955, %tmp_956" [matmul.cc:37]   --->   Operation 1157 'xor' 'xor_ln340_281' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node buf_7_V)   --->   "%xor_ln340_171 = xor i1 %tmp_955, true" [matmul.cc:37]   --->   Operation 1158 'xor' 'xor_ln340_171' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node buf_7_V)   --->   "%or_ln340_406 = or i1 %tmp_956, %xor_ln340_171" [matmul.cc:37]   --->   Operation 1159 'or' 'or_ln340_406' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node buf_7_V)   --->   "%select_ln340_171 = select i1 %xor_ln340_281, i14 8191, i14 %add_ln703_195" [matmul.cc:37]   --->   Operation 1160 'select' 'select_ln340_171' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1161 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_170 = select i1 %and_ln786_304, i14 -8192, i14 %add_ln703_195" [matmul.cc:37]   --->   Operation 1161 'select' 'select_ln388_170' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1162 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_7_V = select i1 %or_ln340_406, i14 %select_ln340_171, i14 %select_ln388_170" [matmul.cc:37]   --->   Operation 1162 'select' 'buf_7_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_372)   --->   "%or_ln340_407 = or i1 %and_ln786_8, %xor_ln785_135" [matmul.cc:36]   --->   Operation 1163 'or' 'or_ln340_407' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_372)   --->   "%or_ln340_408 = or i1 %or_ln340_407, %and_ln781_8" [matmul.cc:36]   --->   Operation 1164 'or' 'or_ln340_408' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1165 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340_8, i14 8191, i14 %add_ln415_70" [matmul.cc:36]   --->   Operation 1165 'select' 'select_ln340_8' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_372)   --->   "%select_ln388_8 = select i1 %and_ln786_305, i14 -8192, i14 %add_ln415_70" [matmul.cc:36]   --->   Operation 1166 'select' 'select_ln388_8' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1167 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_372 = select i1 %or_ln340_408, i14 %select_ln340_8, i14 %select_ln388_8" [matmul.cc:36]   --->   Operation 1167 'select' 'select_ln340_372' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln703_278 = sext i14 %buf_V_8_02 to i15" [matmul.cc:37]   --->   Operation 1168 'sext' 'sext_ln703_278' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln703_279 = sext i14 %select_ln340_372 to i15" [matmul.cc:37]   --->   Operation 1169 'sext' 'sext_ln703_279' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1170 [1/1] (0.98ns)   --->   "%add_ln1192_208 = add nsw i15 %sext_ln703_279, %sext_ln703_278" [matmul.cc:37]   --->   Operation 1170 'add' 'add_ln1192_208' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_965 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_208, i32 14)" [matmul.cc:37]   --->   Operation 1171 'bitselect' 'tmp_965' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1172 [1/1] (0.98ns)   --->   "%add_ln703_196 = add i14 %buf_V_8_02, %select_ln340_372" [matmul.cc:37]   --->   Operation 1172 'add' 'add_ln703_196' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1173 [1/1] (0.00ns)   --->   "%tmp_966 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_196, i32 13)" [matmul.cc:37]   --->   Operation 1173 'bitselect' 'tmp_966' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1174 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_171)   --->   "%xor_ln786_169 = xor i1 %tmp_966, true" [matmul.cc:37]   --->   Operation 1174 'xor' 'xor_ln786_169' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_171)   --->   "%and_ln786_306 = and i1 %tmp_965, %xor_ln786_169" [matmul.cc:37]   --->   Operation 1175 'and' 'and_ln786_306' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node buf_8_V)   --->   "%xor_ln340_282 = xor i1 %tmp_965, %tmp_966" [matmul.cc:37]   --->   Operation 1176 'xor' 'xor_ln340_282' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node buf_8_V)   --->   "%xor_ln340_172 = xor i1 %tmp_965, true" [matmul.cc:37]   --->   Operation 1177 'xor' 'xor_ln340_172' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node buf_8_V)   --->   "%or_ln340_409 = or i1 %tmp_966, %xor_ln340_172" [matmul.cc:37]   --->   Operation 1178 'or' 'or_ln340_409' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node buf_8_V)   --->   "%select_ln340_172 = select i1 %xor_ln340_282, i14 8191, i14 %add_ln703_196" [matmul.cc:37]   --->   Operation 1179 'select' 'select_ln340_172' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1180 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_171 = select i1 %and_ln786_306, i14 -8192, i14 %add_ln703_196" [matmul.cc:37]   --->   Operation 1180 'select' 'select_ln388_171' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1181 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_8_V = select i1 %or_ln340_409, i14 %select_ln340_172, i14 %select_ln388_171" [matmul.cc:37]   --->   Operation 1181 'select' 'buf_8_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1182 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_374)   --->   "%or_ln340_410 = or i1 %and_ln786_9, %xor_ln785_136" [matmul.cc:36]   --->   Operation 1182 'or' 'or_ln340_410' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_374)   --->   "%or_ln340_411 = or i1 %or_ln340_410, %and_ln781_9" [matmul.cc:36]   --->   Operation 1183 'or' 'or_ln340_411' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1184 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_9, i14 8191, i14 %add_ln415_71" [matmul.cc:36]   --->   Operation 1184 'select' 'select_ln340_9' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_374)   --->   "%select_ln388_9 = select i1 %and_ln786_307, i14 -8192, i14 %add_ln415_71" [matmul.cc:36]   --->   Operation 1185 'select' 'select_ln388_9' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1186 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln340_374 = select i1 %or_ln340_411, i14 %select_ln340_9, i14 %select_ln388_9" [matmul.cc:36]   --->   Operation 1186 'select' 'select_ln340_374' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1187 [1/1] (0.00ns)   --->   "%sext_ln703_280 = sext i14 %buf_V_9_01 to i15" [matmul.cc:37]   --->   Operation 1187 'sext' 'sext_ln703_280' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1188 [1/1] (0.00ns)   --->   "%sext_ln703_281 = sext i14 %select_ln340_374 to i15" [matmul.cc:37]   --->   Operation 1188 'sext' 'sext_ln703_281' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1189 [1/1] (0.98ns)   --->   "%add_ln1192_209 = add nsw i15 %sext_ln703_281, %sext_ln703_280" [matmul.cc:37]   --->   Operation 1189 'add' 'add_ln1192_209' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1190 [1/1] (0.00ns)   --->   "%tmp_975 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_209, i32 14)" [matmul.cc:37]   --->   Operation 1190 'bitselect' 'tmp_975' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1191 [1/1] (0.98ns)   --->   "%add_ln703_197 = add i14 %buf_V_9_01, %select_ln340_374" [matmul.cc:37]   --->   Operation 1191 'add' 'add_ln703_197' <Predicate = (!icmp_ln28)> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1192 [1/1] (0.00ns)   --->   "%tmp_976 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %add_ln703_197, i32 13)" [matmul.cc:37]   --->   Operation 1192 'bitselect' 'tmp_976' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_172)   --->   "%xor_ln786_170 = xor i1 %tmp_976, true" [matmul.cc:37]   --->   Operation 1193 'xor' 'xor_ln786_170' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln388_172)   --->   "%and_ln786_308 = and i1 %tmp_975, %xor_ln786_170" [matmul.cc:37]   --->   Operation 1194 'and' 'and_ln786_308' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node buf_9_V)   --->   "%xor_ln340_283 = xor i1 %tmp_975, %tmp_976" [matmul.cc:37]   --->   Operation 1195 'xor' 'xor_ln340_283' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node buf_9_V)   --->   "%xor_ln340_173 = xor i1 %tmp_975, true" [matmul.cc:37]   --->   Operation 1196 'xor' 'xor_ln340_173' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node buf_9_V)   --->   "%or_ln340_412 = or i1 %tmp_976, %xor_ln340_173" [matmul.cc:37]   --->   Operation 1197 'or' 'or_ln340_412' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node buf_9_V)   --->   "%select_ln340_173 = select i1 %xor_ln340_283, i14 8191, i14 %add_ln703_197" [matmul.cc:37]   --->   Operation 1198 'select' 'select_ln340_173' <Predicate = (!icmp_ln28)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1199 [1/1] (0.54ns) (out node of the LUT)   --->   "%select_ln388_172 = select i1 %and_ln786_308, i14 -8192, i14 %add_ln703_197" [matmul.cc:37]   --->   Operation 1199 'select' 'select_ln388_172' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1200 [1/1] (0.54ns) (out node of the LUT)   --->   "%buf_9_V = select i1 %or_ln340_412, i14 %select_ln340_173, i14 %select_ln388_172" [matmul.cc:37]   --->   Operation 1200 'select' 'buf_9_V' <Predicate = (!icmp_ln28)> <Delay = 0.54> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1201 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str27, i32 %tmp)" [matmul.cc:40]   --->   Operation 1201 'specregionend' 'empty_33' <Predicate = (!icmp_ln28)> <Delay = 0.00>
ST_6 : Operation 1202 [1/1] (0.00ns)   --->   "br label %1" [matmul.cc:28]   --->   Operation 1202 'br' <Predicate = (!icmp_ln28)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.99>
ST_7 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %buf_V_0_010 to i15" [matmul.cc:43]   --->   Operation 1203 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1204 [1/1] (0.00ns)   --->   "%shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_0_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1204 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln728 = zext i11 %shl_ln to i15" [matmul.cc:43]   --->   Operation 1205 'zext' 'zext_ln728' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1206 [1/1] (0.98ns)   --->   "%add_ln1192 = add nsw i15 %sext_ln703, %zext_ln728" [matmul.cc:43]   --->   Operation 1206 'add' 'add_ln1192' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1207 [1/1] (0.00ns)   --->   "%tmp_837 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192, i32 14)" [matmul.cc:43]   --->   Operation 1207 'bitselect' 'tmp_837' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1208 [1/1] (1.00ns)   --->   "%sub_ln939 = sub i15 0, %add_ln1192" [matmul.cc:43]   --->   Operation 1208 'sub' 'sub_ln939' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1209 [1/1] (0.00ns)   --->   "%sext_ln703_255 = sext i14 %buf_V_1_09 to i15" [matmul.cc:43]   --->   Operation 1209 'sext' 'sext_ln703_255' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1210 [1/1] (0.00ns)   --->   "%shl_ln728_s = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_1_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1210 'bitconcatenate' 'shl_ln728_s' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln728_1 = zext i11 %shl_ln728_s to i15" [matmul.cc:43]   --->   Operation 1211 'zext' 'zext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1212 [1/1] (0.98ns)   --->   "%add_ln1192_192 = add nsw i15 %sext_ln703_255, %zext_ln728_1" [matmul.cc:43]   --->   Operation 1212 'add' 'add_ln1192_192' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1213 [1/1] (0.00ns)   --->   "%tmp_841 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_192, i32 14)" [matmul.cc:43]   --->   Operation 1213 'bitselect' 'tmp_841' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1214 [1/1] (1.00ns)   --->   "%sub_ln939_1 = sub i15 0, %add_ln1192_192" [matmul.cc:43]   --->   Operation 1214 'sub' 'sub_ln939_1' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln703_258 = sext i14 %buf_V_2_08 to i15" [matmul.cc:43]   --->   Operation 1215 'sext' 'sext_ln703_258' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1216 [1/1] (0.00ns)   --->   "%shl_ln728_125 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_2_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1216 'bitconcatenate' 'shl_ln728_125' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1217 [1/1] (0.00ns)   --->   "%zext_ln728_2 = zext i11 %shl_ln728_125 to i15" [matmul.cc:43]   --->   Operation 1217 'zext' 'zext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1218 [1/1] (0.98ns)   --->   "%add_ln1192_194 = add nsw i15 %sext_ln703_258, %zext_ln728_2" [matmul.cc:43]   --->   Operation 1218 'add' 'add_ln1192_194' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_845 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_194, i32 14)" [matmul.cc:43]   --->   Operation 1219 'bitselect' 'tmp_845' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1220 [1/1] (1.00ns)   --->   "%sub_ln939_2 = sub i15 0, %add_ln1192_194" [matmul.cc:43]   --->   Operation 1220 'sub' 'sub_ln939_2' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1221 [1/1] (0.00ns)   --->   "%sext_ln703_259 = sext i14 %buf_V_3_07 to i15" [matmul.cc:43]   --->   Operation 1221 'sext' 'sext_ln703_259' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1222 [1/1] (0.00ns)   --->   "%shl_ln728_126 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_3_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1222 'bitconcatenate' 'shl_ln728_126' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1223 [1/1] (0.00ns)   --->   "%zext_ln728_3 = zext i11 %shl_ln728_126 to i15" [matmul.cc:43]   --->   Operation 1223 'zext' 'zext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1224 [1/1] (0.98ns)   --->   "%add_ln1192_195 = add nsw i15 %sext_ln703_259, %zext_ln728_3" [matmul.cc:43]   --->   Operation 1224 'add' 'add_ln1192_195' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1225 [1/1] (0.00ns)   --->   "%tmp_849 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_195, i32 14)" [matmul.cc:43]   --->   Operation 1225 'bitselect' 'tmp_849' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1226 [1/1] (1.00ns)   --->   "%sub_ln939_3 = sub i15 0, %add_ln1192_195" [matmul.cc:43]   --->   Operation 1226 'sub' 'sub_ln939_3' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1227 [1/1] (0.00ns)   --->   "%sext_ln703_262 = sext i14 %buf_V_4_06 to i15" [matmul.cc:43]   --->   Operation 1227 'sext' 'sext_ln703_262' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1228 [1/1] (0.00ns)   --->   "%shl_ln728_127 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_4_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1228 'bitconcatenate' 'shl_ln728_127' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1229 [1/1] (0.00ns)   --->   "%zext_ln728_4 = zext i11 %shl_ln728_127 to i15" [matmul.cc:43]   --->   Operation 1229 'zext' 'zext_ln728_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1230 [1/1] (0.98ns)   --->   "%add_ln1192_197 = add nsw i15 %sext_ln703_262, %zext_ln728_4" [matmul.cc:43]   --->   Operation 1230 'add' 'add_ln1192_197' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1231 [1/1] (0.00ns)   --->   "%tmp_853 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_197, i32 14)" [matmul.cc:43]   --->   Operation 1231 'bitselect' 'tmp_853' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1232 [1/1] (1.00ns)   --->   "%sub_ln939_4 = sub i15 0, %add_ln1192_197" [matmul.cc:43]   --->   Operation 1232 'sub' 'sub_ln939_4' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1233 [1/1] (0.00ns)   --->   "%sext_ln703_265 = sext i14 %buf_V_5_05 to i15" [matmul.cc:43]   --->   Operation 1233 'sext' 'sext_ln703_265' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1234 [1/1] (0.00ns)   --->   "%shl_ln728_128 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_5_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1234 'bitconcatenate' 'shl_ln728_128' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1235 [1/1] (0.00ns)   --->   "%zext_ln728_5 = zext i11 %shl_ln728_128 to i15" [matmul.cc:43]   --->   Operation 1235 'zext' 'zext_ln728_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1236 [1/1] (0.98ns)   --->   "%add_ln1192_199 = add nsw i15 %sext_ln703_265, %zext_ln728_5" [matmul.cc:43]   --->   Operation 1236 'add' 'add_ln1192_199' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_857 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_199, i32 14)" [matmul.cc:43]   --->   Operation 1237 'bitselect' 'tmp_857' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1238 [1/1] (1.00ns)   --->   "%sub_ln939_5 = sub i15 0, %add_ln1192_199" [matmul.cc:43]   --->   Operation 1238 'sub' 'sub_ln939_5' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln703_268 = sext i14 %buf_V_6_04 to i15" [matmul.cc:43]   --->   Operation 1239 'sext' 'sext_ln703_268' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1240 [1/1] (0.00ns)   --->   "%shl_ln728_129 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_6_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1240 'bitconcatenate' 'shl_ln728_129' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln728_6 = zext i11 %shl_ln728_129 to i15" [matmul.cc:43]   --->   Operation 1241 'zext' 'zext_ln728_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1242 [1/1] (0.98ns)   --->   "%add_ln1192_201 = add nsw i15 %sext_ln703_268, %zext_ln728_6" [matmul.cc:43]   --->   Operation 1242 'add' 'add_ln1192_201' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1243 [1/1] (0.00ns)   --->   "%tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_201, i32 14)" [matmul.cc:43]   --->   Operation 1243 'bitselect' 'tmp_861' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1244 [1/1] (1.00ns)   --->   "%sub_ln939_6 = sub i15 0, %add_ln1192_201" [matmul.cc:43]   --->   Operation 1244 'sub' 'sub_ln939_6' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1245 [1/1] (0.00ns)   --->   "%sext_ln703_271 = sext i14 %buf_V_7_03 to i15" [matmul.cc:43]   --->   Operation 1245 'sext' 'sext_ln703_271' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1246 [1/1] (0.00ns)   --->   "%shl_ln728_130 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_7_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1246 'bitconcatenate' 'shl_ln728_130' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1247 [1/1] (0.00ns)   --->   "%zext_ln728_7 = zext i11 %shl_ln728_130 to i15" [matmul.cc:43]   --->   Operation 1247 'zext' 'zext_ln728_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1248 [1/1] (0.98ns)   --->   "%add_ln1192_203 = add nsw i15 %sext_ln703_271, %zext_ln728_7" [matmul.cc:43]   --->   Operation 1248 'add' 'add_ln1192_203' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1249 [1/1] (0.00ns)   --->   "%tmp_865 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_203, i32 14)" [matmul.cc:43]   --->   Operation 1249 'bitselect' 'tmp_865' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1250 [1/1] (1.00ns)   --->   "%sub_ln939_7 = sub i15 0, %add_ln1192_203" [matmul.cc:43]   --->   Operation 1250 'sub' 'sub_ln939_7' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1251 [1/1] (0.00ns)   --->   "%sext_ln703_274 = sext i14 %buf_V_8_02 to i15" [matmul.cc:43]   --->   Operation 1251 'sext' 'sext_ln703_274' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1252 [1/1] (0.00ns)   --->   "%shl_ln728_131 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_8_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1252 'bitconcatenate' 'shl_ln728_131' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1253 [1/1] (0.00ns)   --->   "%zext_ln728_8 = zext i11 %shl_ln728_131 to i15" [matmul.cc:43]   --->   Operation 1253 'zext' 'zext_ln728_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1254 [1/1] (0.98ns)   --->   "%add_ln1192_205 = add nsw i15 %sext_ln703_274, %zext_ln728_8" [matmul.cc:43]   --->   Operation 1254 'add' 'add_ln1192_205' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1255 [1/1] (0.00ns)   --->   "%tmp_869 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_205, i32 14)" [matmul.cc:43]   --->   Operation 1255 'bitselect' 'tmp_869' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1256 [1/1] (1.00ns)   --->   "%sub_ln939_8 = sub i15 0, %add_ln1192_205" [matmul.cc:43]   --->   Operation 1256 'sub' 'sub_ln939_8' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1257 [1/1] (0.00ns)   --->   "%sext_ln703_277 = sext i14 %buf_V_9_01 to i15" [matmul.cc:43]   --->   Operation 1257 'sext' 'sext_ln703_277' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1258 [1/1] (0.00ns)   --->   "%shl_ln728_132 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %bias_9_V_read_1, i1 false)" [matmul.cc:43]   --->   Operation 1258 'bitconcatenate' 'shl_ln728_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln728_9 = zext i11 %shl_ln728_132 to i15" [matmul.cc:43]   --->   Operation 1259 'zext' 'zext_ln728_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1260 [1/1] (0.98ns)   --->   "%add_ln1192_207 = add nsw i15 %sext_ln703_277, %zext_ln728_9" [matmul.cc:43]   --->   Operation 1260 'add' 'add_ln1192_207' <Predicate = true> <Delay = 0.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 1261 [1/1] (0.00ns)   --->   "%tmp_873 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %add_ln1192_207, i32 14)" [matmul.cc:43]   --->   Operation 1261 'bitselect' 'tmp_873' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 1262 [1/1] (1.00ns)   --->   "%sub_ln939_9 = sub i15 0, %add_ln1192_207" [matmul.cc:43]   --->   Operation 1262 'sub' 'sub_ln939_9' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 3> <Delay = 2.97>
ST_8 : Operation 1263 [1/1] (0.86ns)   --->   "%icmp_ln935 = icmp eq i15 %add_ln1192, 0" [matmul.cc:43]   --->   Operation 1263 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1264 [1/1] (0.48ns)   --->   "%select_ln938 = select i1 %tmp_837, i15 %sub_ln939, i15 %add_ln1192" [matmul.cc:43]   --->   Operation 1264 'select' 'select_ln938' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1265 [1/1] (0.00ns)   --->   "%p_Result_s = call i15 @llvm.part.select.i15(i15 %select_ln938, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1265 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1266 [1/1] (0.00ns)   --->   "%p_Result_s_34 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_s)" [matmul.cc:43]   --->   Operation 1266 'bitconcatenate' 'p_Result_s_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1267 [1/1] (1.28ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_s_34, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1267 'cttz' 'l' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1268 [1/1] (1.20ns)   --->   "%sub_ln944 = sub nsw i32 15, %l" [matmul.cc:43]   --->   Operation 1268 'sub' 'sub_ln944' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944 to i15" [matmul.cc:43]   --->   Operation 1269 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1270 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944 to i4" [matmul.cc:43]   --->   Operation 1270 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1271 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l to i8" [matmul.cc:43]   --->   Operation 1271 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1272 [1/1] (0.86ns)   --->   "%icmp_ln935_1 = icmp eq i15 %add_ln1192_192, 0" [matmul.cc:43]   --->   Operation 1272 'icmp' 'icmp_ln935_1' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1273 [1/1] (0.48ns)   --->   "%select_ln938_1 = select i1 %tmp_841, i15 %sub_ln939_1, i15 %add_ln1192_192" [matmul.cc:43]   --->   Operation 1273 'select' 'select_ln938_1' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1274 [1/1] (0.00ns)   --->   "%p_Result_1 = call i15 @llvm.part.select.i15(i15 %select_ln938_1, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1274 'partselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1275 [1/1] (0.00ns)   --->   "%p_Result_101_1 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_1)" [matmul.cc:43]   --->   Operation 1275 'bitconcatenate' 'p_Result_101_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1276 [1/1] (1.28ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_101_1, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1276 'cttz' 'l_1' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1277 [1/1] (1.20ns)   --->   "%sub_ln944_1 = sub nsw i32 15, %l_1" [matmul.cc:43]   --->   Operation 1277 'sub' 'sub_ln944_1' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944_1 to i15" [matmul.cc:43]   --->   Operation 1278 'trunc' 'trunc_ln944_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1279 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944_1 to i4" [matmul.cc:43]   --->   Operation 1279 'trunc' 'trunc_ln947_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l_1 to i8" [matmul.cc:43]   --->   Operation 1280 'trunc' 'trunc_ln943_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1281 [1/1] (0.86ns)   --->   "%icmp_ln935_2 = icmp eq i15 %add_ln1192_194, 0" [matmul.cc:43]   --->   Operation 1281 'icmp' 'icmp_ln935_2' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1282 [1/1] (0.48ns)   --->   "%select_ln938_2 = select i1 %tmp_845, i15 %sub_ln939_2, i15 %add_ln1192_194" [matmul.cc:43]   --->   Operation 1282 'select' 'select_ln938_2' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1283 [1/1] (0.00ns)   --->   "%p_Result_2 = call i15 @llvm.part.select.i15(i15 %select_ln938_2, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1283 'partselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1284 [1/1] (0.00ns)   --->   "%p_Result_101_2 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_2)" [matmul.cc:43]   --->   Operation 1284 'bitconcatenate' 'p_Result_101_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1285 [1/1] (1.28ns)   --->   "%l_2 = call i32 @llvm.cttz.i32(i32 %p_Result_101_2, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1285 'cttz' 'l_2' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1286 [1/1] (1.20ns)   --->   "%sub_ln944_2 = sub nsw i32 15, %l_2" [matmul.cc:43]   --->   Operation 1286 'sub' 'sub_ln944_2' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln944_2 = trunc i32 %sub_ln944_2 to i15" [matmul.cc:43]   --->   Operation 1287 'trunc' 'trunc_ln944_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln947_2 = trunc i32 %sub_ln944_2 to i4" [matmul.cc:43]   --->   Operation 1288 'trunc' 'trunc_ln947_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1289 [1/1] (0.00ns)   --->   "%trunc_ln943_2 = trunc i32 %l_2 to i8" [matmul.cc:43]   --->   Operation 1289 'trunc' 'trunc_ln943_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1290 [1/1] (0.86ns)   --->   "%icmp_ln935_3 = icmp eq i15 %add_ln1192_195, 0" [matmul.cc:43]   --->   Operation 1290 'icmp' 'icmp_ln935_3' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1291 [1/1] (0.48ns)   --->   "%select_ln938_3 = select i1 %tmp_849, i15 %sub_ln939_3, i15 %add_ln1192_195" [matmul.cc:43]   --->   Operation 1291 'select' 'select_ln938_3' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1292 [1/1] (0.00ns)   --->   "%p_Result_3 = call i15 @llvm.part.select.i15(i15 %select_ln938_3, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1292 'partselect' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1293 [1/1] (0.00ns)   --->   "%p_Result_101_3 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_3)" [matmul.cc:43]   --->   Operation 1293 'bitconcatenate' 'p_Result_101_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1294 [1/1] (1.28ns)   --->   "%l_3 = call i32 @llvm.cttz.i32(i32 %p_Result_101_3, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1294 'cttz' 'l_3' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1295 [1/1] (1.20ns)   --->   "%sub_ln944_3 = sub nsw i32 15, %l_3" [matmul.cc:43]   --->   Operation 1295 'sub' 'sub_ln944_3' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1296 [1/1] (0.00ns)   --->   "%trunc_ln944_3 = trunc i32 %sub_ln944_3 to i15" [matmul.cc:43]   --->   Operation 1296 'trunc' 'trunc_ln944_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln947_3 = trunc i32 %sub_ln944_3 to i4" [matmul.cc:43]   --->   Operation 1297 'trunc' 'trunc_ln947_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1298 [1/1] (0.00ns)   --->   "%trunc_ln943_3 = trunc i32 %l_3 to i8" [matmul.cc:43]   --->   Operation 1298 'trunc' 'trunc_ln943_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1299 [1/1] (0.86ns)   --->   "%icmp_ln935_4 = icmp eq i15 %add_ln1192_197, 0" [matmul.cc:43]   --->   Operation 1299 'icmp' 'icmp_ln935_4' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1300 [1/1] (0.48ns)   --->   "%select_ln938_4 = select i1 %tmp_853, i15 %sub_ln939_4, i15 %add_ln1192_197" [matmul.cc:43]   --->   Operation 1300 'select' 'select_ln938_4' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1301 [1/1] (0.00ns)   --->   "%p_Result_4 = call i15 @llvm.part.select.i15(i15 %select_ln938_4, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1301 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1302 [1/1] (0.00ns)   --->   "%p_Result_101_4 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_4)" [matmul.cc:43]   --->   Operation 1302 'bitconcatenate' 'p_Result_101_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1303 [1/1] (1.28ns)   --->   "%l_4 = call i32 @llvm.cttz.i32(i32 %p_Result_101_4, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1303 'cttz' 'l_4' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1304 [1/1] (1.20ns)   --->   "%sub_ln944_4 = sub nsw i32 15, %l_4" [matmul.cc:43]   --->   Operation 1304 'sub' 'sub_ln944_4' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1305 [1/1] (0.00ns)   --->   "%trunc_ln944_4 = trunc i32 %sub_ln944_4 to i15" [matmul.cc:43]   --->   Operation 1305 'trunc' 'trunc_ln944_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln947_4 = trunc i32 %sub_ln944_4 to i4" [matmul.cc:43]   --->   Operation 1306 'trunc' 'trunc_ln947_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1307 [1/1] (0.00ns)   --->   "%trunc_ln943_4 = trunc i32 %l_4 to i8" [matmul.cc:43]   --->   Operation 1307 'trunc' 'trunc_ln943_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1308 [1/1] (0.86ns)   --->   "%icmp_ln935_5 = icmp eq i15 %add_ln1192_199, 0" [matmul.cc:43]   --->   Operation 1308 'icmp' 'icmp_ln935_5' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1309 [1/1] (0.48ns)   --->   "%select_ln938_5 = select i1 %tmp_857, i15 %sub_ln939_5, i15 %add_ln1192_199" [matmul.cc:43]   --->   Operation 1309 'select' 'select_ln938_5' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1310 [1/1] (0.00ns)   --->   "%p_Result_5 = call i15 @llvm.part.select.i15(i15 %select_ln938_5, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1310 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1311 [1/1] (0.00ns)   --->   "%p_Result_101_5 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_5)" [matmul.cc:43]   --->   Operation 1311 'bitconcatenate' 'p_Result_101_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1312 [1/1] (1.28ns)   --->   "%l_5 = call i32 @llvm.cttz.i32(i32 %p_Result_101_5, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1312 'cttz' 'l_5' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1313 [1/1] (1.20ns)   --->   "%sub_ln944_5 = sub nsw i32 15, %l_5" [matmul.cc:43]   --->   Operation 1313 'sub' 'sub_ln944_5' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1314 [1/1] (0.00ns)   --->   "%trunc_ln944_5 = trunc i32 %sub_ln944_5 to i15" [matmul.cc:43]   --->   Operation 1314 'trunc' 'trunc_ln944_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln947_5 = trunc i32 %sub_ln944_5 to i4" [matmul.cc:43]   --->   Operation 1315 'trunc' 'trunc_ln947_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1316 [1/1] (0.00ns)   --->   "%trunc_ln943_5 = trunc i32 %l_5 to i8" [matmul.cc:43]   --->   Operation 1316 'trunc' 'trunc_ln943_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1317 [1/1] (0.86ns)   --->   "%icmp_ln935_6 = icmp eq i15 %add_ln1192_201, 0" [matmul.cc:43]   --->   Operation 1317 'icmp' 'icmp_ln935_6' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1318 [1/1] (0.48ns)   --->   "%select_ln938_6 = select i1 %tmp_861, i15 %sub_ln939_6, i15 %add_ln1192_201" [matmul.cc:43]   --->   Operation 1318 'select' 'select_ln938_6' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1319 [1/1] (0.00ns)   --->   "%p_Result_6 = call i15 @llvm.part.select.i15(i15 %select_ln938_6, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1319 'partselect' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1320 [1/1] (0.00ns)   --->   "%p_Result_101_6 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_6)" [matmul.cc:43]   --->   Operation 1320 'bitconcatenate' 'p_Result_101_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1321 [1/1] (1.28ns)   --->   "%l_6 = call i32 @llvm.cttz.i32(i32 %p_Result_101_6, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1321 'cttz' 'l_6' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1322 [1/1] (1.20ns)   --->   "%sub_ln944_6 = sub nsw i32 15, %l_6" [matmul.cc:43]   --->   Operation 1322 'sub' 'sub_ln944_6' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1323 [1/1] (0.00ns)   --->   "%trunc_ln944_6 = trunc i32 %sub_ln944_6 to i15" [matmul.cc:43]   --->   Operation 1323 'trunc' 'trunc_ln944_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1324 [1/1] (0.00ns)   --->   "%trunc_ln947_6 = trunc i32 %sub_ln944_6 to i4" [matmul.cc:43]   --->   Operation 1324 'trunc' 'trunc_ln947_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln943_6 = trunc i32 %l_6 to i8" [matmul.cc:43]   --->   Operation 1325 'trunc' 'trunc_ln943_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1326 [1/1] (0.86ns)   --->   "%icmp_ln935_7 = icmp eq i15 %add_ln1192_203, 0" [matmul.cc:43]   --->   Operation 1326 'icmp' 'icmp_ln935_7' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1327 [1/1] (0.48ns)   --->   "%select_ln938_7 = select i1 %tmp_865, i15 %sub_ln939_7, i15 %add_ln1192_203" [matmul.cc:43]   --->   Operation 1327 'select' 'select_ln938_7' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1328 [1/1] (0.00ns)   --->   "%p_Result_7 = call i15 @llvm.part.select.i15(i15 %select_ln938_7, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1328 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1329 [1/1] (0.00ns)   --->   "%p_Result_101_7 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_7)" [matmul.cc:43]   --->   Operation 1329 'bitconcatenate' 'p_Result_101_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1330 [1/1] (1.28ns)   --->   "%l_7 = call i32 @llvm.cttz.i32(i32 %p_Result_101_7, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1330 'cttz' 'l_7' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1331 [1/1] (1.20ns)   --->   "%sub_ln944_7 = sub nsw i32 15, %l_7" [matmul.cc:43]   --->   Operation 1331 'sub' 'sub_ln944_7' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1332 [1/1] (0.00ns)   --->   "%trunc_ln944_7 = trunc i32 %sub_ln944_7 to i15" [matmul.cc:43]   --->   Operation 1332 'trunc' 'trunc_ln944_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln947_7 = trunc i32 %sub_ln944_7 to i4" [matmul.cc:43]   --->   Operation 1333 'trunc' 'trunc_ln947_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1334 [1/1] (0.00ns)   --->   "%trunc_ln943_7 = trunc i32 %l_7 to i8" [matmul.cc:43]   --->   Operation 1334 'trunc' 'trunc_ln943_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1335 [1/1] (0.86ns)   --->   "%icmp_ln935_8 = icmp eq i15 %add_ln1192_205, 0" [matmul.cc:43]   --->   Operation 1335 'icmp' 'icmp_ln935_8' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1336 [1/1] (0.48ns)   --->   "%select_ln938_8 = select i1 %tmp_869, i15 %sub_ln939_8, i15 %add_ln1192_205" [matmul.cc:43]   --->   Operation 1336 'select' 'select_ln938_8' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1337 [1/1] (0.00ns)   --->   "%p_Result_8 = call i15 @llvm.part.select.i15(i15 %select_ln938_8, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1337 'partselect' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1338 [1/1] (0.00ns)   --->   "%p_Result_101_8 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_8)" [matmul.cc:43]   --->   Operation 1338 'bitconcatenate' 'p_Result_101_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1339 [1/1] (1.28ns)   --->   "%l_8 = call i32 @llvm.cttz.i32(i32 %p_Result_101_8, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1339 'cttz' 'l_8' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1340 [1/1] (1.20ns)   --->   "%sub_ln944_8 = sub nsw i32 15, %l_8" [matmul.cc:43]   --->   Operation 1340 'sub' 'sub_ln944_8' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1341 [1/1] (0.00ns)   --->   "%trunc_ln944_8 = trunc i32 %sub_ln944_8 to i15" [matmul.cc:43]   --->   Operation 1341 'trunc' 'trunc_ln944_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1342 [1/1] (0.00ns)   --->   "%trunc_ln947_8 = trunc i32 %sub_ln944_8 to i4" [matmul.cc:43]   --->   Operation 1342 'trunc' 'trunc_ln947_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln943_8 = trunc i32 %l_8 to i8" [matmul.cc:43]   --->   Operation 1343 'trunc' 'trunc_ln943_8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1344 [1/1] (0.86ns)   --->   "%icmp_ln935_9 = icmp eq i15 %add_ln1192_207, 0" [matmul.cc:43]   --->   Operation 1344 'icmp' 'icmp_ln935_9' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1345 [1/1] (0.48ns)   --->   "%select_ln938_9 = select i1 %tmp_873, i15 %sub_ln939_9, i15 %add_ln1192_207" [matmul.cc:43]   --->   Operation 1345 'select' 'select_ln938_9' <Predicate = true> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 1346 [1/1] (0.00ns)   --->   "%p_Result_9 = call i15 @llvm.part.select.i15(i15 %select_ln938_9, i32 14, i32 0) nounwind" [matmul.cc:43]   --->   Operation 1346 'partselect' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1347 [1/1] (0.00ns)   --->   "%p_Result_101_9 = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 -1, i15 %p_Result_9)" [matmul.cc:43]   --->   Operation 1347 'bitconcatenate' 'p_Result_101_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1348 [1/1] (1.28ns)   --->   "%l_9 = call i32 @llvm.cttz.i32(i32 %p_Result_101_9, i1 true) nounwind" [matmul.cc:43]   --->   Operation 1348 'cttz' 'l_9' <Predicate = true> <Delay = 1.28> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 1.28> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 1349 [1/1] (1.20ns)   --->   "%sub_ln944_9 = sub nsw i32 15, %l_9" [matmul.cc:43]   --->   Operation 1349 'sub' 'sub_ln944_9' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 1350 [1/1] (0.00ns)   --->   "%trunc_ln944_9 = trunc i32 %sub_ln944_9 to i15" [matmul.cc:43]   --->   Operation 1350 'trunc' 'trunc_ln944_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln947_9 = trunc i32 %sub_ln944_9 to i4" [matmul.cc:43]   --->   Operation 1351 'trunc' 'trunc_ln947_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln943_9 = trunc i32 %l_9 to i8" [matmul.cc:43]   --->   Operation 1352 'trunc' 'trunc_ln943_9' <Predicate = true> <Delay = 0.00>

State 9 <SV = 4> <Delay = 2.62>
ST_9 : Operation 1353 [1/1] (1.20ns)   --->   "%add_ln944 = add nsw i32 -24, %sub_ln944" [matmul.cc:43]   --->   Operation 1353 'add' 'add_ln944' <Predicate = (!icmp_ln935)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1354 [1/1] (0.00ns)   --->   "%tmp_838 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1354 'partselect' 'tmp_838' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 1355 [1/1] (1.09ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_838, 0" [matmul.cc:43]   --->   Operation 1355 'icmp' 'icmp_ln947' <Predicate = (!icmp_ln935)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1356 [1/1] (0.86ns)   --->   "%sub_ln947 = sub i4 -8, %trunc_ln947" [matmul.cc:43]   --->   Operation 1356 'sub' 'sub_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i15" [matmul.cc:43]   --->   Operation 1357 'zext' 'zext_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i15 -1, %zext_ln947" [matmul.cc:43]   --->   Operation 1358 'lshr' 'lshr_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1359 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%and_ln947_10 = and i15 %select_ln938, %lshr_ln947" [matmul.cc:43]   --->   Operation 1359 'and' 'and_ln947_10' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1360 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i15 %and_ln947_10, 0" [matmul.cc:43]   --->   Operation 1360 'icmp' 'icmp_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln947 = and i1 %icmp_ln947, %icmp_ln947_1" [matmul.cc:43]   --->   Operation 1361 'and' 'and_ln947' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_839 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944, i32 31)" [matmul.cc:43]   --->   Operation 1362 'bitselect' 'tmp_839' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 1363 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949 = xor i1 %tmp_839, true" [matmul.cc:43]   --->   Operation 1363 'xor' 'xor_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1364 [1/1] (1.00ns)   --->   "%add_ln949 = add i15 -24, %trunc_ln944" [matmul.cc:43]   --->   Operation 1364 'add' 'add_ln949' <Predicate = (!icmp_ln935)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_10 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938, i15 %add_ln949)" [matmul.cc:43]   --->   Operation 1365 'bitselect' 'p_Result_10' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_9 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949 = and i1 %p_Result_10, %xor_ln949" [matmul.cc:43]   --->   Operation 1366 'and' 'and_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1367 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949 = or i1 %and_ln949, %and_ln947" [matmul.cc:43]   --->   Operation 1367 'or' 'or_ln949' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1368 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [matmul.cc:43]   --->   Operation 1368 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.33>
ST_9 : Operation 1369 [1/1] (1.11ns)   --->   "%icmp_ln958 = icmp sgt i32 %add_ln944, 0" [matmul.cc:43]   --->   Operation 1369 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1370 [1/1] (1.20ns)   --->   "%add_ln944_1 = add nsw i32 -24, %sub_ln944_1" [matmul.cc:43]   --->   Operation 1370 'add' 'add_ln944_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1371 [1/1] (0.00ns)   --->   "%tmp_842 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_1, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1371 'partselect' 'tmp_842' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_9 : Operation 1372 [1/1] (1.09ns)   --->   "%icmp_ln947_2 = icmp sgt i31 %tmp_842, 0" [matmul.cc:43]   --->   Operation 1372 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935_1)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1373 [1/1] (0.86ns)   --->   "%sub_ln947_1 = sub i4 -8, %trunc_ln947_1" [matmul.cc:43]   --->   Operation 1373 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%zext_ln947_1 = zext i4 %sub_ln947_1 to i15" [matmul.cc:43]   --->   Operation 1374 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_9 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%lshr_ln947_1 = lshr i15 -1, %zext_ln947_1" [matmul.cc:43]   --->   Operation 1375 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1376 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_3)   --->   "%and_ln947_11 = and i15 %select_ln938_1, %lshr_ln947_1" [matmul.cc:43]   --->   Operation 1376 'and' 'and_ln947_11' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1377 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_3 = icmp ne i15 %and_ln947_11, 0" [matmul.cc:43]   --->   Operation 1377 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935_1)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln947_1 = and i1 %icmp_ln947_2, %icmp_ln947_3" [matmul.cc:43]   --->   Operation 1378 'and' 'and_ln947_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_843 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_1, i32 31)" [matmul.cc:43]   --->   Operation 1379 'bitselect' 'tmp_843' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_9 : Operation 1380 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949_1 = xor i1 %tmp_843, true" [matmul.cc:43]   --->   Operation 1380 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1381 [1/1] (1.00ns)   --->   "%add_ln949_1 = add i15 -24, %trunc_ln944_1" [matmul.cc:43]   --->   Operation 1381 'add' 'add_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_86_1 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_1, i15 %add_ln949_1)" [matmul.cc:43]   --->   Operation 1382 'bitselect' 'p_Result_86_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_9 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949_1 = and i1 %p_Result_86_1, %xor_ln949_1" [matmul.cc:43]   --->   Operation 1383 'and' 'and_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949_10 = or i1 %and_ln949_1, %and_ln947_1" [matmul.cc:43]   --->   Operation 1384 'or' 'or_ln949_10' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1385 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_10)" [matmul.cc:43]   --->   Operation 1385 'bitconcatenate' 'or_ln949_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.33>
ST_9 : Operation 1386 [1/1] (1.11ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %add_ln944_1, 0" [matmul.cc:43]   --->   Operation 1386 'icmp' 'icmp_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1387 [1/1] (1.20ns)   --->   "%add_ln944_2 = add nsw i32 -24, %sub_ln944_2" [matmul.cc:43]   --->   Operation 1387 'add' 'add_ln944_2' <Predicate = (!icmp_ln935_2)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1388 [1/1] (0.00ns)   --->   "%tmp_846 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_2, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1388 'partselect' 'tmp_846' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_9 : Operation 1389 [1/1] (1.09ns)   --->   "%icmp_ln947_4 = icmp sgt i31 %tmp_846, 0" [matmul.cc:43]   --->   Operation 1389 'icmp' 'icmp_ln947_4' <Predicate = (!icmp_ln935_2)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1390 [1/1] (0.86ns)   --->   "%sub_ln947_2 = sub i4 -8, %trunc_ln947_2" [matmul.cc:43]   --->   Operation 1390 'sub' 'sub_ln947_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%zext_ln947_2 = zext i4 %sub_ln947_2 to i15" [matmul.cc:43]   --->   Operation 1391 'zext' 'zext_ln947_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_9 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%lshr_ln947_2 = lshr i15 -1, %zext_ln947_2" [matmul.cc:43]   --->   Operation 1392 'lshr' 'lshr_ln947_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_5)   --->   "%and_ln947_12 = and i15 %select_ln938_2, %lshr_ln947_2" [matmul.cc:43]   --->   Operation 1393 'and' 'and_ln947_12' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1394 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_5 = icmp ne i15 %and_ln947_12, 0" [matmul.cc:43]   --->   Operation 1394 'icmp' 'icmp_ln947_5' <Predicate = (!icmp_ln935_2)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1395 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%and_ln947_2 = and i1 %icmp_ln947_4, %icmp_ln947_5" [matmul.cc:43]   --->   Operation 1395 'and' 'and_ln947_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%tmp_847 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_2, i32 31)" [matmul.cc:43]   --->   Operation 1396 'bitselect' 'tmp_847' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_9 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%xor_ln949_2 = xor i1 %tmp_847, true" [matmul.cc:43]   --->   Operation 1397 'xor' 'xor_ln949_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1398 [1/1] (1.00ns)   --->   "%add_ln949_2 = add i15 -24, %trunc_ln944_2" [matmul.cc:43]   --->   Operation 1398 'add' 'add_ln949_2' <Predicate = (!icmp_ln935_2)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%p_Result_86_2 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_2, i15 %add_ln949_2)" [matmul.cc:43]   --->   Operation 1399 'bitselect' 'p_Result_86_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_9 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%and_ln949_2 = and i1 %p_Result_86_2, %xor_ln949_2" [matmul.cc:43]   --->   Operation 1400 'and' 'and_ln949_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_2)   --->   "%or_ln949_11 = or i1 %and_ln949_2, %and_ln947_2" [matmul.cc:43]   --->   Operation 1401 'or' 'or_ln949_11' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1402 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_2 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_11)" [matmul.cc:43]   --->   Operation 1402 'bitconcatenate' 'or_ln949_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.33>
ST_9 : Operation 1403 [1/1] (1.11ns)   --->   "%icmp_ln958_2 = icmp sgt i32 %add_ln944_2, 0" [matmul.cc:43]   --->   Operation 1403 'icmp' 'icmp_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1404 [1/1] (1.20ns)   --->   "%add_ln944_3 = add nsw i32 -24, %sub_ln944_3" [matmul.cc:43]   --->   Operation 1404 'add' 'add_ln944_3' <Predicate = (!icmp_ln935_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1405 [1/1] (0.00ns)   --->   "%tmp_850 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_3, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1405 'partselect' 'tmp_850' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_9 : Operation 1406 [1/1] (1.09ns)   --->   "%icmp_ln947_6 = icmp sgt i31 %tmp_850, 0" [matmul.cc:43]   --->   Operation 1406 'icmp' 'icmp_ln947_6' <Predicate = (!icmp_ln935_3)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1407 [1/1] (0.86ns)   --->   "%sub_ln947_3 = sub i4 -8, %trunc_ln947_3" [matmul.cc:43]   --->   Operation 1407 'sub' 'sub_ln947_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%zext_ln947_3 = zext i4 %sub_ln947_3 to i15" [matmul.cc:43]   --->   Operation 1408 'zext' 'zext_ln947_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_9 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%lshr_ln947_3 = lshr i15 -1, %zext_ln947_3" [matmul.cc:43]   --->   Operation 1409 'lshr' 'lshr_ln947_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_7)   --->   "%and_ln947_13 = and i15 %select_ln938_3, %lshr_ln947_3" [matmul.cc:43]   --->   Operation 1410 'and' 'and_ln947_13' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1411 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_7 = icmp ne i15 %and_ln947_13, 0" [matmul.cc:43]   --->   Operation 1411 'icmp' 'icmp_ln947_7' <Predicate = (!icmp_ln935_3)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%and_ln947_3 = and i1 %icmp_ln947_6, %icmp_ln947_7" [matmul.cc:43]   --->   Operation 1412 'and' 'and_ln947_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1413 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%tmp_851 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_3, i32 31)" [matmul.cc:43]   --->   Operation 1413 'bitselect' 'tmp_851' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_9 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%xor_ln949_3 = xor i1 %tmp_851, true" [matmul.cc:43]   --->   Operation 1414 'xor' 'xor_ln949_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1415 [1/1] (1.00ns)   --->   "%add_ln949_3 = add i15 -24, %trunc_ln944_3" [matmul.cc:43]   --->   Operation 1415 'add' 'add_ln949_3' <Predicate = (!icmp_ln935_3)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%p_Result_86_3 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_3, i15 %add_ln949_3)" [matmul.cc:43]   --->   Operation 1416 'bitselect' 'p_Result_86_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_9 : Operation 1417 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%and_ln949_3 = and i1 %p_Result_86_3, %xor_ln949_3" [matmul.cc:43]   --->   Operation 1417 'and' 'and_ln949_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_3)   --->   "%or_ln949_12 = or i1 %and_ln949_3, %and_ln947_3" [matmul.cc:43]   --->   Operation 1418 'or' 'or_ln949_12' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1419 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_3 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_12)" [matmul.cc:43]   --->   Operation 1419 'bitconcatenate' 'or_ln949_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.33>
ST_9 : Operation 1420 [1/1] (1.11ns)   --->   "%icmp_ln958_3 = icmp sgt i32 %add_ln944_3, 0" [matmul.cc:43]   --->   Operation 1420 'icmp' 'icmp_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1421 [1/1] (1.20ns)   --->   "%add_ln944_4 = add nsw i32 -24, %sub_ln944_4" [matmul.cc:43]   --->   Operation 1421 'add' 'add_ln944_4' <Predicate = (!icmp_ln935_4)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1422 [1/1] (0.00ns)   --->   "%tmp_854 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_4, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1422 'partselect' 'tmp_854' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_9 : Operation 1423 [1/1] (1.09ns)   --->   "%icmp_ln947_8 = icmp sgt i31 %tmp_854, 0" [matmul.cc:43]   --->   Operation 1423 'icmp' 'icmp_ln947_8' <Predicate = (!icmp_ln935_4)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1424 [1/1] (0.86ns)   --->   "%sub_ln947_4 = sub i4 -8, %trunc_ln947_4" [matmul.cc:43]   --->   Operation 1424 'sub' 'sub_ln947_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_9)   --->   "%zext_ln947_4 = zext i4 %sub_ln947_4 to i15" [matmul.cc:43]   --->   Operation 1425 'zext' 'zext_ln947_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_9 : Operation 1426 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_9)   --->   "%lshr_ln947_4 = lshr i15 -1, %zext_ln947_4" [matmul.cc:43]   --->   Operation 1426 'lshr' 'lshr_ln947_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_9)   --->   "%and_ln947_14 = and i15 %select_ln938_4, %lshr_ln947_4" [matmul.cc:43]   --->   Operation 1427 'and' 'and_ln947_14' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1428 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_9 = icmp ne i15 %and_ln947_14, 0" [matmul.cc:43]   --->   Operation 1428 'icmp' 'icmp_ln947_9' <Predicate = (!icmp_ln935_4)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%and_ln947_4 = and i1 %icmp_ln947_8, %icmp_ln947_9" [matmul.cc:43]   --->   Operation 1429 'and' 'and_ln947_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%tmp_855 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_4, i32 31)" [matmul.cc:43]   --->   Operation 1430 'bitselect' 'tmp_855' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_9 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%xor_ln949_4 = xor i1 %tmp_855, true" [matmul.cc:43]   --->   Operation 1431 'xor' 'xor_ln949_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1432 [1/1] (1.00ns)   --->   "%add_ln949_4 = add i15 -24, %trunc_ln944_4" [matmul.cc:43]   --->   Operation 1432 'add' 'add_ln949_4' <Predicate = (!icmp_ln935_4)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%p_Result_86_4 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_4, i15 %add_ln949_4)" [matmul.cc:43]   --->   Operation 1433 'bitselect' 'p_Result_86_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_9 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%and_ln949_4 = and i1 %p_Result_86_4, %xor_ln949_4" [matmul.cc:43]   --->   Operation 1434 'and' 'and_ln949_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1435 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_4)   --->   "%or_ln949_13 = or i1 %and_ln949_4, %and_ln947_4" [matmul.cc:43]   --->   Operation 1435 'or' 'or_ln949_13' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1436 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_4 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_13)" [matmul.cc:43]   --->   Operation 1436 'bitconcatenate' 'or_ln949_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.33>
ST_9 : Operation 1437 [1/1] (1.11ns)   --->   "%icmp_ln958_4 = icmp sgt i32 %add_ln944_4, 0" [matmul.cc:43]   --->   Operation 1437 'icmp' 'icmp_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1438 [1/1] (1.20ns)   --->   "%add_ln944_5 = add nsw i32 -24, %sub_ln944_5" [matmul.cc:43]   --->   Operation 1438 'add' 'add_ln944_5' <Predicate = (!icmp_ln935_5)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_858 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_5, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1439 'partselect' 'tmp_858' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 1440 [1/1] (1.09ns)   --->   "%icmp_ln947_10 = icmp sgt i31 %tmp_858, 0" [matmul.cc:43]   --->   Operation 1440 'icmp' 'icmp_ln947_10' <Predicate = (!icmp_ln935_5)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1441 [1/1] (0.86ns)   --->   "%sub_ln947_5 = sub i4 -8, %trunc_ln947_5" [matmul.cc:43]   --->   Operation 1441 'sub' 'sub_ln947_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_11)   --->   "%zext_ln947_5 = zext i4 %sub_ln947_5 to i15" [matmul.cc:43]   --->   Operation 1442 'zext' 'zext_ln947_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_11)   --->   "%lshr_ln947_5 = lshr i15 -1, %zext_ln947_5" [matmul.cc:43]   --->   Operation 1443 'lshr' 'lshr_ln947_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_11)   --->   "%and_ln947_15 = and i15 %select_ln938_5, %lshr_ln947_5" [matmul.cc:43]   --->   Operation 1444 'and' 'and_ln947_15' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1445 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_11 = icmp ne i15 %and_ln947_15, 0" [matmul.cc:43]   --->   Operation 1445 'icmp' 'icmp_ln947_11' <Predicate = (!icmp_ln935_5)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%and_ln947_5 = and i1 %icmp_ln947_10, %icmp_ln947_11" [matmul.cc:43]   --->   Operation 1446 'and' 'and_ln947_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%tmp_859 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_5, i32 31)" [matmul.cc:43]   --->   Operation 1447 'bitselect' 'tmp_859' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%xor_ln949_5 = xor i1 %tmp_859, true" [matmul.cc:43]   --->   Operation 1448 'xor' 'xor_ln949_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1449 [1/1] (1.00ns)   --->   "%add_ln949_5 = add i15 -24, %trunc_ln944_5" [matmul.cc:43]   --->   Operation 1449 'add' 'add_ln949_5' <Predicate = (!icmp_ln935_5)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%p_Result_86_5 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_5, i15 %add_ln949_5)" [matmul.cc:43]   --->   Operation 1450 'bitselect' 'p_Result_86_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_9 : Operation 1451 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%and_ln949_5 = and i1 %p_Result_86_5, %xor_ln949_5" [matmul.cc:43]   --->   Operation 1451 'and' 'and_ln949_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_5)   --->   "%or_ln949_14 = or i1 %and_ln949_5, %and_ln947_5" [matmul.cc:43]   --->   Operation 1452 'or' 'or_ln949_14' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1453 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_5 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_14)" [matmul.cc:43]   --->   Operation 1453 'bitconcatenate' 'or_ln949_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.33>
ST_9 : Operation 1454 [1/1] (1.11ns)   --->   "%icmp_ln958_5 = icmp sgt i32 %add_ln944_5, 0" [matmul.cc:43]   --->   Operation 1454 'icmp' 'icmp_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1455 [1/1] (1.20ns)   --->   "%add_ln944_6 = add nsw i32 -24, %sub_ln944_6" [matmul.cc:43]   --->   Operation 1455 'add' 'add_ln944_6' <Predicate = (!icmp_ln935_6)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1456 [1/1] (0.00ns)   --->   "%tmp_862 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_6, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1456 'partselect' 'tmp_862' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_9 : Operation 1457 [1/1] (1.09ns)   --->   "%icmp_ln947_12 = icmp sgt i31 %tmp_862, 0" [matmul.cc:43]   --->   Operation 1457 'icmp' 'icmp_ln947_12' <Predicate = (!icmp_ln935_6)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1458 [1/1] (0.86ns)   --->   "%sub_ln947_6 = sub i4 -8, %trunc_ln947_6" [matmul.cc:43]   --->   Operation 1458 'sub' 'sub_ln947_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_13)   --->   "%zext_ln947_6 = zext i4 %sub_ln947_6 to i15" [matmul.cc:43]   --->   Operation 1459 'zext' 'zext_ln947_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_9 : Operation 1460 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_13)   --->   "%lshr_ln947_6 = lshr i15 -1, %zext_ln947_6" [matmul.cc:43]   --->   Operation 1460 'lshr' 'lshr_ln947_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1461 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_13)   --->   "%and_ln947_16 = and i15 %select_ln938_6, %lshr_ln947_6" [matmul.cc:43]   --->   Operation 1461 'and' 'and_ln947_16' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1462 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_13 = icmp ne i15 %and_ln947_16, 0" [matmul.cc:43]   --->   Operation 1462 'icmp' 'icmp_ln947_13' <Predicate = (!icmp_ln935_6)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%and_ln947_6 = and i1 %icmp_ln947_12, %icmp_ln947_13" [matmul.cc:43]   --->   Operation 1463 'and' 'and_ln947_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%tmp_863 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_6, i32 31)" [matmul.cc:43]   --->   Operation 1464 'bitselect' 'tmp_863' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_9 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%xor_ln949_6 = xor i1 %tmp_863, true" [matmul.cc:43]   --->   Operation 1465 'xor' 'xor_ln949_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1466 [1/1] (1.00ns)   --->   "%add_ln949_6 = add i15 -24, %trunc_ln944_6" [matmul.cc:43]   --->   Operation 1466 'add' 'add_ln949_6' <Predicate = (!icmp_ln935_6)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%p_Result_86_6 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_6, i15 %add_ln949_6)" [matmul.cc:43]   --->   Operation 1467 'bitselect' 'p_Result_86_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_9 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%and_ln949_6 = and i1 %p_Result_86_6, %xor_ln949_6" [matmul.cc:43]   --->   Operation 1468 'and' 'and_ln949_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1469 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_6)   --->   "%or_ln949_15 = or i1 %and_ln949_6, %and_ln947_6" [matmul.cc:43]   --->   Operation 1469 'or' 'or_ln949_15' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1470 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_6 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_15)" [matmul.cc:43]   --->   Operation 1470 'bitconcatenate' 'or_ln949_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.33>
ST_9 : Operation 1471 [1/1] (1.11ns)   --->   "%icmp_ln958_6 = icmp sgt i32 %add_ln944_6, 0" [matmul.cc:43]   --->   Operation 1471 'icmp' 'icmp_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1472 [1/1] (1.20ns)   --->   "%add_ln944_7 = add nsw i32 -24, %sub_ln944_7" [matmul.cc:43]   --->   Operation 1472 'add' 'add_ln944_7' <Predicate = (!icmp_ln935_7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1473 [1/1] (0.00ns)   --->   "%tmp_866 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_7, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1473 'partselect' 'tmp_866' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_9 : Operation 1474 [1/1] (1.09ns)   --->   "%icmp_ln947_14 = icmp sgt i31 %tmp_866, 0" [matmul.cc:43]   --->   Operation 1474 'icmp' 'icmp_ln947_14' <Predicate = (!icmp_ln935_7)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1475 [1/1] (0.86ns)   --->   "%sub_ln947_7 = sub i4 -8, %trunc_ln947_7" [matmul.cc:43]   --->   Operation 1475 'sub' 'sub_ln947_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_15)   --->   "%zext_ln947_7 = zext i4 %sub_ln947_7 to i15" [matmul.cc:43]   --->   Operation 1476 'zext' 'zext_ln947_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_9 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_15)   --->   "%lshr_ln947_7 = lshr i15 -1, %zext_ln947_7" [matmul.cc:43]   --->   Operation 1477 'lshr' 'lshr_ln947_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_15)   --->   "%and_ln947_17 = and i15 %select_ln938_7, %lshr_ln947_7" [matmul.cc:43]   --->   Operation 1478 'and' 'and_ln947_17' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1479 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_15 = icmp ne i15 %and_ln947_17, 0" [matmul.cc:43]   --->   Operation 1479 'icmp' 'icmp_ln947_15' <Predicate = (!icmp_ln935_7)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%and_ln947_7 = and i1 %icmp_ln947_14, %icmp_ln947_15" [matmul.cc:43]   --->   Operation 1480 'and' 'and_ln947_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%tmp_867 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_7, i32 31)" [matmul.cc:43]   --->   Operation 1481 'bitselect' 'tmp_867' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_9 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%xor_ln949_7 = xor i1 %tmp_867, true" [matmul.cc:43]   --->   Operation 1482 'xor' 'xor_ln949_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1483 [1/1] (1.00ns)   --->   "%add_ln949_7 = add i15 -24, %trunc_ln944_7" [matmul.cc:43]   --->   Operation 1483 'add' 'add_ln949_7' <Predicate = (!icmp_ln935_7)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%p_Result_86_7 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_7, i15 %add_ln949_7)" [matmul.cc:43]   --->   Operation 1484 'bitselect' 'p_Result_86_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_9 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%and_ln949_7 = and i1 %p_Result_86_7, %xor_ln949_7" [matmul.cc:43]   --->   Operation 1485 'and' 'and_ln949_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_7)   --->   "%or_ln949_16 = or i1 %and_ln949_7, %and_ln947_7" [matmul.cc:43]   --->   Operation 1486 'or' 'or_ln949_16' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1487 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_7 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_16)" [matmul.cc:43]   --->   Operation 1487 'bitconcatenate' 'or_ln949_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.33>
ST_9 : Operation 1488 [1/1] (1.11ns)   --->   "%icmp_ln958_7 = icmp sgt i32 %add_ln944_7, 0" [matmul.cc:43]   --->   Operation 1488 'icmp' 'icmp_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1489 [1/1] (1.20ns)   --->   "%add_ln944_8 = add nsw i32 -24, %sub_ln944_8" [matmul.cc:43]   --->   Operation 1489 'add' 'add_ln944_8' <Predicate = (!icmp_ln935_8)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1490 [1/1] (0.00ns)   --->   "%tmp_870 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_8, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1490 'partselect' 'tmp_870' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_9 : Operation 1491 [1/1] (1.09ns)   --->   "%icmp_ln947_16 = icmp sgt i31 %tmp_870, 0" [matmul.cc:43]   --->   Operation 1491 'icmp' 'icmp_ln947_16' <Predicate = (!icmp_ln935_8)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1492 [1/1] (0.86ns)   --->   "%sub_ln947_8 = sub i4 -8, %trunc_ln947_8" [matmul.cc:43]   --->   Operation 1492 'sub' 'sub_ln947_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1493 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%zext_ln947_8 = zext i4 %sub_ln947_8 to i15" [matmul.cc:43]   --->   Operation 1493 'zext' 'zext_ln947_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_9 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%lshr_ln947_8 = lshr i15 -1, %zext_ln947_8" [matmul.cc:43]   --->   Operation 1494 'lshr' 'lshr_ln947_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_17)   --->   "%and_ln947_18 = and i15 %select_ln938_8, %lshr_ln947_8" [matmul.cc:43]   --->   Operation 1495 'and' 'and_ln947_18' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1496 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_17 = icmp ne i15 %and_ln947_18, 0" [matmul.cc:43]   --->   Operation 1496 'icmp' 'icmp_ln947_17' <Predicate = (!icmp_ln935_8)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1497 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%and_ln947_8 = and i1 %icmp_ln947_16, %icmp_ln947_17" [matmul.cc:43]   --->   Operation 1497 'and' 'and_ln947_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%tmp_871 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_8, i32 31)" [matmul.cc:43]   --->   Operation 1498 'bitselect' 'tmp_871' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_9 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%xor_ln949_8 = xor i1 %tmp_871, true" [matmul.cc:43]   --->   Operation 1499 'xor' 'xor_ln949_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1500 [1/1] (1.00ns)   --->   "%add_ln949_8 = add i15 -24, %trunc_ln944_8" [matmul.cc:43]   --->   Operation 1500 'add' 'add_ln949_8' <Predicate = (!icmp_ln935_8)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%p_Result_86_8 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_8, i15 %add_ln949_8)" [matmul.cc:43]   --->   Operation 1501 'bitselect' 'p_Result_86_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_9 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%and_ln949_8 = and i1 %p_Result_86_8, %xor_ln949_8" [matmul.cc:43]   --->   Operation 1502 'and' 'and_ln949_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_8)   --->   "%or_ln949_17 = or i1 %and_ln949_8, %and_ln947_8" [matmul.cc:43]   --->   Operation 1503 'or' 'or_ln949_17' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1504 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_8 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_17)" [matmul.cc:43]   --->   Operation 1504 'bitconcatenate' 'or_ln949_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.33>
ST_9 : Operation 1505 [1/1] (1.11ns)   --->   "%icmp_ln958_8 = icmp sgt i32 %add_ln944_8, 0" [matmul.cc:43]   --->   Operation 1505 'icmp' 'icmp_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1506 [1/1] (1.20ns)   --->   "%add_ln944_9 = add nsw i32 -24, %sub_ln944_9" [matmul.cc:43]   --->   Operation 1506 'add' 'add_ln944_9' <Predicate = (!icmp_ln935_9)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1507 [1/1] (0.00ns)   --->   "%tmp_874 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln944_9, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1507 'partselect' 'tmp_874' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_9 : Operation 1508 [1/1] (1.09ns)   --->   "%icmp_ln947_18 = icmp sgt i31 %tmp_874, 0" [matmul.cc:43]   --->   Operation 1508 'icmp' 'icmp_ln947_18' <Predicate = (!icmp_ln935_9)> <Delay = 1.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1509 [1/1] (0.86ns)   --->   "%sub_ln947_9 = sub i4 -8, %trunc_ln947_9" [matmul.cc:43]   --->   Operation 1509 'sub' 'sub_ln947_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_19)   --->   "%zext_ln947_9 = zext i4 %sub_ln947_9 to i15" [matmul.cc:43]   --->   Operation 1510 'zext' 'zext_ln947_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_9 : Operation 1511 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_19)   --->   "%lshr_ln947_9 = lshr i15 -1, %zext_ln947_9" [matmul.cc:43]   --->   Operation 1511 'lshr' 'lshr_ln947_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1512 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_19)   --->   "%and_ln947_19 = and i15 %select_ln938_9, %lshr_ln947_9" [matmul.cc:43]   --->   Operation 1512 'and' 'and_ln947_19' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1513 [1/1] (0.86ns) (out node of the LUT)   --->   "%icmp_ln947_19 = icmp ne i15 %and_ln947_19, 0" [matmul.cc:43]   --->   Operation 1513 'icmp' 'icmp_ln947_19' <Predicate = (!icmp_ln935_9)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1514 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%and_ln947_9 = and i1 %icmp_ln947_18, %icmp_ln947_19" [matmul.cc:43]   --->   Operation 1514 'and' 'and_ln947_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%tmp_875 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln944_9, i32 31)" [matmul.cc:43]   --->   Operation 1515 'bitselect' 'tmp_875' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_9 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%xor_ln949_9 = xor i1 %tmp_875, true" [matmul.cc:43]   --->   Operation 1516 'xor' 'xor_ln949_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1517 [1/1] (1.00ns)   --->   "%add_ln949_9 = add i15 -24, %trunc_ln944_9" [matmul.cc:43]   --->   Operation 1517 'add' 'add_ln949_9' <Predicate = (!icmp_ln935_9)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%p_Result_86_9 = call i1 @_ssdm_op_BitSelect.i1.i15.i15(i15 %select_ln938_9, i15 %add_ln949_9)" [matmul.cc:43]   --->   Operation 1518 'bitselect' 'p_Result_86_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_9 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%and_ln949_9 = and i1 %p_Result_86_9, %xor_ln949_9" [matmul.cc:43]   --->   Operation 1519 'and' 'and_ln949_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_9)   --->   "%or_ln949_18 = or i1 %and_ln949_9, %and_ln947_9" [matmul.cc:43]   --->   Operation 1520 'or' 'or_ln949_18' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 1521 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln949_9 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_18)" [matmul.cc:43]   --->   Operation 1521 'bitconcatenate' 'or_ln949_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.33>
ST_9 : Operation 1522 [1/1] (1.11ns)   --->   "%icmp_ln958_9 = icmp sgt i32 %add_ln944_9, 0" [matmul.cc:43]   --->   Operation 1522 'icmp' 'icmp_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.11> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 5> <Delay = 2.65>
ST_10 : Operation 1523 [1/1] (0.00ns)   --->   "%zext_ln957 = zext i15 %select_ln938 to i32" [matmul.cc:43]   --->   Operation 1523 'zext' 'zext_ln957' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 1524 [1/1] (1.20ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [matmul.cc:43]   --->   Operation 1524 'add' 'add_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%lshr_ln958 = lshr i32 %zext_ln957, %add_ln958" [matmul.cc:43]   --->   Operation 1525 'lshr' 'lshr_ln958' <Predicate = (icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1526 [1/1] (1.20ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [matmul.cc:43]   --->   Operation 1526 'sub' 'sub_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%shl_ln958 = shl i32 %zext_ln957, %sub_ln958" [matmul.cc:43]   --->   Operation 1527 'shl' 'shl_ln958' <Predicate = (!icmp_ln958 & !icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node add_ln961)   --->   "%select_ln958 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [matmul.cc:43]   --->   Operation 1528 'select' 'select_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1529 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961 = add i32 %or_ln, %select_ln958" [matmul.cc:43]   --->   Operation 1529 'add' 'add_ln961' <Predicate = (!icmp_ln935)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1530 [1/1] (0.00ns)   --->   "%lshr_ln = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1530 'partselect' 'lshr_ln' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 1531 [1/1] (0.00ns)   --->   "%tmp_840 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961, i32 25)" [matmul.cc:43]   --->   Operation 1531 'bitselect' 'tmp_840' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_10 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln957_1 = zext i15 %select_ln938_1 to i32" [matmul.cc:43]   --->   Operation 1532 'zext' 'zext_ln957_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_10 : Operation 1533 [1/1] (1.20ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [matmul.cc:43]   --->   Operation 1533 'add' 'add_ln958_1' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_1)   --->   "%lshr_ln958_1 = lshr i32 %zext_ln957_1, %add_ln958_1" [matmul.cc:43]   --->   Operation 1534 'lshr' 'lshr_ln958_1' <Predicate = (icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1535 [1/1] (1.20ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [matmul.cc:43]   --->   Operation 1535 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1536 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_1)   --->   "%shl_ln958_1 = shl i32 %zext_ln957_1, %sub_ln958_1" [matmul.cc:43]   --->   Operation 1536 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln958_1 & !icmp_ln935_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1537 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_1)   --->   "%select_ln958_1 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1" [matmul.cc:43]   --->   Operation 1537 'select' 'select_ln958_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1538 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_1 = add i32 %or_ln949_1, %select_ln958_1" [matmul.cc:43]   --->   Operation 1538 'add' 'add_ln961_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1539 [1/1] (0.00ns)   --->   "%lshr_ln962_1 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_1, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1539 'partselect' 'lshr_ln962_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_10 : Operation 1540 [1/1] (0.00ns)   --->   "%tmp_844 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_1, i32 25)" [matmul.cc:43]   --->   Operation 1540 'bitselect' 'tmp_844' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_10 : Operation 1541 [1/1] (0.00ns)   --->   "%zext_ln957_2 = zext i15 %select_ln938_2 to i32" [matmul.cc:43]   --->   Operation 1541 'zext' 'zext_ln957_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_10 : Operation 1542 [1/1] (1.20ns)   --->   "%add_ln958_2 = add nsw i32 -25, %sub_ln944_2" [matmul.cc:43]   --->   Operation 1542 'add' 'add_ln958_2' <Predicate = (icmp_ln958_2 & !icmp_ln935_2)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1543 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_2)   --->   "%lshr_ln958_2 = lshr i32 %zext_ln957_2, %add_ln958_2" [matmul.cc:43]   --->   Operation 1543 'lshr' 'lshr_ln958_2' <Predicate = (icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1544 [1/1] (1.20ns)   --->   "%sub_ln958_2 = sub i32 25, %sub_ln944_2" [matmul.cc:43]   --->   Operation 1544 'sub' 'sub_ln958_2' <Predicate = (!icmp_ln958_2 & !icmp_ln935_2)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1545 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_2)   --->   "%shl_ln958_2 = shl i32 %zext_ln957_2, %sub_ln958_2" [matmul.cc:43]   --->   Operation 1545 'shl' 'shl_ln958_2' <Predicate = (!icmp_ln958_2 & !icmp_ln935_2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_2)   --->   "%select_ln958_2 = select i1 %icmp_ln958_2, i32 %lshr_ln958_2, i32 %shl_ln958_2" [matmul.cc:43]   --->   Operation 1546 'select' 'select_ln958_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1547 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_2 = add i32 %or_ln949_2, %select_ln958_2" [matmul.cc:43]   --->   Operation 1547 'add' 'add_ln961_2' <Predicate = (!icmp_ln935_2)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1548 [1/1] (0.00ns)   --->   "%lshr_ln962_2 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_2, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1548 'partselect' 'lshr_ln962_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_10 : Operation 1549 [1/1] (0.00ns)   --->   "%tmp_848 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_2, i32 25)" [matmul.cc:43]   --->   Operation 1549 'bitselect' 'tmp_848' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_10 : Operation 1550 [1/1] (0.00ns)   --->   "%zext_ln957_3 = zext i15 %select_ln938_3 to i32" [matmul.cc:43]   --->   Operation 1550 'zext' 'zext_ln957_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_10 : Operation 1551 [1/1] (1.20ns)   --->   "%add_ln958_3 = add nsw i32 -25, %sub_ln944_3" [matmul.cc:43]   --->   Operation 1551 'add' 'add_ln958_3' <Predicate = (icmp_ln958_3 & !icmp_ln935_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_3)   --->   "%lshr_ln958_3 = lshr i32 %zext_ln957_3, %add_ln958_3" [matmul.cc:43]   --->   Operation 1552 'lshr' 'lshr_ln958_3' <Predicate = (icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1553 [1/1] (1.20ns)   --->   "%sub_ln958_3 = sub i32 25, %sub_ln944_3" [matmul.cc:43]   --->   Operation 1553 'sub' 'sub_ln958_3' <Predicate = (!icmp_ln958_3 & !icmp_ln935_3)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1554 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_3)   --->   "%shl_ln958_3 = shl i32 %zext_ln957_3, %sub_ln958_3" [matmul.cc:43]   --->   Operation 1554 'shl' 'shl_ln958_3' <Predicate = (!icmp_ln958_3 & !icmp_ln935_3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1555 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_3)   --->   "%select_ln958_3 = select i1 %icmp_ln958_3, i32 %lshr_ln958_3, i32 %shl_ln958_3" [matmul.cc:43]   --->   Operation 1555 'select' 'select_ln958_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1556 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_3 = add i32 %or_ln949_3, %select_ln958_3" [matmul.cc:43]   --->   Operation 1556 'add' 'add_ln961_3' <Predicate = (!icmp_ln935_3)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1557 [1/1] (0.00ns)   --->   "%lshr_ln962_3 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_3, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1557 'partselect' 'lshr_ln962_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_10 : Operation 1558 [1/1] (0.00ns)   --->   "%tmp_852 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_3, i32 25)" [matmul.cc:43]   --->   Operation 1558 'bitselect' 'tmp_852' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_10 : Operation 1559 [1/1] (0.00ns)   --->   "%zext_ln957_4 = zext i15 %select_ln938_4 to i32" [matmul.cc:43]   --->   Operation 1559 'zext' 'zext_ln957_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_10 : Operation 1560 [1/1] (1.20ns)   --->   "%add_ln958_4 = add nsw i32 -25, %sub_ln944_4" [matmul.cc:43]   --->   Operation 1560 'add' 'add_ln958_4' <Predicate = (icmp_ln958_4 & !icmp_ln935_4)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_4)   --->   "%lshr_ln958_4 = lshr i32 %zext_ln957_4, %add_ln958_4" [matmul.cc:43]   --->   Operation 1561 'lshr' 'lshr_ln958_4' <Predicate = (icmp_ln958_4 & !icmp_ln935_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1562 [1/1] (1.20ns)   --->   "%sub_ln958_4 = sub i32 25, %sub_ln944_4" [matmul.cc:43]   --->   Operation 1562 'sub' 'sub_ln958_4' <Predicate = (!icmp_ln958_4 & !icmp_ln935_4)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1563 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_4)   --->   "%shl_ln958_4 = shl i32 %zext_ln957_4, %sub_ln958_4" [matmul.cc:43]   --->   Operation 1563 'shl' 'shl_ln958_4' <Predicate = (!icmp_ln958_4 & !icmp_ln935_4)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1564 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_4)   --->   "%select_ln958_4 = select i1 %icmp_ln958_4, i32 %lshr_ln958_4, i32 %shl_ln958_4" [matmul.cc:43]   --->   Operation 1564 'select' 'select_ln958_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1565 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_4 = add i32 %or_ln949_4, %select_ln958_4" [matmul.cc:43]   --->   Operation 1565 'add' 'add_ln961_4' <Predicate = (!icmp_ln935_4)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1566 [1/1] (0.00ns)   --->   "%lshr_ln962_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_4, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1566 'partselect' 'lshr_ln962_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_10 : Operation 1567 [1/1] (0.00ns)   --->   "%tmp_856 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_4, i32 25)" [matmul.cc:43]   --->   Operation 1567 'bitselect' 'tmp_856' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_10 : Operation 1568 [1/1] (0.00ns)   --->   "%zext_ln957_5 = zext i15 %select_ln938_5 to i32" [matmul.cc:43]   --->   Operation 1568 'zext' 'zext_ln957_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_10 : Operation 1569 [1/1] (1.20ns)   --->   "%add_ln958_5 = add nsw i32 -25, %sub_ln944_5" [matmul.cc:43]   --->   Operation 1569 'add' 'add_ln958_5' <Predicate = (icmp_ln958_5 & !icmp_ln935_5)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_5)   --->   "%lshr_ln958_5 = lshr i32 %zext_ln957_5, %add_ln958_5" [matmul.cc:43]   --->   Operation 1570 'lshr' 'lshr_ln958_5' <Predicate = (icmp_ln958_5 & !icmp_ln935_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1571 [1/1] (1.20ns)   --->   "%sub_ln958_5 = sub i32 25, %sub_ln944_5" [matmul.cc:43]   --->   Operation 1571 'sub' 'sub_ln958_5' <Predicate = (!icmp_ln958_5 & !icmp_ln935_5)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1572 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_5)   --->   "%shl_ln958_5 = shl i32 %zext_ln957_5, %sub_ln958_5" [matmul.cc:43]   --->   Operation 1572 'shl' 'shl_ln958_5' <Predicate = (!icmp_ln958_5 & !icmp_ln935_5)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_5)   --->   "%select_ln958_5 = select i1 %icmp_ln958_5, i32 %lshr_ln958_5, i32 %shl_ln958_5" [matmul.cc:43]   --->   Operation 1573 'select' 'select_ln958_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1574 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_5 = add i32 %or_ln949_5, %select_ln958_5" [matmul.cc:43]   --->   Operation 1574 'add' 'add_ln961_5' <Predicate = (!icmp_ln935_5)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1575 [1/1] (0.00ns)   --->   "%lshr_ln962_5 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_5, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1575 'partselect' 'lshr_ln962_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_10 : Operation 1576 [1/1] (0.00ns)   --->   "%tmp_860 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_5, i32 25)" [matmul.cc:43]   --->   Operation 1576 'bitselect' 'tmp_860' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_10 : Operation 1577 [1/1] (0.00ns)   --->   "%zext_ln957_6 = zext i15 %select_ln938_6 to i32" [matmul.cc:43]   --->   Operation 1577 'zext' 'zext_ln957_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_10 : Operation 1578 [1/1] (1.20ns)   --->   "%add_ln958_6 = add nsw i32 -25, %sub_ln944_6" [matmul.cc:43]   --->   Operation 1578 'add' 'add_ln958_6' <Predicate = (icmp_ln958_6 & !icmp_ln935_6)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_6)   --->   "%lshr_ln958_6 = lshr i32 %zext_ln957_6, %add_ln958_6" [matmul.cc:43]   --->   Operation 1579 'lshr' 'lshr_ln958_6' <Predicate = (icmp_ln958_6 & !icmp_ln935_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1580 [1/1] (1.20ns)   --->   "%sub_ln958_6 = sub i32 25, %sub_ln944_6" [matmul.cc:43]   --->   Operation 1580 'sub' 'sub_ln958_6' <Predicate = (!icmp_ln958_6 & !icmp_ln935_6)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1581 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_6)   --->   "%shl_ln958_6 = shl i32 %zext_ln957_6, %sub_ln958_6" [matmul.cc:43]   --->   Operation 1581 'shl' 'shl_ln958_6' <Predicate = (!icmp_ln958_6 & !icmp_ln935_6)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_6)   --->   "%select_ln958_6 = select i1 %icmp_ln958_6, i32 %lshr_ln958_6, i32 %shl_ln958_6" [matmul.cc:43]   --->   Operation 1582 'select' 'select_ln958_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1583 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_6 = add i32 %or_ln949_6, %select_ln958_6" [matmul.cc:43]   --->   Operation 1583 'add' 'add_ln961_6' <Predicate = (!icmp_ln935_6)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1584 [1/1] (0.00ns)   --->   "%lshr_ln962_6 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_6, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1584 'partselect' 'lshr_ln962_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_10 : Operation 1585 [1/1] (0.00ns)   --->   "%tmp_864 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_6, i32 25)" [matmul.cc:43]   --->   Operation 1585 'bitselect' 'tmp_864' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_10 : Operation 1586 [1/1] (0.00ns)   --->   "%zext_ln957_7 = zext i15 %select_ln938_7 to i32" [matmul.cc:43]   --->   Operation 1586 'zext' 'zext_ln957_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_10 : Operation 1587 [1/1] (1.20ns)   --->   "%add_ln958_7 = add nsw i32 -25, %sub_ln944_7" [matmul.cc:43]   --->   Operation 1587 'add' 'add_ln958_7' <Predicate = (icmp_ln958_7 & !icmp_ln935_7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1588 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_7)   --->   "%lshr_ln958_7 = lshr i32 %zext_ln957_7, %add_ln958_7" [matmul.cc:43]   --->   Operation 1588 'lshr' 'lshr_ln958_7' <Predicate = (icmp_ln958_7 & !icmp_ln935_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1589 [1/1] (1.20ns)   --->   "%sub_ln958_7 = sub i32 25, %sub_ln944_7" [matmul.cc:43]   --->   Operation 1589 'sub' 'sub_ln958_7' <Predicate = (!icmp_ln958_7 & !icmp_ln935_7)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1590 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_7)   --->   "%shl_ln958_7 = shl i32 %zext_ln957_7, %sub_ln958_7" [matmul.cc:43]   --->   Operation 1590 'shl' 'shl_ln958_7' <Predicate = (!icmp_ln958_7 & !icmp_ln935_7)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1591 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_7)   --->   "%select_ln958_7 = select i1 %icmp_ln958_7, i32 %lshr_ln958_7, i32 %shl_ln958_7" [matmul.cc:43]   --->   Operation 1591 'select' 'select_ln958_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1592 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_7 = add i32 %or_ln949_7, %select_ln958_7" [matmul.cc:43]   --->   Operation 1592 'add' 'add_ln961_7' <Predicate = (!icmp_ln935_7)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1593 [1/1] (0.00ns)   --->   "%lshr_ln962_7 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_7, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1593 'partselect' 'lshr_ln962_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_10 : Operation 1594 [1/1] (0.00ns)   --->   "%tmp_868 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_7, i32 25)" [matmul.cc:43]   --->   Operation 1594 'bitselect' 'tmp_868' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_10 : Operation 1595 [1/1] (0.00ns)   --->   "%zext_ln957_8 = zext i15 %select_ln938_8 to i32" [matmul.cc:43]   --->   Operation 1595 'zext' 'zext_ln957_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_10 : Operation 1596 [1/1] (1.20ns)   --->   "%add_ln958_8 = add nsw i32 -25, %sub_ln944_8" [matmul.cc:43]   --->   Operation 1596 'add' 'add_ln958_8' <Predicate = (icmp_ln958_8 & !icmp_ln935_8)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_8)   --->   "%lshr_ln958_8 = lshr i32 %zext_ln957_8, %add_ln958_8" [matmul.cc:43]   --->   Operation 1597 'lshr' 'lshr_ln958_8' <Predicate = (icmp_ln958_8 & !icmp_ln935_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1598 [1/1] (1.20ns)   --->   "%sub_ln958_8 = sub i32 25, %sub_ln944_8" [matmul.cc:43]   --->   Operation 1598 'sub' 'sub_ln958_8' <Predicate = (!icmp_ln958_8 & !icmp_ln935_8)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_8)   --->   "%shl_ln958_8 = shl i32 %zext_ln957_8, %sub_ln958_8" [matmul.cc:43]   --->   Operation 1599 'shl' 'shl_ln958_8' <Predicate = (!icmp_ln958_8 & !icmp_ln935_8)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_8)   --->   "%select_ln958_8 = select i1 %icmp_ln958_8, i32 %lshr_ln958_8, i32 %shl_ln958_8" [matmul.cc:43]   --->   Operation 1600 'select' 'select_ln958_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1601 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_8 = add i32 %or_ln949_8, %select_ln958_8" [matmul.cc:43]   --->   Operation 1601 'add' 'add_ln961_8' <Predicate = (!icmp_ln935_8)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1602 [1/1] (0.00ns)   --->   "%lshr_ln962_8 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_8, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1602 'partselect' 'lshr_ln962_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_10 : Operation 1603 [1/1] (0.00ns)   --->   "%tmp_872 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_8, i32 25)" [matmul.cc:43]   --->   Operation 1603 'bitselect' 'tmp_872' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_10 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln957_9 = zext i15 %select_ln938_9 to i32" [matmul.cc:43]   --->   Operation 1604 'zext' 'zext_ln957_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_10 : Operation 1605 [1/1] (1.20ns)   --->   "%add_ln958_9 = add nsw i32 -25, %sub_ln944_9" [matmul.cc:43]   --->   Operation 1605 'add' 'add_ln958_9' <Predicate = (icmp_ln958_9 & !icmp_ln935_9)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1606 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_9)   --->   "%lshr_ln958_9 = lshr i32 %zext_ln957_9, %add_ln958_9" [matmul.cc:43]   --->   Operation 1606 'lshr' 'lshr_ln958_9' <Predicate = (icmp_ln958_9 & !icmp_ln935_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1607 [1/1] (1.20ns)   --->   "%sub_ln958_9 = sub i32 25, %sub_ln944_9" [matmul.cc:43]   --->   Operation 1607 'sub' 'sub_ln958_9' <Predicate = (!icmp_ln958_9 & !icmp_ln935_9)> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_9)   --->   "%shl_ln958_9 = shl i32 %zext_ln957_9, %sub_ln958_9" [matmul.cc:43]   --->   Operation 1608 'shl' 'shl_ln958_9' <Predicate = (!icmp_ln958_9 & !icmp_ln935_9)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.45> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1609 [1/1] (0.00ns) (grouped into LUT with out node add_ln961_9)   --->   "%select_ln958_9 = select i1 %icmp_ln958_9, i32 %lshr_ln958_9, i32 %shl_ln958_9" [matmul.cc:43]   --->   Operation 1609 'select' 'select_ln958_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 1610 [1/1] (1.45ns) (out node of the LUT)   --->   "%add_ln961_9 = add i32 %or_ln949_9, %select_ln958_9" [matmul.cc:43]   --->   Operation 1610 'add' 'add_ln961_9' <Predicate = (!icmp_ln935_9)> <Delay = 1.45> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 1611 [1/1] (0.00ns)   --->   "%lshr_ln962_9 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %add_ln961_9, i32 1, i32 31)" [matmul.cc:43]   --->   Operation 1611 'partselect' 'lshr_ln962_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_10 : Operation 1612 [1/1] (0.00ns)   --->   "%tmp_876 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln961_9, i32 25)" [matmul.cc:43]   --->   Operation 1612 'bitselect' 'tmp_876' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>

State 11 <SV = 6> <Delay = 2.19>
ST_11 : Operation 1613 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i31 %lshr_ln to i32" [matmul.cc:43]   --->   Operation 1613 'zext' 'zext_ln962' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 1614 [1/1] (0.44ns)   --->   "%select_ln964 = select i1 %tmp_840, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1614 'select' 'select_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1615 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 7, %trunc_ln943" [matmul.cc:43]   --->   Operation 1615 'sub' 'sub_ln964' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1616 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %sub_ln964, %select_ln964" [matmul.cc:43]   --->   Operation 1616 'add' 'add_ln964' <Predicate = (!icmp_ln935)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1617 [1/1] (0.00ns)   --->   "%tmp_s = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_837, i8 %add_ln964)" [matmul.cc:43]   --->   Operation 1617 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 1618 [1/1] (0.00ns)   --->   "%p_Result_11 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962, i9 %tmp_s, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1618 'partset' 'p_Result_11' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 1619 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_11 to float" [matmul.cc:43]   --->   Operation 1619 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_11 : Operation 1620 [1/1] (0.52ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [matmul.cc:43]   --->   Operation 1620 'select' 'select_ln935' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1621 [1/1] (0.00ns)   --->   "%zext_ln962_1 = zext i31 %lshr_ln962_1 to i32" [matmul.cc:43]   --->   Operation 1621 'zext' 'zext_ln962_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_11 : Operation 1622 [1/1] (0.44ns)   --->   "%select_ln964_1 = select i1 %tmp_844, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1622 'select' 'select_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1623 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 7, %trunc_ln943_1" [matmul.cc:43]   --->   Operation 1623 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1624 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [matmul.cc:43]   --->   Operation 1624 'add' 'add_ln964_1' <Predicate = (!icmp_ln935_1)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1625 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_841, i8 %add_ln964_1)" [matmul.cc:43]   --->   Operation 1625 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_11 : Operation 1626 [1/1] (0.00ns)   --->   "%p_Result_103_1 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_1, i9 %tmp_1, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1626 'partset' 'p_Result_103_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_11 : Operation 1627 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %p_Result_103_1 to float" [matmul.cc:43]   --->   Operation 1627 'bitcast' 'bitcast_ln739_1' <Predicate = (!icmp_ln935_1)> <Delay = 0.00>
ST_11 : Operation 1628 [1/1] (0.52ns)   --->   "%select_ln935_1 = select i1 %icmp_ln935_1, float 0.000000e+00, float %bitcast_ln739_1" [matmul.cc:43]   --->   Operation 1628 'select' 'select_ln935_1' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1629 [1/1] (0.00ns)   --->   "%zext_ln962_2 = zext i31 %lshr_ln962_2 to i32" [matmul.cc:43]   --->   Operation 1629 'zext' 'zext_ln962_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_11 : Operation 1630 [1/1] (0.44ns)   --->   "%select_ln964_2 = select i1 %tmp_848, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1630 'select' 'select_ln964_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1631 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_2 = sub i8 7, %trunc_ln943_2" [matmul.cc:43]   --->   Operation 1631 'sub' 'sub_ln964_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1632 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_2 = add i8 %sub_ln964_2, %select_ln964_2" [matmul.cc:43]   --->   Operation 1632 'add' 'add_ln964_2' <Predicate = (!icmp_ln935_2)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1633 [1/1] (0.00ns)   --->   "%tmp_2 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_845, i8 %add_ln964_2)" [matmul.cc:43]   --->   Operation 1633 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_11 : Operation 1634 [1/1] (0.00ns)   --->   "%p_Result_103_2 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_2, i9 %tmp_2, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1634 'partset' 'p_Result_103_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_11 : Operation 1635 [1/1] (0.00ns)   --->   "%bitcast_ln739_2 = bitcast i32 %p_Result_103_2 to float" [matmul.cc:43]   --->   Operation 1635 'bitcast' 'bitcast_ln739_2' <Predicate = (!icmp_ln935_2)> <Delay = 0.00>
ST_11 : Operation 1636 [1/1] (0.52ns)   --->   "%select_ln935_2 = select i1 %icmp_ln935_2, float 0.000000e+00, float %bitcast_ln739_2" [matmul.cc:43]   --->   Operation 1636 'select' 'select_ln935_2' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1637 [1/1] (0.00ns)   --->   "%zext_ln962_3 = zext i31 %lshr_ln962_3 to i32" [matmul.cc:43]   --->   Operation 1637 'zext' 'zext_ln962_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_11 : Operation 1638 [1/1] (0.44ns)   --->   "%select_ln964_3 = select i1 %tmp_852, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1638 'select' 'select_ln964_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_3 = sub i8 7, %trunc_ln943_3" [matmul.cc:43]   --->   Operation 1639 'sub' 'sub_ln964_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1640 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_3 = add i8 %sub_ln964_3, %select_ln964_3" [matmul.cc:43]   --->   Operation 1640 'add' 'add_ln964_3' <Predicate = (!icmp_ln935_3)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1641 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_849, i8 %add_ln964_3)" [matmul.cc:43]   --->   Operation 1641 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_11 : Operation 1642 [1/1] (0.00ns)   --->   "%p_Result_103_3 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_3, i9 %tmp_3, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1642 'partset' 'p_Result_103_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_11 : Operation 1643 [1/1] (0.00ns)   --->   "%bitcast_ln739_3 = bitcast i32 %p_Result_103_3 to float" [matmul.cc:43]   --->   Operation 1643 'bitcast' 'bitcast_ln739_3' <Predicate = (!icmp_ln935_3)> <Delay = 0.00>
ST_11 : Operation 1644 [1/1] (0.52ns)   --->   "%select_ln935_3 = select i1 %icmp_ln935_3, float 0.000000e+00, float %bitcast_ln739_3" [matmul.cc:43]   --->   Operation 1644 'select' 'select_ln935_3' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1645 [1/1] (0.00ns)   --->   "%zext_ln962_4 = zext i31 %lshr_ln962_4 to i32" [matmul.cc:43]   --->   Operation 1645 'zext' 'zext_ln962_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_11 : Operation 1646 [1/1] (0.44ns)   --->   "%select_ln964_4 = select i1 %tmp_856, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1646 'select' 'select_ln964_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1647 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_4 = sub i8 7, %trunc_ln943_4" [matmul.cc:43]   --->   Operation 1647 'sub' 'sub_ln964_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1648 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_4 = add i8 %sub_ln964_4, %select_ln964_4" [matmul.cc:43]   --->   Operation 1648 'add' 'add_ln964_4' <Predicate = (!icmp_ln935_4)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1649 [1/1] (0.00ns)   --->   "%tmp_4 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_853, i8 %add_ln964_4)" [matmul.cc:43]   --->   Operation 1649 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_11 : Operation 1650 [1/1] (0.00ns)   --->   "%p_Result_103_4 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_4, i9 %tmp_4, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1650 'partset' 'p_Result_103_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_11 : Operation 1651 [1/1] (0.00ns)   --->   "%bitcast_ln739_4 = bitcast i32 %p_Result_103_4 to float" [matmul.cc:43]   --->   Operation 1651 'bitcast' 'bitcast_ln739_4' <Predicate = (!icmp_ln935_4)> <Delay = 0.00>
ST_11 : Operation 1652 [1/1] (0.52ns)   --->   "%select_ln935_4 = select i1 %icmp_ln935_4, float 0.000000e+00, float %bitcast_ln739_4" [matmul.cc:43]   --->   Operation 1652 'select' 'select_ln935_4' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1653 [1/1] (0.00ns)   --->   "%zext_ln962_5 = zext i31 %lshr_ln962_5 to i32" [matmul.cc:43]   --->   Operation 1653 'zext' 'zext_ln962_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_11 : Operation 1654 [1/1] (0.44ns)   --->   "%select_ln964_5 = select i1 %tmp_860, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1654 'select' 'select_ln964_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1655 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_5 = sub i8 7, %trunc_ln943_5" [matmul.cc:43]   --->   Operation 1655 'sub' 'sub_ln964_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1656 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_5 = add i8 %sub_ln964_5, %select_ln964_5" [matmul.cc:43]   --->   Operation 1656 'add' 'add_ln964_5' <Predicate = (!icmp_ln935_5)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1657 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_857, i8 %add_ln964_5)" [matmul.cc:43]   --->   Operation 1657 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_11 : Operation 1658 [1/1] (0.00ns)   --->   "%p_Result_103_5 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_5, i9 %tmp_5, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1658 'partset' 'p_Result_103_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_11 : Operation 1659 [1/1] (0.00ns)   --->   "%bitcast_ln739_5 = bitcast i32 %p_Result_103_5 to float" [matmul.cc:43]   --->   Operation 1659 'bitcast' 'bitcast_ln739_5' <Predicate = (!icmp_ln935_5)> <Delay = 0.00>
ST_11 : Operation 1660 [1/1] (0.52ns)   --->   "%select_ln935_5 = select i1 %icmp_ln935_5, float 0.000000e+00, float %bitcast_ln739_5" [matmul.cc:43]   --->   Operation 1660 'select' 'select_ln935_5' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1661 [1/1] (0.00ns)   --->   "%zext_ln962_6 = zext i31 %lshr_ln962_6 to i32" [matmul.cc:43]   --->   Operation 1661 'zext' 'zext_ln962_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_11 : Operation 1662 [1/1] (0.44ns)   --->   "%select_ln964_6 = select i1 %tmp_864, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1662 'select' 'select_ln964_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_6 = sub i8 7, %trunc_ln943_6" [matmul.cc:43]   --->   Operation 1663 'sub' 'sub_ln964_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1664 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_6 = add i8 %sub_ln964_6, %select_ln964_6" [matmul.cc:43]   --->   Operation 1664 'add' 'add_ln964_6' <Predicate = (!icmp_ln935_6)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1665 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_861, i8 %add_ln964_6)" [matmul.cc:43]   --->   Operation 1665 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_11 : Operation 1666 [1/1] (0.00ns)   --->   "%p_Result_103_6 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_6, i9 %tmp_6, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1666 'partset' 'p_Result_103_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_11 : Operation 1667 [1/1] (0.00ns)   --->   "%bitcast_ln739_6 = bitcast i32 %p_Result_103_6 to float" [matmul.cc:43]   --->   Operation 1667 'bitcast' 'bitcast_ln739_6' <Predicate = (!icmp_ln935_6)> <Delay = 0.00>
ST_11 : Operation 1668 [1/1] (0.52ns)   --->   "%select_ln935_6 = select i1 %icmp_ln935_6, float 0.000000e+00, float %bitcast_ln739_6" [matmul.cc:43]   --->   Operation 1668 'select' 'select_ln935_6' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1669 [1/1] (0.00ns)   --->   "%zext_ln962_7 = zext i31 %lshr_ln962_7 to i32" [matmul.cc:43]   --->   Operation 1669 'zext' 'zext_ln962_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_11 : Operation 1670 [1/1] (0.44ns)   --->   "%select_ln964_7 = select i1 %tmp_868, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1670 'select' 'select_ln964_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1671 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_7 = sub i8 7, %trunc_ln943_7" [matmul.cc:43]   --->   Operation 1671 'sub' 'sub_ln964_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1672 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_7 = add i8 %sub_ln964_7, %select_ln964_7" [matmul.cc:43]   --->   Operation 1672 'add' 'add_ln964_7' <Predicate = (!icmp_ln935_7)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1673 [1/1] (0.00ns)   --->   "%tmp_7 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_865, i8 %add_ln964_7)" [matmul.cc:43]   --->   Operation 1673 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_11 : Operation 1674 [1/1] (0.00ns)   --->   "%p_Result_103_7 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_7, i9 %tmp_7, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1674 'partset' 'p_Result_103_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_11 : Operation 1675 [1/1] (0.00ns)   --->   "%bitcast_ln739_7 = bitcast i32 %p_Result_103_7 to float" [matmul.cc:43]   --->   Operation 1675 'bitcast' 'bitcast_ln739_7' <Predicate = (!icmp_ln935_7)> <Delay = 0.00>
ST_11 : Operation 1676 [1/1] (0.52ns)   --->   "%select_ln935_7 = select i1 %icmp_ln935_7, float 0.000000e+00, float %bitcast_ln739_7" [matmul.cc:43]   --->   Operation 1676 'select' 'select_ln935_7' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1677 [1/1] (0.00ns)   --->   "%zext_ln962_8 = zext i31 %lshr_ln962_8 to i32" [matmul.cc:43]   --->   Operation 1677 'zext' 'zext_ln962_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_11 : Operation 1678 [1/1] (0.44ns)   --->   "%select_ln964_8 = select i1 %tmp_872, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1678 'select' 'select_ln964_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1679 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_8 = sub i8 7, %trunc_ln943_8" [matmul.cc:43]   --->   Operation 1679 'sub' 'sub_ln964_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1680 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_8 = add i8 %sub_ln964_8, %select_ln964_8" [matmul.cc:43]   --->   Operation 1680 'add' 'add_ln964_8' <Predicate = (!icmp_ln935_8)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1681 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_869, i8 %add_ln964_8)" [matmul.cc:43]   --->   Operation 1681 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_11 : Operation 1682 [1/1] (0.00ns)   --->   "%p_Result_103_8 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_8, i9 %tmp_8, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1682 'partset' 'p_Result_103_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_11 : Operation 1683 [1/1] (0.00ns)   --->   "%bitcast_ln739_8 = bitcast i32 %p_Result_103_8 to float" [matmul.cc:43]   --->   Operation 1683 'bitcast' 'bitcast_ln739_8' <Predicate = (!icmp_ln935_8)> <Delay = 0.00>
ST_11 : Operation 1684 [1/1] (0.52ns)   --->   "%select_ln935_8 = select i1 %icmp_ln935_8, float 0.000000e+00, float %bitcast_ln739_8" [matmul.cc:43]   --->   Operation 1684 'select' 'select_ln935_8' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1685 [1/1] (0.00ns)   --->   "%zext_ln962_9 = zext i31 %lshr_ln962_9 to i32" [matmul.cc:43]   --->   Operation 1685 'zext' 'zext_ln962_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_11 : Operation 1686 [1/1] (0.44ns)   --->   "%select_ln964_9 = select i1 %tmp_876, i8 127, i8 126" [matmul.cc:43]   --->   Operation 1686 'select' 'select_ln964_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1687 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_9 = sub i8 7, %trunc_ln943_9" [matmul.cc:43]   --->   Operation 1687 'sub' 'sub_ln964_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1688 [1/1] (1.22ns) (root node of TernaryAdder)   --->   "%add_ln964_9 = add i8 %sub_ln964_9, %select_ln964_9" [matmul.cc:43]   --->   Operation 1688 'add' 'add_ln964_9' <Predicate = (!icmp_ln935_9)> <Delay = 1.22> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.61> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 1689 [1/1] (0.00ns)   --->   "%tmp_9 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %tmp_873, i8 %add_ln964_9)" [matmul.cc:43]   --->   Operation 1689 'bitconcatenate' 'tmp_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_11 : Operation 1690 [1/1] (0.00ns)   --->   "%p_Result_103_9 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %zext_ln962_9, i9 %tmp_9, i32 23, i32 31)" [matmul.cc:43]   --->   Operation 1690 'partset' 'p_Result_103_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_11 : Operation 1691 [1/1] (0.00ns)   --->   "%bitcast_ln739_9 = bitcast i32 %p_Result_103_9 to float" [matmul.cc:43]   --->   Operation 1691 'bitcast' 'bitcast_ln739_9' <Predicate = (!icmp_ln935_9)> <Delay = 0.00>
ST_11 : Operation 1692 [1/1] (0.52ns)   --->   "%select_ln935_9 = select i1 %icmp_ln935_9, float 0.000000e+00, float %bitcast_ln739_9" [matmul.cc:43]   --->   Operation 1692 'select' 'select_ln935_9' <Predicate = true> <Delay = 0.52> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 1693 [1/1] (0.00ns)   --->   "%mrv = insertvalue { float, float, float, float, float, float, float, float, float, float } undef, float %select_ln935, 0" [matmul.cc:45]   --->   Operation 1693 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1694 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv, float %select_ln935_1, 1" [matmul.cc:45]   --->   Operation 1694 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1695 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_1, float %select_ln935_2, 2" [matmul.cc:45]   --->   Operation 1695 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1696 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_2, float %select_ln935_3, 3" [matmul.cc:45]   --->   Operation 1696 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1697 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_3, float %select_ln935_4, 4" [matmul.cc:45]   --->   Operation 1697 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1698 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_4, float %select_ln935_5, 5" [matmul.cc:45]   --->   Operation 1698 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1699 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_5, float %select_ln935_6, 6" [matmul.cc:45]   --->   Operation 1699 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1700 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_6, float %select_ln935_7, 7" [matmul.cc:45]   --->   Operation 1700 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1701 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_7, float %select_ln935_8, 8" [matmul.cc:45]   --->   Operation 1701 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1702 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { float, float, float, float, float, float, float, float, float, float } %mrv_8, float %select_ln935_9, 9" [matmul.cc:45]   --->   Operation 1702 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 1703 [1/1] (0.00ns)   --->   "ret { float, float, float, float, float, float, float, float, float, float } %mrv_9" [matmul.cc:45]   --->   Operation 1703 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('buf[0].V') with incoming values : ('buf[0].V', matmul.cc:37) [1308]  (0.755 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'phi' operation ('cii') with incoming values : ('cii', matmul.cc:28) [1318]  (0 ns)
	'add' operation ('add_ln31', matmul.cc:31) [1327]  (0.948 ns)
	'getelementptr' operation ('bottom_V_addr', matmul.cc:31) [1329]  (0 ns)
	'load' operation ('bottom_V_load', matmul.cc:31) on array 'bottom_V' [1330]  (1.35 ns)

 <State 3>: 1.35ns
The critical path consists of the following:
	'load' operation ('bottom_V_load', matmul.cc:31) on array 'bottom_V' [1330]  (1.35 ns)

 <State 4>: 2.85ns
The critical path consists of the following:
	'mul' operation of DSP[1335] ('mul_ln1118', matmul.cc:36) [1335]  (2.85 ns)

 <State 5>: 2.31ns
The critical path consists of the following:
	'add' operation ('add_ln415', matmul.cc:36) [1341]  (0.989 ns)
	'xor' operation ('xor_ln416', matmul.cc:36) [1343]  (0 ns)
	'and' operation ('and_ln416', matmul.cc:36) [1344]  (0.331 ns)
	'and' operation ('and_ln781', matmul.cc:36) [1355]  (0.331 ns)
	'or' operation ('or_ln786', matmul.cc:36) [1361]  (0 ns)
	'xor' operation ('xor_ln786', matmul.cc:36) [1362]  (0 ns)
	'and' operation ('and_ln786_289', matmul.cc:36) [1363]  (0.331 ns)
	'or' operation ('or_ln340', matmul.cc:36) [1364]  (0.331 ns)

 <State 6>: 3.18ns
The critical path consists of the following:
	'select' operation ('select_ln340', matmul.cc:36) [1367]  (0.548 ns)
	'select' operation ('select_ln340_356', matmul.cc:36) [1369]  (0.548 ns)
	'add' operation ('add_ln703', matmul.cc:37) [1374]  (0.989 ns)
	'select' operation ('select_ln388_163', matmul.cc:37) [1382]  (0.548 ns)
	'select' operation ('buf[0].V', matmul.cc:37) [1383]  (0.548 ns)

 <State 7>: 1.99ns
The critical path consists of the following:
	'add' operation ('add_ln1192', matmul.cc:43) [1849]  (0.989 ns)
	'sub' operation ('sub_ln939', matmul.cc:43) [1852]  (1 ns)

 <State 8>: 2.98ns
The critical path consists of the following:
	'select' operation ('select_ln938', matmul.cc:43) [1853]  (0.484 ns)
	'cttz' operation ('l', matmul.cc:43) [1856]  (1.29 ns)
	'sub' operation ('sub_ln944', matmul.cc:43) [1857]  (1.2 ns)

 <State 9>: 2.63ns
The critical path consists of the following:
	'add' operation ('add_ln944', matmul.cc:43) [1859]  (1.2 ns)
	'icmp' operation ('icmp_ln947', matmul.cc:43) [1861]  (1.1 ns)
	'and' operation ('and_ln947', matmul.cc:43) [1868]  (0 ns)
	'or' operation ('or_ln949', matmul.cc:43) [1874]  (0 ns)
	blocking operation 0.331 ns on control path)

 <State 10>: 2.66ns
The critical path consists of the following:
	'add' operation ('add_ln958', matmul.cc:43) [1878]  (1.2 ns)
	'lshr' operation ('lshr_ln958', matmul.cc:43) [1879]  (0 ns)
	'select' operation ('select_ln958', matmul.cc:43) [1882]  (0 ns)
	'add' operation ('add_ln961', matmul.cc:43) [1883]  (1.45 ns)

 <State 11>: 2.19ns
The critical path consists of the following:
	'select' operation ('select_ln964', matmul.cc:43) [1887]  (0.445 ns)
	'add' operation ('add_ln964', matmul.cc:43) [1890]  (1.22 ns)
	'select' operation ('top[0]', matmul.cc:43) [1894]  (0.525 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
