// dxc_ss_top_dxc_ss_0.v

// Generated using ACDS version 24.1 115

`timescale 1 ps / 1 ps
module dxc_ss_top_dxc_ss_0 #(
		parameter NUM_OF_ANT              = 8,
		parameter NUM_OF_FFT              = 2,
		parameter CPRI_ETH_DATAWIDTH      = 128,
		parameter XRAN_ETH_DATAWIDTH      = 128,
		parameter CH_DW                   = 8,
		parameter NUM_OF_PRACH            = 2,
		parameter CAPTURE_DMA_WIDTH       = 512,
		parameter IQ_DATAWIDTH            = 32,
		parameter CPRI_FRAME_DATAWIDTH    = 64,
		parameter ECPRI_CAPTURE_INSTANCES = 2,
		parameter DSP_CAPTURE_INSTANCES   = 30,
		parameter DXC_DSP_CAPTURE_INST    = 22
	) (
		input  wire                                clk_csr,                           //                clock_csr.clk
		input  wire                                clk_dsp,                           //                clock_dsp.clk
		input  wire                                rst_csr_n,                         //                rst_csr_n.reset_n
		input  wire                                rst_dsp_n,                         //                rst_dsp_n.reset_n
		input  wire                                rst_soft_n,                        //                 soft_rst.rst_soft_n
		input  wire                                ifft_duc_sink_valid1,              //         ifft_duc_sink_l1.valid
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] ifft_duc_sink_data1,               //                         .data
		input  wire [7:0]                          ifft_duc_sink_channel1,            //                         .channel
		input  wire                                ifft_duc_sink_valid2,              //         ifft_duc_sink_l2.valid
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] ifft_duc_sink_data2,               //                         .data
		input  wire [7:0]                          ifft_duc_sink_channel2,            //                         .channel
		input  wire                                avst_sink_valid,                   //            ddc_avst_sink.avst_sink_valid
		input  wire [7:0]                          avst_sink_channel,                 //                         .avst_sink_channel
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] avst_sink_data_l1,                 //                         .avst_sink_data_l1
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] avst_sink_data_l2,                 //                         .avst_sink_data_l2
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] avst_sink_data_l3,                 //                         .avst_sink_data_l3
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] avst_sink_data_l4,                 //                         .avst_sink_data_l4
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] avst_sink_data_l5,                 //                         .avst_sink_data_l5
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] avst_sink_data_l6,                 //                         .avst_sink_data_l6
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] avst_sink_data_l7,                 //                         .avst_sink_data_l7
		input  wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] avst_sink_data_l8,                 //                         .avst_sink_data_l8
		output wire                                duc_avst_source_valid,             //          duc_avst_source.duc_avst_source_valid
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] duc_avst_source_data0,             //                         .duc_avst_source_data0
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] duc_avst_source_data1,             //                         .duc_avst_source_data1
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] duc_avst_source_data2,             //                         .duc_avst_source_data2
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] duc_avst_source_data3,             //                         .duc_avst_source_data3
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] duc_avst_source_data4,             //                         .duc_avst_source_data4
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] duc_avst_source_data5,             //                         .duc_avst_source_data5
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] duc_avst_source_data6,             //                         .duc_avst_source_data6
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] duc_avst_source_data7,             //                         .duc_avst_source_data7
		output wire [7:0]                          duc_avst_source_channel,           //                         .duc_avst_source_channel
		output wire                                ddc_source_valid1,                 //            ddc_source_l1.valid
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] ddc_source_data1,                  //                         .data
		output wire [7:0]                          ddc_source_channel1,               //                         .channel
		output wire                                ddc_source_valid2,                 //            ddc_source_l2.valid
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] ddc_source_data2,                  //                         .data
		output wire [7:0]                          ddc_source_channel2,               //                         .channel
		input  wire                                rfp_pul,                           //                rfp_pulse.data
		input  wire [7:0]                          bw_config_cc1,                     //            bw_config_cc1.bw_config_cc1
		input  wire [7:0]                          bw_config_cc2,                     //            bw_config_cc2.bw_config_cc2
		output wire                                dxc_avst_selctd_cap_intf_valid,    // dxc_avst_selctd_cap_intf.valid
		output wire [(((IQ_DATAWIDTH-1)-0)+1)-1:0] dxc_avst_selctd_cap_intf_data,     //                         .data
		output wire [2:0]                          dxc_avst_selctd_cap_intf_chan,     //                         .channel
		input  wire [6:0]                          dxc_ss_config_csr_address,         //        dxc_ss_config_csr.address
		input  wire                                dxc_ss_config_csr_write,           //                         .write
		input  wire [31:0]                         dxc_ss_config_csr_writedata,       //                         .writedata
		output wire [31:0]                         dxc_ss_config_csr_readdata,        //                         .readdata
		output wire                                dxc_ss_config_csr_readdatavalid,   //                         .readdatavalid
		output wire                                dxc_ss_config_csr_waitrequest,     //                         .waitrequest
		input  wire                                dxc_ss_config_csr_read,            //                         .read
		input  wire [31:0]                         duc_l1_busIn_writedata,            //               duc_csr_l1.writedata
		input  wire [11:0]                         duc_l1_busIn_address,              //                         .address
		input  wire                                duc_l1_busIn_write,                //                         .write
		input  wire                                duc_l1_busIn_read,                 //                         .read
		output wire                                duc_l1_busOut_readdatavalid,       //                         .readdatavalid
		output wire [31:0]                         duc_l1_busOut_readdata,            //                         .readdata
		output wire                                duc_l1_busOut_waitrequest,         //                         .waitrequest
		input  wire [31:0]                         ddc_l1_busIn_writedata,            //               ddc_csr_l1.writedata
		input  wire [11:0]                         ddc_l1_busIn_address,              //                         .address
		input  wire                                ddc_l1_busIn_write,                //                         .write
		input  wire                                ddc_l1_busIn_read,                 //                         .read
		output wire                                ddc_l1_busOut_readdatavalid,       //                         .readdatavalid
		output wire [31:0]                         ddc_l1_busOut_readdata,            //                         .readdata
		output wire                                ddc_l1_busOut_waitrequest,         //                         .waitrequest
		input  wire [31:0]                         duc_l2_busIn_writedata,            //               duc_csr_l2.writedata
		input  wire [11:0]                         duc_l2_busIn_address,              //                         .address
		input  wire                                duc_l2_busIn_write,                //                         .write
		input  wire                                duc_l2_busIn_read,                 //                         .read
		output wire                                duc_l2_busOut_readdatavalid,       //                         .readdatavalid
		output wire [31:0]                         duc_l2_busOut_readdata,            //                         .readdata
		output wire                                duc_l2_busOut_waitrequest,         //                         .waitrequest
		input  wire [31:0]                         ddc_l2_busIn_writedata,            //               ddc_csr_l2.writedata
		input  wire [11:0]                         ddc_l2_busIn_address,              //                         .address
		input  wire                                ddc_l2_busIn_write,                //                         .write
		input  wire                                ddc_l2_busIn_read,                 //                         .read
		output wire                                ddc_l2_busOut_readdatavalid,       //                         .readdatavalid
		output wire [31:0]                         ddc_l2_busOut_readdata,            //                         .readdata
		output wire                                ddc_l2_busOut_waitrequest,         //                         .waitrequest
		input  wire [31:0]                         ca_interp_busIn_writedata,         //            ca_interp_csr.writedata
		input  wire [6:0]                          ca_interp_busIn_address,           //                         .address
		input  wire                                ca_interp_busIn_write,             //                         .write
		input  wire                                ca_interp_busIn_read,              //                         .read
		output wire                                ca_interp_busOut_readdatavalid,    //                         .readdatavalid
		output wire [31:0]                         ca_interp_busOut_readdata,         //                         .readdata
		output wire                                ca_interp_busOut_waitrequest,      //                         .waitrequest
		input  wire [31:0]                         dec_dly_comp_busIn_writedata,      //         dec_dly_comp_csr.writedata
		input  wire [6:0]                          dec_dly_comp_busIn_address,        //                         .address
		input  wire                                dec_dly_comp_busIn_write,          //                         .write
		input  wire                                dec_dly_comp_busIn_read,           //                         .read
		output wire                                dec_dly_comp_busOut_readdatavalid, //                         .readdatavalid
		output wire [31:0]                         dec_dly_comp_busOut_readdata,      //                         .readdata
		output wire                                dec_dly_comp_busOut_waitrequest,   //                         .waitrequest
		input  wire [31:0]                         interface_sel                      //            interface_sel.data
	);

	dxc_ss #(
		.NUM_OF_ANT              (NUM_OF_ANT),
		.NUM_OF_FFT              (NUM_OF_FFT),
		.CPRI_ETH_DATAWIDTH      (CPRI_ETH_DATAWIDTH),
		.XRAN_ETH_DATAWIDTH      (XRAN_ETH_DATAWIDTH),
		.CH_DW                   (CH_DW),
		.NUM_OF_PRACH            (NUM_OF_PRACH),
		.CAPTURE_DMA_WIDTH       (CAPTURE_DMA_WIDTH),
		.IQ_DATAWIDTH            (IQ_DATAWIDTH),
		.CPRI_FRAME_DATAWIDTH    (CPRI_FRAME_DATAWIDTH),
		.ECPRI_CAPTURE_INSTANCES (ECPRI_CAPTURE_INSTANCES),
		.DSP_CAPTURE_INSTANCES   (DSP_CAPTURE_INSTANCES),
		.DXC_DSP_CAPTURE_INST    (DXC_DSP_CAPTURE_INST)
	) dxc_ss_0 (
		.clk_csr                           (clk_csr),                           //   input,                         width = 1,                clock_csr.clk
		.clk_dsp                           (clk_dsp),                           //   input,                         width = 1,                clock_dsp.clk
		.rst_csr_n                         (rst_csr_n),                         //   input,                         width = 1,                rst_csr_n.reset_n
		.rst_dsp_n                         (rst_dsp_n),                         //   input,                         width = 1,                rst_dsp_n.reset_n
		.rst_soft_n                        (rst_soft_n),                        //   input,                         width = 1,                 soft_rst.rst_soft_n
		.ifft_duc_sink_valid1              (ifft_duc_sink_valid1),              //   input,                         width = 1,         ifft_duc_sink_l1.valid
		.ifft_duc_sink_data1               (ifft_duc_sink_data1),               //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .data
		.ifft_duc_sink_channel1            (ifft_duc_sink_channel1),            //   input,                         width = 8,                         .channel
		.ifft_duc_sink_valid2              (ifft_duc_sink_valid2),              //   input,                         width = 1,         ifft_duc_sink_l2.valid
		.ifft_duc_sink_data2               (ifft_duc_sink_data2),               //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .data
		.ifft_duc_sink_channel2            (ifft_duc_sink_channel2),            //   input,                         width = 8,                         .channel
		.avst_sink_valid                   (avst_sink_valid),                   //   input,                         width = 1,            ddc_avst_sink.avst_sink_valid
		.avst_sink_channel                 (avst_sink_channel),                 //   input,                         width = 8,                         .avst_sink_channel
		.avst_sink_data_l1                 (avst_sink_data_l1),                 //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .avst_sink_data_l1
		.avst_sink_data_l2                 (avst_sink_data_l2),                 //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .avst_sink_data_l2
		.avst_sink_data_l3                 (avst_sink_data_l3),                 //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .avst_sink_data_l3
		.avst_sink_data_l4                 (avst_sink_data_l4),                 //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .avst_sink_data_l4
		.avst_sink_data_l5                 (avst_sink_data_l5),                 //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .avst_sink_data_l5
		.avst_sink_data_l6                 (avst_sink_data_l6),                 //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .avst_sink_data_l6
		.avst_sink_data_l7                 (avst_sink_data_l7),                 //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .avst_sink_data_l7
		.avst_sink_data_l8                 (avst_sink_data_l8),                 //   input,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .avst_sink_data_l8
		.duc_avst_source_valid             (duc_avst_source_valid),             //  output,                         width = 1,          duc_avst_source.duc_avst_source_valid
		.duc_avst_source_data0             (duc_avst_source_data0),             //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .duc_avst_source_data0
		.duc_avst_source_data1             (duc_avst_source_data1),             //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .duc_avst_source_data1
		.duc_avst_source_data2             (duc_avst_source_data2),             //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .duc_avst_source_data2
		.duc_avst_source_data3             (duc_avst_source_data3),             //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .duc_avst_source_data3
		.duc_avst_source_data4             (duc_avst_source_data4),             //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .duc_avst_source_data4
		.duc_avst_source_data5             (duc_avst_source_data5),             //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .duc_avst_source_data5
		.duc_avst_source_data6             (duc_avst_source_data6),             //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .duc_avst_source_data6
		.duc_avst_source_data7             (duc_avst_source_data7),             //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .duc_avst_source_data7
		.duc_avst_source_channel           (duc_avst_source_channel),           //  output,                         width = 8,                         .duc_avst_source_channel
		.ddc_source_valid1                 (ddc_source_valid1),                 //  output,                         width = 1,            ddc_source_l1.valid
		.ddc_source_data1                  (ddc_source_data1),                  //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .data
		.ddc_source_channel1               (ddc_source_channel1),               //  output,                         width = 8,                         .channel
		.ddc_source_valid2                 (ddc_source_valid2),                 //  output,                         width = 1,            ddc_source_l2.valid
		.ddc_source_data2                  (ddc_source_data2),                  //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .data
		.ddc_source_channel2               (ddc_source_channel2),               //  output,                         width = 8,                         .channel
		.rfp_pul                           (rfp_pul),                           //   input,                         width = 1,                rfp_pulse.data
		.bw_config_cc1                     (bw_config_cc1),                     //   input,                         width = 8,            bw_config_cc1.bw_config_cc1
		.bw_config_cc2                     (bw_config_cc2),                     //   input,                         width = 8,            bw_config_cc2.bw_config_cc2
		.dxc_avst_selctd_cap_intf_valid    (dxc_avst_selctd_cap_intf_valid),    //  output,                         width = 1, dxc_avst_selctd_cap_intf.valid
		.dxc_avst_selctd_cap_intf_data     (dxc_avst_selctd_cap_intf_data),     //  output,  width = (((IQ_DATAWIDTH-1)-0)+1),                         .data
		.dxc_avst_selctd_cap_intf_chan     (dxc_avst_selctd_cap_intf_chan),     //  output,                         width = 3,                         .channel
		.dxc_ss_config_csr_address         (dxc_ss_config_csr_address),         //   input,                         width = 7,        dxc_ss_config_csr.address
		.dxc_ss_config_csr_write           (dxc_ss_config_csr_write),           //   input,                         width = 1,                         .write
		.dxc_ss_config_csr_writedata       (dxc_ss_config_csr_writedata),       //   input,                        width = 32,                         .writedata
		.dxc_ss_config_csr_readdata        (dxc_ss_config_csr_readdata),        //  output,                        width = 32,                         .readdata
		.dxc_ss_config_csr_readdatavalid   (dxc_ss_config_csr_readdatavalid),   //  output,                         width = 1,                         .readdatavalid
		.dxc_ss_config_csr_waitrequest     (dxc_ss_config_csr_waitrequest),     //  output,                         width = 1,                         .waitrequest
		.dxc_ss_config_csr_read            (dxc_ss_config_csr_read),            //   input,                         width = 1,                         .read
		.duc_l1_busIn_writedata            (duc_l1_busIn_writedata),            //   input,                        width = 32,               duc_csr_l1.writedata
		.duc_l1_busIn_address              (duc_l1_busIn_address),              //   input,                        width = 12,                         .address
		.duc_l1_busIn_write                (duc_l1_busIn_write),                //   input,                         width = 1,                         .write
		.duc_l1_busIn_read                 (duc_l1_busIn_read),                 //   input,                         width = 1,                         .read
		.duc_l1_busOut_readdatavalid       (duc_l1_busOut_readdatavalid),       //  output,                         width = 1,                         .readdatavalid
		.duc_l1_busOut_readdata            (duc_l1_busOut_readdata),            //  output,                        width = 32,                         .readdata
		.duc_l1_busOut_waitrequest         (duc_l1_busOut_waitrequest),         //  output,                         width = 1,                         .waitrequest
		.ddc_l1_busIn_writedata            (ddc_l1_busIn_writedata),            //   input,                        width = 32,               ddc_csr_l1.writedata
		.ddc_l1_busIn_address              (ddc_l1_busIn_address),              //   input,                        width = 12,                         .address
		.ddc_l1_busIn_write                (ddc_l1_busIn_write),                //   input,                         width = 1,                         .write
		.ddc_l1_busIn_read                 (ddc_l1_busIn_read),                 //   input,                         width = 1,                         .read
		.ddc_l1_busOut_readdatavalid       (ddc_l1_busOut_readdatavalid),       //  output,                         width = 1,                         .readdatavalid
		.ddc_l1_busOut_readdata            (ddc_l1_busOut_readdata),            //  output,                        width = 32,                         .readdata
		.ddc_l1_busOut_waitrequest         (ddc_l1_busOut_waitrequest),         //  output,                         width = 1,                         .waitrequest
		.duc_l2_busIn_writedata            (duc_l2_busIn_writedata),            //   input,                        width = 32,               duc_csr_l2.writedata
		.duc_l2_busIn_address              (duc_l2_busIn_address),              //   input,                        width = 12,                         .address
		.duc_l2_busIn_write                (duc_l2_busIn_write),                //   input,                         width = 1,                         .write
		.duc_l2_busIn_read                 (duc_l2_busIn_read),                 //   input,                         width = 1,                         .read
		.duc_l2_busOut_readdatavalid       (duc_l2_busOut_readdatavalid),       //  output,                         width = 1,                         .readdatavalid
		.duc_l2_busOut_readdata            (duc_l2_busOut_readdata),            //  output,                        width = 32,                         .readdata
		.duc_l2_busOut_waitrequest         (duc_l2_busOut_waitrequest),         //  output,                         width = 1,                         .waitrequest
		.ddc_l2_busIn_writedata            (ddc_l2_busIn_writedata),            //   input,                        width = 32,               ddc_csr_l2.writedata
		.ddc_l2_busIn_address              (ddc_l2_busIn_address),              //   input,                        width = 12,                         .address
		.ddc_l2_busIn_write                (ddc_l2_busIn_write),                //   input,                         width = 1,                         .write
		.ddc_l2_busIn_read                 (ddc_l2_busIn_read),                 //   input,                         width = 1,                         .read
		.ddc_l2_busOut_readdatavalid       (ddc_l2_busOut_readdatavalid),       //  output,                         width = 1,                         .readdatavalid
		.ddc_l2_busOut_readdata            (ddc_l2_busOut_readdata),            //  output,                        width = 32,                         .readdata
		.ddc_l2_busOut_waitrequest         (ddc_l2_busOut_waitrequest),         //  output,                         width = 1,                         .waitrequest
		.ca_interp_busIn_writedata         (ca_interp_busIn_writedata),         //   input,                        width = 32,            ca_interp_csr.writedata
		.ca_interp_busIn_address           (ca_interp_busIn_address),           //   input,                         width = 7,                         .address
		.ca_interp_busIn_write             (ca_interp_busIn_write),             //   input,                         width = 1,                         .write
		.ca_interp_busIn_read              (ca_interp_busIn_read),              //   input,                         width = 1,                         .read
		.ca_interp_busOut_readdatavalid    (ca_interp_busOut_readdatavalid),    //  output,                         width = 1,                         .readdatavalid
		.ca_interp_busOut_readdata         (ca_interp_busOut_readdata),         //  output,                        width = 32,                         .readdata
		.ca_interp_busOut_waitrequest      (ca_interp_busOut_waitrequest),      //  output,                         width = 1,                         .waitrequest
		.dec_dly_comp_busIn_writedata      (dec_dly_comp_busIn_writedata),      //   input,                        width = 32,         dec_dly_comp_csr.writedata
		.dec_dly_comp_busIn_address        (dec_dly_comp_busIn_address),        //   input,                         width = 7,                         .address
		.dec_dly_comp_busIn_write          (dec_dly_comp_busIn_write),          //   input,                         width = 1,                         .write
		.dec_dly_comp_busIn_read           (dec_dly_comp_busIn_read),           //   input,                         width = 1,                         .read
		.dec_dly_comp_busOut_readdatavalid (dec_dly_comp_busOut_readdatavalid), //  output,                         width = 1,                         .readdatavalid
		.dec_dly_comp_busOut_readdata      (dec_dly_comp_busOut_readdata),      //  output,                        width = 32,                         .readdata
		.dec_dly_comp_busOut_waitrequest   (dec_dly_comp_busOut_waitrequest),   //  output,                         width = 1,                         .waitrequest
		.interface_sel                     (interface_sel)                      //   input,                        width = 32,            interface_sel.data
	);

endmodule
