{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1641891049822 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "sobel_edge_dector EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"sobel_edge_dector\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1641891049948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641891050005 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1641891050006 ""}
{ "Warning" "WCUT_CUT_PLL_COMPUTATION_SUCCESS_WITH_WARNINGS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type, but with warnings" { { "Warning" "WCUT_CUT_YGR_PLL_PARAMETER_DIFF2" "phase shift pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] -75.0 degrees -76.1 degrees " "Can't achieve requested value -75.0 degrees for clock output pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] of parameter phase shift -- achieved value of -76.1 degrees" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3174 9662 10382 0}  }  } }  } 0 15559 "Can't achieve requested value %3!s! for clock output %2!s! of parameter %1!s! -- achieved value of %4!s!" 0 0 "Quartus II" 0 -1 1641891050103 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3173 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1641891050103 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -76 -2115 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -76 degrees (-2115 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3174 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1641891050103 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] 13 10 0 0 " "Implementing clock multiplication of 13, clock division of 10, and phase shift of 0 degrees (0 ps) for pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3175 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1641891050103 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3173 9662 10382 0}  }  } }  } 0 15536 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type, but with warnings" 0 0 "Fitter" 0 -1 1641891050103 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a26 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a22 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a30 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a18 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a21 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a25 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a29 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a17 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a23 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a27 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a31 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a19 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a24 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a20 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a28 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a16 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a41 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a42 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a43 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a40 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a38 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a37 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a39 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a36 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a46 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a45 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a47 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a44 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a33 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a34 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a35 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a32 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a54 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a53 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a55 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a52 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a57 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a58 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a59 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a56 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a62 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a61 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a63 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a60 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a49 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a50 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a51 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a48 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a5 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a6 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a7 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a4 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a10 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a9 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a11 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a8 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a13 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a14 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a15 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a12 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a2 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a1 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a3 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a0 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char7:u_vip_char7\|altsyncram:altsyncram_component\|altsyncram_dqh1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char7:u_vip_char7|altsyncram:altsyncram_component|altsyncram_dqh1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a22 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a38 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a54 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a6 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a42 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a26 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a58 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a10 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a30 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a46 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a62 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a14 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a34 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a18 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a50 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a2 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a41 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a25 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a57 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a9 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a21 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a53 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a5 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a37 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a29 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a61 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a13 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a45 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a33 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a17 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a49 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a1 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a43 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a27 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a59 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a11 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a23 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a39 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a55 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a7 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a31 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a63 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a15 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a47 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a35 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a19 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a51 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a3 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a20 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a24 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a28 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a16 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a40 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a36 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a44 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a32 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a52 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a56 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a60 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a48 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a8 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a4 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a12 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a0 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char3:u_vip_char3\|altsyncram:altsyncram_component\|altsyncram_2jh1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char3:u_vip_char3|altsyncram:altsyncram_component|altsyncram_2jh1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a41 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a25 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a57 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a9 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a21 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a37 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a53 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a5 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a29 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a45 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a61 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a13 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a33 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a17 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a49 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a1 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a22 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a38 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a54 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a6 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a42 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a26 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a58 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a10 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a30 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a62 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a14 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a46 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a34 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a18 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a50 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a2 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a43 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a27 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a59 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a11 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a23 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a55 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a7 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a39 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a31 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a63 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a15 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a47 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a35 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a19 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a51 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a3 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a20 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a24 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a28 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a16 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a40 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a36 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a44 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a32 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a52 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a56 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a60 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a48 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a8 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a4 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a12 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a0 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char1:u_vip_char1\|altsyncram:altsyncram_component\|altsyncram_0gh1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char1:u_vip_char1|altsyncram:altsyncram_component|altsyncram_0gh1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a37 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a21 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a53 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a5 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a22 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a38 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a54 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a6 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a39 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a23 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a55 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a7 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a20 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a36 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a52 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a4 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a25 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a26 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a27 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a24 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a42 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a41 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a43 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a40 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a57 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a58 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a59 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a56 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a10 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a9 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a11 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a8 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a46 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a45 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a47 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a44 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a29 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a30 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a31 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a28 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a61 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a62 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a63 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a60 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a14 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a13 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a15 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a12 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a33 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a34 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a35 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a32 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a18 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a17 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a19 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a16 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a50 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a49 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a51 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a48 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a1 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a2 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a3 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a0 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char5:u_vip_char5\|altsyncram:altsyncram_component\|altsyncram_cqh1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char5:u_vip_char5|altsyncram:altsyncram_component|altsyncram_cqh1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a25 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a41 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a57 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a9 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a37 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a21 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a53 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a5 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a45 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a29 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a61 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a13 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a17 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a33 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a49 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a1 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a38 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a22 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a54 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a6 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a26 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a42 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a58 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a10 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a46 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a30 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a62 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a14 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a18 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a34 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a50 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a2 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a27 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a43 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a59 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a11 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a39 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a23 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a55 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a7 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a47 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a31 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a63 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a15 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a19 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a35 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a51 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a3 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a36 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a20 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a52 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a4 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a24 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a40 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a56 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a8 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a44 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a28 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a60 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a12 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a16 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a32 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a48 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a0 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char6:u_vip_char6\|altsyncram:altsyncram_component\|altsyncram_1th1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char6:u_vip_char6|altsyncram:altsyncram_component|altsyncram_1th1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a41 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a37 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a45 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a33 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a38 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a42 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a46 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a34 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a43 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a39 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a47 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a35 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a36 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a40 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a44 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a32 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a22 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a26 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a30 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a18 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a25 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a21 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a29 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a17 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a27 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a23 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a31 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a19 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a20 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a24 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a28 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a16 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a54 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a58 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a62 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a50 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a57 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a53 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a61 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a49 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a59 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a55 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a63 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a51 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a52 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a56 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a60 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a48 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a9 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a5 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a13 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a1 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a6 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a10 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a14 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a2 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a11 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a7 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a15 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a3 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a4 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a8 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a12 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a0 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char4:u_vip_char4\|altsyncram:altsyncram_component\|altsyncram_sqh1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char4:u_vip_char4|altsyncram:altsyncram_component|altsyncram_sqh1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a26 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a25 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a27 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a24 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a41 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a42 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a43 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a40 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a58 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a57 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a59 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a56 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a9 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a10 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a11 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a8 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a37 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a38 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a39 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a36 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a22 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a21 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a23 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a20 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a54 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a53 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a55 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a52 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a5 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a6 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a7 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a4 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a45 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a46 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a47 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a44 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a30 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a29 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a31 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a28 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a62 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a61 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a63 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a60 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a13 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a14 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a15 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a12 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a34 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a18 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a50 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a2 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a17 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a33 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a49 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a1 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a19 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a35 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a51 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a3 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a32 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a16 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a48 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a0 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char2:u_vip_char2\|altsyncram:altsyncram_component\|altsyncram_drh1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char2:u_vip_char2|altsyncram:altsyncram_component|altsyncram_drh1:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a21 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a21"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a22 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a22"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a23 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a23"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a20 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a20"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a26 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a26"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a25 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a25"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a27 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a27"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a24 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a24"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a29 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a29"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a30 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a30"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a31 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a31"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a28 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a28"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a18 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a18"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a17 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a17"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a19 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a19"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a16 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a16"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a42 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a42"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a38 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a38"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a46 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a46"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a34 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a34"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a37 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a37"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a41 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a41"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a45 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a45"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a33 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a33"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a39 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a39"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a43 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a43"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a47 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a47"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a35 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a35"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a40 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a40"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a36 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a36"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a44 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a44"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a32 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a32"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a53 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a53"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a57 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a57"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a61 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a61"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a49 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a49"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a58 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a58"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a54 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a54"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a62 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a62"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a50 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a50"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a55 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a55"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a59 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a59"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a63 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a63"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a51 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a51"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a56 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a56"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a52 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a52"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a60 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a60"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a48 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a48"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a9 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a5 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a13 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a1 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a6 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a10 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a14 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a14"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a2 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a11 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a7 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a15 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a15"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a3 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a4 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a8 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a12 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a0 " "Atom \"VGA_Dispaly:VGA_Dispaly_inst\|vip_char:u_vip_char\|altsyncram:altsyncram_component\|altsyncram_lmh1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1641891050156 "|sobel_edge_dector|VGA_Dispaly:VGA_Dispaly_inst|vip_char:u_vip_char|altsyncram:altsyncram_component|altsyncram_lmh1:auto_generated|ram_block1a0"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1641891050156 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1641891050841 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1641891051175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1641891051175 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1641891051175 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1641891051175 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 20925 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641891051208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 20927 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641891051208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 20929 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641891051208 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "g:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "g:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 20931 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1641891051208 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1641891051208 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1641891051216 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1641891051282 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1641891053135 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_aol1 " "Entity dcfifo_aol1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe4\|dffe5a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_te9:dffpipe4\|dffe5a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1641891053147 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nnl1 " "Entity dcfifo_nnl1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_se9:dffpipe3\|dffe4a* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1641891053147 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053147 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053147 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1641891053147 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1641891053147 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "sobel_edge_dector.sdc " "Synopsys Design Constraints File file not found: 'sobel_edge_dector.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1641891053204 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cam_pclk " "Node: cam_pclk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641891053228 "|sobel_edge_dector|cam_pclk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i2c_dri:u_i2c_dri\|dri_clk " "Node: i2c_dri:u_i2c_dri\|dri_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641891053228 "|sobel_edge_dector|i2c_dri:u_i2c_dri|dri_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_clk " "Node: sys_clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641891053228 "|sobel_edge_dector|sys_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "sys_rst_n " "Node: sys_rst_n was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641891053228 "|sobel_edge_dector|sys_rst_n"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Mode_Choose:u_Mode_Choose\|out_a\[3\] " "Node: Mode_Choose:u_Mode_Choose\|out_a\[3\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1641891053228 "|sobel_edge_dector|Mode_Choose:u_Mode_Choose|out_a[3]"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053289 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[1\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053289 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: u_pll_clk\|altpll_component\|auto_generated\|pll1\|clk\[2\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053289 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1641891053289 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1641891053301 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1641891053301 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1641891053301 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1641891053303 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053306 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053306 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1641891053306 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1641891053306 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053603 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 92 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3173 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053603 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053604 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 92 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3173 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053604 ""}  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 92 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_clk:u_pll_clk|altpll:altpll_component|pll_clk_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3173 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053604 ""}  } { { "../rtl/sobel_edge_dector.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sobel_edge_dector.v" 17 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 20893 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053604 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053605 ""}  } { { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 17015 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "i2c_dri:u_i2c_dri\|dri_clk  " "Automatically promoted node i2c_dri:u_i2c_dri\|dri_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053605 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_dri:u_i2c_dri\|dri_clk~0 " "Destination node i2c_dri:u_i2c_dri\|dri_clk~0" {  } { { "../rtl/i2c_dri.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/i2c_dri.v" 40 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5730 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053605 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1641891053605 ""}  } { { "../rtl/i2c_dri.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/i2c_dri.v" 40 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { i2c_dri:u_i2c_dri|dri_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3116 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053605 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n~0  " "Automatically promoted node rst_n~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~3 " "Destination node sdram_top:u_sdram_top\|sdram_controller:u_sdram_controller\|sdram_ctrl:u_sdram_ctrl\|sdram_rd_wr~3" {  } { { "../rtl/sdram/sdram_ctrl.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sdram/sdram_ctrl.v" 38 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sdram_top:u_sdram_top|sdram_controller:u_sdram_controller|sdram_ctrl:u_sdram_ctrl|sdram_rd_wr~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5871 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|Gesture_Posion:u_Gesture_Posion\|x_max\[11\]~0 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|Gesture_Posion:u_Gesture_Posion\|x_max\[11\]~0" {  } { { "../rtl/Gesture_Posion.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Gesture_Posion.v" 175 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|Gesture_Posion:u_Gesture_Posion|x_max[11]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5925 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|out_frame_clken_imy~2 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|out_frame_clken_imy~2" {  } { { "../rtl/vip/Video_Image_Processor.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/Video_Image_Processor.v" 62 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|out_frame_clken_imy~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 4504 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Destination node comb~0" {  } { { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 7667 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|post_frame_clken_sobel_erosion~2 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|post_frame_clken_sobel_erosion~2" {  } { { "../rtl/vip/Video_Image_Processor.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/Video_Image_Processor.v" 32 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 4508 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|post_frame_clken_sobel_erosion2~2 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|post_frame_clken_sobel_erosion2~2" {  } { { "../rtl/vip/Video_Image_Processor.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/Video_Image_Processor.v" 35 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel_erosion2~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 4512 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|post_frame_clken_sobel~2 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|post_frame_clken_sobel~2" {  } { { "../rtl/vip/Video_Image_Processor.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/Video_Image_Processor.v" 30 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_sobel~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 4520 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|post_frame_clken_median~2 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|post_frame_clken_median~2" {  } { { "../rtl/vip/Video_Image_Processor.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/Video_Image_Processor.v" 28 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|post_frame_clken_median~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 4516 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|out_img_imy\[3\]~2 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|out_img_imy\[3\]~2" {  } { { "../rtl/vip/Video_Image_Processor.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/Video_Image_Processor.v" 80 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|out_img_imy[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 4524 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|post_img_Y_median\[3\]~2 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|post_img_Y_median\[3\]~2" {  } { { "../rtl/vip/Video_Image_Processor.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/Video_Image_Processor.v" 90 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|post_img_Y_median[3]~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 4528 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053606 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1641891053606 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1641891053606 ""}  } { { "../rtl/sobel_edge_dector.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sobel_edge_dector.v" 64 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5731 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053606 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Mode_Choose:u_Mode_Choose\|out_a\[3\]  " "Automatically promoted node Mode_Choose:u_Mode_Choose\|out_a\[3\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "led:u_led\|led_data\[3\] " "Destination node led:u_led\|led_data\[3\]" {  } { { "../rtl/led.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/led.v" 38 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { led:u_led|led_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3223 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|Equal0~0 " "Destination node VGA_Dispaly:VGA_Dispaly_inst\|Equal0~0" {  } { { "../rtl/VGA_Dispaly.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VGA_Dispaly.v" 111 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Dispaly:VGA_Dispaly_inst|Equal0~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5163 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_Dispaly:VGA_Dispaly_inst\|Mux24~0 " "Destination node VGA_Dispaly:VGA_Dispaly_inst\|Mux24~0" {  } { { "../rtl/VGA_Dispaly.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VGA_Dispaly.v" 143 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Dispaly:VGA_Dispaly_inst|Mux24~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5522 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mode_Choose:u_Mode_Choose\|out_a\[0\]~1 " "Destination node Mode_Choose:u_Mode_Choose\|out_a\[0\]~1" {  } { { "../rtl/Mode_Choose.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Mode_Choose.v" 38 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mode_Choose:u_Mode_Choose|out_a[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5909 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mode_Choose:u_Mode_Choose\|Selector0~2 " "Destination node Mode_Choose:u_Mode_Choose\|Selector0~2" {  } { { "../rtl/Mode_Choose.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Mode_Choose.v" 40 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mode_Choose:u_Mode_Choose|Selector0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5918 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mode_Choose:u_Mode_Choose\|Selector1~0 " "Destination node Mode_Choose:u_Mode_Choose\|Selector1~0" {  } { { "../rtl/Mode_Choose.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Mode_Choose.v" 40 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mode_Choose:u_Mode_Choose|Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5921 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Video_Image_Processor:u_Video_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|img_y1\[1\]~5 " "Destination node Video_Image_Processor:u_Video_Image_Processor\|rgb2ycbcr:u_rgb2ycbcr\|img_y1\[1\]~5" {  } { { "../rtl/vip/rgb2ycbcr.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/vip/rgb2ycbcr.v" 144 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Video_Image_Processor:u_Video_Image_Processor|rgb2ycbcr:u_rgb2ycbcr|img_y1[1]~5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 7658 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Mode_Choose:u_Mode_Choose\|Selector0~4 " "Destination node Mode_Choose:u_Mode_Choose\|Selector0~4" {  } { { "../rtl/Mode_Choose.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Mode_Choose.v" 40 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mode_Choose:u_Mode_Choose|Selector0~4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 8742 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053609 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1641891053609 ""}  } { { "../rtl/Mode_Choose.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/Mode_Choose.v" 38 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mode_Choose:u_Mode_Choose|out_a[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 3264 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053609 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "VGA_Dispaly:VGA_Dispaly_inst\|lcd_data\[15\]~46  " "Automatically promoted node VGA_Dispaly:VGA_Dispaly_inst\|lcd_data\[15\]~46 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053612 ""}  } { { "../rtl/VGA_Dispaly.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/VGA_Dispaly.v" 111 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_Dispaly:VGA_Dispaly_inst|lcd_data[15]~46 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5523 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053612 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node sys_rst_n~input (placed in PIN M1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G0 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1641891053612 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "rst_n~0 " "Destination node rst_n~0" {  } { { "../rtl/sobel_edge_dector.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sobel_edge_dector.v" 64 -1 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { rst_n~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 5731 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1641891053612 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1641891053612 ""}  } { { "../rtl/sobel_edge_dector.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sobel_edge_dector.v" 18 0 0 } } { "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "g:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_rst_n~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 0 { 0 ""} 0 20892 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1641891053612 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1641891055300 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641891055312 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1641891055314 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641891055327 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1641891055343 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1641891055354 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1641891056695 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1641891056709 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1641891056709 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1 clk\[1\] sdram_clk~output " "PLL \"pll_clk:u_pll_clk\|altpll:altpll_component\|pll_clk_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"sdram_clk~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_clk_altpll.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/db/pll_clk_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "g:/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "ipcore/pll_clk.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/ipcore/pll_clk.v" 92 0 0 } } { "../rtl/sobel_edge_dector.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sobel_edge_dector.v" 250 0 0 } } { "../rtl/sobel_edge_dector.v" "" { Text "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/rtl/sobel_edge_dector.v" 29 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1641891056822 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641891057498 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1641891059562 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641891061425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1641891061478 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1641891063598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641891063599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1641891065231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "12 " "Router estimated average interconnect usage is 12% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "20 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/" { { 1 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 20% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1641891067807 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1641891067807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641891068248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1641891068255 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1641891068255 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1641891068255 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.44 " "Total time spent on timing analysis during the Fitter is 1.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1641891068522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641891068614 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641891069656 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1641891069740 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1641891071146 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1641891072755 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/output_files/sobel_edge_dector.fit.smsg " "Generated suppressed messages file C:/Users/Acer/Desktop/sobel_edge_dector+suanfa/par/output_files/sobel_edge_dector.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1641891074405 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5284 " "Peak virtual memory: 5284 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641891076583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 11 16:51:16 2022 " "Processing ended: Tue Jan 11 16:51:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641891076583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641891076583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641891076583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1641891076583 ""}
