Running: E:\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/fib_tb_isim_beh.exe -prj D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/fib_tb_beh.prj work.fib_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/signORzeroExtend.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/shift.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/reset_ff.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/RegisterFile.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/PCplus4.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/MUX.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/ALU.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/adder.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/datapath.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/ControlUnit.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/t_DataMemory.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/mips.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/Instruction_mem.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/top.v" into library work
Analyzing Verilog file "D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/fib_tb.v" into library work
Analyzing Verilog file "E:/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ControlUnit
Compiling module reset_ff
Compiling module PCplus4
Compiling module shift
Compiling module adder
Compiling module MUX(width=32)
Compiling module RegisterFile
Compiling module MUX(width=5)
Compiling module signORzeroExtend
Compiling module ALU
Compiling module datapath
Compiling module mips
Compiling module Instruction_mem
Compiling module t_DataMemory
Compiling module top
Compiling module fib_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\fib_tb_isim_beh.exe.sim\libPortability.dll".
Compiled 17 Verilog Units
Built simulation executable D:/electrical engineering/computer Architecture/project/phase2/CA_Project_Phase2/fib_tb_isim_beh.exe
Fuse Memory Usage: 28360 KB
Fuse CPU Usage: 624 ms
