# Reading pref.tcl
# do E:/verilog/NRFICE04/simrtl/simrtl.mdo
# Loading project simrtl
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 17:44:26 on Feb 05,2023
# vlog -reportprogress 300 "+incdir+"E:/verilog/NRFICE04"" -work work E:/verilog/NRFICE04/pwm.v 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 17:44:26 on Feb 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 17:44:26 on Feb 05,2023
# vlog -reportprogress 300 "+incdir+"E:/verilog/NRFICE04"" -work work E:/verilog/NRFICE04/spi.v 
# -- Compiling module spi
# 
# Top level modules:
# 	spi
# End time: 17:44:26 on Feb 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 17:44:26 on Feb 05,2023
# vlog -reportprogress 300 "+incdir+"E:/verilog/NRFICE04/ebr8x16/rtl"" -work work E:/verilog/NRFICE04/ebr8x16/rtl/ebr8x16.v 
# -- Compiling module ebr8x16
# -- Compiling module ebr8x16_ipgen_lscc_ram_dq
# -- Compiling module ebr8x16_ipgen_lscc_ram_dq_main
# -- Compiling module ebr8x16_ipgen_lscc_write_through
# -- Compiling module ebr8x16_ipgen_lscc_ram_dq_inst
# -- Compiling module ebr8x16_ipgen_lscc_ram_dq_core
# 
# Top level modules:
# 	ebr8x16
# End time: 17:44:27 on Feb 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 17:44:27 on Feb 05,2023
# vlog -reportprogress 300 "+incdir+"E:/verilog/NRFICE04"" -work work E:/verilog/NRFICE04/top.v 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 17:44:27 on Feb 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Lattice FPGA Edition vlog 2021.4 Compiler 2021.10 Oct 14 2021
# Start time: 17:44:27 on Feb 05,2023
# vlog -reportprogress 300 "+incdir+"E:/verilog/NRFICE04"" -work work E:/verilog/NRFICE04/testbench.v 
# -- Compiling module toptb
# 
# Top level modules:
# 	toptb
# End time: 17:44:27 on Feb 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" -lib work -L pmi_work -L ovi_ice40up toptb 
# Start time: 17:44:27 on Feb 05,2023
# //  ModelSim - Lattice FPGA Edition 2021.4 Oct 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.toptb
# Loading work.top
# Loading work.ebr8x16
# Loading work.ebr8x16_ipgen_lscc_ram_dq
# Loading work.ebr8x16_ipgen_lscc_ram_dq_main
# Loading work.ebr8x16_ipgen_lscc_write_through
# Loading work.ebr8x16_ipgen_lscc_ram_dq_inst
# Loading work.spi
# Loading work.pwm
# Loading work.ebr8x16_ipgen_lscc_ram_dq_core
# Loading ovi_ice40up.PDP4K
# Loading ovi_ice40up.EBR_B
# Loading ovi_ice40up.RAM40_4K
# Loading ovi_ice40up.read_data_decoder
# Loading ovi_ice40up.write_data_decoder
# Loading ovi_ice40up.mask_decoder
# Loading ovi_ice40up.RAM4K
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 13, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /toptb/UUT File: E:/verilog/NRFICE04/testbench.v Line: 27
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiState'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiBitCount'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'readWordHighFour'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledr'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledg'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledb'.
# .main_pane.wave.interior.cs.body.pw.wf
# ** Note: $stop    : E:/verilog/NRFICE04/testbench.v(184)
#    Time: 500 us  Iteration: 0  Instance: /toptb
# Break in Module toptb at E:/verilog/NRFICE04/testbench.v line 184
add wave -position insertpoint  \
sim:/toptb/UUT/spiBitCount
restart
# Closing VCD file "e:/verilog/NRFICE04/testbench.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'UUT'.  Expected 13, found 7.
#    Time: 0 ps  Iteration: 0  Instance: /toptb/UUT File: E:/verilog/NRFICE04/testbench.v Line: 27
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiState'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'spiBitCount'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'readWordHighFour'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledr'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledg'.
# ** Warning: (vsim-3722) E:/verilog/NRFICE04/testbench.v(27): [TFMPC] - Missing connection for port 'dbgledb'.
run
# ** Note: $stop    : E:/verilog/NRFICE04/testbench.v(184)
#    Time: 500 us  Iteration: 0  Instance: /toptb
# Break in Module toptb at E:/verilog/NRFICE04/testbench.v line 184
# End time: 17:45:18 on Feb 05,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 8
