Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||HPMS_0_layout_log.log;liberoaction://open_report/file/HPMS_0_layout_log.log||(null);(null)
HelpInfo,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.7\\\Synplify\\bin\mbin\assistant
Implementation;Synthesis;RootName:IGL2_CoreRISCV
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAHBLite in library COREAHBLITE_LIB||IGL2_CoreRISCV.srr(76);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/76||coreahblite.v(23);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v'/linenumber/23
Implementation;Synthesis|| CG775 ||@W:Found Component COREAHBTOAPB3 in library COREAHBTOAPB3_LIB||IGL2_CoreRISCV.srr(77);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/77||coreahbtoapb3.v(25);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core\coreahbtoapb3.v'/linenumber/25
Implementation;Synthesis|| CG775 ||@W:Found Component CoreAPB3 in library COREAPB3_LIB||IGL2_CoreRISCV.srr(78);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/78||coreapb3.v(31);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/31
Implementation;Synthesis|| CG775 ||@W:Found Component COREAXITOAHBL in library COREAXITOAHBL||IGL2_CoreRISCV.srr(79);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/79||CoreAXItoAHBL.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component COREJTAGDEBUG in library COREJTAGDEBUG_LIB||IGL2_CoreRISCV.srr(80);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/80||corejtagdebug.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v'/linenumber/21
Implementation;Synthesis|| CG775 ||@W:Found Component CoreTimer in library CORETIMER_LIB||IGL2_CoreRISCV.srr(81);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/81||coretimer.v(24);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v'/linenumber/24
Implementation;Synthesis|| CG775 ||@W:Found Component MIRSLV2MIRMSTRBRIDGE_AHB in library MIRSLV2MIRMSTRBRIDGE_AHB_LIB||IGL2_CoreRISCV.srr(82);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/82||mirslv2mirmstrbridge_ahb.v(21);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\USER\UserCore\MIRSLV2MIRMSTRBRIDGE_AHB\1.0.3\rtl\core\mirslv2mirmstrbridge_ahb.v'/linenumber/21
Implementation;Synthesis|| CG360 ||@W:No assignment to wire IA_PRDATA||IGL2_CoreRISCV.srr(610);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/610||coreapb3.v(244);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v'/linenumber/244
Implementation;Synthesis|| CL169 ||@W:Pruning register AXILenInt[3:0] ||IGL2_CoreRISCV.srr(664);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/664||CoreAXItoAHBL_AHBMasterCtrl.v(251);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v'/linenumber/251
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_both[1] ||IGL2_CoreRISCV.srr(817);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/817||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_neg[1] ||IGL2_CoreRISCV.srr(819);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/819||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.edge_pos[1] ||IGL2_CoreRISCV.srr(821);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/821||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_both[0] ||IGL2_CoreRISCV.srr(823);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/823||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_neg[0] ||IGL2_CoreRISCV.srr(825);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/825||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.edge_pos[0] ||IGL2_CoreRISCV.srr(827);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/827||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0||IGL2_CoreRISCV.srr(829);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/829||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL190 ||@W:Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0||IGL2_CoreRISCV.srr(830);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/830||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] ||IGL2_CoreRISCV.srr(831);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/831||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] ||IGL2_CoreRISCV.srr(833);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/833||coregpio.v(484);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/484
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_both[6] ||IGL2_CoreRISCV.srr(977);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/977||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_neg[6] ||IGL2_CoreRISCV.srr(979);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/979||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].APB_32.edge_pos[6] ||IGL2_CoreRISCV.srr(981);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/981||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin3[6] ||IGL2_CoreRISCV.srr(983);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/983||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin1[6] ||IGL2_CoreRISCV.srr(985);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/985||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[6].gpin2[6] ||IGL2_CoreRISCV.srr(987);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/987||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_both[5] ||IGL2_CoreRISCV.srr(989);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/989||coregpio.v(464);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/464
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_neg[5] ||IGL2_CoreRISCV.srr(991);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/991||coregpio.v(444);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/444
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].APB_32.edge_pos[5] ||IGL2_CoreRISCV.srr(993);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/993||coregpio.v(424);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/424
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin3[5] ||IGL2_CoreRISCV.srr(995);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/995||coregpio.v(317);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/317
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin1[5] ||IGL2_CoreRISCV.srr(997);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/997||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis|| CL169 ||@W:Pruning register xhdl1.GEN_BITS[5].gpin2[5] ||IGL2_CoreRISCV.srr(999);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\synthesis\IGL2_CoreRISCV.srr'/linenumber/999||coregpio.v(304);liberoaction://cross_probe/hdl/file/'C:\Users\ciaran.lappin\Documents\Boards\M2GL025_Future\Projects\MASTER\CoreRISCV_AXI4_BaseDesign\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v'/linenumber/304
Implementation;Synthesis||(null)||Please refer to the log file for details about 5547 Warning(s)||IGL2_CoreRISCV.srr;liberoaction://open_report/file/IGL2_CoreRISCV.srr||(null);(null)
Implementation;Place and Route;RootName:IGL2_CoreRISCV
Implementation;Place and Route||(null)||Please refer to the log file for details about 7 Info(s)||IGL2_CoreRISCV_layout_log.log;liberoaction://open_report/file/IGL2_CoreRISCV_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:IGL2_CoreRISCV
Implementation;Generate Bitstream||(null)||Please refer to the log file for details||IGL2_CoreRISCV_generateBitstream.log;liberoaction://open_report/file/IGL2_CoreRISCV_generateBitstream.log||(null);(null)
