m255
K4
z2
!s11f vlog 2020.3 2020.10, Oct 14 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Duncan/git/ForthCPU/registerFile/test/registerFileTests
vdpram
Z1 !s110 1695224925
!i10b 1
!s100 ]KDkaa3h4XkA0<3:7bL=@0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IN89Bl27b<1>7]l0UJbeTa1
R0
Z3 w1693837065
8C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v
FC:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v
!i122 18
L0 8 165
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OT;L;2020.3;71
r1
!s85 0
31
Z6 !s108 1695224925.000000
!s107 C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFile/source/dpram.v|
!s101 -O0
!i113 1
Z7 o-work work -O0
Z8 tCvgOpt 0
vregister_file
!s110 1695224924
!i10b 1
!s100 SOYLV@JHN_h67NzaQ65O72
R2
I25N5zGB=TX9j1:;OIk1kh0
R0
w1695224766
8C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v
FC:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v
!i122 15
L0 3 85
R4
R5
r1
!s85 0
31
!s108 1695224924.000000
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFile/source/register_file.v|
!s101 -O0
!i113 1
R7
R8
vregister_file_tests
R1
!i10b 1
!s100 =P5YCV1m@1O2aRR8gb:2S1
R2
I<fCzXaCXg3:dzg?V:^:S01
R0
w1695224921
8C:/Users/Duncan/git/ForthCPU/registerFile/test/register_file_tests.v
FC:/Users/Duncan/git/ForthCPU/registerFile/test/register_file_tests.v
!i122 16
L0 5 142
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/Duncan/git/ForthCPU/constants.v|C:/Users/Duncan/git/ForthCPU/registerFile/test/register_file_tests.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFile/test/register_file_tests.v|
!s101 -O0
!i113 1
R7
R8
vtb
R1
!i10b 1
!s100 hKZCG9@6>dK1=eaP^]C^L3
R2
I9<WGldN5<ZP2NJ23G9PRJ2
R0
R3
8C:/Users/Duncan/git/ForthCPU/registerFile/test/tb_dpram_tmpl.v
FC:/Users/Duncan/git/ForthCPU/registerFile/test/tb_dpram_tmpl.v
!i122 17
L0 3 127
R4
R5
r1
!s85 0
31
R6
!s107 C:/Users/Duncan/git/ForthCPU/registerFile/test/tb_dpram_tmpl.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Duncan/git/ForthCPU/registerFile/test/tb_dpram_tmpl.v|
!s101 -O0
!i113 1
R7
R8
