v 20130925 2
A 1900 1400 700 270 180 3 0 0 0 -1 -1
L 1900 2100 700 2100 3 0 0 0 -1 -1
L 700 2100 700 700 3 0 0 0 -1 -1
L 700 700 1900 700 3 0 0 0 -1 -1
T 1300 1300 9 12 1 0 0 0 1
nand
P 3500 1400 2800 1400 1 0 0
{
T 3700 1500 5 10 0 0 0 0 1
pintype=out
T 2545 1395 9 10 1 1 0 6 1
pinlabel=o
T 2795 1445 5 10 1 1 0 0 1
pinnumber=6
T 3700 1500 5 10 0 0 0 0 1
pinseq=6
}
A 2700 1400 100 0 360 3 0 0 0 -1 -1
P 0 1900 700 1900 1 0 0
{
T -200 1800 5 10 0 0 180 0 1
pintype=in
T 755 1895 9 10 1 1 0 0 1
pinlabel=i1
T 605 1945 5 10 1 1 0 6 1
pinnumber=1
T -200 1800 5 10 0 0 180 0 1
pinseq=1
}
P 0 900 700 900 1 0 0
{
T -200 800 5 10 0 0 180 0 1
pintype=in
T 755 895 9 10 1 1 0 0 1
pinlabel=i3
T 605 945 5 10 1 1 0 6 1
pinnumber=3
T -200 800 5 10 0 0 180 0 1
pinseq=3
}
P 0 1400 700 1400 1 0 0
{
T -200 1300 5 10 0 0 180 0 1
pintype=in
T 755 1395 9 10 1 1 0 0 1
pinlabel=i2
T 605 1445 5 10 1 1 0 6 1
pinnumber=2
T -200 1300 5 10 0 0 180 0 1
pinseq=2
}
P 1500 2800 1500 2100 1 0 0
{
T 1400 3000 5 10 0 0 90 0 1
pintype=pwr
T 1455 2000 9 10 1 1 180 6 1
pinlabel=o
T 1405 2450 5 10 1 1 180 0 1
pinnumber=4
T 1400 3000 5 10 0 0 90 0 1
pinseq=4
}
P 1500 0 1500 700 1 0 0
{
T 1600 -200 5 10 0 0 270 0 1
pintype=pwr
T 1645 900 9 10 1 1 180 0 1
pinlabel=gnd
T 1295 550 5 10 1 1 180 6 1
pinnumber=5
T 1600 -200 5 10 0 0 270 0 1
pinseq=5
}
T 1695 2395 8 10 0 0 0 0 1
numslots=0
T 1695 2595 8 10 0 0 0 0 1
device=NAND_GATE
T 1695 2795 8 10 0 0 0 0 1
description=three input NAND gate
T 1795 2295 8 10 1 1 0 0 1
refdes=X?
T 1695 3195 8 10 0 0 0 0 1
slotdef=0
T 1695 2995 8 10 0 0 0 0 1
footprint=0
