<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › unicore32 › mm › alignment.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>alignment.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * linux/arch/unicore32/mm/alignment.c</span>
<span class="cm"> *</span>
<span class="cm"> * Code specific to PKUnity SoC and UniCore ISA</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2001-2010 GUAN Xue-tao</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>
<span class="cm">/*</span>
<span class="cm"> * TODO:</span>
<span class="cm"> *  FPU ldm/stm not handling</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/compiler.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/errno.h&gt;</span>
<span class="cp">#include &lt;linux/string.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/sched.h&gt;</span>
<span class="cp">#include &lt;linux/uaccess.h&gt;</span>

<span class="cp">#include &lt;asm/tlbflush.h&gt;</span>
<span class="cp">#include &lt;asm/unaligned.h&gt;</span>

<span class="cp">#include &quot;mm.h&quot;</span>

<span class="cp">#define CODING_BITS(i)	(i &amp; 0xe0000120)</span>

<span class="cp">#define LDST_P_BIT(i)	(i &amp; (1 &lt;&lt; 28))	</span><span class="cm">/* Preindex             */</span><span class="cp"></span>
<span class="cp">#define LDST_U_BIT(i)	(i &amp; (1 &lt;&lt; 27))	</span><span class="cm">/* Add offset           */</span><span class="cp"></span>
<span class="cp">#define LDST_W_BIT(i)	(i &amp; (1 &lt;&lt; 25))	</span><span class="cm">/* Writeback            */</span><span class="cp"></span>
<span class="cp">#define LDST_L_BIT(i)	(i &amp; (1 &lt;&lt; 24))	</span><span class="cm">/* Load                 */</span><span class="cp"></span>

<span class="cp">#define LDST_P_EQ_U(i)	((((i) ^ ((i) &gt;&gt; 1)) &amp; (1 &lt;&lt; 27)) == 0)</span>

<span class="cp">#define LDSTH_I_BIT(i)	(i &amp; (1 &lt;&lt; 26))	</span><span class="cm">/* half-word immed      */</span><span class="cp"></span>
<span class="cp">#define LDM_S_BIT(i)	(i &amp; (1 &lt;&lt; 26))	</span><span class="cm">/* write ASR from BSR */</span><span class="cp"></span>
<span class="cp">#define LDM_H_BIT(i)	(i &amp; (1 &lt;&lt; 6))	</span><span class="cm">/* select r0-r15 or r16-r31 */</span><span class="cp"></span>

<span class="cp">#define RN_BITS(i)	((i &gt;&gt; 19) &amp; 31)	</span><span class="cm">/* Rn                   */</span><span class="cp"></span>
<span class="cp">#define RD_BITS(i)	((i &gt;&gt; 14) &amp; 31)	</span><span class="cm">/* Rd                   */</span><span class="cp"></span>
<span class="cp">#define RM_BITS(i)	(i &amp; 31)	</span><span class="cm">/* Rm                   */</span><span class="cp"></span>

<span class="cp">#define REGMASK_BITS(i)	(((i &amp; 0x7fe00) &gt;&gt; 3) | (i &amp; 0x3f))</span>
<span class="cp">#define OFFSET_BITS(i)	(i &amp; 0x03fff)</span>

<span class="cp">#define SHIFT_BITS(i)	((i &gt;&gt; 9) &amp; 0x1f)</span>
<span class="cp">#define SHIFT_TYPE(i)	(i &amp; 0xc0)</span>
<span class="cp">#define SHIFT_LSL	0x00</span>
<span class="cp">#define SHIFT_LSR	0x40</span>
<span class="cp">#define SHIFT_ASR	0x80</span>
<span class="cp">#define SHIFT_RORRRX	0xc0</span>

<span class="k">union</span> <span class="n">offset_union</span> <span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">un</span><span class="p">;</span>
	<span class="kt">signed</span> <span class="kt">long</span> <span class="n">sn</span><span class="p">;</span>
<span class="p">};</span>

<span class="cp">#define TYPE_ERROR	0</span>
<span class="cp">#define TYPE_FAULT	1</span>
<span class="cp">#define TYPE_LDST	2</span>
<span class="cp">#define TYPE_DONE	3</span>
<span class="cp">#define TYPE_SWAP  4</span>
<span class="cp">#define TYPE_COLS  5		</span><span class="cm">/* Coprocessor load/store */</span><span class="cp"></span>

<span class="cp">#define get8_unaligned_check(val, addr, err)		\</span>
<span class="cp">	__asm__(					\</span>
<span class="cp">	&quot;1:	ldb.u	%1, [%2], #1\n&quot;			\</span>
<span class="cp">	&quot;2:\n&quot;						\</span>
<span class="cp">	&quot;	.pushsection .fixup,\&quot;ax\&quot;\n&quot;		\</span>
<span class="cp">	&quot;	.align	2\n&quot;				\</span>
<span class="cp">	&quot;3:	mov	%0, #1\n&quot;			\</span>
<span class="cp">	&quot;	b	2b\n&quot;				\</span>
<span class="cp">	&quot;	.popsection\n&quot;				\</span>
<span class="cp">	&quot;	.pushsection __ex_table,\&quot;a\&quot;\n&quot;		\</span>
<span class="cp">	&quot;	.align	3\n&quot;				\</span>
<span class="cp">	&quot;	.long	1b, 3b\n&quot;			\</span>
<span class="cp">	&quot;	.popsection\n&quot;				\</span>
<span class="cp">	: &quot;=r&quot; (err), &quot;=&amp;r&quot; (val), &quot;=r&quot; (addr)		\</span>
<span class="cp">	: &quot;0&quot; (err), &quot;2&quot; (addr))</span>

<span class="cp">#define get8t_unaligned_check(val, addr, err)		\</span>
<span class="cp">	__asm__(					\</span>
<span class="cp">	&quot;1:	ldb.u	%1, [%2], #1\n&quot;			\</span>
<span class="cp">	&quot;2:\n&quot;						\</span>
<span class="cp">	&quot;	.pushsection .fixup,\&quot;ax\&quot;\n&quot;		\</span>
<span class="cp">	&quot;	.align	2\n&quot;				\</span>
<span class="cp">	&quot;3:	mov	%0, #1\n&quot;			\</span>
<span class="cp">	&quot;	b	2b\n&quot;				\</span>
<span class="cp">	&quot;	.popsection\n&quot;				\</span>
<span class="cp">	&quot;	.pushsection __ex_table,\&quot;a\&quot;\n&quot;		\</span>
<span class="cp">	&quot;	.align	3\n&quot;				\</span>
<span class="cp">	&quot;	.long	1b, 3b\n&quot;			\</span>
<span class="cp">	&quot;	.popsection\n&quot;				\</span>
<span class="cp">	: &quot;=r&quot; (err), &quot;=&amp;r&quot; (val), &quot;=r&quot; (addr)		\</span>
<span class="cp">	: &quot;0&quot; (err), &quot;2&quot; (addr))</span>

<span class="cp">#define get16_unaligned_check(val, addr)			\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned int err = 0, v, a = addr;		\</span>
<span class="cp">		get8_unaligned_check(val, a, err);		\</span>
<span class="cp">		get8_unaligned_check(v, a, err);		\</span>
<span class="cp">		val |= v &lt;&lt; 8;					\</span>
<span class="cp">		if (err)					\</span>
<span class="cp">			goto fault;				\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define put16_unaligned_check(val, addr)			\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned int err = 0, v = val, a = addr;	\</span>
<span class="cp">		__asm__(					\</span>
<span class="cp">		&quot;1:	stb.u	%1, [%2], #1\n&quot;			\</span>
<span class="cp">		&quot;	mov	%1, %1 &gt;&gt; #8\n&quot;			\</span>
<span class="cp">		&quot;2:	stb.u	%1, [%2]\n&quot;			\</span>
<span class="cp">		&quot;3:\n&quot;						\</span>
<span class="cp">		&quot;	.pushsection .fixup,\&quot;ax\&quot;\n&quot;		\</span>
<span class="cp">		&quot;	.align	2\n&quot;				\</span>
<span class="cp">		&quot;4:	mov	%0, #1\n&quot;			\</span>
<span class="cp">		&quot;	b	3b\n&quot;				\</span>
<span class="cp">		&quot;	.popsection\n&quot;				\</span>
<span class="cp">		&quot;	.pushsection __ex_table,\&quot;a\&quot;\n&quot;		\</span>
<span class="cp">		&quot;	.align	3\n&quot;				\</span>
<span class="cp">		&quot;	.long	1b, 4b\n&quot;			\</span>
<span class="cp">		&quot;	.long	2b, 4b\n&quot;			\</span>
<span class="cp">		&quot;	.popsection\n&quot;				\</span>
<span class="cp">		: &quot;=r&quot; (err), &quot;=&amp;r&quot; (v), &quot;=&amp;r&quot; (a)		\</span>
<span class="cp">		: &quot;0&quot; (err), &quot;1&quot; (v), &quot;2&quot; (a));			\</span>
<span class="cp">		if (err)					\</span>
<span class="cp">			goto fault;				\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define __put32_unaligned_check(ins, val, addr)			\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned int err = 0, v = val, a = addr;	\</span>
<span class="cp">		__asm__(					\</span>
<span class="cp">		&quot;1:	&quot;ins&quot;	%1, [%2], #1\n&quot;			\</span>
<span class="cp">		&quot;	mov	%1, %1 &gt;&gt; #8\n&quot;			\</span>
<span class="cp">		&quot;2:	&quot;ins&quot;	%1, [%2], #1\n&quot;			\</span>
<span class="cp">		&quot;	mov	%1, %1 &gt;&gt; #8\n&quot;			\</span>
<span class="cp">		&quot;3:	&quot;ins&quot;	%1, [%2], #1\n&quot;			\</span>
<span class="cp">		&quot;	mov	%1, %1 &gt;&gt; #8\n&quot;			\</span>
<span class="cp">		&quot;4:	&quot;ins&quot;	%1, [%2]\n&quot;			\</span>
<span class="cp">		&quot;5:\n&quot;						\</span>
<span class="cp">		&quot;	.pushsection .fixup,\&quot;ax\&quot;\n&quot;		\</span>
<span class="cp">		&quot;	.align	2\n&quot;				\</span>
<span class="cp">		&quot;6:	mov	%0, #1\n&quot;			\</span>
<span class="cp">		&quot;	b	5b\n&quot;				\</span>
<span class="cp">		&quot;	.popsection\n&quot;				\</span>
<span class="cp">		&quot;	.pushsection __ex_table,\&quot;a\&quot;\n&quot;		\</span>
<span class="cp">		&quot;	.align	3\n&quot;				\</span>
<span class="cp">		&quot;	.long	1b, 6b\n&quot;			\</span>
<span class="cp">		&quot;	.long	2b, 6b\n&quot;			\</span>
<span class="cp">		&quot;	.long	3b, 6b\n&quot;			\</span>
<span class="cp">		&quot;	.long	4b, 6b\n&quot;			\</span>
<span class="cp">		&quot;	.popsection\n&quot;				\</span>
<span class="cp">		: &quot;=r&quot; (err), &quot;=&amp;r&quot; (v), &quot;=&amp;r&quot; (a)		\</span>
<span class="cp">		: &quot;0&quot; (err), &quot;1&quot; (v), &quot;2&quot; (a));			\</span>
<span class="cp">		if (err)					\</span>
<span class="cp">			goto fault;				\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define get32_unaligned_check(val, addr)			\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned int err = 0, v, a = addr;		\</span>
<span class="cp">		get8_unaligned_check(val, a, err);		\</span>
<span class="cp">		get8_unaligned_check(v, a, err);		\</span>
<span class="cp">		val |= v &lt;&lt; 8;					\</span>
<span class="cp">		get8_unaligned_check(v, a, err);		\</span>
<span class="cp">		val |= v &lt;&lt; 16;					\</span>
<span class="cp">		get8_unaligned_check(v, a, err);		\</span>
<span class="cp">		val |= v &lt;&lt; 24;					\</span>
<span class="cp">		if (err)					\</span>
<span class="cp">			goto fault;				\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define put32_unaligned_check(val, addr)			\</span>
<span class="cp">	__put32_unaligned_check(&quot;stb.u&quot;, val, addr)</span>

<span class="cp">#define get32t_unaligned_check(val, addr)			\</span>
<span class="cp">	do {							\</span>
<span class="cp">		unsigned int err = 0, v, a = addr;		\</span>
<span class="cp">		get8t_unaligned_check(val, a, err);		\</span>
<span class="cp">		get8t_unaligned_check(v, a, err);		\</span>
<span class="cp">		val |= v &lt;&lt; 8;					\</span>
<span class="cp">		get8t_unaligned_check(v, a, err);		\</span>
<span class="cp">		val |= v &lt;&lt; 16;					\</span>
<span class="cp">		get8t_unaligned_check(v, a, err);		\</span>
<span class="cp">		val |= v &lt;&lt; 24;					\</span>
<span class="cp">		if (err)					\</span>
<span class="cp">			goto fault;				\</span>
<span class="cp">	} while (0)</span>

<span class="cp">#define put32t_unaligned_check(val, addr)			\</span>
<span class="cp">	__put32_unaligned_check(&quot;stb.u&quot;, val, addr)</span>

<span class="k">static</span> <span class="kt">void</span>
<span class="nf">do_alignment_finish_ldst</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">instr</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">,</span> <span class="k">union</span> <span class="n">offset_union</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">LDST_U_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">=</span> <span class="o">-</span><span class="n">offset</span><span class="p">.</span><span class="n">un</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">LDST_P_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">addr</span> <span class="o">+=</span> <span class="n">offset</span><span class="p">.</span><span class="n">un</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">LDST_P_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">)</span> <span class="o">||</span> <span class="n">LDST_W_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">RN_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">)]</span> <span class="o">=</span> <span class="n">addr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">do_alignment_ldrhstrh</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">instr</span><span class="p">,</span>
		      <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd</span> <span class="o">=</span> <span class="n">RD_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">);</span>

	<span class="cm">/* old value 0x40002120, can&#39;t judge swap instr correctly */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">instr</span> <span class="o">&amp;</span> <span class="mh">0x4b003fe0</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x40000120</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">swp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">LDST_L_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span><span class="p">;</span>
		<span class="n">get16_unaligned_check</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>

		<span class="cm">/* signed half-word? */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">instr</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">=</span> <span class="p">(</span><span class="kt">signed</span> <span class="kt">long</span><span class="p">)((</span><span class="kt">signed</span> <span class="kt">short</span><span class="p">)</span><span class="n">val</span><span class="p">);</span>

		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">rd</span><span class="p">]</span> <span class="o">=</span> <span class="n">val</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">put16_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">rd</span><span class="p">],</span> <span class="n">addr</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">TYPE_LDST</span><span class="p">;</span>

<span class="nl">swp:</span>
	<span class="cm">/* only handle swap word</span>
<span class="cm">	 * for swap byte should not active this alignment exception */</span>
	<span class="n">get32_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">RD_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">)],</span> <span class="n">addr</span><span class="p">);</span>
	<span class="n">put32_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">RM_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">)],</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">TYPE_SWAP</span><span class="p">;</span>

<span class="nl">fault:</span>
	<span class="k">return</span> <span class="n">TYPE_FAULT</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">do_alignment_ldrstr</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">instr</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd</span> <span class="o">=</span> <span class="n">RD_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">LDST_P_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">LDST_W_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">trans</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">LDST_L_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">get32_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">rd</span><span class="p">],</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">put32_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">rd</span><span class="p">],</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">TYPE_LDST</span><span class="p">;</span>

<span class="nl">trans:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">LDST_L_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">get32t_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">rd</span><span class="p">],</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">put32t_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">rd</span><span class="p">],</span> <span class="n">addr</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">TYPE_LDST</span><span class="p">;</span>

<span class="nl">fault:</span>
	<span class="k">return</span> <span class="n">TYPE_FAULT</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * LDM/STM alignment handler.</span>
<span class="cm"> *</span>
<span class="cm"> * There are 4 variants of this instruction:</span>
<span class="cm"> *</span>
<span class="cm"> * B = rn pointer before instruction, A = rn pointer after instruction</span>
<span class="cm"> *              ------ increasing address -----&gt;</span>
<span class="cm"> *	        |    | r0 | r1 | ... | rx |    |</span>
<span class="cm"> * PU = 01             B                    A</span>
<span class="cm"> * PU = 11        B                    A</span>
<span class="cm"> * PU = 00        A                    B</span>
<span class="cm"> * PU = 10             A                    B</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span>
<span class="nf">do_alignment_ldmstm</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">instr</span><span class="p">,</span>
		    <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">rd</span><span class="p">,</span> <span class="n">rn</span><span class="p">,</span> <span class="n">pc_correction</span><span class="p">,</span> <span class="n">reg_correction</span><span class="p">,</span> <span class="n">nr_regs</span><span class="p">,</span> <span class="n">regbits</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">eaddr</span><span class="p">,</span> <span class="n">newaddr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">LDM_S_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="k">goto</span> <span class="n">bad</span><span class="p">;</span>

	<span class="n">pc_correction</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>	<span class="cm">/* processor implementation defined */</span>

	<span class="cm">/* count the number of registers in the mask to be transferred */</span>
	<span class="n">nr_regs</span> <span class="o">=</span> <span class="n">hweight16</span><span class="p">(</span><span class="n">REGMASK_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>

	<span class="n">rn</span> <span class="o">=</span> <span class="n">RN_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">);</span>
	<span class="n">newaddr</span> <span class="o">=</span> <span class="n">eaddr</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">rn</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">LDST_U_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">nr_regs</span> <span class="o">=</span> <span class="o">-</span><span class="n">nr_regs</span><span class="p">;</span>
	<span class="n">newaddr</span> <span class="o">+=</span> <span class="n">nr_regs</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">LDST_U_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">eaddr</span> <span class="o">=</span> <span class="n">newaddr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">LDST_P_EQ_U</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>	<span class="cm">/* U = P */</span>
		<span class="n">eaddr</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="cm">/*</span>
<span class="cm">	 * This is a &quot;hint&quot; - we already have eaddr worked out by the</span>
<span class="cm">	 * processor for us.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">addr</span> <span class="o">!=</span> <span class="n">eaddr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;LDMSTM: PC = %08lx, instr = %08lx, &quot;</span>
		       <span class="s">&quot;addr = %08lx, eaddr = %08lx</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">instruction_pointer</span><span class="p">(</span><span class="n">regs</span><span class="p">),</span> <span class="n">instr</span><span class="p">,</span> <span class="n">addr</span><span class="p">,</span> <span class="n">eaddr</span><span class="p">);</span>
		<span class="n">show_regs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">LDM_H_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">reg_correction</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">reg_correction</span> <span class="o">=</span> <span class="mh">0x00</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">regbits</span> <span class="o">=</span> <span class="n">REGMASK_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">),</span> <span class="n">rd</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">regbits</span><span class="p">;</span>
	     <span class="n">regbits</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">,</span> <span class="n">rd</span> <span class="o">+=</span> <span class="mi">1</span><span class="p">)</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">regbits</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">LDST_L_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
				<span class="n">get32_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span>
					<span class="n">uregs</span><span class="p">[</span><span class="n">rd</span> <span class="o">+</span> <span class="n">reg_correction</span><span class="p">],</span> <span class="n">eaddr</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">put32_unaligned_check</span><span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span>
					<span class="n">uregs</span><span class="p">[</span><span class="n">rd</span> <span class="o">+</span> <span class="n">reg_correction</span><span class="p">],</span> <span class="n">eaddr</span><span class="p">);</span>
			<span class="n">eaddr</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">LDST_W_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
		<span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">rn</span><span class="p">]</span> <span class="o">=</span> <span class="n">newaddr</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">TYPE_DONE</span><span class="p">;</span>

<span class="nl">fault:</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">UCreg_pc</span> <span class="o">-=</span> <span class="n">pc_correction</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">TYPE_FAULT</span><span class="p">;</span>

<span class="nl">bad:</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Alignment trap: not handling ldm with s-bit set</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">TYPE_ERROR</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span>
<span class="nf">do_alignment</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">error_code</span><span class="p">,</span> <span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">union</span> <span class="n">offset_union</span> <span class="n">offset</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">instr</span><span class="p">,</span> <span class="n">instrptr</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">handler</span><span class="p">)</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">addr</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">instr</span><span class="p">,</span>
			<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">type</span><span class="p">;</span>

	<span class="n">instrptr</span> <span class="o">=</span> <span class="n">instruction_pointer</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">instrptr</span> <span class="o">&gt;=</span> <span class="n">PAGE_OFFSET</span><span class="p">)</span>
		<span class="n">instr</span> <span class="o">=</span> <span class="o">*</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="o">*</span><span class="p">)</span><span class="n">instrptr</span><span class="p">;</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">__asm__</span> <span class="n">__volatile__</span><span class="p">(</span>
				<span class="s">&quot;ldw.u	%0, [%1]</span><span class="se">\n</span><span class="s">&quot;</span>
				<span class="o">:</span> <span class="s">&quot;=&amp;r&quot;</span><span class="p">(</span><span class="n">instr</span><span class="p">)</span>
				<span class="o">:</span> <span class="s">&quot;r&quot;</span><span class="p">(</span><span class="n">instrptr</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">UCreg_pc</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">CODING_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x40000120</span>:	<span class="cm">/* ldrh or strh */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">LDSTH_I_BIT</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span>
			<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">=</span> <span class="p">(</span><span class="n">instr</span> <span class="o">&amp;</span> <span class="mh">0x3e00</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span> <span class="o">|</span> <span class="p">(</span><span class="n">instr</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">RM_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">)];</span>
		<span class="n">handler</span> <span class="o">=</span> <span class="n">do_alignment_ldrhstrh</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x60000000</span>:	<span class="cm">/* ldr or str immediate */</span>
	<span class="k">case</span> <span class="mh">0x60000100</span>:	<span class="cm">/* ldr or str immediate */</span>
	<span class="k">case</span> <span class="mh">0x60000020</span>:	<span class="cm">/* ldr or str immediate */</span>
	<span class="k">case</span> <span class="mh">0x60000120</span>:	<span class="cm">/* ldr or str immediate */</span>
		<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">=</span> <span class="n">OFFSET_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">);</span>
		<span class="n">handler</span> <span class="o">=</span> <span class="n">do_alignment_ldrstr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x40000000</span>:	<span class="cm">/* ldr or str register */</span>
		<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">=</span> <span class="n">regs</span><span class="o">-&gt;</span><span class="n">uregs</span><span class="p">[</span><span class="n">RM_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">)];</span>
		<span class="p">{</span>
			<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">shiftval</span> <span class="o">=</span> <span class="n">SHIFT_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">);</span>

			<span class="k">switch</span> <span class="p">(</span><span class="n">SHIFT_TYPE</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">SHIFT_LSL</span>:
				<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">&lt;&lt;=</span> <span class="n">shiftval</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="k">case</span> <span class="n">SHIFT_LSR</span>:
				<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">&gt;&gt;=</span> <span class="n">shiftval</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="k">case</span> <span class="n">SHIFT_ASR</span>:
				<span class="n">offset</span><span class="p">.</span><span class="n">sn</span> <span class="o">&gt;&gt;=</span> <span class="n">shiftval</span><span class="p">;</span>
				<span class="k">break</span><span class="p">;</span>

			<span class="k">case</span> <span class="n">SHIFT_RORRRX</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">shiftval</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">regs</span><span class="o">-&gt;</span><span class="n">UCreg_asr</span> <span class="o">&amp;</span> <span class="n">PSR_C_BIT</span><span class="p">)</span>
						<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">|=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">31</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span>
					<span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">=</span> <span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">&gt;&gt;</span> <span class="n">shiftval</span> <span class="o">|</span>
					    <span class="n">offset</span><span class="p">.</span><span class="n">un</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="mi">32</span> <span class="o">-</span> <span class="n">shiftval</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="n">handler</span> <span class="o">=</span> <span class="n">do_alignment_ldrstr</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="k">case</span> <span class="mh">0x80000000</span>:	<span class="cm">/* ldm or stm */</span>
	<span class="k">case</span> <span class="mh">0x80000020</span>:	<span class="cm">/* ldm or stm */</span>
		<span class="n">handler</span> <span class="o">=</span> <span class="n">do_alignment_ldmstm</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>

	<span class="nl">default:</span>
		<span class="k">goto</span> <span class="n">bad</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">type</span> <span class="o">=</span> <span class="n">handler</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">instr</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">TYPE_ERROR</span> <span class="o">||</span> <span class="n">type</span> <span class="o">==</span> <span class="n">TYPE_FAULT</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">bad_or_fault</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">TYPE_LDST</span><span class="p">)</span>
		<span class="n">do_alignment_finish_ldst</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">instr</span><span class="p">,</span> <span class="n">regs</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">bad_or_fault:</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">==</span> <span class="n">TYPE_ERROR</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">bad</span><span class="p">;</span>
	<span class="n">regs</span><span class="o">-&gt;</span><span class="n">UCreg_pc</span> <span class="o">-=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="cm">/*</span>
<span class="cm">	 * We got a fault - fix it up, or die.</span>
<span class="cm">	 */</span>
	<span class="n">do_bad_area</span><span class="p">(</span><span class="n">addr</span><span class="p">,</span> <span class="n">error_code</span><span class="p">,</span> <span class="n">regs</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">bad:</span>
	<span class="cm">/*</span>
<span class="cm">	 * Oops, we didn&#39;t handle the instruction.</span>
<span class="cm">	 * However, we must handle fpu instr firstly.</span>
<span class="cm">	 */</span>
<span class="cp">#ifdef CONFIG_UNICORE_FPU_F64</span>
	<span class="cm">/* handle co.load/store */</span>
<span class="cp">#define CODING_COLS                0xc0000000</span>
<span class="cp">#define COLS_OFFSET_BITS(i)	(i &amp; 0x1FF)</span>
<span class="cp">#define COLS_L_BITS(i)		(i &amp; (1&lt;&lt;24))</span>
<span class="cp">#define COLS_FN_BITS(i)		((i&gt;&gt;14) &amp; 31)</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">instr</span> <span class="o">&amp;</span> <span class="mh">0xe0000000</span><span class="p">)</span> <span class="o">==</span> <span class="n">CODING_COLS</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">fn</span> <span class="o">=</span> <span class="n">COLS_FN_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">);</span>
		<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">val</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">COLS_L_BITS</span><span class="p">(</span><span class="n">instr</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">get32t_unaligned_check</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">fn</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#define ASM_MTF(n)	case n:						\</span>
<span class="cp">			__asm__ __volatile__(&quot;MTF %0, F&quot; __stringify(n)	\</span>
<span class="cp">				: : &quot;r&quot;(val));				\</span>
<span class="cp">			break;</span>
			<span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
			<span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
			<span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">9</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">11</span><span class="p">);</span>
			<span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">12</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">13</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">14</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
			<span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">17</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">18</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">19</span><span class="p">);</span>
			<span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">21</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">22</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">23</span><span class="p">);</span>
			<span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">24</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">25</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">26</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">27</span><span class="p">);</span>
			<span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">28</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">29</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">30</span><span class="p">);</span> <span class="n">ASM_MTF</span><span class="p">(</span><span class="mi">31</span><span class="p">);</span>
<span class="cp">#undef ASM_MTF</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">fn</span><span class="p">)</span> <span class="p">{</span>
<span class="cp">#define ASM_MFF(n)	case n:						\</span>
<span class="cp">			__asm__ __volatile__(&quot;MFF %0, F&quot; __stringify(n)	\</span>
<span class="cp">				: : &quot;r&quot;(val));				\</span>
<span class="cp">			break;</span>
			<span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
			<span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">6</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">7</span><span class="p">);</span>
			<span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">9</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">11</span><span class="p">);</span>
			<span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">12</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">13</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">14</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">15</span><span class="p">);</span>
			<span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">17</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">18</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">19</span><span class="p">);</span>
			<span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">21</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">22</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">23</span><span class="p">);</span>
			<span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">24</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">25</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">26</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">27</span><span class="p">);</span>
			<span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">28</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">29</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">30</span><span class="p">);</span> <span class="n">ASM_MFF</span><span class="p">(</span><span class="mi">31</span><span class="p">);</span>
<span class="cp">#undef ASM_MFF</span>
			<span class="p">}</span>
			<span class="n">put32t_unaligned_check</span><span class="p">(</span><span class="n">val</span><span class="p">,</span> <span class="n">addr</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">return</span> <span class="n">TYPE_COLS</span><span class="p">;</span>
	<span class="p">}</span>
<span class="nl">fault:</span>
	<span class="k">return</span> <span class="n">TYPE_FAULT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Alignment trap: not handling instruction &quot;</span>
	       <span class="s">&quot;%08lx at [&lt;%08lx&gt;]</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">instr</span><span class="p">,</span> <span class="n">instrptr</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * This needs to be done after sysctl_init, otherwise sys/ will be</span>
<span class="cm"> * overwritten.  Actually, this shouldn&#39;t be in sys/ at all since</span>
<span class="cm"> * it isn&#39;t a sysctl, and it doesn&#39;t contain sysctl information.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">alignment_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">hook_fault_code</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="n">do_alignment</span><span class="p">,</span> <span class="n">SIGBUS</span><span class="p">,</span> <span class="n">BUS_ADRALN</span><span class="p">,</span>
			<span class="s">&quot;alignment exception&quot;</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">fs_initcall</span><span class="p">(</span><span class="n">alignment_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
