% Options for packages loaded elsewhere
\PassOptionsToPackage{unicode}{hyperref}
\PassOptionsToPackage{hyphens}{url}
%
\documentclass[
]{article}
\usepackage{amsmath,amssymb}
\usepackage{iftex}
\ifPDFTeX
  \usepackage[T1]{fontenc}
  \usepackage[utf8]{inputenc}
  \usepackage{textcomp} % provide euro and other symbols
\else % if luatex or xetex
  \usepackage{unicode-math} % this also loads fontspec
  \defaultfontfeatures{Scale=MatchLowercase}
  \defaultfontfeatures[\rmfamily]{Ligatures=TeX,Scale=1}
\fi
\usepackage{lmodern}
\ifPDFTeX\else
  % xetex/luatex font selection
\fi
% Use upquote if available, for straight quotes in verbatim environments
\IfFileExists{upquote.sty}{\usepackage{upquote}}{}
\IfFileExists{microtype.sty}{% use microtype if available
  \usepackage[]{microtype}
  \UseMicrotypeSet[protrusion]{basicmath} % disable protrusion for tt fonts
}{}
\makeatletter
\@ifundefined{KOMAClassName}{% if non-KOMA class
  \IfFileExists{parskip.sty}{%
    \usepackage{parskip}
  }{% else
    \setlength{\parindent}{0pt}
    \setlength{\parskip}{6pt plus 2pt minus 1pt}}
}{% if KOMA class
  \KOMAoptions{parskip=half}}
\makeatother
\usepackage{xcolor}
\usepackage{longtable,booktabs,array}
\usepackage{calc} % for calculating minipage widths
% Correct order of tables after \paragraph or \subparagraph
\usepackage{etoolbox}
\makeatletter
\patchcmd\longtable{\par}{\if@noskipsec\mbox{}\fi\par}{}{}
\makeatother
% Allow footnotes in longtable head/foot
\IfFileExists{footnotehyper.sty}{\usepackage{footnotehyper}}{\usepackage{footnote}}
\makesavenoteenv{longtable}
\setlength{\emergencystretch}{3em} % prevent overfull lines
\providecommand{\tightlist}{%
  \setlength{\itemsep}{0pt}\setlength{\parskip}{0pt}}
\setcounter{secnumdepth}{-\maxdimen} % remove section numbering
\ifLuaTeX
  \usepackage{selnolig}  % disable illegal ligatures
\fi
\usepackage{bookmark}
\IfFileExists{xurl.sty}{\usepackage{xurl}}{} % add URL line breaks if available
\urlstyle{same}
\hypersetup{
  hidelinks,
  pdfcreator={LaTeX via pandoc}}

\author{}
\date{}

\begin{document}

\section{ADC Test Chip Design Plan}\label{adc-test-chip-design-plan}

\subsection{ADC Test Chip IO}\label{adc-test-chip-io}

\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\columnwidth - 4\tabcolsep) * \real{0.3030}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 4\tabcolsep) * \real{0.3030}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 4\tabcolsep) * \real{0.3939}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Pin Name
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Pad Type
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Pin Purpose
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\texttt{seq\_init\_p} & LVDS RX & Sequencing: DAC initialization \\
\texttt{seq\_init\_n} & LVDS RX & Sequencing: DAC initialization \\
\texttt{seq\_samp\_p} & LVDS RX & Sequencing: Sample phase control \\
\texttt{seq\_samp\_n} & LVDS RX & Sequencing: Sample phase control \\
\texttt{seq\_cmp\_p} & LVDS RX & Sequencing: Comparator timing \\
\texttt{seq\_cmp\_n} & LVDS RX & Sequencing: Comparator timing \\
\texttt{seq\_logic\_p} & LVDS RX & Sequencing: SAR logic timing \\
\texttt{seq\_logic\_n} & LVDS RX & Sequencing: SAR logic timing \\
\texttt{vdd\_a} & Power & Analog supply positive \\
\texttt{vss\_a} & GND & Analog supply negative \\
\texttt{vdd\_d} & Power & Digital supply positive \\
\texttt{vss\_d} & GND & Digital supply negative \\
\texttt{vdd\_io} & Power & I/O supply positive \\
\texttt{vss\_io} & GND & I/O supply negative \\
\texttt{vdd\_dac} & Power & DAC supply positive \\
\texttt{vss\_dac} & GND & DAC supply negative \\
\texttt{spi\_sclk} & CMOS Input & SPI serial clock \\
\texttt{spi\_sdi} & CMOS Input & SPI device input (MOSI) \\
\texttt{spi\_sdo} & CMOS Output & SPI master output (MISO) \\
\texttt{spi\_cs\_b} & CMOS Input & Chip select (shift in low, load on
rising edge) \\
\texttt{vin\_p} & Analog & Analog input positive \\
\texttt{vin\_n} & Analog & Analog input negative \\
\texttt{comp\_out\_p} & LVDS TX & Data output positive \\
\texttt{comp\_out\_n} & LVDS TX & Data output negative \\
\texttt{reset\_b} & CMOS Input & Global reset (active low, set all regs
= 0) \\
\end{longtable}

\textbf{Total: 25 pins}

\subsection{SPI Configuration Register (65
bits)}\label{spi-configuration-register-65-bits}

\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\columnwidth - 6\tabcolsep) * \real{0.3235}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 6\tabcolsep) * \real{0.2059}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 6\tabcolsep) * \real{0.2647}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 6\tabcolsep) * \real{0.2059}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Bit Field
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Width
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Purpose
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Notes
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\texttt{chan\_en{[}15:0{]}} & 16 & Channel enable & Arbitrary number of
1s allowed.One bit routed to each of 16 ADCs. \\
\texttt{chan\_sel{[}15:0{]}} & 16 & Channel select & Must be one-hot
encoded.One bit routed to each of 16 ADCs. \\
\texttt{dac\_init{[}M-1:0{]}} & M & DAC initial values & Initial values
for each DAC bit.All M bits routed to each ADC. \\
\texttt{manual} & 1 & Manual/Auto mode & Controls DAC update source:0 =
comparator output,1 = \texttt{dac\_init} register.Routed to all ADCs. \\
\textbf{Total bits:} & & \textbf{65} & \\
\end{longtable}

\textbf{Register Layout:}
\texttt{{[}64{]}\ manual\ \textbar{}\ {[}63:48{]}\ dac\_init{[}15:0{]}\ \textbar{}\ {[}47:32{]}\ chan\_sel{[}15:0{]}\ \textbar{}\ {[}31:16{]}\ chan\_en{[}15:0{]}}

\subsection{ADC Operation Modes}\label{adc-operation-modes}

\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\columnwidth - 10\tabcolsep) * \real{0.0674}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 10\tabcolsep) * \real{0.2135}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 10\tabcolsep) * \real{0.2022}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 10\tabcolsep) * \real{0.2022}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 10\tabcolsep) * \real{0.1461}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 10\tabcolsep) * \real{0.1685}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Mode
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Channels Selected
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Channels Enabled
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
DAC Init Setting
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Manual Mode
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Notes/Purpose
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
1 & One channel (one-hot) & One channel (single bit) & Conventional,
Monotonic, or BSS mode & Off & Normal ADC characterization \\
2 & One channel (one-hot) & All channels (all bits set) & Conventional,
Monotonic, or BSS mode & Off & Characterizing impact of VREF noise \\
3 & One channel (one-hot) & One channel (single bit) & Dynamically
updated externally & On & Calibration mode: external control of DAC
state based on COMP output \\
\end{longtable}

\textbf{DAC Init Modes:} - \textbf{Conventional:} Standard binary
weighted DAC initialization - \textbf{Monotonic:} Ensures monotonic DAC
behavior - \textbf{BSS:} Binary Scaled Segmented DAC initialization

\subsection{Channel Parameter
Combinations}\label{channel-parameter-combinations}

\textbf{Design Space Exploration:}

\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\columnwidth - 2\tabcolsep) * \real{0.5500}}
  >{\raggedright\arraybackslash}p{(\columnwidth - 2\tabcolsep) * \real{0.4500}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Parameter
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Options
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
N:M Ratio & 12:17, 10:13 \\
Coarse-Fine Architecture & Cap. Difference, Vref RDAC Scaling, Bridge
Capacitor \\
Total Capacitance (Ctot) & 1pF, 2pF \\
\end{longtable}

\textbf{All Combinations (2 × 3 × 2 = 12 total):}

\begin{longtable}[]{@{}llll@{}}
\toprule\noalign{}
Config & N:M & Coarse-Fine Architecture & Ctot \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
1 & 12:17 & Cap. Difference & 1pF \\
2 & 12:17 & Cap. Difference & 2pF \\
3 & 12:17 & Vref RDAC Scaling & 1pF \\
4 & 12:17 & Vref RDAC Scaling & 2pF \\
5 & 12:17 & Bridge Capacitor & 1pF \\
6 & 12:17 & Bridge Capacitor & 2pF \\
7 & 10:13 & Cap. Difference & 1pF \\
8 & 10:13 & Cap. Difference & 2pF \\
9 & 10:13 & Vref RDAC Scaling & 1pF \\
10 & 10:13 & Vref RDAC Scaling & 2pF \\
11 & 10:13 & Bridge Capacitor & 1pF \\
12 & 10:13 & Bridge Capacitor & 2pF \\
\end{longtable}

\textbf{Note:} Each configuration can be implemented in separate ADC
channels for direct comparison.

\end{document}
