<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="my_ALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="my_ALU.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="my_ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="my_ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_ALU.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="my_ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="my_ALU.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="my_ALU.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="my_ALU.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="my_ALU.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="my_ALU.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_ALU.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="my_ALU.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="my_ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="my_ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="my_ALU.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="my_ALU.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="my_ALU.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="my_ALU.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="my_ALU.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="my_ALU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="my_ALU_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_ALU_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="my_ALU_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="my_ALU_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="my_ALU_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_ALU_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_ALU_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="my_ALU_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="my_ALU_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_ALU_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="my_ALU_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="my_ALU_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_ALU_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="my_ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="my_ALU_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="my_ALU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="my_ALU_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="my_ALU_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="my_alu.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="my_alu.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="my_alu.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1553359613" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1553359613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553360522" xil_pn:in_ck="3019418228193857443" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1553360522">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="my_ALU.vhd"/>
      <outfile xil_pn:name="my_ALU_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553360525" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2173406940528320974" xil_pn:start_ts="1553360525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553360525" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5722918993867024720" xil_pn:start_ts="1553360525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553359613" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-5562289564473554473" xil_pn:start_ts="1553359613">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553360525" xil_pn:in_ck="3019418228193857443" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1553360525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="my_ALU.vhd"/>
      <outfile xil_pn:name="my_ALU_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1553360530" xil_pn:in_ck="3019418228193857443" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="8842170182446038724" xil_pn:start_ts="1553360525">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="my_ALU_tb_beh.prj"/>
      <outfile xil_pn:name="my_ALU_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1553360530" xil_pn:in_ck="6334432663497570251" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7730723347873746097" xil_pn:start_ts="1553360530">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="my_ALU_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1553275635" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1553275635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553275635" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3435047942216448040" xil_pn:start_ts="1553275635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553275635" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-5562289564473554473" xil_pn:start_ts="1553275635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553275635" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1553275635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553275635" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2829755974367482582" xil_pn:start_ts="1553275635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553275635" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1553275635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553275635" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6718022403071890271" xil_pn:start_ts="1553275635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553361769" xil_pn:in_ck="5233163016999127" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4349181564031520880" xil_pn:start_ts="1553361759">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="my_ALU.lso"/>
      <outfile xil_pn:name="my_ALU.ngc"/>
      <outfile xil_pn:name="my_ALU.ngr"/>
      <outfile xil_pn:name="my_ALU.prj"/>
      <outfile xil_pn:name="my_ALU.stx"/>
      <outfile xil_pn:name="my_ALU.syr"/>
      <outfile xil_pn:name="my_ALU.xst"/>
      <outfile xil_pn:name="my_ALU_tb_beh.prj"/>
      <outfile xil_pn:name="my_ALU_tb_stx_beh.prj"/>
      <outfile xil_pn:name="my_ALU_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1553359353" xil_pn:in_ck="125640411068929058" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-969551909964627425" xil_pn:start_ts="1553359353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1553361775" xil_pn:in_ck="-1728865982797064913" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8498640850334718850" xil_pn:start_ts="1553361769">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="my_ALU.bld"/>
      <outfile xil_pn:name="my_ALU.ngd"/>
      <outfile xil_pn:name="my_ALU_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553361783" xil_pn:in_ck="5585128750334254352" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1553361775">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="my_ALU.pcf"/>
      <outfile xil_pn:name="my_ALU_map.map"/>
      <outfile xil_pn:name="my_ALU_map.mrp"/>
      <outfile xil_pn:name="my_ALU_map.ncd"/>
      <outfile xil_pn:name="my_ALU_map.ngm"/>
      <outfile xil_pn:name="my_ALU_map.xrpt"/>
      <outfile xil_pn:name="my_ALU_summary.xml"/>
      <outfile xil_pn:name="my_ALU_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553361794" xil_pn:in_ck="-8369646937245624311" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1553361783">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="my_ALU.ncd"/>
      <outfile xil_pn:name="my_ALU.pad"/>
      <outfile xil_pn:name="my_ALU.par"/>
      <outfile xil_pn:name="my_ALU.ptwx"/>
      <outfile xil_pn:name="my_ALU.unroutes"/>
      <outfile xil_pn:name="my_ALU.xpi"/>
      <outfile xil_pn:name="my_ALU_pad.csv"/>
      <outfile xil_pn:name="my_ALU_pad.txt"/>
      <outfile xil_pn:name="my_ALU_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1553361877" xil_pn:in_ck="5233163016990250" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1553361864">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="my_ALU.ut"/>
      <outfile xil_pn:name="my_alu.bgn"/>
      <outfile xil_pn:name="my_alu.bit"/>
      <outfile xil_pn:name="my_alu.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1553361794" xil_pn:in_ck="-631484190103204596" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1553361790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="my_ALU.twr"/>
      <outfile xil_pn:name="my_ALU.twx"/>
    </transform>
  </transforms>

</generated_project>
