#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Apr  6 01:35:39 2024
# Process ID: 21512
# Current directory: C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25148 C:\Users\aweso\OneDrive\Desktop\Prabal_MR\vivado\VIVADO.xpr
# Log file: C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/vivado.log
# Journal file: C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado\vivado.jou
# Running On: LAPTOP-JEFQHNUT, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17083 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/VIVADO.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at H:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'E:/github/fpga_project/Haze-Removal-Using-Dark-Channel-Prior-Based-On-FPGA/vivado' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/VIVADO.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/VIVADO.ip_user_files'.
CRITICAL WARNING: [Project 1-505] Unrecognized Option Name FeatureSet
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/aweso/OneDrive/Single-Image-Haze-Removal-Using-Dark-Channel-Prior/vivado/VIVADO.srcs/utils_1/imports/synth_1/haze_removal_top.dcp', nor could it be found using path 'E:/github/Single-Image-Haze-Removal-Using-Dark-Channel-Prior/vivado/VIVADO.srcs/utils_1/imports/synth_1/haze_removal_top.dcp'.
WARNING: [Project 1-865] Could not find the file C:/Users/aweso/OneDrive/Single-Image-Haze-Removal-Using-Dark-Channel-Prior/vivado/VIVADO.srcs/utils_1/imports/synth_1/haze_removal_top.dcp
Scanning sources...
Finished scanning sources
WARNING: [Project 1-509] GeneratedRun file for 'synth_1' not found
WARNING: [Project 1-231] Project 'VIVADO.xpr' was created with a future version and may or may not perform reliably with this version of Vivado. It has been opened in read-only mode for the protection of unrecognized data. Use 'File | Save Project As...' if you wish to alter a copy of the project.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'H:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1451.078 ; gain = 322.598
update_compile_order -fileset sources_1
save_project_as project_Prabal C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal -force
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.cache/ip 
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tfgg484-2
Top: haze_removal_top
INFO: [Device 21-403] Loading part xc7a35tfgg484-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2247.500 ; gain = 392.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'haze_removal_top' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'haze_remove_cal' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v:1]
INFO: [Synth 8-6155] done synthesizing module 'haze_remove_cal' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v:1]
INFO: [Synth 8-6157] synthesizing module 'VIP_RGB888_YCbCr444' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/VIP_RGB888_YCbCr444.v:1]
INFO: [Synth 8-6155] done synthesizing module 'VIP_RGB888_YCbCr444' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/VIP_RGB888_YCbCr444.v:1]
INFO: [Synth 8-6157] synthesizing module 'YCbCr2RGB' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/ycbcr2rgb.v:3]
INFO: [Synth 8-6155] done synthesizing module 'YCbCr2RGB' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/ycbcr2rgb.v:3]
WARNING: [Synth 8-689] width (32) of port connection 'i_y_data' does not match port width (8) of module 'YCbCr2RGB' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v:211]
INFO: [Synth 8-6157] synthesizing module 'dark_channel' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:1]
	Parameter PIC_WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'src_min' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v:1]
INFO: [Synth 8-6155] done synthesizing module 'src_min' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v:1]
INFO: [Synth 8-6157] synthesizing module 'search_block_min' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:1]
	Parameter PIC_WIDTH bound to: 640 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'matrix_generate_3x3' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 640 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'one_column_ram' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 640 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fifo_ram' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v:1]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter DATA_DEPTH bound to: 640 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fifo_ram' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'one_column_ram' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v:1]
INFO: [Synth 8-6155] done synthesizing module 'matrix_generate_3x3' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v:1]
WARNING: [Synth 8-689] width (24) of port connection 'pre_img_y' does not match port width (8) of module 'matrix_generate_3x3' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
INFO: [Synth 8-6157] synthesizing module 'sort3' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'sort3' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v:1]
INFO: [Synth 8-6155] done synthesizing module 'search_block_min' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:1]
INFO: [Synth 8-6155] done synthesizing module 'dark_channel' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:1]
INFO: [Synth 8-6157] synthesizing module 'calculate_A' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v:1]
INFO: [Synth 8-6155] done synthesizing module 'calculate_A' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v:1]
INFO: [Synth 8-6157] synthesizing module 'tx_get' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v:1]
INFO: [Synth 8-6155] done synthesizing module 'tx_get' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v:1]
INFO: [Synth 8-6157] synthesizing module 'time_alignment' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'time_alignment' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v:1]
INFO: [Synth 8-6155] done synthesizing module 'haze_removal_top' (0#1) [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v:1]
WARNING: [Synth 8-6014] Unused sequential element pre_A_d1_reg was removed.  [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v:40]
WARNING: [Synth 8-7137] Register pre_tx_frame_vsync_d2_reg in module haze_remove_cal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v:164]
WARNING: [Synth 8-7137] Register pre_tx_frame_href_d2_reg in module haze_remove_cal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v:165]
WARNING: [Synth 8-7137] Register pre_tx_frame_clken_d2_reg in module haze_remove_cal has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v:166]
WARNING: [Synth 8-3848] Net wr_full in module/entity fifo_ram does not have driver. [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v:10]
WARNING: [Synth 8-3848] Net rd_empty in module/entity fifo_ram does not have driver. [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v:14]
WARNING: [Synth 8-7129] Port wr_full in module fifo_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_empty in module fifo_ram is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[23] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[22] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[21] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[20] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[19] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[18] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[17] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[16] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[15] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[14] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[13] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[12] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[11] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[10] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[9] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_img[8] in module search_block_min is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_src_frame_vsync in module haze_remove_cal is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_src_frame_href in module haze_remove_cal is either unconnected or has no load
WARNING: [Synth 8-7129] Port pre_src_frame_clken in module haze_remove_cal is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.859 ; gain = 516.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.859 ; gain = 516.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2370.859 ; gain = 516.121
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 2370.859 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2374.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2483.219 ; gain = 628.480
31 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 2483.219 ; gain = 984.242
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/VIP_RGB888_YCbCr444.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module VIP_RGB888_YCbCr444
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_A
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dark_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_remove_cal
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrix_generate_3x3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_column_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module search_block_min
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sort3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module src_min
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_alignment
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tx_get
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/ycbcr2rgb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module YCbCr2RGB
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos(PIC_PATH="../../pic/duc...
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(PIC_PATH="../../pic...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2509.895 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 2530.980 ; gain = 21.086
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2530.980 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos(PIC_PATH="../../pic/duc...
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(PIC_PATH="../../pic...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2534.262 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:17 . Memory (MB): peak = 2535.867 ; gain = 1.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos(PIC_PATH="../../pic/duck.bmp") doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos(PIC_PATH="../../pic/duc...
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2535.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg
WARNING: Simulation object /haze_removal_tb/u_video_to_pic0/BmpHead was not found in the design.
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2539.137 ; gain = 3.270
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 2539.492 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg
WARNING: Simulation object /haze_removal_tb/u_video_to_pic0/BmpHead was not found in the design.
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 2540.660 ; gain = 1.168
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'CMOS_DATA' on this module [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv:51]
ERROR: [VRFC 10-3180] cannot find port 'CMOS_CLKEN' on this module [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv:50]
ERROR: [VRFC 10-3180] cannot find port 'CMOS_HREF' on this module [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv:49]
ERROR: [VRFC 10-3180] cannot find port 'CMOS_VSYNC' on this module [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv:48]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2540.660 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2540.660 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg
WARNING: Simulation object /haze_removal_tb/u_video_to_pic0/BmpHead was not found in the design.
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 2543.348 ; gain = 2.688
update_compile_order -fileset sim_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(PIC_PATH="../../pic...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2545.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2545.070 ; gain = 0.000
Time resolution is 1 ps
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2545.070 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(PIC_PATH="../../pic...
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2545.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2547.113 ; gain = 2.043
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'PIC_PATH' is not declared [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv:104]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2548.062 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2548.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.965 ; gain = 4.902
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
ERROR: [XSIM 43-4286] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 39. Undefined system function '$fopenr'
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
Time resolution is 1 ps
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.965 ; gain = 0.000
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/PIC_PATH}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
Time resolution is 1 ps
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.965 ; gain = 0.000
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/iCode}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
Time resolution is 1 ps
WARNING: file duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
Time resolution is 1 ps
WARNING: file ./duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.965 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_design
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'H:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'haze_removal_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "haze_removal_tb_behav -key {Behavioral:sim_1:Functional:haze_removal_tb} -tclbatch {haze_removal_tb.tcl} -view {C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/bmp_sim_VIP_tb_behav.wcfg
source haze_removal_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
WARNING: file ../../pic/duck.bmp could not be opened
ERROR: File descriptor (0) passed to $fread in file C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v at line 173 is not valid.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'haze_removal_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.965 ; gain = 0.000
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/cmos_clken_r}} 
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/cmos_clken}} 
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/cmos_vsync_r}} 
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/cmos_href_r}} 
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/hcnt}} 
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/vcnt}} 
current_wave_config {bmp_sim_VIP_tb_behav.wcfg}
bmp_sim_VIP_tb_behav.wcfg
add_wave {{/haze_removal_tb/u_sim_cmos0/frame_valid_ahead}} 
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2552.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_cmos
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/video_to_pic.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_to_pic
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/haze_removal_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module haze_removal_tb
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/tb/sim_cmos_tb.sv" Line 1. Module sim_cmos_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_top.v" Line 1. Module haze_removal_top(Y_ENHANCE_ENABLE=0) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v" Line 1. Module dark_channel doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/src_min.v" Line 1. Module src_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v" Line 1. Module search_block_min doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/matrix_generate_3x3.v" Line 1. Module matrix_generate_3x3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/one_column_ram.v" Line 1. Module one_column_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/fifo_ram.v" Line 1. Module fifo_ram doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/sort3.v" Line 1. Module sort3 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/calculate_A.v" Line 1. Module calculate_A doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/tx_get.v" Line 1. Module tx_get doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/time_alignment.v" Line 1. Module time_alignment doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/haze_remove_cal.v" Line 1. Module haze_remove_cal doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sim_cmos_default
Compiling module xil_defaultlib.src_min
Compiling module xil_defaultlib.fifo_ram
Compiling module xil_defaultlib.one_column_ram
Compiling module xil_defaultlib.matrix_generate_3x3
Compiling module xil_defaultlib.sort3
Compiling module xil_defaultlib.search_block_min
Compiling module xil_defaultlib.dark_channel
Compiling module xil_defaultlib.calculate_A
Compiling module xil_defaultlib.tx_get
Compiling module xil_defaultlib.time_alignment
Compiling module xil_defaultlib.haze_remove_cal
Compiling module xil_defaultlib.haze_removal_top(Y_ENHANCE_ENABL...
Compiling module xil_defaultlib.video_to_pic(START_FRAME=2)
Compiling module xil_defaultlib.haze_removal_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot haze_removal_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2552.965 ; gain = 0.000
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2552.965 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj haze_removal_tb_vlog.prj"
ECHO is off.
ECHO is off.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'haze_removal_tb'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/aweso/OneDrive/Desktop/Prabal_MR/vivado/project_Prabal/project_Prabal.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log"
ECHO is off.
ECHO is off.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: H:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot haze_removal_tb_behav xil_defaultlib.haze_removal_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 24 for port 'pre_img' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/dark_channel.v:54]
WARNING: [VRFC 10-3091] actual bit length 24 differs from formal bit length 8 for port 'pre_img_y' [C:/Users/aweso/OneDrive/Desktop/Prabal_MR/RTL/src/search_block_min.v:66]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2552.965 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2552.965 ; gain = 0.000
run 2000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 2970.996 ; gain = 0.000
run 2000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 3357.484 ; gain = 386.488
run all
run: Time (s): cpu = 00:00:30 ; elapsed = 00:02:16 . Memory (MB): peak = 3357.484 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 32624 KB (Peak: 32624 KB), Simulation CPU Usage: 111827 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Apr  6 03:11:40 2024...
