<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <title>Digital Lock Project | Madelyn Lerew</title>
    <link rel="stylesheet" href="../style.css">
</head>
<body>
    <nav>
        <div class="container">
            <a href="../index.html">‚Üê Back to Home</a>
        </div>
    </nav>

    <main class="container">
        <h1>Digital Sequence Recognition Lock</h1>
        <section>
            <h2>Project Overview</h2>
            <p>Designed and implemented a modular digital lock system in SystemVerilog. The system accepts an 8-bit binary sequence from user pushbuttons and transitions through various states (INIT, LS0-LS7, OPEN, ALARM) to manage security.</p>
        </section>

        <section>
            <h2>System Architecture</h2>
            <p>The design is strictly modular, consisting of five core submodules integrated into a top-level module[cite: 6, 7]:</p>
            <ul>
                <li><strong><a href="modules/fsm.html">Finite State Machine (FSM)</a>:</strong> Manages lock states and transition logic.</li>
                <li><strong><a href="modules/sequence-sr.html">Sequence Shift Register</a>:</strong> Stores the 8-bit user-defined password.</li>
                <li><strong><a href="modules/display.html">Display Module</a>:</strong> Drives 7-segment displays for "SeCuRE", "OPEN", and "CALL 911" messages.</li>
                <li><strong><a href="modules/keysync.html">Keypress Synchronizer</a>:</strong> Debounces and synchronizes asynchronous button inputs.</li>
                <li><strong><a href="modules/clock-psc.html">Clock Prescaler</a>:</strong> Generates a 2 Hz signal for alarm flashing.</li>
            </ul>
        </section>
    </main>
</body>
</html>
