/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire [12:0] celloutsig_0_10z;
  wire [13:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_15z;
  wire [40:0] celloutsig_0_17z;
  reg [9:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  reg [5:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire [12:0] celloutsig_0_8z;
  wire [7:0] celloutsig_0_9z;
  wire [13:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [10:0] celloutsig_1_11z;
  wire [8:0] celloutsig_1_12z;
  wire [16:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [9:0] celloutsig_1_16z;
  wire [14:0] celloutsig_1_17z;
  wire [7:0] celloutsig_1_18z;
  wire [18:0] celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [20:0] celloutsig_1_3z;
  wire [31:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [12:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [8:0] celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[43:40] >> in_data[58:55];
  assign celloutsig_1_11z = { celloutsig_1_7z[2:1], celloutsig_1_8z } >> celloutsig_1_0z[13:3];
  assign celloutsig_1_12z = celloutsig_1_11z[8:0] >> celloutsig_1_3z[19:11];
  assign celloutsig_1_13z = { celloutsig_1_6z[2:0], celloutsig_1_0z } >> { celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_2z };
  assign celloutsig_1_15z = celloutsig_1_11z[6:3] >> celloutsig_1_13z[16:13];
  assign celloutsig_1_16z = celloutsig_1_7z[9:0] >> { celloutsig_1_11z[10], celloutsig_1_8z };
  assign celloutsig_0_3z = celloutsig_0_1z[4:2] >> celloutsig_0_2z[4:2];
  assign celloutsig_1_17z = { celloutsig_1_13z[10], celloutsig_1_0z } >> { celloutsig_1_6z[9:4], celloutsig_1_12z };
  assign celloutsig_1_18z = { celloutsig_1_5z[5:3], celloutsig_1_9z } >> celloutsig_1_17z[13:6];
  assign celloutsig_1_19z = { in_data[153:145], celloutsig_1_16z } >> { celloutsig_1_6z[8:3], celloutsig_1_12z, celloutsig_1_15z };
  assign celloutsig_0_4z = celloutsig_0_0z >> celloutsig_0_1z[4:1];
  assign celloutsig_0_5z = celloutsig_0_1z[6:3] >> in_data[80:77];
  assign celloutsig_0_6z = celloutsig_0_5z[3:1] >> in_data[27:25];
  assign celloutsig_0_7z = { celloutsig_0_4z[3], celloutsig_0_5z, celloutsig_0_5z } >> celloutsig_0_1z[8:0];
  assign celloutsig_0_8z = { celloutsig_0_1z[4:0], celloutsig_0_4z, celloutsig_0_5z } >> { celloutsig_0_1z[9:1], celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_8z[11:7], celloutsig_0_3z } >> { celloutsig_0_3z[2:1], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z } >> { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_4z };
  assign celloutsig_0_12z = { celloutsig_0_3z[2], celloutsig_0_5z, celloutsig_0_7z } >> { celloutsig_0_6z[1:0], celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_13z = { celloutsig_0_4z, celloutsig_0_5z } >> { celloutsig_0_1z[9:5], celloutsig_0_3z };
  assign celloutsig_0_15z = { celloutsig_0_10z[11:2], celloutsig_0_2z } >> { in_data[21:16], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_6z } >> { celloutsig_0_15z[14:0], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_20z = celloutsig_0_4z[3:1] >> celloutsig_0_2z[4:2];
  assign celloutsig_0_21z = { celloutsig_0_13z[2:1], celloutsig_0_6z } >> celloutsig_0_17z[9:5];
  assign celloutsig_1_0z = in_data[163:150] >> in_data[166:153];
  assign celloutsig_1_1z = celloutsig_1_0z[12:2] >> in_data[108:98];
  assign celloutsig_1_2z = in_data[117:115] >> celloutsig_1_1z[9:7];
  assign celloutsig_1_3z = in_data[164:144] >> { in_data[181:164], celloutsig_1_2z };
  assign celloutsig_1_4z = { celloutsig_1_0z[9:2], celloutsig_1_2z, celloutsig_1_3z } >> { celloutsig_1_3z[12:5], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_5z = celloutsig_1_3z[15:9] >> celloutsig_1_4z[10:4];
  assign celloutsig_1_6z = celloutsig_1_0z[12:0] >> celloutsig_1_0z[12:0];
  assign celloutsig_1_7z = { celloutsig_1_3z[12:2], celloutsig_1_2z } >> celloutsig_1_0z;
  assign celloutsig_1_8z = { celloutsig_1_7z[8:3], celloutsig_1_2z } >> celloutsig_1_7z[10:2];
  assign celloutsig_1_9z = celloutsig_1_6z[11:7] >> { celloutsig_1_8z[1:0], celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_1z[8:6] >> celloutsig_1_6z[4:2];
  always_latch
    if (!clkin_data[32]) celloutsig_0_1z = 10'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_1z = in_data[62:53];
  always_latch
    if (!clkin_data[64]) celloutsig_0_2z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_2z = { celloutsig_0_1z[4:3], celloutsig_0_0z };
  assign { out_data[135:128], out_data[114:96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_20z, celloutsig_0_21z };
endmodule
