synthesis:  version Diamond (64-bit) 3.10.3.144

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Tue Sep 24 21:23:12 2019


Command Line:  synthesis -f FPGASDR_impl1_lattice.synproj -gui -msgset C:/Users/Rinaldi-i3/lattice/FPGASDR_3/promote.xml 

Synthesis options:
The -a option is MachXO2.
The -s option is 4.
The -t option is TQFP144.
The -d option is LCMXO2-7000HE.
Using package TQFP144.
Using performance grade 4.
                                                          

##########################################################

### Lattice Family : MachXO2

### Device  : LCMXO2-7000HE

### Package : TQFP144

### Speed   : 4

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = top.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3 (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data (searchpath added)
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1 (searchpath added)
-p C:/Users/Rinaldi-i3/lattice/FPGASDR_3 (searchpath added)
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/impl1/source/top.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/NCO.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/Mixer.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/SinCos.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/CIC.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/PWM.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/PLL.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/Multiplier.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/HP_shift.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/frequency_select.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/UartRX.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/TestUart.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/UartTX.v
Verilog design file = C:/Users/Rinaldi-i3/lattice/FPGASDR_3/AMDemodulator.v
NGD file = FPGASDR_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/impl1/source/top.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/nco.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/mixer.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/sincos.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/cic.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/pwm.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/pll.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/multiplier.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/hp_shift.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/frequency_select.v. VERI-1482
Analyzing Verilog file c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v. VERI-1482
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v(31): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/lattice/fpgasdr_3/uartrx.v(32): parameter declaration becomes local in uart_rx with formal parameter declaration list. VERI-1199
WARNING - synthesis: c:/users/rinaldi-i3/latti