Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.29 secs
 
--> Reading design: bcd_counter.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "bcd_counter.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "bcd_counter"
Output Format                      : NGC
Target Device                      : xc3s50a-5-tq144

---- Source Options
Top Module Name                    : bcd_counter
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "bcd_counter.v" in library work
Module <bcd_counter> compiled
No errors in compilation
Analysis of file <"bcd_counter.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <bcd_counter> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <bcd_counter>.
Module <bcd_counter> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bcd_counter>.
    Related source file is "bcd_counter.v".
    Found 16x8-bit ROM for signal <seg>.
    Found 3-bit register for signal <com>.
    Found 4-bit adder for signal <$add0000> created at line 50.
    Found 4-bit adder for signal <$add0001> created at line 50.
    Found 4-bit adder for signal <$add0002> created at line 50.
    Found 4-bit adder for signal <$add0003> created at line 50.
    Found 4-bit adder for signal <$add0004> created at line 53.
    Found 4-bit adder for signal <$add0005> created at line 50.
    Found 4-bit adder for signal <$add0006> created at line 53.
    Found 4-bit adder for signal <$add0007> created at line 50.
    Found 4-bit adder for signal <$add0008> created at line 53.
    Found 4-bit adder for signal <$add0009> created at line 50.
    Found 4-bit adder for signal <$add0010> created at line 53.
    Found 4-bit adder for signal <$add0011> created at line 56.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0000> created at line 49.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0001> created at line 49.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0002> created at line 49.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0003> created at line 52.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0004> created at line 49.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0005> created at line 52.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0006> created at line 49.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0007> created at line 52.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0008> created at line 49.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0009> created at line 55.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0010> created at line 52.
    Found 4-bit comparator greater for signal <BCD$cmp_gt0011> created at line 49.
    Found 32-bit up counter for signal <cnt>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred  12 Adder/Subtractor(s).
	inferred  12 Comparator(s).
Unit <bcd_counter> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 12
 4-bit adder                                           : 12
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 1
 3-bit register                                        : 1
# Comparators                                          : 12
 4-bit comparator greater                              : 12

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x8-bit ROM                                          : 1
# Adders/Subtractors                                   : 12
 3-bit adder                                           : 1
 4-bit adder                                           : 11
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Comparators                                          : 12
 4-bit comparator greater                              : 12

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <bcd_counter> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block bcd_counter, actual ratio is 12.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : bcd_counter.ngr
Top Level Output File Name         : bcd_counter
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 13

Cell Usage :
# BELS                             : 204
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 31
#      LUT2                        : 34
#      LUT3                        : 22
#      LUT4                        : 49
#      LUT4_D                      : 1
#      MUXCY                       : 31
#      VCC                         : 1
#      XORCY                       : 32
# FlipFlops/Latches                : 35
#      FDC                         : 33
#      FDP                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 1
#      OBUF                        : 11
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s50atq144-5 

 Number of Slices:                       76  out of    704    10%  
 Number of Slice Flip Flops:             35  out of   1408     2%  
 Number of 4 input LUTs:                139  out of   1408     9%  
 Number of IOs:                          13
 Number of bonded IOBs:                  13  out of    108    12%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
cnt_14                             | NONE(com_1)            | 3     |
clk                                | BUFGP                  | 32    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rstp(rstp1_INV_0:O)                | NONE(cnt_0)            | 35    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.765ns (Maximum Frequency: 173.460MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 23.988ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'cnt_14'
  Clock period: 1.230ns (frequency: 812.975MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.230ns (Levels of Logic = 0)
  Source:            com_2 (FF)
  Destination:       com_1 (FF)
  Source Clock:      cnt_14 rising
  Destination Clock: cnt_14 rising

  Data Path: com_2 to com_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              5   0.495   0.538  com_2 (com_2)
     FDP:D                     0.197          com_1
    ----------------------------------------
    Total                      1.230ns (0.692ns logic, 0.538ns route)
                                       (56.3% logic, 43.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.765ns (frequency: 173.460MHz)
  Total number of paths / destination ports: 848 / 32
-------------------------------------------------------------------------
Delay:               5.765ns (Levels of Logic = 33)
  Source:            cnt_1 (FF)
  Destination:       cnt_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: cnt_1 to cnt_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              1   0.495   0.465  cnt_1 (cnt_1)
     LUT1:I0->O            1   0.561   0.000  Mcount_cnt_cy<1>_rt (Mcount_cnt_cy<1>_rt)
     MUXCY:S->O            1   0.523   0.000  Mcount_cnt_cy<1> (Mcount_cnt_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<2> (Mcount_cnt_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<3> (Mcount_cnt_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<4> (Mcount_cnt_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<5> (Mcount_cnt_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<6> (Mcount_cnt_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<7> (Mcount_cnt_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<8> (Mcount_cnt_cy<8>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<9> (Mcount_cnt_cy<9>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<10> (Mcount_cnt_cy<10>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<11> (Mcount_cnt_cy<11>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<12> (Mcount_cnt_cy<12>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<13> (Mcount_cnt_cy<13>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<14> (Mcount_cnt_cy<14>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<15> (Mcount_cnt_cy<15>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<16> (Mcount_cnt_cy<16>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<17> (Mcount_cnt_cy<17>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<18> (Mcount_cnt_cy<18>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<19> (Mcount_cnt_cy<19>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<20> (Mcount_cnt_cy<20>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<21> (Mcount_cnt_cy<21>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<22> (Mcount_cnt_cy<22>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<23> (Mcount_cnt_cy<23>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<24> (Mcount_cnt_cy<24>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<25> (Mcount_cnt_cy<25>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<26> (Mcount_cnt_cy<26>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<27> (Mcount_cnt_cy<27>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<28> (Mcount_cnt_cy<28>)
     MUXCY:CI->O           1   0.065   0.000  Mcount_cnt_cy<29> (Mcount_cnt_cy<29>)
     MUXCY:CI->O           0   0.065   0.000  Mcount_cnt_cy<30> (Mcount_cnt_cy<30>)
     XORCY:CI->O           1   0.654   0.423  Mcount_cnt_xor<31> (Result<31>)
     LUT2:I1->O            1   0.562   0.000  Mcount_cnt_eqn_311 (Mcount_cnt_eqn_31)
     FDC:D                     0.197          cnt_31
    ----------------------------------------
    Total                      5.765ns (4.877ns logic, 0.888ns route)
                                       (84.6% logic, 15.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cnt_14'
  Total number of paths / destination ports: 255 / 10
-------------------------------------------------------------------------
Offset:              10.649ns (Levels of Logic = 6)
  Source:            com_0 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      cnt_14 rising

  Data Path: com_0 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              5   0.495   0.646  com_0 (com_0)
     LUT3:I0->O            4   0.561   0.501  sev_seg_cmp_eq00001 (sev_seg_cmp_eq0000)
     LUT4:I3->O            1   0.561   0.380  sev_seg<1>85 (sev_seg<1>85)
     LUT4:I2->O            1   0.561   0.359  sev_seg<1>117_SW0 (N59)
     LUT4:I3->O            7   0.561   0.710  sev_seg<1>117 (sev_seg<1>)
     LUT4:I0->O            1   0.561   0.357  Mrom_seg51 (seg_5_OBUF)
     OBUF:I->O                 4.396          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                     10.649ns (7.696ns logic, 2.953ns route)
                                       (72.3% logic, 27.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 184681 / 7
-------------------------------------------------------------------------
Offset:              23.988ns (Levels of Logic = 18)
  Source:            cnt_29 (FF)
  Destination:       seg<5> (PAD)
  Source Clock:      clk rising

  Data Path: cnt_29 to seg<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.495   0.751  cnt_29 (cnt_29)
     LUT4:I0->O            6   0.561   0.677  BCD_mux00041 (BCD_mux0004)
     LUT3:I0->O            7   0.561   0.710  Madd__add0002_cy<1>11 (Madd__add0002_cy<1>)
     LUT3:I0->O            2   0.561   0.488  BCD_cmp_gt00021 (BCD_cmp_gt0002)
     LUT3:I0->O            3   0.561   0.453  Madd__add0003_cy<1>11 (Madd__add0003_cy<1>)
     LUT4:I3->O            2   0.561   0.488  BCD_mux001611 (N20)
     LUT4:I0->O            4   0.561   0.607  BCD_mux00162 (Madd__add0006_cy<0>)
     LUT4:I0->O            2   0.561   0.403  Madd__add0006_cy<1>11 (Madd__add0006_cy<1>)
     LUT3:I2->O            6   0.561   0.677  BCD_mux00201 (BCD_mux0020)
     LUT4:I0->O            3   0.561   0.559  Madd__add0008_cy<1>11 (Madd__add0008_cy<1>)
     LUT2:I0->O            2   0.561   0.488  BCD_mux002811 (N22)
     LUT4:I0->O            2   0.561   0.403  BCD_mux00311 (BCD_mux0031)
     LUT3:I2->O            3   0.561   0.517  Madd__add0010_cy<1>11 (Madd__add0010_cy<1>)
     LUT3:I1->O            2   0.562   0.488  BCD_cmp_gt00101 (BCD_cmp_gt0010)
     LUT3:I0->O            1   0.561   0.423  sev_seg<1>15 (sev_seg<1>15)
     LUT4:I1->O            1   0.562   0.359  sev_seg<1>117_SW0 (N59)
     LUT4:I3->O            7   0.561   0.710  sev_seg<1>117 (sev_seg<1>)
     LUT4:I0->O            1   0.561   0.357  Mrom_seg51 (seg_5_OBUF)
     OBUF:I->O                 4.396          seg_5_OBUF (seg<5>)
    ----------------------------------------
    Total                     23.988ns (14.430ns logic, 9.558ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.98 secs
 
--> 

Total memory usage is 4530700 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

