# Reading pref.tcl
# do CPU-Pipelined_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/memory {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:56 on Sep 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/ROM.v 
# -- Compiling module ROM
# 
# Top level modules:
# 	ROM
# End time: 11:35:56 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/memory {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:56 on Sep 06,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v 
# -- Compiling module RAM
# 
# Top level modules:
# 	RAM
# End time: 11:35:56 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_vector.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:56 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_vector.sv 
# -- Compiling module Regfile_vector
# 
# Top level modules:
# 	Regfile_vector
# End time: 11:35:56 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryLoader.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:56 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryLoader.sv 
# -- Compiling module MemoryLoader
# 
# Top level modules:
# 	MemoryLoader
# End time: 11:35:56 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/PC_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/PC_register.sv 
# -- Compiling module PC_register
# 
# Top level modules:
# 	PC_register
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_2inputs.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_2inputs.sv 
# -- Compiling module mux_2inputs
# 
# Top level modules:
# 	mux_2inputs
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/FetchDecode_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/FetchDecode_register.sv 
# -- Compiling module FetchDecode_register
# 
# Top level modules:
# 	FetchDecode_register
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_scalar.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/Regfile_scalar.sv 
# -- Compiling module Regfile_scalar
# 
# Top level modules:
# 	Regfile_scalar
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/controlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/controlUnit.sv 
# -- Compiling module controlUnit
# 
# Top level modules:
# 	controlUnit
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/DecodeExecute_register.sv 
# -- Compiling module DecodeExecute_register
# 
# Top level modules:
# 	DecodeExecute_register
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv 
# -- Compiling module ExecuteMemory_register
# 
# Top level modules:
# 	ExecuteMemory_register
# End time: 11:35:57 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryWriteback_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:57 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryWriteback_register.sv 
# -- Compiling module MemoryWriteback_register
# 
# Top level modules:
# 	MemoryWriteback_register
# End time: 11:35:58 on Sep 06,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/comparator_branch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:58 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/comparator_branch.sv 
# -- Compiling module comparator_branch
# 
# Top level modules:
# 	comparator_branch
# End time: 11:35:58 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_3inputs.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:58 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/mux_3inputs.sv 
# -- Compiling module mux_3inputs
# 
# Top level modules:
# 	mux_3inputs
# End time: 11:35:58 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/hazard_detection_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:58 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/hazard_detection_unit.sv 
# -- Compiling module hazard_detection_unit
# 
# Top level modules:
# 	hazard_detection_unit
# End time: 11:35:58 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/forwarding_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:58 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/forwarding_unit.sv 
# -- Compiling module forwarding_unit
# 
# Top level modules:
# 	forwarding_unit
# End time: 11:35:58 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/core {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/zeroExtend.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:58 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/zeroExtend.sv 
# -- Compiling module zeroExtend
# 
# Top level modules:
# 	zeroExtend
# End time: 11:35:58 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024\ -\ Copy/CPU/testbenches {C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:35:58 on Sep 06,2024
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches" C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv 
# -- Compiling module cpu_top_tb
# 
# Top level modules:
# 	cpu_top_tb
# End time: 11:35:58 on Sep 06,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  cpu_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" cpu_top_tb 
# Start time: 11:35:58 on Sep 06,2024
# Loading sv_std.std
# Loading work.cpu_top_tb
# Loading work.adder
# Loading work.mux_2inputs
# Loading work.PC_register
# Loading work.ROM
# Loading altera_mf_ver.altsyncram
# Loading work.FetchDecode_register
# Loading work.hazard_detection_unit
# Loading work.controlUnit
# Loading work.zeroExtend
# Loading work.Regfile_scalar
# Loading work.Regfile_vector
# Loading work.MemoryLoader
# Loading work.comparator_branch
# Loading work.DecodeExecute_register
# Loading work.mux_3inputs
# Loading work.ALU
# Loading work.forwarding_unit
# Loading work.ExecuteMemory_register
# Loading work.RAM
# Loading work.MemoryWriteback_register
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'nop'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/PC_register.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/pc_reg File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 101
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'vector_instance'.  Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/vector_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 175
# ** Warning: (vsim-3722) C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv(175): [TFMPC] - Missing connection for port 'wd3'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (128) does not match connection size (1) for port 'data_vectorial_out'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryLoader.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/MemoryLoader_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 185
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'vector_address_data_execute'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv(5).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/ExecuteMemory_register_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 327
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select_writeback_data_mux_execute'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv(8).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/ExecuteMemory_register_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 327
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'rd_execute'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv(15).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/ExecuteMemory_register_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 327
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (1) for port 'vector_address_data_memory'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/ExecuteMemory_register_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 327
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select_writeback_data_mux_memory'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv(20).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/ExecuteMemory_register_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 327
# ** Warning: (vsim-3015) [PCDPC] - Port size (16) does not match connection size (4) for port 'rd_memory'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/ExecuteMemory_register.sv(27).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/ExecuteMemory_register_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 327
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (16) for port 'address_a'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/RAM_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 356
# ** Warning: (vsim-3015) [PCDPC] - Port size (9) does not match connection size (1) for port 'address_b'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/memory/RAM.v(42).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/RAM_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 356
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select_writeback_data_mux_memory'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryWriteback_register.sv(6).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/MemoryWriteback_register_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 369
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (2) for port 'select_writeback_data_mux_writeback'. The port definition is at: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/core/MemoryWriteback_register.sv(18).
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/MemoryWriteback_register_instance File: C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv Line: 369
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./memory/RAM.mif" for reading.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(264)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/RAM_instance/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./memory/RAM.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./memory/RAM.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : $MODEL_TECH/../altera/verilog/src/altera_mf.v(48977)
#    Time: 0 ps  Iteration: 0  Instance: /cpu_top_tb/RAM_instance/altsyncram_component/m_default/altsyncram_inst
# ** Note: $finish    : C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv(413)
#    Time: 100 ps  Iteration: 0  Instance: /cpu_top_tb
# 1
# Break in Module cpu_top_tb at C:/Users/Joseph/Documents/ProyectosQuartus/Arch2P1IS2024 - Copy/CPU/testbenches/cpu_top_tb.sv line 413
# End time: 11:36:20 on Sep 06,2024, Elapsed time: 0:00:22
# Errors: 0, Warnings: 16
