# vsim -pli "simfpga.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns -c -do "run -all" tb 
# Start time: 14:52:31 on Mar 30,2022
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vsim-3865) Due to PLI being present, global +acc is being enabled automatically. This will cause your simulation to run very slowly. Please use vsim -no_autoacc to disable this feature. This feature is now deprecated and will be removed from future releases.
# ** Note: (vopt-143) Recognized 1 FSM in module "keyboard_interface(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Altera_UP_PS2_Command_Out(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "PS2_Controller(fast)".
# ** Note: (vopt-143) Recognized 1 FSM in module "Altera_UP_PS2_Data_In(fast)".
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2021.2 win64 Apr 14 2021
# //
# //  Copyright 1991-2021 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.tb(fast)
# Loading work.keyboard_interface(fast)
# Loading work.ps2_data_out(fast)
# Loading work.ps2_command_in(fast)
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.top(behavior)#1
# Loading work.PS2_Comm(fast)
# Loading work.PS2_Controller(fast)
# Loading work.Altera_UP_PS2_Data_In(fast)
# Loading work.Altera_UP_PS2_Command_Out(fast)
# Loading work.Hexadecimal_To_Seven_Segment(fast)
# Loading ./simfpga.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
