WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000002 cycles: 1250084 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Warmup complete CPU 0 instructions: 5000002 cycles: 1250084 cumulative IPC: 4 (Simulation time: 00 hr 00 min 37 sec)
Heartbeat CPU 0 instructions: 10000003 cycles: 5320905 heartbeat IPC: 1.879 cumulative IPC: 1.228 (Simulation time: 00 hr 01 min 42 sec)
Simulation finished CPU 0 instructions: 5000001 cycles: 4070822 cumulative IPC: 1.228 (Simulation time: 00 hr 01 min 42 sec)
Simulation complete CPU 0 instructions: 5000001 cycles: 4070822 cumulative IPC: 1.228 (Simulation time: 00 hr 01 min 42 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_163B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.228 instructions: 5000001 cycles: 4070822
CPU 0 Branch Prediction Accuracy: 90.54% MPKI: 13.8 Average ROB Occupancy at Mispredict: 59.94
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 13.8
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:      26092 HIT:      14409 MISS:      11683
LLC LOAD         ACCESS:      13557 HIT:       4070 MISS:       9487
LLC RFO          ACCESS:       2275 HIT:        195 MISS:       2080
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       9690 HIT:       9690 MISS:          0
LLC TRANSLATION  ACCESS:        570 HIT:        454 MISS:        116
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 179.5 cycles
cpu0_DTLB TOTAL        ACCESS:    1146149 HIT:    1116801 MISS:      29348
cpu0_DTLB LOAD         ACCESS:    1146149 HIT:    1116801 MISS:      29348
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.36 cycles
cpu0_ITLB TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    1428457 HIT:    1343198 MISS:      85259
cpu0_L1D LOAD         ACCESS:     901111 HIT:     836389 MISS:      64722
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     524460 HIT:     505927 MISS:      18533
cpu0_L1D TRANSLATION  ACCESS:       2886 HIT:        882 MISS:       2004
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 28.67 cycles
cpu0_L1I TOTAL        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I LOAD         ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:      53197 HIT:      36791 MISS:      16406
cpu0_L2C LOAD         ACCESS:      33434 HIT:      19877 MISS:      13557
cpu0_L2C RFO          ACCESS:       4590 HIT:       2315 MISS:       2275
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      13209 HIT:      13205 MISS:          4
cpu0_L2C TRANSLATION  ACCESS:       1964 HIT:       1394 MISS:        570
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 148.5 cycles
cpu0_STLB TOTAL        ACCESS:      21095 HIT:      18209 MISS:       2886
cpu0_STLB LOAD         ACCESS:      21095 HIT:      18209 MISS:       2886
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 79.61 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       4073
  ROW_BUFFER_MISS:       7610
 AVG DBUS CONGESTED CYCLE: 3.456
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        189
  FULL:        625
