Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 4fa79296bc3b41d98e48177285be535e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mips_tb_behav xil_defaultlib.mips_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'ForwardCE' [C:/Users/mkucu/Documents/CS224/Lab5/Pipelined-MIPS/Pipelined-MIPS.srcs/sim_1/new/mips_tb.sv:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PipeWtoF
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.imem
Compiling module xil_defaultlib.PipeFtoD
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.PipeDtoE
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.mux4(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.PipeEtoM
Compiling module xil_defaultlib.dmem
Compiling module xil_defaultlib.PipeMtoW
Compiling module xil_defaultlib.HazardUnit
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.top_mips
Compiling module xil_defaultlib.mips_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mips_tb_behav
