#include <math.h>
#include <stdbool.h>
#include <stdint.h>
#include <stdio.h>
#include <stdlib.h>
#include <string.h>

#define WORD_SIZE 32
#define MEMORY_SIZE 2097152

#define NUM_REGS 31
// registers: X00 -> X30

// bit-accessible functions
unsigned char getBit(unsigned int, int);
void printByte(unsigned char);
unsigned int getSubWord(int, int, unsigned int);
int power(int, int);

int64_t signExtend(int32_t, int);
void PCOffset(signed int);

struct Reg {
    char name[4];
    int value; // stands for Xn -> in binary
};

// array of general registers
struct Reg genRegisters[NUM_REGS];

void initialiseGeneralReg() {
    for (int i = 0; i < NUM_REGS; i++) {
        sprintf(genRegisters[i].name, "X%02d", i);
        genRegisters[i].value = 0;
    }
}

// create PC structure
struct Reg PC = {"PC", 0};

// create PState structure
struct PState {
    bool N; // last result (lr) was -ive
    bool Z; // lr was 0
    bool C; // lr caused a bit to be carried out
    bool V; // lr caused overflow
};
struct PState pState = {false, false, false, false};

// create zero register
const struct Reg ZR = {"ZR", 0};

// Data Processing (Immediate) functions           NEED TO UPDATE FLAGS!!!
void dataProcessImmediate(unsigned int);

void arithmetic(unsigned int, bool);
void add(unsigned int, unsigned int, unsigned int);
void addc(unsigned int, unsigned int, unsigned int);
void sub(unsigned int, unsigned int, unsigned int);
void subc(unsigned int, unsigned int, unsigned int);

void wideMove(unsigned int, bool);
void movn(uint64_t, uint8_t, bool);
void movz(uint64_t, uint8_t);
void movk(uint64_t, uint8_t, uint8_t, bool);

// Single Data Transfer functions
void singleDataTransfer(unsigned int);
void unsignedImmediateOffset(unsigned int, int);
void preIndexed(unsigned int, int);
void registerOffset(unsigned int, int);
void loadLiteral(unsigned int, int);

// Branch Instructions functions
void branchInstructions(unsigned int);
void unconditionalOffset(signed int);
void unconditionalRegister(unsigned int);
void conditionalBranches(signed int, unsigned int);

// main memory
unsigned char *memory;

// outputs state of CPU into given output file
int cpuState(char *output_file) {

    FILE *out = fopen(output_file, "w");
    if (out == NULL) {
        fprintf(stderr, "Canâ€™t create output.out\n");
        exit(1);
    }

    // REGISTERS
    fputs("Registers:", out);
    putc('\n', out);

    // general
    for (int i = 0; i < NUM_REGS; i++) {
        char temp[27];
        sprintf(temp, "%.3s    = %016x\n", genRegisters[i].name,
                genRegisters[i].value);
        fputs(temp, out);
    }

    // special registers - PC & PSTATE
    char temp[27];
    sprintf(temp, "%.2s     = %016x\n", PC.name, PC.value);
    fputs(temp, out);

    sprintf(temp, "PSTATE : %.1s%.1s%.1s%.1s\n", pState.N ? "N" : "-",
            pState.Z ? "Z" : "-", pState.C ? "C" : "-", pState.V ? "V" : "-");
    fputs(temp, out);

    // Non-zero memory
    fputs("Non-zero memory:\n", out);
    for (int i = 0; i < MEMORY_SIZE; i += 4) {
        unsigned int word = (memory[i + 3] << 24) + (memory[i + 2] << 16) +
                            (memory[i + 1] << 8) + memory[i];
        char temp[23];
        sprintf(temp, "0x%08X : %08x\n", i, word);
        if (word != 0) { // if non zero
            fputs(temp, out);
        }
        if (word == 0x8a000000) { // reached the end
            break;
        }
    }

    // error checking
    if (ferror(out)) {
        fprintf(stderr, "Error occurred writing to output.txt\n");
        exit(1);
    }
    fclose(out);

    return 0;
}

int main(int argc, char **argv) {
    FILE *file;
    // Make sure that there is a second parameter(binary file) & third (output
    // file)
    if (argc != 3) {
        return EXIT_FAILURE;
    }

    // Memory is given 2MB
    memory = (unsigned char *)malloc(MEMORY_SIZE);
    if (memory == NULL) {
        printf("Memory allocation failed.\n");
        return EXIT_FAILURE;
    }
    // Open file
    file = fopen(argv[1], "rb");
    if (file == NULL) {
        printf("Opening file failed.\n");
        return EXIT_FAILURE;
    }

    // File size
    fseek(file, 0, SEEK_END);
    long fileSize = ftell(file);
    rewind(file);

    // Read file into memory
    size_t bytesRead = fread(memory, 1, fileSize, file);
    if (bytesRead != fileSize) {
        printf("Failed to read file.\n");
        free(memory);
        fclose(file);
        return EXIT_FAILURE;
    }

    // Close file
    fclose(file);

    initialiseGeneralReg();
    cpuState(argv[2]);

    // no. words
    // int numWords = fileSize / sizeof(unsigned int);

    // // process each word
    // for (int i = 0; i < numWords; i++) {
    //   unsigned int word = *(unsigned int *)(memory + i * sizeof(unsigned int));
    //   unsigned char bitArray[WORD_SIZE];

    //   for (int j = 0; j < WORD_SIZE; j++) {
    //     bitArray[j] = (word >> j) & 1;
    //   }
    // }
    // Print byte in hex
    // for (long i = 0; i < fileSize; i++) {
    //    printf("%08x ", memory[i]);

    free(memory);
    return 0;
}

int power(int base, int exponent) {
    if (exponent == 0) {
        return 1;
    } else if (exponent % 2 == 0) {
        int temp = power(base, exponent / 2);
        return temp * temp;
    } else {
        return base * power(base, exponent - 1);
    }
}

// extends N-bit number to 64 bits
int64_t signExtend(int32_t simmN, int N) {
    int64_t result;
    if (simmN & (1 << (N - 1))) {
        // If the sign bit is set (negative number)
        // Perform sign extension with 1s
        result = (int64_t)simmN | (0xFFFFFFFFFFFFFFFFULL << N);
    } else {
        // If the sign bit is not set (positive number)
        // Perform sign extension with 0s
        result = (int64_t)simmN & ((1ULL << N) - 1);
    }
    return result;
}

void PCOffset(signed int offset) { PC.value += offset; }

// accesses subsection of instruction between indexes start to end, inclusively.
// PRE: end>=start
unsigned int getSubWord(int start, int end, unsigned int word) {
    int width = end - start + 1;
    unsigned int subword = (word >> start) & (power(2, width) - 1);
    return subword;
}

// @param i - ensure it's between 0 and 31 inclusive.
uint8_t getBit(unsigned int word, int i) { return (word >> i) & 1; }

// @param byte - for passing in memory[i].
void printByte(unsigned char byte) {
    for (int j = 7; j >= 0; j--) {
        unsigned char mask = 1 << j;
        unsigned char bit = (byte & mask) ? 1 : 0;
        printf("%d", bit);
    }
}

void dataProcessImmediate(unsigned int word) {
    unsigned char opi = getSubWord(23, 25, word);
    unsigned char sf = getBit(word, 31);
    if (opi == 2) {
        if (sf == 1) {
            arithmetic(word, 1);
        } else {
            arithmetic(word, 0);
        }
    } else if (opi == 5) {
        if (sf == 1) {
            wideMove(word, 1);
        } else {
            wideMove(word, 0);
        }
    }
}

void arithmetic(unsigned int word, bool Xn) {
    unsigned char sh = getBit(word, 22);
    unsigned int Op_2;

    if (sh == 0) {
        Op_2 = getSubWord(10, 21, word);
    } else {
        Op_2 = getSubWord(10, 21, word) << 12;
    }

    unsigned char opc = getSubWord(29, 30, word);
    unsigned char rd = getSubWord(0, 4, word);
    unsigned char rn = getSubWord(5, 9, word);

    if (opc == 0) {
        add(rn, Op_2, rd);
    } else if (opc == 1) {
        addc(rn, Op_2, rd);
    } else if (opc == 2) {
        sub(rn, Op_2, rd);
    } else {
        subc(rn, Op_2, rd);
    }
}

void add(unsigned int rn, unsigned int Op_2, unsigned int rd) {
    genRegisters[rd].value = genRegisters[rn].value + Op_2;
    // POSSIBLY UPDATE FLAGS ???
}
void addc(unsigned int rn, unsigned int Op_2, unsigned int rd) {
    genRegisters[rd].value = genRegisters[rn].value + Op_2;
    // UPDATE FLAGS!!!
}
void sub(unsigned int rn, unsigned int Op_2, unsigned int rd) {
    genRegisters[rd].value = genRegisters[rn].value - Op_2;
}

void subc(unsigned int rn, unsigned int Op_2, unsigned int rd) {
    genRegisters[rd].value = genRegisters[rn].value - Op_2;
    // UPDATE FLAGS!!!
}

void wideMove(unsigned int word, bool Xn) {
    uint8_t hw = getSubWord(21, 21, word);
    uint64_t Op = getSubWord(5, 20, word) << (hw * 16);
    uint8_t opc = getSubWord(29, 30, word);
    uint8_t rd = getSubWord(0, 4, word);
    switch (opc) {
        case 0:
            movn(Op, rd, Xn);
            break;
        case 2:
            movz(Op, rd);
            break;
        case 3:
            movk(Op, rd, hw, Xn);
            break;
    }
}

void movn(uint64_t Op, uint8_t rd, bool Xn) {
    uint64_t result = ~Op;
    if (!Xn) {
        result = result << 32;
        result = result >> 32;
    }
    genRegisters[rd].value = result;
}

void movz(uint64_t Op, uint8_t rd) { genRegisters[rd].value = Op; }

void movk(uint64_t Op, uint8_t rd, uint8_t hw, bool Xn) {
    int64_t val = genRegisters[rd].value;
    int64_t lower = getSubWord(0, (hw * 16) - 1, val);
    int64_t upper = getSubWord((hw + 1) * 16, 63, val) << ((hw + 1) * 16);
    int64_t result = lower + Op + upper;
    if (!Xn) {
        result = result << 32;
        result = result >> 32;
    }
    genRegisters[rd].value = result;
}

void singleDataTransfer(unsigned int word) {
    // size of the load
    unsigned char sf = getBit(word, 30);
    if (sf == 1) {
        // access 64bit target register
    } else {
        // access 32bit target register
    }
    // l = 1 if load operation else store.
    char l = getBit(word, 22);

    char u = getBit(word, 24);

    // Unsigned Immediate Offset
    if (u == 1) {
        unsignedImmediateOffset(word, l);
    }
}

void unsignedImmediateOffset(unsigned int word, int l) {
    unsigned char rt_index = word & 15;
}
void preIndexed(unsigned int word, int l) {}
void postIndexed(unsigned int word, int l) {}
void registerOffset(unsigned int word, int l) {}
void loadLiteral(unsigned int word, int l) {}

// Branch Instructions functions
void branchInstructions(unsigned int word) {
    unsigned int test = getSubWord(29, 31, word);
    if (test == 0b000) {
        unconditionalOffset(getSubWord(0, 25, word));
    } else if (test == 0b011) {
        unconditionalRegister(getSubWord(5, 9, word));
    } else if (test == 0b010) {
        conditionalBranches(getSubWord(5, 23, word), getSubWord(0, 3, word));
    }
}

// signed offset
void unconditionalOffset(signed int simm26) { PCOffset(simm26 / 4); }

// address stored in register
void unconditionalRegister(unsigned int xn) {
    if (xn != 11111) {
        PC.value = genRegisters[xn].value;
    }
}
void conditionalBranches(signed int simm19, unsigned int cond) {
    signed int offset = simm19 / 4;
    if (cond == 0000 && pState.Z == 1) { // EQ
        PCOffset(signExtend(offset, 19));
    } else if (cond == 0001 && pState.Z == 1) { // NE
        PCOffset(signExtend(offset, 19));
    } else if (cond == 0000 && pState.Z == 0) { // GE
        PCOffset(signExtend(offset, 19));
    } else if (cond == 1010 && pState.N == 1) { // LT
        PCOffset(signExtend(offset, 19));
    } else if (cond == 1011 && pState.N != 1) { // GT
        PCOffset(signExtend(offset, 19));
    } else if (cond == 1101 && !(pState.Z == 0 && pState.N == pState.V)) { // LE
        PCOffset(signExtend(offset, 19));
    } else if (cond == 1110) { // AL
        PCOffset(signExtend(offset, 19));
    }
}