
---------- Begin Simulation Statistics ----------
final_tick                               807360513385750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  26675                       # Simulator instruction rate (inst/s)
host_mem_usage                               17067188                       # Number of bytes of host memory used
host_op_rate                                    44371                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3748.80                       # Real time elapsed on the host
host_tick_rate                               24503343                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     166338809                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.091858                       # Number of seconds simulated
sim_ticks                                 91858166500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69602.332902                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 69602.332902                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher 216543715622                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total 216543715622                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher      3111156                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total      3111156                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     13381332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     13381332                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47257.544468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47257.544468                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 25259.737587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 25259.737587                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     11010025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        11010025                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 112062146000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 112062146000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.177210                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.177210                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2371307                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2371307                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2197573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2197573                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   4388475250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4388475250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.012983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012983                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       173734                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       173734                       # number of ReadReq MSHR misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           52                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 84666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 84666.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data           10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            10                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.807692                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           42                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data      3556000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      3556000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.807692                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           42                       # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     37963823                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     37963823                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 39996.815681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39996.815681                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 13727.532012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13727.532012                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     36688825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       36688825                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  50995860000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  50995860000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.033585                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.033585                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1274998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1274998                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data       507328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       507328                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  10538214500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10538214500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.020221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.020221                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       767670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       767670                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.428571                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   342.250000                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs          346                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1369                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data     51345155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51345155                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 44718.696324                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44718.696324                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 15855.774726                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15855.774726                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data     47698850                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         47698850                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 163058006000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 163058006000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.071016                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071016                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data      3646305                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3646305                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2704901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2704901                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  14926689750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  14926689750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.018335                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018335                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       941404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       941404                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data     51345207                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51345207                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 44718.181237                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44718.181237                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 69602.332902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 15858.844533                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57117.368390                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data     47698860                       # number of overall hits
system.cpu.dcache.overall_hits::total        47698860                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 163058006000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 163058006000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.071016                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071016                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data      3646347                       # number of overall misses
system.cpu.dcache.overall_misses::total       3646347                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2704901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2704901                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 216543715622                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  14930245750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 231473961372                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.018336                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.078929                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher      3111156                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       941446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      4052602                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_issued      6564835                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit       343734                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified      7083980                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage        208630                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                4049332                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          212                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          467                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          110                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             12.326902                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        414812012                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   774.785605                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   249.130606                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.756627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.243292                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999918                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          679                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          345                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.663086                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.336914                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs           4049332                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         414812012                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.916211                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            49915719                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      807268655811000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.unused_prefetches            129617                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks      3220014                       # number of writebacks
system.cpu.dcache.writebacks::total           3220014                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.ReadReq_accesses::.switch_cpus.dtb.walker        23215                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total        23215                       # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.dtb.walker 17670.214883                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 17670.214883                       # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 17170.214883                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 17170.214883                       # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_hits::.switch_cpus.dtb.walker        18189                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total        18189                       # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_miss_latency::.switch_cpus.dtb.walker     88810500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total     88810500                       # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_rate::.switch_cpus.dtb.walker     0.216498                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total     0.216498                       # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_misses::.switch_cpus.dtb.walker         5026                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total         5026                       # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.dtb.walker     86297500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total     86297500                       # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.216498                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.216498                       # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::.switch_cpus.dtb.walker         5026                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total         5026                       # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.demand_accesses::.switch_cpus.dtb.walker        23215                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total        23215                       # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 17670.214883                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 17670.214883                       # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 17170.214883                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 17170.214883                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_hits::.switch_cpus.dtb.walker        18189                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total        18189                       # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_miss_latency::.switch_cpus.dtb.walker     88810500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total     88810500                       # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_rate::.switch_cpus.dtb.walker     0.216498                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total     0.216498                       # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_misses::.switch_cpus.dtb.walker         5026                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total         5026                       # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     86297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total     86297500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.216498                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total     0.216498                       # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_misses::.switch_cpus.dtb.walker         5026                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total         5026                       # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_accesses::.switch_cpus.dtb.walker        23215                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total        23215                       # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 17670.214883                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 17670.214883                       # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 17170.214883                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 17170.214883                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_hits::.switch_cpus.dtb.walker        18189                       # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total        18189                       # number of overall hits
system.cpu.dtb_walker_cache.overall_miss_latency::.switch_cpus.dtb.walker     88810500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total     88810500                       # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_rate::.switch_cpus.dtb.walker     0.216498                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total     0.216498                       # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_misses::.switch_cpus.dtb.walker         5026                       # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total         5026                       # number of overall misses
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     86297500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total     86297500                       # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.216498                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total     0.216498                       # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_misses::.switch_cpus.dtb.walker         5026                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total         5026                       # number of overall MSHR misses
system.cpu.dtb_walker_cache.replacements         4969                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs     4.422355                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses        51456                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker    15.828357                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker     0.989272                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total     0.989272                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs         5010                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses        51456                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse    15.828357                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs        22156                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 807268655653000                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      8722252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8722252                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 44791.307316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44791.307316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 43837.186941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43837.186941                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      8708338                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8708338                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    623226250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    623226250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.001595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001595                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst        13914                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         13914                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst         2734                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2734                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    490099750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    490099750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.001282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001282                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst        11180                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11180                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst      8722252                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8722252                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 44791.307316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44791.307316                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 43837.186941                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43837.186941                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.switch_cpus.inst      8708338                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8708338                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    623226250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    623226250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.001595                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001595                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.switch_cpus.inst        13914                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          13914                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst         2734                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2734                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    490099750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    490099750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.001282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001282                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst        11180                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11180                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.switch_cpus.inst      8722252                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8722252                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 44791.307316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44791.307316                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 43837.186941                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43837.186941                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.switch_cpus.inst      8708338                       # number of overall hits
system.cpu.icache.overall_hits::total         8708338                       # number of overall hits
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    623226250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    623226250                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.001595                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001595                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.switch_cpus.inst        13914                       # number of overall misses
system.cpu.icache.overall_misses::total         13914                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst         2734                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2734                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    490099750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    490099750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.001282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001282                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst        11180                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11180                       # number of overall MSHR misses
system.cpu.icache.replacements                  10668                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs            217.832490                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         34900188                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   485.177929                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.947613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.947613                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs             10668                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          34900188                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           485.177929                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2323837                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      807268655647000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.icache.writebacks::.writebacks        10668                       # number of writebacks
system.cpu.icache.writebacks::total             10668                       # number of writebacks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.ReadReq_accesses::.switch_cpus.itb.walker          372                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total          372                       # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::.switch_cpus.itb.walker 51848.765432                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 51848.765432                       # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 51348.765432                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 51348.765432                       # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_hits::.switch_cpus.itb.walker          291                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total          291                       # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_miss_latency::.switch_cpus.itb.walker      4199750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total      4199750                       # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_rate::.switch_cpus.itb.walker     0.217742                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total     0.217742                       # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_misses::.switch_cpus.itb.walker           81                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::.switch_cpus.itb.walker      4159250                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total      4159250                       # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::.switch_cpus.itb.walker     0.217742                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.217742                       # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::.switch_cpus.itb.walker           81                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total           81                       # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.demand_accesses::.switch_cpus.itb.walker          372                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total          372                       # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_avg_miss_latency::.switch_cpus.itb.walker 51848.765432                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 51848.765432                       # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 51348.765432                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 51348.765432                       # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_hits::.switch_cpus.itb.walker          291                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total          291                       # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_miss_latency::.switch_cpus.itb.walker      4199750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total      4199750                       # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_rate::.switch_cpus.itb.walker     0.217742                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total     0.217742                       # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_misses::.switch_cpus.itb.walker           81                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      4159250                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total      4159250                       # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.217742                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total     0.217742                       # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_misses::.switch_cpus.itb.walker           81                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total           81                       # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_accesses::.switch_cpus.itb.walker          372                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total          372                       # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_avg_miss_latency::.switch_cpus.itb.walker 51848.765432                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 51848.765432                       # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 51348.765432                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 51348.765432                       # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_hits::.switch_cpus.itb.walker          291                       # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total          291                       # number of overall hits
system.cpu.itb_walker_cache.overall_miss_latency::.switch_cpus.itb.walker      4199750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total      4199750                       # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_rate::.switch_cpus.itb.walker     0.217742                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total     0.217742                       # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_misses::.switch_cpus.itb.walker           81                       # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total           81                       # number of overall misses
system.cpu.itb_walker_cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      4159250                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total      4159250                       # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.217742                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total     0.217742                       # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_misses::.switch_cpus.itb.walker           81                       # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total           81                       # number of overall MSHR misses
system.cpu.itb_walker_cache.replacements           65                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     5.030769                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses          825                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker    13.599166                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker     0.849948                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total     0.849948                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           65                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses          825                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse    13.599166                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs          327                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 807268655317000                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_misses::.writebacks         1215                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total         1215                       # number of CleanEvict MSHR misses
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 103769.370580                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 103769.370580                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher 315241282194                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 315241282194                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher      3037903                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total      3037903                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadCleanReq_accesses::.switch_cpus.inst        11180                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total        11180                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 98164.986996                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 98164.986996                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 99406.409687                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 99406.409687                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_hits::.switch_cpus.inst         6566                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         6566                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_miss_latency::.switch_cpus.inst    452933250                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    452933250                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_rate::.switch_cpus.inst     0.412701                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.412701                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_misses::.switch_cpus.inst         4614                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         4614                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_mshr_hits::.switch_cpus.inst          113                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total          113                       # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    447428250                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    447428250                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.402594                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.402594                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_misses::.switch_cpus.inst         4501                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         4501                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       765427                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       765427                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 96211.716899                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 96211.716899                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 119097.007000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 119097.007000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data       689878                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       689878                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data   7268699000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total   7268699000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.098702                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.098702                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data        75549                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total        75549                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_hits::.switch_cpus.data        21406                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total        21406                       # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data   6448269250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total   6448269250                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.070736                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.070736                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data        54143                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total        54143                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher      3111156                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.dtb.walker         4979                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.itb.walker           81                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data       173773                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      3289989                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 90379.183384                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 72405.199580                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 91982.558140                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 59614.997332                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 89560.012284                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 110864.818021                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 72392.744479                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 91982.558140                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 115907.034594                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110960.086728                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher       762484                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.dtb.walker         4027                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.itb.walker           38                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       110065                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       876614                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 212271057397                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     68929750                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3955250                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data   3797952250                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 216141894647                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.754919                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.191203                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.itb.walker     0.530864                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.366616                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.733551                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher      2348672                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.dtb.walker          952                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.itb.walker           43                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data        63708                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      2413375                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher      1395832                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.dtb.walker            1                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::.switch_cpus.data        37779                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total      1433612                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 105636433203                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     68845500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3955250                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   3005353500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 108714587453                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.306266                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.191002                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker     0.530864                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.149212                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.297801                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       952840                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          951                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           43                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data        25929                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       979763                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data         2293                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total         2293                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus.data 13307.017544                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 13307.017544                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16035.087719                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16035.087719                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data         2236                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total         2236                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_miss_latency::.switch_cpus.data       758500                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total       758500                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.024858                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.024858                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data           57                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total           57                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data       914000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total       914000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.024858                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.024858                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data           57                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total           57                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WritebackClean_accesses::.writebacks        10668                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total        10668                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks        10668                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total        10668                       # number of WritebackClean hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      3220014                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      3220014                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks      3220014                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      3220014                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs            8                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            8                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher      3111156                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.dtb.walker         4979                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.itb.walker           81                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst        11180                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data       939200                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      4066596                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 90379.183384                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.dtb.walker 72405.199580                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.itb.walker 91982.558140                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 98164.986996                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 79469.263664                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 89777.467557                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 110864.818021                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 72392.744479                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 91982.558140                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 99406.409687                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 118064.026751                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 111334.269658                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher       762484                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.dtb.walker         4027                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.itb.walker           38                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.inst         6566                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data       799943                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         1573058                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher 212271057397                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.dtb.walker     68929750                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.itb.walker      3955250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst    452933250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  11066651250                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 223863526897                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.754919                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.dtb.walker     0.191203                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.itb.walker     0.530864                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst     0.412701                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.148272                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.613176                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher      2348672                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.dtb.walker          952                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.itb.walker           43                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst         4614                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data       139257                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       2493538                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher      1395832                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.dtb.walker            1                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.inst          113                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::.switch_cpus.data        59185                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total      1455131                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher 105636433203                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.dtb.walker     68845500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.itb.walker      3955250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst    447428250                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data   9453622750                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 115610284953                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.306266                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.191002                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.itb.walker     0.530864                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst     0.402594                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.085256                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.255350                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher       952840                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.dtb.walker          951                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.itb.walker           43                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst         4501                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data        80072                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1038407                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher      3111156                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.dtb.walker         4979                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.itb.walker           81                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst        11180                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data       939200                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      4066596                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 90379.183384                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.dtb.walker 72405.199580                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.itb.walker 91982.558140                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 98164.986996                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 79469.263664                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 89777.467557                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 110864.818021                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 103769.370580                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 72392.744479                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 91982.558140                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 99406.409687                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 118064.026751                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 105696.467429                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher       762484                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.dtb.walker         4027                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.itb.walker           38                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.inst         6566                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       799943                       # number of overall hits
system.cpu.l2cache.overall_hits::total        1573058                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher 212271057397                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.dtb.walker     68929750                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.itb.walker      3955250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst    452933250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  11066651250                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 223863526897                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.754919                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.dtb.walker     0.191203                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.itb.walker     0.530864                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst     0.412701                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.148272                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.613176                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher      2348672                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.dtb.walker          952                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.itb.walker           43                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst         4614                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data       139257                       # number of overall misses
system.cpu.l2cache.overall_misses::total      2493538                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher      1395832                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.dtb.walker            1                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.inst          113                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::.switch_cpus.data        59185                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total      1455131                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher 105636433203                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 315241282194                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.dtb.walker     68845500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.itb.walker      3955250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst    447428250                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data   9453622750                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 430851567147                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.306266                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.191002                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.itb.walker     0.530864                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst     0.402594                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.085256                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     1.002389                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher       952840                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher      3037903                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.dtb.walker          951                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.itb.walker           43                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst         4501                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data        80072                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      4076310                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_issued      3721708                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit        29826                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified      4902023                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage        85053                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements               4080053                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          316                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         2983                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          723                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           56                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2           12                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.378214                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses        69151917                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.writebacks     6.863298                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   993.903865                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  3009.978680                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.dtb.walker     0.716420                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.itb.walker     0.028423                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     3.003427                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    80.234951                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.001676                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.242652                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.734858                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.dtb.walker     0.000175                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.itb.walker     0.000007                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000733                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.019589                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.999690                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4022                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           74                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.981934                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.018066                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs          4080053                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses         69151917                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse         4094.729062                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            9703238                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     807268655306500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.unused_prefetches            21357                       # number of HardPF blocks evicted w/o reference
system.cpu.l2cache.writebacks::.writebacks      3220786                       # number of writebacks
system.cpu.l2cache.writebacks::total          3220786                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                           170473                       # number of cpu cycles simulated
system.cpu.numExitSignal                            1                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               1                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        33028                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side     12154814                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side          227                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side        14974                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total          12203043                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side      1398272                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    465304048                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side         5184                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side       318656                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          467026160                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy     3737778842                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          4.1                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       9536376                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3653340960                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          4.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy         71457                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy       4011776                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic             206135744                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples     12576244                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.001631                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.040796                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0           12555955     99.84%     99.84% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1              20064      0.16%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                225      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total       12576244                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests          627                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops          174                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      4067236                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops        19538                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests      8133970                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops        19712                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                     8507263                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp       3301216                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq            92                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp           92                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      6440838                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean        10668                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict      1699043                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq      4421701                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq         2293                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp         2293                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       765427                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       765427                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq        11180                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      3290036                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_misses::.writebacks         4604                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          4604                       # number of CleanEvict MSHR misses
system.l3.DataMeta::0                          267069                       # Distribution of access
system.l3.DataMeta::1                            1702                       # Distribution of access
system.l3.DataMeta::2                          757550                       # Distribution of access
system.l3.DataMeta::3                           11627                       # Distribution of access
system.l3.MetaReq_accesses::.cpu.dcache.prefetcher       953409                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.inst         4501                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.data        80038                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::total             1037948                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 99710.061683                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::.switch_cpus.inst 99072.931140                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::.switch_cpus.data 102968.172485                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::total 99707.869232                       # average MetaReq mshr miss latency
system.l3.MetaReq_hits::.cpu.dcache.prefetcher       757081                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.inst         1498                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.data        10598                       # number of MetaReq hits
system.l3.MetaReq_hits::total                  769177                       # number of MetaReq hits
system.l3.MetaReq_miss_rate::.cpu.dcache.prefetcher     0.205922                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.inst     0.667185                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.data     0.867588                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::total           0.258945                       # miss rate for MetaReq accesses
system.l3.MetaReq_misses::.cpu.dcache.prefetcher       196328                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.inst         3003                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.data        69440                       # number of MetaReq misses
system.l3.MetaReq_misses::total                268771                       # number of MetaReq misses
system.l3.MetaReq_mshr_hits::.cpu.dcache.prefetcher        66779                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.inst           55                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.data        68953                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::total             135787                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_miss_latency::.cpu.dcache.prefetcher  12917338781                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::.switch_cpus.inst    292067001                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::.switch_cpus.data     50145500                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::total  13259551282                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.135880                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::.switch_cpus.inst     0.654966                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::.switch_cpus.data     0.006085                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::total      0.128122                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_misses::.cpu.dcache.prefetcher       129549                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::.switch_cpus.inst         2948                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::.switch_cpus.data          487                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::total           132984                       # number of MetaReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data        54143                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             54143                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 118044.728120                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 118044.728120                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 118044.728120                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 118044.728120                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus.data          737                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                   737                       # number of ReadExReq hits
system.l3.ReadExReq_miss_latency::.switch_cpus.data   6304296750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    6304296750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data     0.986388                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.986388                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data        53406                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               53406                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data   6304296750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   6304296750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.986388                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.986388                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data        53406                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          53406                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher       953409                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher      3035300                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.dtb.walker          951                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.itb.walker           43                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.inst         4501                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus.data        25929                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       4020133                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 109630.562344                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 103802.582988                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.dtb.walker 106054.806071                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.itb.walker 90203.488372                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 91355.003652                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus.data 118189.346698                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 105253.739281                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109630.561025                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 103802.582575                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.dtb.walker 106054.806071                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.itb.walker 90203.488372                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 91355.003652                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 118189.294593                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 105253.738345                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_hits::.cpu.dcache.prefetcher        10165                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.cpu.l2cache.prefetcher        16851                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.dtb.walker          358                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.inst          394                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus.data         2035                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total             29803                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher 103408370148                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher 313322802817                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.dtb.walker     62890500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.itb.walker      3878750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.inst    375195000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus.data   2824016250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 419997153465                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.989338                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher     0.994448                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.dtb.walker     0.623554                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.itb.walker            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.inst     0.912464                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus.data     0.921516                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.992587                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher       943244                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher      3018449                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.dtb.walker          593                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.itb.walker           43                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.inst         4107                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus.data        23894                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         3990330                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher 103408368903                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher 313322801572                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.dtb.walker     62890500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.itb.walker      3878750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst    375195000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2824015005                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 419997149730                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.989338                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher     0.994448                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.dtb.walker     0.623554                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.itb.walker            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst     0.912464                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.921516                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.992587                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher       943244                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher      3018449                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.dtb.walker          593                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.itb.walker           43                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.inst         4107                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus.data        23894                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      3990330                       # number of ReadSharedReq MSHR misses
system.l3.UpgradeReq_accesses::.switch_cpus.data           57                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               57                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_avg_miss_latency::.switch_cpus.data        15500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_miss_latency::total        15500                       # average UpgradeReq miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 16430.232558                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 16430.232558                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_hits::.switch_cpus.data           14                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total                   14                       # number of UpgradeReq hits
system.l3.UpgradeReq_miss_latency::.switch_cpus.data       666500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_latency::total       666500                       # number of UpgradeReq miss cycles
system.l3.UpgradeReq_miss_rate::.switch_cpus.data     0.754386                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.754386                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_misses::.switch_cpus.data           43                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus.data       706500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       706500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.754386                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.754386                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus.data           43                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l3.WriteReq_mshr_uncacheable::.switch_cpus.data           92                       # number of WriteReq MSHR uncacheable
system.l3.WriteReq_mshr_uncacheable::total           92                       # number of WriteReq MSHR uncacheable
system.l3.WritebackDirty_accesses::.writebacks      3220786                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      3220786                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks      3220786                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          3220786                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher       953409                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher      3035300                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.dtb.walker          951                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.itb.walker           43                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.inst         4501                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data        80072                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              4074276                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 109630.562344                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 103802.582988                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.dtb.walker 106054.806071                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.itb.walker 90203.488372                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.inst 91355.003652                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 118089.430789                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 105422.671068                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109630.561025                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 103802.582575                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.dtb.walker 106054.806071                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.itb.walker 90203.488372                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.inst 91355.003652                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 118089.414683                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 105422.670145                       # average overall mshr miss latency
system.l3.demand_hits::.cpu.dcache.prefetcher        10165                       # number of demand (read+write) hits
system.l3.demand_hits::.cpu.l2cache.prefetcher        16851                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.dtb.walker          358                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.inst          394                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus.data         2772                       # number of demand (read+write) hits
system.l3.demand_hits::total                    30540                       # number of demand (read+write) hits
system.l3.demand_miss_latency::.cpu.dcache.prefetcher 103408370148                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher 313322802817                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.dtb.walker     62890500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.itb.walker      3878750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.inst    375195000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data   9128313000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     426301450215                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher     0.989338                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher     0.994448                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.dtb.walker     0.623554                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.itb.walker            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.inst     0.912464                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data     0.965381                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.992504                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher       943244                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher      3018449                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.dtb.walker          593                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.itb.walker           43                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.inst         4107                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data        77300                       # number of demand (read+write) misses
system.l3.demand_misses::total                4043736                       # number of demand (read+write) misses
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher 103408368903                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher 313322801572                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.dtb.walker     62890500                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.itb.walker      3878750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.inst    375195000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data   9128311755                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 426301446480                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.989338                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher     0.994448                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.dtb.walker     0.623554                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.itb.walker            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.inst     0.912464                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data     0.965381                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.992504                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher       943244                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher      3018449                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.dtb.walker          593                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.itb.walker           43                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.inst         4107                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data        77300                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           4043736                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher       953409                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher      3035300                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.dtb.walker          951                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.itb.walker           43                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.inst         4501                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data        80072                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             4074276                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 109630.562344                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 103802.582988                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.dtb.walker 106054.806071                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.itb.walker 90203.488372                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.inst 91355.003652                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 118089.430789                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 105422.671068                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 109630.561025                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 103802.582575                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.dtb.walker 106054.806071                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.itb.walker 90203.488372                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.inst 91355.003652                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 118089.414683                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 105422.670145                       # average overall mshr miss latency
system.l3.overall_hits::.cpu.dcache.prefetcher        10165                       # number of overall hits
system.l3.overall_hits::.cpu.l2cache.prefetcher        16851                       # number of overall hits
system.l3.overall_hits::.switch_cpus.dtb.walker          358                       # number of overall hits
system.l3.overall_hits::.switch_cpus.inst          394                       # number of overall hits
system.l3.overall_hits::.switch_cpus.data         2772                       # number of overall hits
system.l3.overall_hits::total                   30540                       # number of overall hits
system.l3.overall_miss_latency::.cpu.dcache.prefetcher 103408370148                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher 313322802817                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.dtb.walker     62890500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.itb.walker      3878750                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.inst    375195000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data   9128313000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    426301450215                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher     0.989338                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher     0.994448                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.dtb.walker     0.623554                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.itb.walker            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.inst     0.912464                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data     0.965381                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.992504                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher       943244                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher      3018449                       # number of overall misses
system.l3.overall_misses::.switch_cpus.dtb.walker          593                       # number of overall misses
system.l3.overall_misses::.switch_cpus.itb.walker           43                       # number of overall misses
system.l3.overall_misses::.switch_cpus.inst         4107                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data        77300                       # number of overall misses
system.l3.overall_misses::total               4043736                       # number of overall misses
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher 103408368903                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher 313322801572                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.dtb.walker     62890500                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.itb.walker      3878750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.inst    375195000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data   9128311755                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 426301446480                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.989338                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher     0.994448                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.dtb.walker     0.623554                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.itb.walker            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.inst     0.912464                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data     0.965381                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.992504                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher       943244                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher      3018449                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.dtb.walker          593                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.itb.walker           43                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.inst         4107                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data        77300                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          4043736                       # number of overall MSHR misses
system.l3.overall_mshr_uncacheable_misses::.switch_cpus.data           92                       # number of overall MSHR uncacheable misses
system.l3.overall_mshr_uncacheable_misses::total           92                       # number of overall MSHR uncacheable misses
system.l3.replacements                        4144066                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          316                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         2983                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        27769                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3          157                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          770                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            6                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           56                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          595                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3           11                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.165224                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                151085026                       # Number of data accesses
system.l3.tags.occ_blocks::.writebacks       0.888753                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher  8495.942613                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 23513.452094                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     5.581724                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.itb.walker     0.258437                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst    52.709302                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   616.944740                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000027                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.259276                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.717574                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000170                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.itb.walker     0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.001609                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.018828                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.997491                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         31225                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024           875                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           668                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.952911                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.026703                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.020386                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                   4144066                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                 151085026                       # Number of tag accesses
system.l3.tags.tagsinuse                 32685.777663                       # Cycle average of tags in use
system.l3.tags.total_refs                     8972832                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle              807268655306000                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.writebacks::.writebacks             3170320                       # number of writebacks
system.l3.writebacks::total                   3170320                       # number of writebacks
system.mem_ctrls0.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                   2790816.52                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat               45512.86                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgPriority_.writebacks::samples        53.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.dcache.prefetcher::samples      6320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.cpu.l2cache.prefetcher::samples     13310.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.dtb.walker::samples       117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.itb.walker::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.inst::samples      3904.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples      3633.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgQLat                    28020.86                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                       19.01                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    20.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      3.94                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     1.70                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     42.76                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.10                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bw_inst_read::.switch_cpus.inst      2720019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2720019                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.dcache.prefetcher      5126512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.cpu.l2cache.prefetcher      9724209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.dtb.walker        81517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.itb.walker         2090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.inst      2720019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus.data      3333835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             20988183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks       1700012                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.dcache.prefetcher      5126512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.cpu.l2cache.prefetcher      9724209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.dtb.walker        81517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.itb.walker         2090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.inst      2720019                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data      3333835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            22688195                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks       1700012                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1700012                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bytesPerActivate::samples         5904                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   295.794038                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   230.381315                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   213.962674                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127          862     14.60%     14.60% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255         1953     33.08%     47.68% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         1694     28.69%     76.37% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511          480      8.13%     84.50% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639          338      5.72%     90.23% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          192      3.25%     93.48% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          180      3.05%     96.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          117      1.98%     98.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151           88      1.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total         5904                       # Bytes accessed per row activation
system.mem_ctrls0.bytesReadDRAM               1746368                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                1927936                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                 181568                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys              156160                       # Total written bytes from the system interface side
system.mem_ctrls0.bytes_inst_read::.switch_cpus.inst       249856                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       249856                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.dcache.prefetcher       470912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.cpu.l2cache.prefetcher       893248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.dtb.walker         7488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.itb.walker          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.inst       249856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus.data       306240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           1927936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks       156160                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         156160                       # Number of bytes written to this memory
system.mem_ctrls0.masterReadAccesses::.cpu.dcache.prefetcher         7358                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.cpu.l2cache.prefetcher        13957                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.dtb.walker          117                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.itb.walker            3                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.inst         3904                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data         4785                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAvgLat::.cpu.dcache.prefetcher     41665.42                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.cpu.l2cache.prefetcher     40024.88                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.dtb.walker     39233.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.itb.walker     41372.00                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.inst     46030.73                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40185.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadBytes::.cpu.dcache.prefetcher       404480                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.cpu.l2cache.prefetcher       851840                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.dtb.walker         7488                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.itb.walker          192                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.inst       249856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus.data       232512                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadRate::.cpu.dcache.prefetcher 4403310.183640558273                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.cpu.l2cache.prefetcher 9273426.984850605950                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.dtb.walker 81516.976500940713                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.itb.walker 2090.178884639506                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.inst 2720019.455210876651                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus.data 2531206.629298441112                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadTotalLat::.cpu.dcache.prefetcher    306574159                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.cpu.l2cache.prefetcher    558627290                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.dtb.walker      4590293                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.itb.walker       124116                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.inst    179703975                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data    192289593                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteAccesses::.writebacks         2440                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls0.mergedWrBursts                 2387                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState              72212                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.num_reads::.cpu.dcache.prefetcher         7358                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.cpu.l2cache.prefetcher        13957                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.dtb.walker          117                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.itb.walker            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.inst         3904                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus.data         4785                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              30124                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks         2440                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2440                       # Number of write requests responded to by this memory
system.mem_ctrls0.pageHitRate                   78.21                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0             1683                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1               29                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             1130                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3              197                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4              493                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             1512                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6              485                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             1021                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8              506                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9             1599                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10             943                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11            1820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12            1613                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13            1686                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14             565                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            1213                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16             436                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17              12                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18              14                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19             408                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20             693                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21             672                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22             214                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23            1367                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24             366                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25             714                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26            1836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27            1376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28             911                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29             711                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30             906                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31             156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000930432                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                   5519                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                   4936                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                   4256                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                   3060                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   2770                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1798                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                   1296                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    988                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                    728                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                    580                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                   353                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   273                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                   242                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                   174                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                   129                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                    76                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                    48                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                    33                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                    16                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     7                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     5                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                    30124                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                30124                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                      30124                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                78.36                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                   21383                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                  2837                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                  90920284                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                  90880149250                       # Total gap between requests
system.mem_ctrls0.totMemAccLat             1241909426                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                   764605222                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                    2440                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                2440                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                      2440                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                0.00                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2683535776.152011                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy            5047700.112000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           422.867687                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE  86017721679                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF   4129300000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   1711134821                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        28127367862.671417                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy            8911132.120800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy           45244175.088000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        7973743774.179103                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          38843850420.323006                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2684076127.924811                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy            4158855.792000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           422.672457                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE  86016743848                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF   4129300000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   1712112652                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        28126994827.945057                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy            7341980.032800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy           29601402.700800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        7973743774.179103                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          38825916968.574203                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     12558.40                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               65832.17                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples   3167880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples   1065399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples   3004404.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.dtb.walker::samples       476.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.itb.walker::samples        40.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.inst::samples      3151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples     73000.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    48340.17                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2888.95                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2889.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      6.44                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2207.11                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2207.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.15                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       26.53                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   15.04                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.49                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_inst_read::.switch_cpus.inst       141435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          141435                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    742316580                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher   2093308579                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.dtb.walker       331642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.itb.walker        27869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.inst      2195385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     50862413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2889042467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2207145295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    742316580                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher   2093308579                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.dtb.walker       331642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.itb.walker        27869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.inst      2195385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     50862413                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          5096187762                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2207145295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2207145295                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples      1027899                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   455.409101                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   312.494157                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   351.374236                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127       167635     16.31%     16.31% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       205280     19.97%     36.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       194544     18.93%     55.21% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        83645      8.14%     63.34% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        60988      5.93%     69.28% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        50465      4.91%     74.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        23751      2.31%     76.50% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        43607      4.24%     80.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       197984     19.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1027899                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM             265374080                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys              265382144                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                   8064                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              202740864                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys           202744320                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_inst_read::.switch_cpus.inst        12992                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        12992                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher     68187840                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher    192287488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.dtb.walker        30464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.itb.walker         2560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.inst       201664                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data      4672128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         265382144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    202744320                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      202744320                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher      1065435                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher      3004492                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.dtb.walker          476                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.itb.walker           40                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.inst         3151                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data        73002                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     68260.28                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     64712.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.dtb.walker     69725.11                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.itb.walker     50853.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.inst     54768.88                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     76837.12                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher     68185536                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher    192281856                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.dtb.walker        30464                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.itb.walker         2560                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.inst       201664                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data      4672000                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 742291497.838681459427                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 2093247267.242156267166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.dtb.walker 331641.716362801555                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.itb.walker 27869.051795193405                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.inst 2195384.555166360456                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 50861019.526227965951                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher  72726895121                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher 194427139630                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.dtb.walker     33189153                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.itb.walker      2034126                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.inst    172576752                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data   5609263112                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks      3167880                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1647823.86                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks    202740864                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2207107671.804008960724                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks 5220108249415                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds       181044                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState            8857259                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2997607                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds       181044                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher      1065435                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher      3004492                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.dtb.walker          476                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.itb.walker           40                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.inst         3151                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data        73002                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            4146596                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      3167880                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3167880                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   85.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0           128654                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           130490                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           129882                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           129229                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           128671                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           129730                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           131638                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           130464                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           131537                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           131753                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          131988                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          129569                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          128953                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          129394                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          128512                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          128625                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          130405                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          128878                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          128955                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          130719                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          129290                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          128747                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          128936                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          128743                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          129778                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          129983                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          128509                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          130014                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          128596                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          128451                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          128348                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          129029                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            97261                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            99112                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            98757                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            98773                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            98653                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            99123                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            99216                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            99263                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            99655                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            99892                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          100490                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           99134                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           99187                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           99039                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           98608                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           98777                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16           99045                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17           99107                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18           99178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          100007                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20           99411                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21           99474                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22           99041                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23           98788                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24           99024                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25           98940                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26           98568                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27           98553                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28           98321                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29           98424                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30           98374                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31           98631                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000179229652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples       181044                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.903057                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    75.130046                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-511       181043    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::31232-31743            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       181044                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                 597263                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 608610                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                 804280                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                 602013                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 402106                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 348699                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                 245199                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                 206598                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                 162422                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                  94856                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                 39954                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                 21963                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                  6194                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                  4121                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                   406                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                   326                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                   292                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                   243                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                   208                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                   193                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                   182                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                   133                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                    81                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                    44                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                    30                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                    19                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                    15                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                    10                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     8                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                  4146596                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              4146596                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                    4146596                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                85.38                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                 3540294                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                   126                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat               13816038040                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                  91858117250                       # Total gap between requests
system.mem_ctrls1.totMemAccLat           272971097894                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                200441044654                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples       181044                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.497548                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.348875                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.464077                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          109769     60.63%     60.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17            6798      3.75%     64.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           26752     14.78%     79.16% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19            7202      3.98%     83.14% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20            6800      3.76%     86.90% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            7888      4.36%     91.25% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            6295      3.48%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23            3009      1.66%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24            1784      0.99%     97.38% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25            1448      0.80%     98.18% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26            1968      1.09%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27             518      0.29%     99.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28             337      0.19%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29             206      0.11%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::30             113      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::31              55      0.03%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::32              38      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::33              14      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::34               3      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::35              10      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::36              10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::37              10      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::38               1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::39               5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::40               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::42               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::44               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::45               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::46               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       181044                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                 45543                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                 57498                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                 89328                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                117487                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                146252                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                168193                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                184855                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                204747                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                207756                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                222013                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                240493                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                240128                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                228208                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                216106                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                199015                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                196101                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                192003                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                184582                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 10810                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                  6492                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                  3327                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  2207                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                  1491                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                  1043                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                   713                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                   521                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                   315                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                   187                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                   127                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                    96                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                    57                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                    46                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                    37                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                    25                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                    14                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                 3167880                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3167880                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                   3167880                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               86.69                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                2746101                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        42276561478.452560                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            804413465.856006                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           682.717028                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE   1895998817                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF   4129300000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT  85832857683                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        796621639.833622                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            1420093651.233633                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           5702738207.913778                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        7973743774.179103                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          62713134434.109627                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3738962216.640009                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        42048758702.026405                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            798470683.919998                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           681.368238                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE   2384194198                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF   4129300000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT  85344662302                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        953915049.292813                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            1409607861.228024                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           5670624306.614623                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        7973743774.179103                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          62589237092.877480                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          3734116715.616017                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.cpu.interrupts.pio          184                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port        89694                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     12407035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     12496913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               12496913                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.cpu.interrupts.pio          368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port      2084096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port    468126464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total    470210928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               470210928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer1.occupancy              241204                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy            92278520                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer4.occupancy         22723945266                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              24.7                       # Layer utilization (%)
system.membus.respLayer3.occupancy        21453970296                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             23.4                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           4176855                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 4176855    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             4176855                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      4143492                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       8320009                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp            4123314                       # Transaction distribution
system.membus.trans_dist::WriteReq                 92                       # Transaction distribution
system.membus.trans_dist::WriteResp                92                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3170320                       # Transaction distribution
system.membus.trans_dist::CleanEvict           972926                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               43                       # Transaction distribution
system.membus.trans_dist::ReadExReq             53406                       # Transaction distribution
system.membus.trans_dist::ReadExResp            53406                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       4123314                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups     13059435                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect          140                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        54766                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted     18780470                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      4990009                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups     13059435                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      8069426                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups        19010247                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect      7315268                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong     11220121                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect      5813726                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong     12721663                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect          540                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong           52                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0       586444                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2       835387                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6       821497                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9       234651                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10       238020                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11       108887                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12       255883                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13         2865                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14       408175                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15         4832                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16        39444                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17        10289                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18         1475                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19         5027                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20         2677                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21         2870                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22         4638                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24         4225                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26         8963                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28        17330                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32        47815                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect         4408                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit         3604                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong         2966                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect     14860935                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong          674                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2       513401                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6       868046                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9       323697                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10       501243                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11        12873                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12       421301                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13         4508                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14       293478                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15       109183                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16       407123                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17        43217                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18         1833                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19         2014                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20         5833                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21         1845                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22         5913                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24         7934                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26         6083                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28        13931                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32        50032                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36        47906                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect      3625680                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit         1335                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong         8340                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS          105335                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        34774                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          96635038                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         52806659                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        55162                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches           18664704                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1147643                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitNonSpecStalls         7640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.commitSquashedInsts      1098424                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps      166338809                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples    366331408                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.454066                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.208261                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0    296810987     81.02%     81.02% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1     34527538      9.43%     90.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2      9402062      2.57%     93.01% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3      5946361      1.62%     94.64% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      9234315      2.52%     97.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      7431343      2.03%     99.19% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       925168      0.25%     99.44% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       905991      0.25%     99.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1147643      0.31%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total    366331408                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                176                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        64656                       # Number of function calls committed.
system.switch_cpus.commit.int_insts         166256891                       # Number of committed integer instructions.
system.switch_cpus.commit.loads              19728987                       # Number of loads committed
system.switch_cpus.commit.membars                1348                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        41935      0.03%      0.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    108562164     65.27%     65.29% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult        36714      0.02%     65.31% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv         4981      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           16      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt           32      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     65.32% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead     19728923     11.86%     77.18% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     37963916     22.82%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite           64      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total    166338809                       # Class of committed instruction
system.switch_cpus.commit.refs               57692967                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts           100000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             166338809                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       3.674326                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 3.674326                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles     337710454                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts      168017855                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          7591955                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           1959246                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          59340                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles      19203939                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses            19832937                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                  3985                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses            38013247                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  3787                       # TLB misses on write requests
system.switch_cpus.fetch.Branches            19010247                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           8722252                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles             339773728                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         23889                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.Insts              101768769                       # Number of instructions fetch has processed
system.switch_cpus.fetch.ItlbSquashes              10                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.MiscStallCycles        33604                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        38850                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          118680                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.TlbCycles               4773                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.branchRate          0.051738                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles     26614643                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      5095344                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.276973                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples    366524938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      0.462716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.737923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0        338067470     92.24%     92.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1          2053933      0.56%     92.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2          2088991      0.57%     93.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3          2581795      0.70%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1220281      0.33%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          2699929      0.74%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1884747      0.51%     95.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          1491961      0.41%     96.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8         14435831      3.94%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total    366524938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads                96                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              136                       # number of floating regfile writes
system.switch_cpus.idleCycles                  907688                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        65517                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         18721698                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.454517                       # Inst execution rate
system.switch_cpus.iew.exec_refs             57839784                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           38010783                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         5265989                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      19882936                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts        10015                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        71900                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     38069327                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    167438443                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      19829001                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        63052                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     167004236                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          35424                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents     113976811                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          59340                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles     114089783                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads      6445192                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2024                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4471                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         2213                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       153949                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       105347                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         4471                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        55484                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        10033                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         101507114                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             166954094                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.773631                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          78529040                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.454380                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              166960333                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        248749143                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       110191446                       # number of integer regfile writes
system.switch_cpus.ipc                       0.272159                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.272159                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        50673      0.03%      0.03% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     109102968     65.30%     65.33% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        38741      0.02%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          7800      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd           16      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt           32      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     65.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     19844624     11.88%     77.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     38030073     22.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite           64      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      167075055                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses             211                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads          403                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          176                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes          208                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              264745                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001585                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           22168      8.37%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%      8.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          34319     12.96%     21.34% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        208223     78.65%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead           16      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           19      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      167288916                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    700943868                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    166953918                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    168542311                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          167425482                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         167075055                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded        12961                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      1099634                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued         4478                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         5321                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1552785                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    366524938                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.455835                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.126335                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    295410287     80.60%     80.60% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1     28358834      7.74%     88.33% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2     15776644      4.30%     92.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3     10285696      2.81%     95.45% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9113421      2.49%     97.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      5753091      1.57%     99.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1737265      0.47%     99.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        54484      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8        35216      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    366524938                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.454709                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             8722932                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   130                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads       146565                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        19511                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     19882936                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     38069327                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        95294189                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           6778                       # number of misc regfile writes
system.switch_cpus.numCycles                367432626                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles       120752183                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps     162383419                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents         985193                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles         14612523                       # Number of cycles rename is idle
system.switch_cpus.rename.ROBFullEvents         24285                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     442795738                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts      167736692                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands    163936340                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles          14117699                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents      211296778                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          59340                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles     216143542                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          1552913                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups          116                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups    250038440                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles       839647                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts         8959                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts         120995693                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts         9048                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            532618779                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           335069459                       # The number of ROB writes
system.switch_cpus.timesIdled                    5430                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side     12218331                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side    466884336                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy         3747221472                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              4.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        3959318388                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             4.3                       # Layer utilization (%)
system.tol3bus.snoopTraffic                 202900480                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          8218491                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000665                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.025771                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                8213029     99.93%     99.93% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   5462      0.07%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            8218491                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests      4069756                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops         5462                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests      8143814                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops           5462                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                         4144066                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp           4020133                       # Transaction distribution
system.tol3bus.trans_dist::WriteReq                92                       # Transaction distribution
system.tol3bus.trans_dist::WriteResp               92                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      6391106                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         1822441                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              57                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             57                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            54143                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           54143                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      4020133                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF  91858166500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    91858156500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 807360513385750                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               807360655230250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               11366168                       # Simulator instruction rate (inst/s)
host_mem_usage                               17069236                       # Number of bytes of host memory used
host_op_rate                                 18914729                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     8.83                       # Real time elapsed on the host
host_tick_rate                               16060798                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100380362                       # Number of instructions simulated
sim_ops                                     167048816                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000142                       # Number of seconds simulated
sim_ticks                                   141844500                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.dcache.DataMeta::0                       0                       # Distribution of access
system.cpu.dcache.DataMeta::1                       0                       # Distribution of access
system.cpu.dcache.DataMeta::2                       0                       # Distribution of access
system.cpu.dcache.DataMeta::3                       0                       # Distribution of access
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58834.018886                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 58834.018886                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    186915678                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    186915678                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         3177                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         3177                       # number of HardPFReq MSHR misses
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data        38037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        38037                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_hits::.switch_cpus.data        38037                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           38037                       # number of ReadReq hits
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       114109                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       114109                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 13149.020808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13149.020808                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 10970.513633                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10970.513633                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       112475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         112475                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     21485500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     21485500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.014320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         1634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1634                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           57                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     17300500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     17300500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.013820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013820                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1577                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1577                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.switch_cpus.data       152146                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       152146                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 13149.020808                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13149.020808                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 10970.513633                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 10970.513633                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.switch_cpus.data       150512                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           150512                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.switch_cpus.data     21485500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     21485500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010740                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010740                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.switch_cpus.data         1634                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1634                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data           57                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           57                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data     17300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17300500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010365                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010365                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data         1577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1577                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.switch_cpus.data       152146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       152146                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 13149.020808                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13149.020808                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 58834.018886                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 10970.513633                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42956.705511                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.switch_cpus.data       150512                       # number of overall hits
system.cpu.dcache.overall_hits::total          150512                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.switch_cpus.data     21485500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     21485500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010740                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010740                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.switch_cpus.data         1634                       # number of overall misses
system.cpu.dcache.overall_misses::total          1634                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data           57                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           57                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    186915678                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data     17300500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    204216178                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010365                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031246                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         3177                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data         1577                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4754                       # number of overall MSHR misses
system.cpu.dcache.prefetcher.num_hwpf_issued         3177                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified         3177                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            91                       # number of prefetches that crossed the page
system.cpu.dcache.replacements                   4754                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1022::0          220                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          465                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::0          104                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::1          233                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1025::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs            344.590516                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses          1221922                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   682.611534                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   341.388466                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.666613                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.333387                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          685                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1025          339                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.668945                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1025     0.331055                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.sampled_refs              5778                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses           1221922                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1991044                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.dcache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.dcache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.dcache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.dcache.writebacks::.writebacks         4754                       # number of writebacks
system.cpu.dcache.writebacks::total              4754                       # number of writebacks
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.dtb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::2            2                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::3            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1025::4            7                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.avg_refs    66.187500                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.occ_blocks::.switch_cpus.dtb.walker           16                       # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::.switch_cpus.dtb.walker            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs         1059                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.dtb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.dtb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.dtb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.icache.DataMeta::0                       0                       # Distribution of access
system.cpu.icache.DataMeta::1                       0                       # Distribution of access
system.cpu.icache.DataMeta::2                       0                       # Distribution of access
system.cpu.icache.DataMeta::3                       0                       # Distribution of access
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        38037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        38037                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        38037                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           38037                       # number of ReadReq hits
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.switch_cpus.inst        38037                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        38037                       # number of demand (read+write) accesses
system.cpu.icache.demand_hits::.switch_cpus.inst        38037                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            38037                       # number of demand (read+write) hits
system.cpu.icache.overall_accesses::.switch_cpus.inst        38037                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        38037                       # number of overall (read+write) accesses
system.cpu.icache.overall_hits::.switch_cpus.inst        38037                       # number of overall hits
system.cpu.icache.overall_hits::total           38037                       # number of overall hits
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1025::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::3          137                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1025::4          358                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs          12565.855469                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses           152148                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.switch_cpus.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1025          512                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.sampled_refs               512                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses            152148                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6433718                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tlbTagged.rdAccesses              0                       # TLB accesses on read requests
system.cpu.icache.tlbTagged.rdMisses                0                       # TLB misses on read requests
system.cpu.icache.tlbTagged.wrAccesses              0                       # TLB accesses on write requests
system.cpu.icache.tlbTagged.wrMisses                0                       # TLB misses on write requests
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb_walker_cache.DataMeta::0             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::1             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::2             0                       # Distribution of access
system.cpu.itb_walker_cache.DataMeta::3             0                       # Distribution of access
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1025::4           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.avg_refs     2.812500                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.occ_blocks::.switch_cpus.itb.walker           16                       # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::.switch_cpus.itb.walker            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1025           16                       # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1025            1                       # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.sampled_refs           16                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse           16                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs           45                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tlbTagged.rdAccesses            0                       # TLB accesses on read requests
system.cpu.itb_walker_cache.tlbTagged.rdMisses            0                       # TLB misses on read requests
system.cpu.itb_walker_cache.tlbTagged.wrAccesses            0                       # TLB accesses on write requests
system.cpu.itb_walker_cache.tlbTagged.wrMisses            0                       # TLB misses on write requests
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.l2cache.DataMeta::0                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::1                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::2                      0                       # Distribution of access
system.cpu.l2cache.DataMeta::3                      0                       # Distribution of access
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 98195.768852                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 98195.768852                       # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_mshr_miss_latency::.cpu.l2cache.prefetcher    299497095                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total    299497095                       # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_misses::.cpu.l2cache.prefetcher         3050                       # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total         3050                       # number of HardPFReq MSHR misses
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data         1577                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total         1577                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 110252.631579                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 110252.631579                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 110252.631579                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 110252.631579                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data         1482                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         1482                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data     10474000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total     10474000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.060241                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.060241                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data           95                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total           95                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data     10474000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total     10474000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.060241                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.060241                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data           95                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total           95                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         3177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         3177                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 107518.176400                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 107518.176400                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 107569.919204                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 107569.919204                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1499                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         1499                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    180415500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    180415500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.528171                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.528171                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         1678                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1678                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           69                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total           69                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    173080000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    173080000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.506453                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.506453                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         1609                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1609                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.WritebackDirty_accesses::.writebacks         4754                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total         4754                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_hits::.writebacks         4754                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total         4754                       # number of WritebackDirty hits
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.demand_accesses::.cpu.dcache.prefetcher         3177                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data         1577                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total         4754                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 107518.176400                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 110252.631579                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 107664.692611                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 107569.919204                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 110252.631579                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 107719.483568                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits::.cpu.dcache.prefetcher         1499                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.switch_cpus.data         1482                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            2981                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    180415500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data     10474000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    190889500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.528171                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.060241                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.372949                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses::.cpu.dcache.prefetcher         1678                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data           95                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          1773                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           69                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total           69                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    173080000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data     10474000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    183554000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.506453                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.060241                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.358435                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         1609                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data           95                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         1704                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_accesses::.cpu.dcache.prefetcher         3177                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data         1577                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total         4754                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 107518.176400                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 110252.631579                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 107664.692611                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 107569.919204                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 98195.768852                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 110252.631579                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 101609.401557                       # average overall mshr miss latency
system.cpu.l2cache.overall_hits::.cpu.dcache.prefetcher         1499                       # number of overall hits
system.cpu.l2cache.overall_hits::.switch_cpus.data         1482                       # number of overall hits
system.cpu.l2cache.overall_hits::total           2981                       # number of overall hits
system.cpu.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    180415500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data     10474000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    190889500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.528171                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.060241                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.372949                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses::.cpu.dcache.prefetcher         1678                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data           95                       # number of overall misses
system.cpu.l2cache.overall_misses::total         1773                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           69                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total           69                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    173080000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.l2cache.prefetcher    299497095                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data     10474000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    483051095                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.506453                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.060241                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         1609                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.l2cache.prefetcher         3050                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data           95                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         4754                       # number of overall MSHR misses
system.cpu.l2cache.prefetcher.num_hwpf_issued         3255                       # number of hwpf issued
system.cpu.l2cache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfIdentified         3489                       # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfInCache             0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage           57                       # number of prefetches that crossed the page
system.cpu.l2cache.replacements                  4754                       # number of replacements
system.cpu.l2cache.tags.age_task_id_blocks_1022::0          321                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1         2963                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2          732                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::0            9                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::1           58                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1025::2           13                       # Occupied blocks per task id
system.cpu.l2cache.tags.avg_refs             2.511751                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.data_accesses           80818                       # Number of data accesses
system.cpu.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1385.100182                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.l2cache.prefetcher  2633.913326                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data    76.986492                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.338159                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.l2cache.prefetcher     0.643045                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.018796                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022         4016                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1025           80                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022     0.980469                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1025     0.019531                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.sampled_refs             8850                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.tag_accesses            80818                       # Number of tag accesses
system.cpu.l2cache.tags.tagsinuse                4096                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              22229                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tlbTagged.rdAccesses             0                       # TLB accesses on read requests
system.cpu.l2cache.tlbTagged.rdMisses               0                       # TLB misses on read requests
system.cpu.l2cache.tlbTagged.wrAccesses             0                       # TLB accesses on write requests
system.cpu.l2cache.tlbTagged.wrMisses               0                       # TLB misses on write requests
system.cpu.l2cache.writebacks::.writebacks         4754                       # number of writebacks
system.cpu.l2cache.writebacks::total             4754                       # number of writebacks
system.cpu.numCoalescedMMIO                         0                       # number of coalesced memory mapped IO requests
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numExitSignal                            0                       # exits due to signal delivery
system.cpu.numHalt                                  0                       # number of VM exits due to wait for interrupt instructions
system.cpu.numHypercalls                            0                       # number of hypercalls
system.cpu.numIO                                    0                       # number of VM exits due to legacy IO
system.cpu.numInterrupts                            0                       # number of interrupts delivered
system.cpu.numMMIO                                  0                       # number of VM exits due to memory mapped IO
system.cpu.numVMExits                               0                       # total number of KVM exits
system.cpu.numVMHalfEntries                         0                       # number of KVM entries to finalize pending operations
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        14262                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total             14262                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side       608512                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total             608512                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy        4754000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          3.4                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy       4001001                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          2.8                       # Layer utilization (%)
system.cpu.toL2Bus.snoopTraffic                304256                       # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples        14081                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.000142                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.011917                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0              14079     99.99%     99.99% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1                  2      0.01%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total          14081                       # Request fanout histogram
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_requests         4754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_requests         9508                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.tot_snoops            2                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoops                        9327                       # Total snoops (count)
system.cpu.toL2Bus.trans_dist::ReadResp          3177                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty         9508                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict            2                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq         4571                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq         1577                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp         1577                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq         3177                       # Transaction distribution
system.iocache.DataMeta::0                          0                       # Distribution of access
system.iocache.DataMeta::1                          0                       # Distribution of access
system.iocache.DataMeta::2                          0                       # Distribution of access
system.iocache.DataMeta::3                          0                       # Distribution of access
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tlbTagged.rdAccesses                 0                       # TLB accesses on read requests
system.iocache.tlbTagged.rdMisses                   0                       # TLB misses on read requests
system.iocache.tlbTagged.wrAccesses                 0                       # TLB accesses on write requests
system.iocache.tlbTagged.wrMisses                   0                       # TLB misses on write requests
system.l3.DataMeta::0                             300                       # Distribution of access
system.l3.DataMeta::1                               0                       # Distribution of access
system.l3.DataMeta::2                            1404                       # Distribution of access
system.l3.DataMeta::3                               0                       # Distribution of access
system.l3.MetaReq_accesses::.cpu.dcache.prefetcher         1609                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::.switch_cpus.data           95                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_accesses::total                1704                       # number of MetaReq accesses(hits+misses)
system.l3.MetaReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        96795                       # average MetaReq mshr miss latency
system.l3.MetaReq_avg_mshr_miss_latency::total        96795                       # average MetaReq mshr miss latency
system.l3.MetaReq_hits::.cpu.dcache.prefetcher         1384                       # number of MetaReq hits
system.l3.MetaReq_hits::.switch_cpus.data           20                       # number of MetaReq hits
system.l3.MetaReq_hits::total                    1404                       # number of MetaReq hits
system.l3.MetaReq_miss_rate::.cpu.dcache.prefetcher     0.139838                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::.switch_cpus.data     0.789474                       # miss rate for MetaReq accesses
system.l3.MetaReq_miss_rate::total           0.176056                       # miss rate for MetaReq accesses
system.l3.MetaReq_misses::.cpu.dcache.prefetcher          225                       # number of MetaReq misses
system.l3.MetaReq_misses::.switch_cpus.data           75                       # number of MetaReq misses
system.l3.MetaReq_misses::total                   300                       # number of MetaReq misses
system.l3.MetaReq_mshr_hits::.cpu.dcache.prefetcher           75                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::.switch_cpus.data           75                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_hits::total                150                       # number of MetaReq MSHR hits
system.l3.MetaReq_mshr_miss_latency::.cpu.dcache.prefetcher     14519250                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_latency::total     14519250                       # number of MetaReq MSHR miss cycles
system.l3.MetaReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.093226                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_miss_rate::total      0.088028                       # mshr miss rate for MetaReq accesses
system.l3.MetaReq_mshr_misses::.cpu.dcache.prefetcher          150                       # number of MetaReq MSHR misses
system.l3.MetaReq_mshr_misses::total              150                       # number of MetaReq MSHR misses
system.l3.ReadExReq_accesses::.switch_cpus.data           95                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total                95                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_avg_miss_latency::.switch_cpus.data 108434.210526                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 108434.210526                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 108434.210526                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 108434.210526                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_miss_latency::.switch_cpus.data     10301250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total      10301250                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_misses::.switch_cpus.data           95                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total                  95                       # number of ReadExReq misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus.data     10301250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total     10301250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_misses::.switch_cpus.data           95                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_accesses::.cpu.dcache.prefetcher         1609                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.cpu.l2cache.prefetcher         3050                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total          4659                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 105726.382846                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.cpu.l2cache.prefetcher 97582.043934                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 100394.716463                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105726.382846                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 97582.043934                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 100394.716463                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    170113750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.cpu.l2cache.prefetcher    297625234                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total    467738984                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.cpu.l2cache.prefetcher            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_misses::.cpu.dcache.prefetcher         1609                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.cpu.l2cache.prefetcher         3050                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total            4659                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    170113750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.cpu.l2cache.prefetcher    297625234                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total    467738984                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.cpu.l2cache.prefetcher            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         1609                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.cpu.l2cache.prefetcher         3050                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total         4659                       # number of ReadSharedReq MSHR misses
system.l3.WritebackDirty_accesses::.writebacks         4754                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total         4754                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_hits::.writebacks         4754                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total             4754                       # number of WritebackDirty hits
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.demand_accesses::.cpu.dcache.prefetcher         1609                       # number of demand (read+write) accesses
system.l3.demand_accesses::.cpu.l2cache.prefetcher         3050                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus.data           95                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                 4754                       # number of demand (read+write) accesses
system.l3.demand_avg_miss_latency::.cpu.dcache.prefetcher 105726.382846                       # average overall miss latency
system.l3.demand_avg_miss_latency::.cpu.l2cache.prefetcher 97582.043934                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus.data 108434.210526                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 100555.371056                       # average overall miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105726.382846                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 97582.043934                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus.data 108434.210526                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 100555.371056                       # average overall mshr miss latency
system.l3.demand_miss_latency::.cpu.dcache.prefetcher    170113750                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.cpu.l2cache.prefetcher    297625234                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus.data     10301250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total        478040234                       # number of demand (read+write) miss cycles
system.l3.demand_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.cpu.l2cache.prefetcher            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus.data            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l3.demand_misses::.cpu.dcache.prefetcher         1609                       # number of demand (read+write) misses
system.l3.demand_misses::.cpu.l2cache.prefetcher         3050                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus.data           95                       # number of demand (read+write) misses
system.l3.demand_misses::total                   4754                       # number of demand (read+write) misses
system.l3.demand_mshr_miss_latency::.cpu.dcache.prefetcher    170113750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.cpu.l2cache.prefetcher    297625234                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus.data     10301250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total    478040234                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.cpu.l2cache.prefetcher            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_misses::.cpu.dcache.prefetcher         1609                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.cpu.l2cache.prefetcher         3050                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus.data           95                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total              4754                       # number of demand (read+write) MSHR misses
system.l3.overall_accesses::.cpu.dcache.prefetcher         1609                       # number of overall (read+write) accesses
system.l3.overall_accesses::.cpu.l2cache.prefetcher         3050                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus.data           95                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                4754                       # number of overall (read+write) accesses
system.l3.overall_avg_miss_latency::.cpu.dcache.prefetcher 105726.382846                       # average overall miss latency
system.l3.overall_avg_miss_latency::.cpu.l2cache.prefetcher 97582.043934                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus.data 108434.210526                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 100555.371056                       # average overall miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 105726.382846                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.cpu.l2cache.prefetcher 97582.043934                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus.data 108434.210526                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 100555.371056                       # average overall mshr miss latency
system.l3.overall_miss_latency::.cpu.dcache.prefetcher    170113750                       # number of overall miss cycles
system.l3.overall_miss_latency::.cpu.l2cache.prefetcher    297625234                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus.data     10301250                       # number of overall miss cycles
system.l3.overall_miss_latency::total       478040234                       # number of overall miss cycles
system.l3.overall_miss_rate::.cpu.dcache.prefetcher            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.cpu.l2cache.prefetcher            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus.data            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l3.overall_misses::.cpu.dcache.prefetcher         1609                       # number of overall misses
system.l3.overall_misses::.cpu.l2cache.prefetcher         3050                       # number of overall misses
system.l3.overall_misses::.switch_cpus.data           95                       # number of overall misses
system.l3.overall_misses::total                  4754                       # number of overall misses
system.l3.overall_mshr_miss_latency::.cpu.dcache.prefetcher    170113750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.cpu.l2cache.prefetcher    297625234                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus.data     10301250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total    478040234                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_rate::.cpu.dcache.prefetcher            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.cpu.l2cache.prefetcher            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_misses::.cpu.dcache.prefetcher         1609                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.cpu.l2cache.prefetcher         3050                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus.data           95                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total             4754                       # number of overall MSHR misses
system.l3.replacements                           4904                       # number of replacements
system.l3.tags.age_task_id_blocks_1022::0          321                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::1         2963                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::2        27530                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1022::3          384                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           96                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          792                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::0            9                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::1           58                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::2          588                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1025::3           18                       # Occupied blocks per task id
system.l3.tags.avg_refs                      2.112949                       # Average number of references to valid blocks.
system.l3.tags.data_accesses                   184296                       # Number of data accesses
system.l3.tags.occ_blocks::.cpu.dcache.prefetcher 11664.419262                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.l2cache.prefetcher 20426.303235                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.dtb.walker     2.787329                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.inst     9.896783                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data   664.593391                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.cpu.dcache.prefetcher     0.355970                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.l2cache.prefetcher     0.623361                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.dtb.walker     0.000085                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.inst     0.000302                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.020282                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1022         31198                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1024           897                       # Occupied blocks per task id
system.l3.tags.occ_task_id_blocks::1025           673                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1022     0.952087                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1024     0.027374                       # Percentage of cache occupancy per task id
system.l3.tags.occ_task_id_percent::1025     0.020538                       # Percentage of cache occupancy per task id
system.l3.tags.sampled_refs                     37672                       # Sample count of references to valid blocks.
system.l3.tags.tag_accesses                    184296                       # Number of tag accesses
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                       79599                       # Total number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tlbTagged.rdAccesses                      0                       # TLB accesses on read requests
system.l3.tlbTagged.rdMisses                        0                       # TLB misses on read requests
system.l3.tlbTagged.wrAccesses                      0                       # TLB accesses on write requests
system.l3.tlbTagged.wrMisses                        0                       # TLB misses on write requests
system.l3.writebacks::.writebacks                4768                       # number of writebacks
system.l3.writebacks::total                      4768                       # number of writebacks
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.avgWrQLen                     53.00                       # Average write queue length when enqueuing
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numStayReadState                 36                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState                 0                       # Number of times bus staying in WRITE state
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31               0                       # Per bank write bursts
system.mem_ctrls0.priorityMaxLatency     0.000000000000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.priorityMinLatency     0.000000000000                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0_0.actBackEnergy        2864021.932800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.averagePower           418.418806                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE    135544500                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF      6300000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_0.preBackEnergy        44320984.512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        12165399.892800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          59350406.337600                       # Total energy per rank (pJ)
system.mem_ctrls0_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        2864021.932800                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.averagePower           418.418806                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE    135544500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF      6300000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.preBackEnergy        44320984.512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        12165399.892800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          59350406.337600                       # Total energy per rank (pJ)
system.mem_ctrls0_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.avgBusLat                   3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgGap                     14662.43                       # Average gap between requests
system.mem_ctrls1.avgMemAccLat               60858.07                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgPriority_.writebacks::samples      4768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.dcache.prefetcher::samples      1759.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.cpu.l2cache.prefetcher::samples      3050.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples        95.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgQLat                    43366.07                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgRdBW                     2212.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  2212.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgRdQLen                      7.29                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrBW                     2154.47                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                  2151.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.avgWrQLen                     58.43                       # Average write queue length when enqueuing
system.mem_ctrls1.busUtil                       22.74                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                   11.52                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                  11.22                       # Data bus utilization in percentage for writes
system.mem_ctrls1.bw_read::.cpu.dcache.prefetcher    793657844                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.cpu.l2cache.prefetcher   1376154874                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus.data     42863840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2212676558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks    2151313586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.dcache.prefetcher    793657844                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.cpu.l2cache.prefetcher   1376154874                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     42863840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4363990144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks    2151313586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2151313586                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bytesPerActivate::samples         1564                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   395.089514                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   264.401814                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   342.832445                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127          290     18.54%     18.54% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255          552     35.29%     53.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383          115      7.35%     61.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511          158     10.10%     71.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639           72      4.60%     75.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767           46      2.94%     78.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895           32      2.05%     80.88% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023           21      1.34%     82.23% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          278     17.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total         1564                       # Bytes accessed per row activation
system.mem_ctrls1.bytesReadDRAM                313856                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadSys                 313856                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                 305600                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesWrittenSys              305152                       # Total written bytes from the system interface side
system.mem_ctrls1.bytes_read::.cpu.dcache.prefetcher       112576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.cpu.l2cache.prefetcher       195200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus.data         6080                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            313856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks       305152                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         305152                       # Number of bytes written to this memory
system.mem_ctrls1.masterReadAccesses::.cpu.dcache.prefetcher         1759                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.cpu.l2cache.prefetcher         3050                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data           95                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAvgLat::.cpu.dcache.prefetcher     64549.23                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.cpu.l2cache.prefetcher     58561.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     66256.40                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadBytes::.cpu.dcache.prefetcher       112576                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.cpu.l2cache.prefetcher       195200                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus.data         6080                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadRate::.cpu.dcache.prefetcher 793657843.624532461166                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.cpu.l2cache.prefetcher 1376154873.823095083237                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus.data 42863840.332194760442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadTotalLat::.cpu.dcache.prefetcher    113542104                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.cpu.l2cache.prefetcher    178611514                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data      6294358                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteAccesses::.writebacks         4768                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterWriteAvgLat::.writebacks   1654408.33                       # Per-master write average memory access latency
system.mem_ctrls1.masterWriteBytes::.writebacks       305600                       # Per-master bytes write to memory
system.mem_ctrls1.masterWriteRate::.writebacks 2154471974.591894626617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteTotalLat::.writebacks   7888218904                       # Per-master write total memory access latency
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numReadWriteTurnArounds          252                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numStayReadState              11559                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState              4552                       # Number of times bus staying in WRITE state
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.numWriteReadTurnArounds          252                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.num_reads::.cpu.dcache.prefetcher         1759                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.cpu.l2cache.prefetcher         3050                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus.data           95                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               4904                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks         4768                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              4768                       # Number of write requests responded to by this memory
system.mem_ctrls1.pageHitRate                   83.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.peakBW                     19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6              177                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7              256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8              256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9              256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10             256                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11             288                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17             384                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18             337                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19             145                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22             178                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23             128                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24              17                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30              50                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0              276                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              261                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2              187                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3               22                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4               73                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              166                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7               54                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                5                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                9                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               8                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12              10                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13              13                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14              97                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15             109                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16              98                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17             115                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18             102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19             122                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22             233                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23             330                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24             266                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25             246                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26             256                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27             264                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28             347                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29             366                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30             337                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31             275                       # Per bank write bursts
system.mem_ctrls1.priorityMaxLatency     0.000010999968                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.priorityMinLatency     0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.rdPerTurnAround::samples          252                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     19.496032                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    19.147455                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     3.471567                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::2                1      0.40%      0.40% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12               1      0.40%      0.79% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::13               1      0.40%      1.19% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14               3      1.19%      2.38% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::15               7      2.78%      5.16% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16               3      1.19%      6.35% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::17               4      1.59%      7.94% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18             140     55.56%     63.49% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::19               6      2.38%     65.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20              15      5.95%     71.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::21              31     12.30%     84.13% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22               5      1.98%     86.11% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::23               4      1.59%     87.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24               6      2.38%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::25               1      0.40%     90.48% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26               1      0.40%     90.87% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::27              16      6.35%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28               1      0.40%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::29               2      0.79%     98.41% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30               2      0.79%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::31               1      0.40%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32               1      0.40%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total          252                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdQLenPdf::0                    681                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                    684                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                    682                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                    592                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                    574                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                    546                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    363                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    359                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                    340                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                    32                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                    18                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.readBursts                     4904                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                 4904                       # Read request sizes (log2)
system.mem_ctrls1.readReqs                       4904                       # Number of read requests accepted
system.mem_ctrls1.readRowHitRate                80.71                       # Row buffer hit rate for reads
system.mem_ctrls1.readRowHits                    3958                       # Number of row buffer hits during reads
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.totBusLat                  16340128                       # Total ticks spent in databus transfers
system.mem_ctrls1.totGap                    141815000                       # Total gap between requests
system.mem_ctrls1.totMemAccLat              298447976                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totQLat                   212667208                       # Total ticks spent queuing
system.mem_ctrls1.wrPerTurnAround::samples          252                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     18.948413                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    18.790604                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     2.587381                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16              38     15.08%     15.08% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17               2      0.79%     15.87% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             134     53.17%     69.05% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              10      3.97%     73.02% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              15      5.95%     78.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21              15      5.95%     84.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22               8      3.17%     88.10% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23              11      4.37%     92.46% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24               5      1.98%     94.44% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25               3      1.19%     95.63% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26               9      3.57%     99.21% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::29               2      0.79%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total          252                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                   204                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                   220                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                   237                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                   235                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                   246                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                   255                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                   272                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                   296                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                   284                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                   276                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                   300                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                   320                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                   298                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                   268                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                   261                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                   263                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                   256                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                   255                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                     8                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.writeBursts                    4768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                4768                       # Write request sizes (log2)
system.mem_ctrls1.writeReqs                      4768                       # Number of write requests accepted
system.mem_ctrls1.writeRowHitRate               87.04                       # Row buffer hit rate for writes
system.mem_ctrls1.writeRowHits                   4150                       # Number of row buffer hits during writes
system.mem_ctrls1_0.actBackEnergy        66267134.539200                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.actEnergy            1238144.544000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.averagePower           662.972377                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE       991606                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF      6300000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT    134552894                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_0.preBackEnergy        550307.788800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.preEnergy            2180295.532800                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.readEnergy           8297279.760000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        12165399.892800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          94038985.353600                       # Total energy per rank (pJ)
system.mem_ctrls1_0.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.writeEnergy          3340423.296000                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        66538098.110400                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.actEnergy            1211635.152000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy              0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.averagePower           673.073471                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE       608762                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF      6300000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT    134935738                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.preBackEnergy        363246.643200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.preEnergy            2122484.666400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy              0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.readEnergy           5153913.609600                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        12165399.892800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy               0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          95471770.010400                       # Total energy per rank (pJ)
system.mem_ctrls1_1.totalIdleTime                   0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.writeEnergy          7916991.936000                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port        14706                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total        14710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port       619008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total       619008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  619008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.reqLayer3.occupancy                7000                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy            30302750                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              21.4                       # Layer utilization (%)
system.membus.respLayer3.occupancy           24978342                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization             17.6                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4904                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4904    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4904                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         4902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          9806                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp               4809                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         4768                       # Transaction distribution
system.membus.trans_dist::CleanEvict              134                       # Transaction distribution
system.membus.trans_dist::ReadExReq                95                       # Transaction distribution
system.membus.trans_dist::ReadExResp               95                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4809                       # Transaction distribution
system.pc.south_bridge.ide.disks0.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs            0                       # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_bytes            0                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_full_pages            0                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs            0                       # Number of DMA write transactions.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups        61282                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted        88753                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits        12679                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups        61282                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses        48603                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups           88753                       # Number of BP lookups
system.switch_cpus.branchPred.loop_predictor.loopPredictorCorrect        27471                       # Number of times the loop predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.loop_predictor.loopPredictorWrong        61280                       # Number of times the loop predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.statistical_corrector.scPredictorCorrect        27471                       # Number of time the SC predictor is the provider and the prediction is correct
system.switch_cpus.branchPred.statistical_corrector.scPredictorWrong        61280                       # Number of time the SC predictor is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.bimodalAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageAltMatchProvider::0        10566                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::2         8452                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::4            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::6         2264                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::7            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::8            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::9         2113                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::10         1963                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::11            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::12            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::13            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::14            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::15            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::16            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::17            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::18            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::19            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::20            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::22            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::24            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::26            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::28            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::31            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::32            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::33            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::34            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::35            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProvider::36            0                       # TAGE provider for alt match
system.switch_cpus.branchPred.tage.tageAltMatchProviderCorrect            0                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWouldHaveHit            0                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.switch_cpus.branchPred.tage.tageAltMatchProviderWrong            0                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.tage.tageBimodalProviderCorrect        63393                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.switch_cpus.branchPred.tage.tageBimodalProviderWrong            0                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::2         4226                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::4            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::6        14792                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::7            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::8            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::9            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::10         2264                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::11         1963                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::12         2113                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::13            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::14            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::15            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::16            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::17            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::18            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::19            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::20            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::22            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::24            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::26            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::28            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::30            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::31            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::32            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::33            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::34            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::35            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProvider::36            0                       # TAGE provider for longest match
system.switch_cpus.branchPred.tage.tageLongestMatchProviderCorrect        25358                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWouldHaveHit            0                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.switch_cpus.branchPred.tage.tageLongestMatchProviderWrong            0                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.switch_cpus.branchPred.usedRAS               0                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads            481791                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           253572                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branches              88751                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events             0                       # number cycles where commit BW limit reached
system.switch_cpus.commit.committedInsts       380362                       # Number of instructions committed
system.switch_cpus.commit.committedOps         710007                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples       567377                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.251385                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.768726                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       292412     51.54%     51.54% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       121781     21.46%     73.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2        34784      6.13%     79.13% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3        25108      4.43%     83.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        42779      7.54%     91.10% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        37413      6.59%     97.69% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6         6547      1.15%     98.85% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7         6553      1.15%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            7                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total       567377                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus.commit.int_insts            710007                       # Number of committed integer instructions.
system.switch_cpus.commit.loads                 76073                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu       519825     73.21%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     73.21% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead        76073     10.71%     83.93% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       114109     16.07%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total       710007                       # Class of committed instruction
system.switch_cpus.commit.refs                 190182                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts              380362                       # Number of Instructions Simulated
system.switch_cpus.committedOps                710007                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.491676                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.491676                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles        453265                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts         710032                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles            25358                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles             12680                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles         76074                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses               76074                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              114110                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.fetch.Branches               88753                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines             38037                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles                453266                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.Insts                 380370                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branchRate          0.156427                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles       114111                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches        12679                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.670401                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples       567377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.251415                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.690459                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           453266     79.89%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1                0      0.00%     79.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            12679      2.23%     82.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3            12679      2.23%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4                0      0.00%     84.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5            12679      2.23%     86.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            12679      2.23%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7                0      0.00%     88.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8            63395     11.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total       567377                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.iew.branchMispredicts            0                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches            88751                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.251397                       # Inst execution rate
system.switch_cpus.iew.exec_refs               190184                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             114110                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles               0                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts         76074                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       114110                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts       710018                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts         76074                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts            0                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts        710014                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents              0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents          8864                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles              0                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          9071                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        38037                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers            483576                       # num instructions consuming a value
system.switch_cpus.iew.wb_count                710013                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.770787                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            372734                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.251395                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                 710013                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads           925552                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          507153                       # number of integer regfile writes
system.switch_cpus.ipc                       0.670387                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.670387                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        519830     73.21%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     73.21% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead        76074     10.71%     83.93% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       114110     16.07%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total         710014                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt                   0                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate                  0                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0                       # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0                       # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses         710014                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      1987405                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses       710013                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes       710018                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded             710018                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued            710014                       # Number of instructions issued
system.switch_cpus.iq.issued_per_cycle::samples       567377                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.251397                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.736956                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       312934     55.15%     55.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1        65231     11.50%     66.65% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2        75055     13.23%     79.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3        19481      3.43%     83.31% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        50631      8.92%     92.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5        30564      5.39%     97.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        13481      2.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            6                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total       567377                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.251397                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses               38037                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.kern.inst.arm                    0                       # number of arm instructions executed
system.switch_cpus.kern.inst.quiesce                0                       # number of quiesce instructions executed
system.switch_cpus.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads        76074                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       114110                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads          367688                       # number of misc regfile reads
system.switch_cpus.numCycles                   567377                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles            9071                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps        760725                       # Number of HB maps that are committed
system.switch_cpus.rename.IdleCycles            57056                       # Number of cycles rename is idle
system.switch_cpus.rename.RenameLookups       1775055                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts         710022                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands       760739                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles             57056                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         425178                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.UnblockCycles        444194                       # Number of cycles rename is unblocking
system.switch_cpus.rename.int_rename_lookups       925564                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts            493344                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads              1277384                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             1420026                       # The number of ROB writes
system.tol3bus.pkt_count_system.cpu.l2cache.mem_side::system.l3.cpu_side        14262                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu.l2cache.mem_side::system.l3.cpu_side       608512                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.reqLayer0.occupancy            4757984                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.4                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy           4578399                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.2                       # Layer utilization (%)
system.tol3bus.snoopTraffic                    305152                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples             9658                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000207                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.014390                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                   9656     99.98%     99.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                      2      0.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total               9658                       # Request fanout histogram
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests         4754                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops            2                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests         9508                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops              2                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoops                            4904                       # Total snoops (count)
system.tol3bus.trans_dist::ReadResp              4659                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty         9522                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict             136                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq               95                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp              95                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq         4659                       # Transaction distribution
system.bridge.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.membus.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.tol3bus.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.pwrStateResidencyTicks::OFF    141844500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.iocache.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.iocache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.l3.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.l3.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.l3.tags.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.iobus.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF      141844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           4000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tlbTagged.walker.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED    141844500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
