
---------- Begin Simulation Statistics ----------
final_tick                               2541869981500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 219130                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740736                       # Number of bytes of host memory used
host_op_rate                                   219128                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    19.14                       # Real time elapsed on the host
host_tick_rate                              619607441                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194413                       # Number of instructions simulated
sim_ops                                       4194413                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011860                       # Number of seconds simulated
sim_ticks                                 11860136500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             45.370657                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  391032                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               861861                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2397                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81512                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            805344                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52985                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278661                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225676                       # Number of indirect misses.
system.cpu.branchPred.lookups                  980226                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65085                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26837                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194413                       # Number of instructions committed
system.cpu.committedOps                       4194413                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.652085                       # CPI: cycles per instruction
system.cpu.discardedOps                        191867                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606240                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451184                       # DTB hits
system.cpu.dtb.data_misses                       7563                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   404804                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848866                       # DTB read hits
system.cpu.dtb.read_misses                       6703                       # DTB read misses
system.cpu.dtb.write_accesses                  201436                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602318                       # DTB write hits
system.cpu.dtb.write_misses                       860                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18040                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3388524                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1032791                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           662000                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16722700                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.176926                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  978008                       # ITB accesses
system.cpu.itb.fetch_acv                          919                       # ITB acv
system.cpu.itb.fetch_hits                      971027                       # ITB hits
system.cpu.itb.fetch_misses                      6981                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.45%      9.45% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.87% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4208     69.31%     79.18% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     79.97% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.04% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.09% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.76%     94.84% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6071                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14414                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2428     47.41%     47.41% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.51% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2676     52.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5121                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2415     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2415     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4847                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10950076000     92.29%     92.29% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9446500      0.08%     92.37% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17295500      0.15%     92.52% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               887463000      7.48%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11864281000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994646                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.902466                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946495                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 871                      
system.cpu.kern.mode_good::user                   871                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 871                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.592517                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.744126                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         8004496500     67.47%     67.47% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3859784500     32.53%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23707177                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85396      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540591     60.57%     62.61% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3675      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 838938     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592347     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104811      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194413                       # Class of committed instruction
system.cpu.quiesceCycles                        13096                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6984477                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          442                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155612                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312828                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22805454                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22805454                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22805454                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22805454                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116951.046154                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116951.046154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116951.046154                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116951.046154                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13041489                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13041489                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13041489                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13041489                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66879.430769                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66879.430769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66879.430769                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66879.430769                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22455957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22455957                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116958.109375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116958.109375                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12841992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12841992                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66885.375000                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66885.375000                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.276553                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539440131000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.276553                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204785                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204785                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128145                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34828                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86601                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               17                       # Transaction distribution
system.membus.trans_dist::ReadExReq             28990                       # Transaction distribution
system.membus.trans_dist::ReadExResp            28990                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87191                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40849                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260919                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208492                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       208912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11118592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11118592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6687040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6687473                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17817329                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               67                       # Total snoops (count)
system.membus.snoopTraffic                       4288                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157446                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002820                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.053029                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157002     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     444      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157446                       # Request fanout histogram
system.membus.reqLayer0.occupancy              351500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           821010038                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          375662750                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          462337000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5576128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4469312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10045440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5576128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5576128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2228992                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2228992                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87127                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69833                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156960                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34828                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34828                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         470157152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         376834786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             846991938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    470157152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        470157152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      187939827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            187939827                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      187939827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        470157152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        376834786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1034931765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118890.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77282.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69315.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000209462750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7321                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7321                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111645                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156960                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121209                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156960                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121209                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10363                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2319                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8739                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7150                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8566                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8684                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            11960                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6813                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7047                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8556                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7907                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5699                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2002030750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  732985000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4750724500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13656.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32406.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   103902                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80175                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.88                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.44                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156960                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121209                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     322                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7339                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7404                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7380                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81382                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    208.756924                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.404200                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.407071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34322     42.17%     42.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24376     29.95%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9960     12.24%     84.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4643      5.71%     90.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2332      2.87%     92.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1400      1.72%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          917      1.13%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          611      0.75%     96.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2821      3.47%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81382                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7321                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.023221                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.398948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.756826                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1302     17.78%     17.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5544     75.73%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           283      3.87%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            88      1.20%     98.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            45      0.61%     99.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            22      0.30%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111            8      0.11%     99.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           11      0.15%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            3      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-175            2      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7321                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7321                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.236307                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.221332                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.728535                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6548     89.44%     89.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               80      1.09%     90.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              487      6.65%     97.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              151      2.06%     99.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               52      0.71%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7321                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9382208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  663232                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7607424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10045440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7757376                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       791.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       641.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    846.99                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    654.07                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11860131500                       # Total gap between requests
system.mem_ctrls.avgGap                      42636.42                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4946048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4436160                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7607424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 417031287.961989283562                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 374039539.932782411575                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 641428030.781939148903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87127                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69833                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121209                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2512735000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2237989500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 291280536500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28839.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32047.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2403126.31                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            313638780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            166691580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           559040580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          308590740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5185608630                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        187464480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7657131510                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        645.619172                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    437528000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  11026628500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            267457260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            142153110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           487662000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311889780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     936096720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5122373970                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        240714720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7508347560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.074296                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    572511000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    395980000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10891645500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                48000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1006454                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              138000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11852936500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1664579                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1664579                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1664579                       # number of overall hits
system.cpu.icache.overall_hits::total         1664579                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87192                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87192                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87192                       # number of overall misses
system.cpu.icache.overall_misses::total         87192                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5364782000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5364782000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5364782000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5364782000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1751771                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1751771                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1751771                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1751771                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.049774                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.049774                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.049774                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.049774                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61528.374163                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61528.374163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61528.374163                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61528.374163                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86601                       # number of writebacks
system.cpu.icache.writebacks::total             86601                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87192                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87192                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87192                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87192                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5277591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5277591000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5277591000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5277591000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.049774                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.049774                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.049774                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.049774                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60528.385632                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60528.385632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60528.385632                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60528.385632                       # average overall mshr miss latency
system.cpu.icache.replacements                  86601                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1664579                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1664579                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87192                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87192                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5364782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5364782000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1751771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1751771                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.049774                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.049774                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61528.374163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61528.374163                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87192                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5277591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5277591000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.049774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.049774                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60528.385632                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60528.385632                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.814885                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1686651                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86679                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.458589                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.814885                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3590733                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3590733                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312225                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312225                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312225                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312225                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105618                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105618                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105618                       # number of overall misses
system.cpu.dcache.overall_misses::total        105618                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6763486000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6763486000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6763486000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6763486000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417843                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417843                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417843                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417843                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074492                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074492                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074492                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074492                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64037.247439                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64037.247439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64037.247439                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64037.247439                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34652                       # number of writebacks
system.cpu.dcache.writebacks::total             34652                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36665                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36665                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36665                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        68953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        68953                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        68953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        68953                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4384985000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4384985000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4384985000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4384985000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21603000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048632                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048632                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048632                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048632                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63593.824779                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63593.824779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63593.824779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63593.824779                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104362.318841                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49148                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3289104500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3289104500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830725                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059163                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66922.448523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66922.448523                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9200                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        39948                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        39948                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2665629500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2665629500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21603000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048088                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66727.483228                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66727.483228                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200027.777778                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530648                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56470                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3474381500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3474381500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587118                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096182                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61526.146627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61526.146627                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27465                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29005                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1719355500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1719355500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049402                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59277.900362                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59277.900362                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10285                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          900                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63413000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63413000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080465                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 70458.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 70458.888889                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          900                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62513000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080465                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080465                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 69458.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69458.888889                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11117                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11117                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541869981500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.454930                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1378994                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68809                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.040896                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.454930                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978960                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          728                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          251                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950123                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950123                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2602220130500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 277454                       # Simulator instruction rate (inst/s)
host_mem_usage                                 749952                       # Number of bytes of host memory used
host_op_rate                                   277453                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   137.65                       # Real time elapsed on the host
host_tick_rate                              421995149                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    38191320                       # Number of instructions simulated
sim_ops                                      38191320                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.058087                       # Number of seconds simulated
sim_ticks                                 58087452000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             56.815554                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2789692                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4910085                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             110978                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            402509                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           4435282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             206853                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1001445                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           794592                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6283011                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1072780                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        67598                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    33255438                       # Number of instructions committed
system.cpu.committedOps                      33255438                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.445323                       # CPI: cycles per instruction
system.cpu.discardedOps                       2656859                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                  6411430                       # DTB accesses
system.cpu.dtb.data_acv                            45                       # DTB access violations
system.cpu.dtb.data_hits                      9615459                       # DTB hits
system.cpu.dtb.data_misses                      13833                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                  3613357                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                      5413911                       # DTB read hits
system.cpu.dtb.read_misses                      12500                       # DTB read misses
system.cpu.dtb.write_accesses                 2798073                       # DTB write accesses
system.cpu.dtb.write_acv                           32                       # DTB write access violations
system.cpu.dtb.write_hits                     4201548                       # DTB write hits
system.cpu.dtb.write_misses                      1333                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions             4613455                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           26046598                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           7582243                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          4414854                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        61861362                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.290249                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                10354719                       # ITB accesses
system.cpu.itb.fetch_acv                         1145                       # ITB acv
system.cpu.itb.fetch_hits                    10350527                       # ITB hits
system.cpu.itb.fetch_misses                      4192                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   325      0.58%      0.58% # number of callpals executed
system.cpu.kern.callpal::tbi                       12      0.02%      0.60% # number of callpals executed
system.cpu.kern.callpal::swpipl                 15693     27.92%     28.52% # number of callpals executed
system.cpu.kern.callpal::rdps                     720      1.28%     29.80% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%     29.80% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%     29.80% # number of callpals executed
system.cpu.kern.callpal::rti                     1600      2.85%     32.65% # number of callpals executed
system.cpu.kern.callpal::callsys                  486      0.86%     33.51% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.01%     33.52% # number of callpals executed
system.cpu.kern.callpal::rdunique               37367     66.48%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                  56210                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      63465                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                      361                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     6963     39.84%     39.84% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                     125      0.72%     40.56% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      59      0.34%     40.89% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   10330     59.11%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17477                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      6592     49.31%     49.31% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                      125      0.94%     50.25% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       59      0.44%     50.69% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     6592     49.31%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 13368                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              49166034500     84.64%     84.64% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21               230085000      0.40%     85.03% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                71330000      0.12%     85.16% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8621941500     14.84%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          58089391000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.946718                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.638141                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.764891                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1096                      
system.cpu.kern.mode_good::user                  1073                      
system.cpu.kern.mode_good::idle                    23                      
system.cpu.kern.mode_switch::kernel              1877                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1073                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  48                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.583910                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.479167                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.731154                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        32556654500     56.05%     56.05% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user          24082392500     41.46%     97.50% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           1450344000      2.50%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      325                       # number of times the context was actually changed
system.cpu.numCycles                        114575721                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       361                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass             2328013      7.00%      7.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                18475010     55.55%     62.56% # Class of committed instruction
system.cpu.op_class_0::IntMult                 533673      1.60%     64.16% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     64.16% # Class of committed instruction
system.cpu.op_class_0::FloatAdd               1282160      3.86%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                    48      0.00%     68.02% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                767567      2.31%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMult                   51      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     70.32% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                255853      0.77%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     71.09% # Class of committed instruction
system.cpu.op_class_0::MemRead                4456212     13.40%     84.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite               3428888     10.31%     94.80% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead            771651      2.32%     97.12% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite           771938      2.32%     99.45% # Class of committed instruction
system.cpu.op_class_0::IprAccess               184374      0.55%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 33255438                       # Class of committed instruction
system.cpu.quiesceCycles                      1599183                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                        52714359                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  8372224                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                1014                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                       1030                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          767                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       749260                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1497950                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide       131113                       # number of demand (read+write) misses
system.iocache.demand_misses::total            131113                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide       131113                       # number of overall misses
system.iocache.overall_misses::total           131113                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide  15485125253                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total  15485125253                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide  15485125253                       # number of overall miss cycles
system.iocache.overall_miss_latency::total  15485125253                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide       131113                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total          131113                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide       131113                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total         131113                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118105.186007                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118105.186007                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118105.186007                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118105.186007                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs          1303                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   25                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    52.120000                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks         130816                       # number of writebacks
system.iocache.writebacks::total               130816                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide       131113                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total       131113                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide       131113                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total       131113                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   8922084364                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   8922084364                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   8922084364                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   8922084364                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68048.815632                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68048.815632                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68048.815632                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68048.815632                       # average overall mshr miss latency
system.iocache.replacements                    131113                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide          297                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              297                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide     35495880                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     35495880                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide          297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            297                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 119514.747475                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 119514.747475                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total          297                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide     20645880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total     20645880                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 69514.747475                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 69514.747475                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       130816                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide  15449629373                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total  15449629373                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       130816                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118101.985789                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118101.985789                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total       130816                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   8901438484                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   8901438484                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68045.487433                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68045.487433                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                 131113                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               131113                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1180017                       # Number of tag accesses
system.iocache.tags.data_accesses             1180017                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1522                       # Transaction distribution
system.membus.trans_dist::ReadResp             508501                       # Transaction distribution
system.membus.trans_dist::WriteReq               2242                       # Transaction distribution
system.membus.trans_dist::WriteResp              2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       267597                       # Transaction distribution
system.membus.trans_dist::WritebackClean       356436                       # Transaction distribution
system.membus.trans_dist::CleanEvict           124651                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               53                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110958                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110958                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         356437                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        150542                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        130816                       # Transaction distribution
system.membus.trans_dist::InvalidateResp           49                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       262234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1069294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1069294                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         7528                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       783591                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       791119                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2122647                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      8372736                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     45622848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     45622848                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         7649                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port     25470784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total     25478433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                79474017                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              357                       # Total snoops (count)
system.membus.snoopTraffic                      19712                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            752570                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001076                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.032790                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  751760     99.89%     99.89% # Request fanout histogram
system.membus.snoop_fanout::1                     810      0.11%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              752570                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7038500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4062449472                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               7.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1659629                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy         1403014000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.4                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         1870831250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       22810944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       16716800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.tsunami.ide          512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           39528256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     22810944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      22810944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     17126208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        17126208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          356421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          261200                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.tsunami.ide            8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              617629                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       267597                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             267597                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         392700028                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         287786767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.tsunami.ide           8814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             680495609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    392700028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        392700028                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      294834898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            294834898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      294834898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        392700028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        287786767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.tsunami.ide          8814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            975330507                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    555256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    263258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    258902.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.tsunami.ide::samples         7.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001055894500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        33986                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        33986                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1517441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             524760                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      617629                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     623686                       # Number of write requests accepted
system.mem_ctrls.readBursts                    617629                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   623686                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  95462                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 68430                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31442                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             23614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35444                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             32074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             29967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             40175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             24591                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             32616                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             20239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            34657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            41697                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            46176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            40317                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29815                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            33439                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             31847                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             23790                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             39106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             37669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             42106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             31645                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             28271                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             36875                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             23274                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            35061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            37731                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            50401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            41822                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            31734                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            32931                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7319272000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2610835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             17109903250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14017.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32767.11                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       460                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   378293                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  409953                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 72.45                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                617629                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               623686                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  485788                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35348                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1031                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  23591                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25750                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  27060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  27510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  28948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  30776                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  33475                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  32074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  32427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  33287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  33430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  34321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  34802                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4860                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4302                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   4079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   3063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   2592                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   2495                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   2193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1935                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1549                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1229                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1067                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   1079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   1173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   1505                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       289189                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.451559                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   149.895525                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   271.505217                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       119450     41.31%     41.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        82629     28.57%     69.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        33402     11.55%     81.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14381      4.97%     86.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8701      3.01%     89.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4606      1.59%     91.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2974      1.03%     92.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2324      0.80%     92.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        20722      7.17%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       289189                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        33986                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      15.364268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     13.091566                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7            8375     24.64%     24.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15           4180     12.30%     36.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         18175     53.48%     90.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31          1502      4.42%     94.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           632      1.86%     96.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47           345      1.02%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55           234      0.69%     98.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           135      0.40%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           116      0.34%     99.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79            72      0.21%     99.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87            52      0.15%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95            30      0.09%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103           22      0.06%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           19      0.06%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           10      0.03%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           14      0.04%     99.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           31      0.09%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           31      0.09%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-151            6      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         33986                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        33986                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.337904                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.300843                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.860024                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19         33552     98.72%     98.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           373      1.10%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27            45      0.13%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35             3      0.01%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67             2      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         33986                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               33418688                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6109568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                35536640                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                39528256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             39915904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       575.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       611.78                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    680.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    687.17                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.27                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.78                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   58087452000                       # Total gap between requests
system.mem_ctrls.avgGap                      46795.09                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     16848512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     16569728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.tsunami.ide          448                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     35536640                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 290054244.417537927628                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 285254860.206297218800                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.tsunami.ide 7712.509063058920                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 611778254.622013688087                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       356421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       261200                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.tsunami.ide            8                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       623686                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   8933375250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8175681500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.tsunami.ide       846500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1473791469000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25064.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31300.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.tsunami.ide    105812.50                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2363034.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1138765740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            605256960                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1992124260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1513110960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4585829040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      23737225920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2318676960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        35890989840                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        617.878537                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5799123500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1939860000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  50354557000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            926400720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            492382275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1736769300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1385810820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4585829040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      23691524460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2357023200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        35175739815                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        605.565206                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5891401750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1939860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  50261916750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1819                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1819                       # Transaction distribution
system.iobus.trans_dist::WriteReq              133058                       # Transaction distribution
system.iobus.trans_dist::WriteResp             133058                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          844                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         7528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       262226                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  269754                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         3376                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          386                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         7649                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      8374600                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  8382249                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy               783500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy               133000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy           131410000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.2                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             5286000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           683277253                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               1.2                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             5540500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              534000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               47500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 722                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     2263263.157895                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    27524430.039865                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          361    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    523742500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             361                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     59533111000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED    817038000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     13891855                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         13891855                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     13891855                       # number of overall hits
system.cpu.icache.overall_hits::total        13891855                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       356437                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         356437                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       356437                       # number of overall misses
system.cpu.icache.overall_misses::total        356437                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  20064936000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  20064936000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  20064936000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  20064936000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     14248292                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     14248292                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     14248292                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     14248292                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.025016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.025016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.025016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.025016                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 56293.078440                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56293.078440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 56293.078440                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56293.078440                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       356436                       # number of writebacks
system.cpu.icache.writebacks::total            356436                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       356437                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       356437                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       356437                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       356437                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  19708499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  19708499000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  19708499000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  19708499000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.025016                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.025016                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.025016                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.025016                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 55293.078440                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 55293.078440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 55293.078440                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 55293.078440                       # average overall mshr miss latency
system.cpu.icache.replacements                 356436                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     13891855                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        13891855                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       356437                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        356437                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  20064936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  20064936000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     14248292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     14248292                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.025016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.025016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 56293.078440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56293.078440                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       356437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       356437                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  19708499000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  19708499000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.025016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.025016                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 55293.078440                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 55293.078440                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999801                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            14269297                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            356436                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             40.033265                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999801                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          318                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28853021                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28853021                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      9009523                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9009523                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9009523                       # number of overall hits
system.cpu.dcache.overall_hits::total         9009523                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       367428                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         367428                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       367428                       # number of overall misses
system.cpu.dcache.overall_misses::total        367428                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  23291521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  23291521000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  23291521000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  23291521000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      9376951                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      9376951                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      9376951                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      9376951                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.039184                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.039184                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.039184                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.039184                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 63390.707839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63390.707839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 63390.707839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63390.707839                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136781                       # number of writebacks
system.cpu.dcache.writebacks::total            136781                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       108075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       108075                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       108075                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       108075                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       259353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       259353                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       259353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       259353                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3764                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  16272461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16272461500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  16272461500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16272461500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    256142500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    256142500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.027659                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.027659                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.027659                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027659                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62742.522739                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62742.522739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62742.522739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62742.522739                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 68050.611052                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 68050.611052                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                 261135                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5141248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5141248                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       151796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        151796                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10094118500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10094118500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5293044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5293044                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028678                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66497.921553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66497.921553                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3452                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       148344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       148344                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1522                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9722478500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9722478500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    256142500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    256142500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028026                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65540.085881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65540.085881                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 168293.363995                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168293.363995                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3868275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3868275                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       215632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       215632                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  13197402500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  13197402500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      4083907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4083907                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.052800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.052800                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61203.358036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61203.358036                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       104623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       104623                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111009                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         2242                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   6549983000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   6549983000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.027182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.027182                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59004.071742                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59004.071742                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data       106798                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       106798                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         1910                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         1910                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    146738500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    146738500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data       108708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       108708                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.017570                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.017570                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 76826.439791                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 76826.439791                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         1903                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         1903                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    144361000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    144361000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.017506                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.017506                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 75859.695218                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 75859.695218                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data       108570                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       108570                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data       108570                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       108570                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  60350149000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.622497                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             9248523                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            261203                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             35.407415                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.622497                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999631                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          506                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          317                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          19449661                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         19449661                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3104113790000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 332047                       # Simulator instruction rate (inst/s)
host_mem_usage                                 758144                       # Number of bytes of host memory used
host_op_rate                                   332047                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1637.52                       # Real time elapsed on the host
host_tick_rate                              306496179                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   543732907                       # Number of instructions simulated
sim_ops                                     543732907                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.501894                       # Number of seconds simulated
sim_ticks                                501893659500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             70.507844                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                31860314                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             45186907                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect              19761                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           4605126                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          51488066                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             815769                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         3222232                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses          2406463                       # Number of indirect misses.
system.cpu.branchPred.lookups                59847123                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 2773906                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       114824                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   505541587                       # Number of instructions committed
system.cpu.committedOps                     505541587                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.955617                       # CPI: cycles per instruction
system.cpu.discardedOps                      12417451                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                140303075                       # DTB accesses
system.cpu.dtb.data_acv                           103                       # DTB access violations
system.cpu.dtb.data_hits                    141618380                       # DTB hits
system.cpu.dtb.data_misses                     397572                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 99022349                       # DTB read accesses
system.cpu.dtb.read_acv                           101                       # DTB read access violations
system.cpu.dtb.read_hits                     99434430                       # DTB read hits
system.cpu.dtb.read_misses                     343075                       # DTB read misses
system.cpu.dtb.write_accesses                41280726                       # DTB write accesses
system.cpu.dtb.write_acv                            2                       # DTB write access violations
system.cpu.dtb.write_hits                    42183950                       # DTB write hits
system.cpu.dtb.write_misses                     54497                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions            84059088                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          281453100                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions         110483054                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         45476957                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       330555617                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.511348                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               127634419                       # ITB accesses
system.cpu.itb.fetch_acv                          867                       # ITB acv
system.cpu.itb.fetch_hits                   127609492                       # ITB hits
system.cpu.itb.fetch_misses                     24927                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   317      0.31%      0.31% # number of callpals executed
system.cpu.kern.callpal::tbi                        2      0.00%      0.32% # number of callpals executed
system.cpu.kern.callpal::swpipl                 14817     14.64%     14.96% # number of callpals executed
system.cpu.kern.callpal::rdps                    1236      1.22%     16.18% # number of callpals executed
system.cpu.kern.callpal::rti                     1666      1.65%     17.83% # number of callpals executed
system.cpu.kern.callpal::callsys                  524      0.52%     18.35% # number of callpals executed
system.cpu.kern.callpal::imb                        1      0.00%     18.35% # number of callpals executed
system.cpu.kern.callpal::rdunique               82612     81.65%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 101175                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                     236392                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       65                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     5473     32.15%     32.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      26      0.15%     32.30% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     514      3.02%     35.32% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   11010     64.68%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                17023                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      5471     47.65%     47.65% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       26      0.23%     47.87% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      514      4.48%     52.35% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     5471     47.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 11482                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             492480664500     98.18%     98.18% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                48691000      0.01%     98.19% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               672183500      0.13%     98.32% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31              8421201000      1.68%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         501622740000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999635                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.496912                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.674499                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                1625                      
system.cpu.kern.mode_good::user                  1615                      
system.cpu.kern.mode_good::idle                    10                      
system.cpu.kern.mode_switch::kernel              1956                       # number of protection mode switches
system.cpu.kern.mode_switch::user                1615                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                  27                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.830777                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle       0.370370                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.903280                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        19426811000      3.87%      3.87% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         474263270000     94.55%     98.42% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle           7932659000      1.58%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      317                       # number of times the context was actually changed
system.cpu.numCycles                        988645556                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        65                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            36039899      7.13%      7.13% # Class of committed instruction
system.cpu.op_class_0::IntAlu               249945292     49.44%     56.57% # Class of committed instruction
system.cpu.op_class_0::IntMult                1698161      0.34%     56.91% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     56.91% # Class of committed instruction
system.cpu.op_class_0::FloatAdd              50787404     10.05%     66.95% # Class of committed instruction
system.cpu.op_class_0::FloatCmp              11486618      2.27%     69.22% # Class of committed instruction
system.cpu.op_class_0::FloatCvt               2125978      0.42%     69.64% # Class of committed instruction
system.cpu.op_class_0::FloatMult             11593924      2.29%     71.94% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     71.94% # Class of committed instruction
system.cpu.op_class_0::FloatDiv               1060632      0.21%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     72.15% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt               284568      0.06%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     72.20% # Class of committed instruction
system.cpu.op_class_0::MemRead               64231800     12.71%     84.91% # Class of committed instruction
system.cpu.op_class_0::MemWrite              36191859      7.16%     92.07% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead          32880384      6.50%     98.57% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite          5718307      1.13%     99.70% # Class of committed instruction
system.cpu.op_class_0::IprAccess              1496761      0.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                505541587                       # Class of committed instruction
system.cpu.quiesceCycles                     15141763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       658089939                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                   790528                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                  93                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        100                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          169                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3274076                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6548113                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        12386                       # number of demand (read+write) misses
system.iocache.demand_misses::total             12386                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        12386                       # number of overall misses
system.iocache.overall_misses::total            12386                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   1461444121                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   1461444121                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   1461444121                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   1461444121                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        12386                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           12386                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        12386                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          12386                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 117991.613192                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 117991.613192                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 117991.613192                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 117991.613192                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs            96                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    3                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs           32                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          12352                       # number of writebacks
system.iocache.writebacks::total                12352                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        12386                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        12386                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        12386                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        12386                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide    841477313                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total    841477313                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide    841477313                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total    841477313                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 67937.777571                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 67937.777571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 67937.777571                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 67937.777571                       # average overall mshr miss latency
system.iocache.replacements                     12386                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           34                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               34                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      3924982                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      3924982                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             34                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115440.647059                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115440.647059                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           34                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      2224982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      2224982                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65440.647059                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65440.647059                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        12352                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   1457519139                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   1457519139                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        12352                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 117998.634958                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 117998.634958                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        12352                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide    839252331                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total    839252331                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 67944.651150                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 67944.651150                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  12402                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                12402                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               111474                       # Number of tag accesses
system.iocache.tags.data_accesses              111474                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 299                       # Transaction distribution
system.membus.trans_dist::ReadResp            1880132                       # Transaction distribution
system.membus.trans_dist::WriteReq                899                       # Transaction distribution
system.membus.trans_dist::WriteResp               899                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1771943                       # Transaction distribution
system.membus.trans_dist::WritebackClean       477841                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1024252                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1381851                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1381851                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         477841                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1401993                       # Transaction distribution
system.membus.trans_dist::BadAddressError            1                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         12352                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        24772                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port      1433465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total      1433465                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         2396                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8351397                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8353795                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9812032                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       790528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     61159936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     61159936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         5494                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    290775680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    290781174                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               352731638                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              122                       # Total snoops (count)
system.membus.snoopTraffic                       7808                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3275235                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000052                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.007183                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3275066     99.99%     99.99% # Request fanout histogram
system.membus.snoop_fanout::1                     169      0.01%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3275235                       # Request fanout histogram
system.membus.reqLayer0.occupancy             2518500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         16401239960                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               3.3                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             187982                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        14839628000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy         2520289500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.5                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst       30578112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      178161856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          208739968                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst     30578112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30578112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    113404352                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       113404352                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst          477783                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2783779                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3261562                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1771943                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1771943                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          60925480                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         354979292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             415904772                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     60925480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         60925480                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      225952948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            225952948                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      225952948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         60925480                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        354979292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            641857720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2199249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    377933.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2718046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.011720750500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       134554                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       134555                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             8387991                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2067334                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3261562                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2249694                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3261562                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2249694                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 165583                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 50445                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            145274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            141155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            141040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            128935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            131963                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            159842                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            146865                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            167763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            207119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            244239                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           240955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           218561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           159876                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           316641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           216413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            109070                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            104651                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             95311                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             77699                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             81972                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             95710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             84187                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             99188                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            146970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            172185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           181666                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           127933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           119069                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           256692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           279230                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           167708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  37083360750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15479895000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             95132967000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     11977.91                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30727.91                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        40                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2302364                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1693548                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                77.01                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3261562                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2249694                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2964968                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  126503                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    4508                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  21225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 120579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 135068                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 137771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 135854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 135657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 136088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 134988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 135093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 135522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 135820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 135097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 135016                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 134953                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 134480                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 134576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 134658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    657                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    548                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    541                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    460                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    374                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    160                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     86                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    101                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1299309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.826492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   160.236764                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.942001                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       509720     39.23%     39.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       359707     27.68%     66.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       135948     10.46%     77.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        70241      5.41%     82.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        59471      4.58%     87.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        24289      1.87%     89.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        17333      1.33%     90.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        14299      1.10%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       108301      8.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1299309                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       134555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.009045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.741913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     33.064156                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255        134465     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           72      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            9      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        134555                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       134554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.344620                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.324435                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.012097                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19        133681     99.35%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23           865      0.64%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31             1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::236-239            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        134554                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              198142656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10597312                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               140751424                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               208739968                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            143980416                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       394.79                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       280.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    415.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    286.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.28                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  501893644000                       # Total gap between requests
system.mem_ctrls.avgGap                      91067.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst     24187712                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    173954944                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    140751424                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 48192902.106188096106                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 346597213.786877930164                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 280440729.496802926064                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst       477783                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2783779                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2249694                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  12603909000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  82529058000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12166418748000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26379.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29646.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5408032.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5338463760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2837464575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13802633880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         7576569000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     39619079760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     171948363150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47928543360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       289051117485                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        575.921038                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 122773451250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  16759340000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 362360868250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3938588220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2093405490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8302656180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3903442920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     39619079760.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     162787071210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      55643315520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       276287559300                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        550.490236                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 143003461250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  16759340000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 342130858250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  333                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 333                       # Transaction distribution
system.iobus.trans_dist::WriteReq               13251                       # Transaction distribution
system.iobus.trans_dist::WriteResp              13251                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1152                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           44                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           64                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          272                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2396                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        24772                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   27168                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4608                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          136                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         5494                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       790800                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   796294                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1391500                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                38500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            12420000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1497000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy            64520121                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              833500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              192000                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               63000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 130                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            65                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     116517538.461538                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    307590173.580147                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       145500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value    974370500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              65                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    494320019500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED   7573640000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    128431461                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        128431461                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    128431461                       # number of overall hits
system.cpu.icache.overall_hits::total       128431461                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       477840                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         477840                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       477840                       # number of overall misses
system.cpu.icache.overall_misses::total        477840                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  27713028000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  27713028000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  27713028000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  27713028000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    128909301                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    128909301                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    128909301                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    128909301                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003707                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003707                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003707                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003707                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57996.459066                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57996.459066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57996.459066                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57996.459066                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       477841                       # number of writebacks
system.cpu.icache.writebacks::total            477841                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       477840                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       477840                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       477840                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       477840                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  27235187000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  27235187000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  27235187000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  27235187000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003707                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003707                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003707                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003707                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56996.456973                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56996.456973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56996.456973                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56996.456973                       # average overall mshr miss latency
system.cpu.icache.replacements                 477841                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    128431461                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       128431461                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       477840                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        477840                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  27713028000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  27713028000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    128909301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    128909301                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003707                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57996.459066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57996.459066                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       477840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       477840                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  27235187000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  27235187000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003707                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56996.456973                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56996.456973                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           128920821                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            478353                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            269.509799                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          512                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          377                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           37                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           75                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         258296443                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        258296443                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    127687021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        127687021                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    127687021                       # number of overall hits
system.cpu.dcache.overall_hits::total       127687021                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4010421                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4010421                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4010421                       # number of overall misses
system.cpu.dcache.overall_misses::total       4010421                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 249807550000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 249807550000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 249807550000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 249807550000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    131697442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    131697442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    131697442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    131697442                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030452                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030452                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62289.607500                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62289.607500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62289.607500                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62289.607500                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1759591                       # number of writebacks
system.cpu.dcache.writebacks::total           1759591                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1229538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1229538                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1229538                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1229538                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2780883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2780883                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2780883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2780883                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         1198                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         1198                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 170133234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 170133234000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 170133234000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 170133234000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     53727500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     53727500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021116                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021116                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021116                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021116                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 61179.572819                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 61179.572819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 61179.572819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 61179.572819                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 44847.662771                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 44847.662771                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2783809                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     88409574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        88409574                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1505440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1505440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  93684104500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  93684104500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     89915014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     89915014                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016743                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 62230.380819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62230.380819                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       106296                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       106296                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      1399144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1399144                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          299                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          299                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  86097457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  86097457000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     53727500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     53727500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015561                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 61535.808323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61535.808323                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 179690.635452                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 179690.635452                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39277447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39277447                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2504981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2504981                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 156123445500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 156123445500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     41782428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     41782428                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.059953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.059953                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 62325.201469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62325.201469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1123242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1123242                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1381739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1381739                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data          899                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total          899                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  84035777000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  84035777000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033070                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60818.850014                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60818.850014                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        69599                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        69599                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         2930                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         2930                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    226866500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    226866500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        72529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        72529                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.040398                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.040398                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 77428.839590                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 77428.839590                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         2927                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         2927                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    223802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    223802500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.040356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.040356                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 76461.393919                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 76461.393919                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        72399                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        72399                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        72399                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        72399                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 501893659500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           130873448                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2784833                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             46.995079                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          896                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         266468549                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        266468549                       # Number of data accesses

---------- End Simulation Statistics   ----------
