<?xml version='1.0' encoding='ASCII'?>
<device xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schemaVersion="1.3.1" xsi:noNameSpaceSchemaLocation="CMSIS-SVD.xsd">
  <vendor>GreenWaves Technologies SAS</vendor>
  <vendorID>GWT</vendorID>
  <name>GAP8</name>
  <series>GAP8</series>
  <version>1.3.1</version>
  <description>GreenWaves GAP8 IoT Application Processor</description>
  <licenseText>
Copyright (c) 2017 GreenWaves Technologies SAS
All rights reserved.

Redistribution and use in source and binary forms, with or without
modification, are permitted provided that the following conditions are met:

1. Redistributions of source code must retain the above copyright notice,
   this list of conditions and the following disclaimer.
2. Redistributions in binary form must reproduce the above copyright
   notice, this list of conditions and the following disclaimer in the
   documentation and/or other materials provided with the distribution.
3. Neither the name of GreenWaves Technologies SAS nor the names of its
   contributors may be used to endorse or promote products derived from
   this software without specific prior written permission.

THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
POSSIBILITY OF SUCH DAMAGE.
</licenseText>
  <headerSystemFilename>system_GAP8</headerSystemFilename>
  <headerDefinitionsPrefix>ARM_</headerDefinitionsPrefix>
  <addressUnitBits>8</addressUnitBits>
  <width>32</width>
  <size>32</size>
  <access>read-write</access>
  <resetValue>0</resetValue>
  <resetMask>0xffffffff</resetMask>
  <cpu>
    <name>other</name>
    <revision>r1p0</revision>
    <endian>little</endian>
    <mpuPresent>true</mpuPresent>
    <fpuPresent>false</fpuPresent>
    <icachePresent>true</icachePresent>
    <dcachePresent>false</dcachePresent>
    <itcmPresent>false</itcmPresent>
    <dtcmPresent>true</dtcmPresent>
    <vtorPresent>false</vtorPresent>
    <nvicPrioBits>false</nvicPrioBits>
  </cpu>
  <peripherals>
    <peripheral>
      <name>cl_ctrl</name>
      <description>Cluster control unit</description>
      <baseAddress>0x10200000</baseAddress>
      <groupName>cluster</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0xCC</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>eoc</name>
          <description>End Of Computation status register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>eoc</name>
              <description>End of computation status flag bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>program execution under going</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>end of computation reached</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>fetch_en</name>
          <description>Cluster cores fetch enable configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>core7</name>
              <description>Core 7 fetch enable configuration bitfield</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core6</name>
              <description>Core 6 fetch enable configuration bitfield</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core5</name>
              <description>Core 5 fetch enable configuration bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core4</name>
              <description>Core 4 fetch enable configuration bitfield</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core3</name>
              <description>Core 3 fetch enable configuration bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core2</name>
              <description>Core 2 fetch enable configuration bitfield</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core1</name>
              <description>Core 1 fetch enable configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core0</name>
              <description>Core 0 fetch enable configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_gate</name>
          <description>Cluster clock gate configuration register.</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>en</name>
              <description>Cluster clock gate configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dbg_resume</name>
          <description>Cluster cores debug resume register.</description>
          <addressOffset>0x00000028</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>core7</name>
              <description>Core 7 debug resume configuration bitfield</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>stay_halted</name>
                  <description>set to stay halted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>resume_core_7</name>
                  <description>set to resume core 7</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core6</name>
              <description>Core 6 debug resume configuration bitfield</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>stay_halted</name>
                  <description>set to stay halted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>resume_core_6</name>
                  <description>set to resume core 6</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core5</name>
              <description>Core 5 debug resume configuration bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>stay_halted</name>
                  <description>set to stay halted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>resume_core_5</name>
                  <description>set to resume core 5</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core4</name>
              <description>Core 4 debug resume configuration bitfield</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>stay_halted</name>
                  <description>set to stay halted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>resume_core_4</name>
                  <description>set to resume core 4</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core3</name>
              <description>Core 3 debug resume configuration bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>stay_halted</name>
                  <description>set to stay halted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>resume_core_3</name>
                  <description>set to resume core 3</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core2</name>
              <description>Core 2 debug resume configuration bitfield</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>stay_halted</name>
                  <description>set to stay halted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>resume_core_2</name>
                  <description>set to resume core 2</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core1</name>
              <description>Core 1 debug resume configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>stay_halted</name>
                  <description>set to stay halted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>resume_core_1</name>
                  <description>set to resume core 1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core0</name>
              <description>Core 0 debug resume configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>stay_halted</name>
                  <description>set to stay halted</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>resume_core_0</name>
                  <description>set to resume core 0</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
          <alternateRegister>dbg_halt_status</alternateRegister>
        </register>
        <register>
          <name>dbg_halt_status</name>
          <description>Cluster cores debug halt status register.</description>
          <addressOffset>0x00000028</addressOffset>
          <access>read-only</access>
          <alternateRegister>dbg_resume</alternateRegister>
          <fields>
            <field>
              <name>core7</name>
              <description>Core 7 debug halt status flag bitfield</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>feature is set to running</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>halted</name>
                  <description>feature is set to halted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core6</name>
              <description>Core 6 debug halt status flag bitfield</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>feature is set to running</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>halted</name>
                  <description>feature is set to halted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core5</name>
              <description>Core 5 debug halt status flag bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>feature is set to running</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>halted</name>
                  <description>feature is set to halted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core4</name>
              <description>Core 4 debug halt status flag bitfield</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>feature is set to running</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>halted</name>
                  <description>feature is set to halted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core3</name>
              <description>Core 3 debug halt status flag bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>feature is set to running</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>halted</name>
                  <description>feature is set to halted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core2</name>
              <description>Core 2 debug halt status flag bitfield</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>feature is set to running</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>halted</name>
                  <description>feature is set to halted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core1</name>
              <description>Core 1 debug halt status flag bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>feature is set to running</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>halted</name>
                  <description>feature is set to halted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>core0</name>
              <description>Core 0 debug halt status flag bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>feature is set to running</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>halted</name>
                  <description>feature is set to halted</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dbg_halt_mask</name>
          <description>Cluster cores debug halt mask configuration register.</description>
          <addressOffset>0x00000038</addressOffset>
          <fields>
            <field>
              <name>core7</name>
              <description>Core 7 debug halt mask bitfield. When bit is set, core will be part of mask group and stopped when one of the members of the group stops.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>core6</name>
              <description>Core 6 debug halt mask bitfield. When bit is set, core will be part of mask group and stopped when one of the members of the group stops.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>core5</name>
              <description>Core 5 debug halt mask bitfield. When bit is set, core will be part of mask group and stopped when one of the members of the group stops.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>core4</name>
              <description>Core 4 debug halt mask bitfield. When bit is set, core will be part of mask group and stopped when one of the members of the group stops.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>core3</name>
              <description>Core 3 debug halt mask bitfield. When bit is set, core will be part of mask group and stopped when one of the members of the group stops.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>core2</name>
              <description>Core 2 debug halt mask bitfield. When bit is set, core will be part of mask group and stopped when one of the members of the group stops.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>core1</name>
              <description>Core 1 debug halt mask bitfield. When bit is set, core will be part of mask group and stopped when one of the members of the group stops.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>core0</name>
              <description>Core 0 debug halt mask bitfield. When bit is set, core will be part of mask group and stopped when one of the members of the group stops.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>boot_addr0</name>
          <description>Cluster core 0 boot address configuration register.</description>
          <addressOffset>0x00000040</addressOffset>
          <fields>
            <field>
              <name>ba</name>
              <description>Cluster core 0 boot address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tcdm_arb_policy_ch0</name>
          <description>TCDM arbitration policy ch0 for cluster cores configuration register.</description>
          <addressOffset>0x00000080</addressOffset>
          <fields>
            <field>
              <name>pol</name>
              <description>TCDM arbitration policy for cluster cores configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fair_round_robin</name>
                  <description>set to fair round robin</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fixed_order</name>
                  <description>set to fixed order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tcdm_arb_policy_ch1</name>
          <description>TCDM arbitration policy ch1 for DMA/HWCE configuration register.</description>
          <addressOffset>0x00000088</addressOffset>
          <fields>
            <field>
              <name>pol</name>
              <description>TCDM arbitration policy for DMA/HWCE configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fair_round_robin</name>
                  <description>set to fair round robin</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fixed_order</name>
                  <description>set to fixed order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tcdm_arb_policy_ch0_rep</name>
          <description>Read only duplicate of TCDM_ARB_POLICY_CH0 register</description>
          <addressOffset>0x000000C0</addressOffset>
          <fields>
            <field>
              <name>pol</name>
              <description>TCDM arbitration policy for cluster cores configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fair_round_robin</name>
                  <description>set to fair round robin</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fixed_order</name>
                  <description>set to fixed order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tcdm_arb_policy_ch1_rep</name>
          <description>Read only duplicate of TCDM_ARB_POLICY_CH1 register</description>
          <addressOffset>0x000000C8</addressOffset>
          <fields>
            <field>
              <name>pol</name>
              <description>TCDM arbitration policy for DMA/HWCE configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fair_round_robin</name>
                  <description>set to fair round robin</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fixed_order</name>
                  <description>set to fixed order</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>cl_timer_unit</name>
      <description>Cluster timer</description>
      <baseAddress>0x10200400</baseAddress>
      <groupName>cluster</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x28</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>cfg_lo</name>
          <description>Timer Low Configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>casc</name>
              <description>Timer low  + Timer high 64bit cascaded mode configuration bitfield.</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pval</name>
              <description>Timer low prescaler value bitfield. Ftimer = Fclk / (1 + PRESC_VAL)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>ccfg</name>
              <description>Timer low clock source configuration bitfield</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>FLL or FLL+Prescaler</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Reference clock at 32kHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Timer low prescaler enable configuration bitfield</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>one_s</name>
              <description>Timer low one shot configuration bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>let Timer low enabled counting when compare match with CMP_LO occurs.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>disable Timer low when compare match with CMP_LO occurs.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>Timer low continuous mode configuration bitfield</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>continue_mode</name>
                  <description>continue incrementing Timer low counter when compare match with CMP_LO occurs.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>cycle_mode</name>
                  <description>reset Timer low counter when compare match with CMP_LO occurs.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>irqen</name>
              <description>Timer low compare match interrupt enable configuration bitfield</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset</name>
              <description>Timer low counter reset command bitfield. Cleared after Timer Low reset execution.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>enable</name>
              <description>Timer low enable configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_hi</name>
          <description>Timer High Configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>clkcfg</name>
              <description>Timer high clock source configuration bitfield</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>FLL or FLL+Prescaler</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Reference clock at 32kHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pen</name>
              <description>Timer high prescaler enable configuration bitfield</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>one_s</name>
              <description>Timer high one shot configuration bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>let Timer high enabled counting when compare match with CMP_LO occurs.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>disable Timer high when compare match with CMP_LO occurs.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>Timer high continuous mode configuration bitfield</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>continue_mode</name>
                  <description>continue incrementing Timer high counter when compare match with CMP_LO occurs.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>cycle_mode</name>
                  <description>reset Timer high counter when compare match with CMP_LO occurs.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>irqen</name>
              <description>Timer high compare match interrupt enable configuration bitfield</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>reset</name>
              <description>Timer high counter reset command bitfield. Cleared after Timer high reset execution.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
            <field>
              <name>enable</name>
              <description>Timer high enable configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cnt_lo</name>
          <description>Timer Low counter value register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>cnt_lo</name>
              <description>Timer Low counter value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cnt_hi</name>
          <description>Timer High counter value register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <fields>
            <field>
              <name>cnt_hi</name>
              <description>Timer High counter value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cmp_lo</name>
          <description>Timer Low comparator value register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>cmp_lo</name>
              <description>Timer Low comparator value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cmp_hi</name>
          <description>Timer High comparator value register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>cmp_hi</name>
              <description>Timer High comparator value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>start_lo</name>
          <description>Start Timer Low counting register.</description>
          <addressOffset>0x00000018</addressOffset>
          <fields>
            <field>
              <name>strt_lo</name>
              <description>Timer Low start command bitfield. When executed, CFG_LO.ENABLE is set.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>start_hi</name>
          <description>Start Timer High counting register.</description>
          <addressOffset>0x0000001C</addressOffset>
          <fields>
            <field>
              <name>strt_hi</name>
              <description>Timer High start command bitfield. When executed, CFG_HI.ENABLE is set.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>reset_lo</name>
          <description>Reset Timer Low counter register.</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>rst_lo</name>
              <description>Timer Low counter reset command bitfield. When executed, CFG_LO.RESET is set.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>reset_hi</name>
          <description>Reset Timer High counter register.</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>rst_hi</name>
              <description>Timer High counter reset command bitfield. When executed, CFG_HI.RESET is set.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <access>write-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>cl_event_unit</name>
      <description>Cluster event unit</description>
      <baseAddress>0x10200800</baseAddress>
      <groupName>cluster</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x704</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>evt_mask_core0</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>emsoc</name>
              <description>Soc peripheral input event mask configuration bitfield:
- EMSOC[i]=1'b0: Input event request i is masked
- EMSOC[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emcl</name>
              <description>Cluster internal input event mask configuration bitfield:
- EMCL[i]=1'b0: Input event request i is masked
- EMCL[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and_core0</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000004</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EMCL[i], EMINTCL[i] or EMSOC[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or_core0</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EMCL[i], EMINTCL[i] or EMSOC[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_core0</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <fields>
            <field>
              <name>imsoc</name>
              <description>Soc peripheral interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imintcl</name>
              <description>Inter-cluster interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imcl</name>
              <description>Cluster internal interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and_core0</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000010</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IMCL[i], IMINTCL[i] or IMSOC[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or_core0</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000014</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IMCL[i], IMINTCL[i] or IMSOC[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status_core0</name>
          <description>Cluster cores clock status register.</description>
          <addressOffset>0x00000018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>Cluster core clock status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Cluster core clocked is gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Cluster core clocked is running</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_core0</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x0000001C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked_core0</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x00000020</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EVT_MASK applied.
EBM[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked_core0</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x00000024</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IRQ_MASK applied.
IBM[i]=1'b1:  one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear_core0</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x00000028</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_core0</name>
          <description>Software events cluster cores destination mask configuration register.</description>
          <addressOffset>0x0000002C</addressOffset>
          <fields>
            <field>
              <name>swem</name>
              <description>Software events mask configuration bitfield:
- bit[i]=1'b0: software events are masked for CL_CORE[i]
- bit[i]=1'b1: software events are not masked for CL_CORE[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_and_core0</name>
          <description>Software events cluster cores destination mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000030</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swema</name>
              <description>Software event mask configuration bitfield update with bitwise AND operation. It allows clearing SWEM[i] if SWEMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_or_core0</name>
          <description>Software events cluster cores destination mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000034</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swemo</name>
              <description>Software event mask configuration bitfield update with bitwise OR operation. It allows setting SWEM[i] if SWEMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_core1</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x00000040</addressOffset>
          <fields>
            <field>
              <name>emsoc</name>
              <description>Soc peripheral input event mask configuration bitfield:
- EMSOC[i]=1'b0: Input event request i is masked
- EMSOC[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emcl</name>
              <description>Cluster internal input event mask configuration bitfield:
- EMCL[i]=1'b0: Input event request i is masked
- EMCL[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and_core1</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000044</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EMCL[i], EMINTCL[i] or EMSOC[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or_core1</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000048</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EMCL[i], EMINTCL[i] or EMSOC[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_core1</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x0000004C</addressOffset>
          <fields>
            <field>
              <name>imsoc</name>
              <description>Soc peripheral interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imintcl</name>
              <description>Inter-cluster interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imcl</name>
              <description>Cluster internal interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and_core1</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000050</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IMCL[i], IMINTCL[i] or IMSOC[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or_core1</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000054</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IMCL[i], IMINTCL[i] or IMSOC[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status_core1</name>
          <description>Cluster cores clock status register.</description>
          <addressOffset>0x00000058</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>Cluster core clock status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Cluster core clocked is gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Cluster core clocked is running</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_core1</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x0000005C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked_core1</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x00000060</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EVT_MASK applied.
EBM[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked_core1</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x00000064</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IRQ_MASK applied.
IBM[i]=1'b1:  one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear_core1</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x00000068</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_core1</name>
          <description>Software events cluster cores destination mask configuration register.</description>
          <addressOffset>0x0000006C</addressOffset>
          <fields>
            <field>
              <name>swem</name>
              <description>Software events mask configuration bitfield:
- bit[i]=1'b0: software events are masked for CL_CORE[i]
- bit[i]=1'b1: software events are not masked for CL_CORE[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_and_core1</name>
          <description>Software events cluster cores destination mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000070</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swema</name>
              <description>Software event mask configuration bitfield update with bitwise AND operation. It allows clearing SWEM[i] if SWEMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_or_core1</name>
          <description>Software events cluster cores destination mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000074</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swemo</name>
              <description>Software event mask configuration bitfield update with bitwise OR operation. It allows setting SWEM[i] if SWEMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_core2</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x00000080</addressOffset>
          <fields>
            <field>
              <name>emsoc</name>
              <description>Soc peripheral input event mask configuration bitfield:
- EMSOC[i]=1'b0: Input event request i is masked
- EMSOC[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emcl</name>
              <description>Cluster internal input event mask configuration bitfield:
- EMCL[i]=1'b0: Input event request i is masked
- EMCL[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and_core2</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000084</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EMCL[i], EMINTCL[i] or EMSOC[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or_core2</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000088</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EMCL[i], EMINTCL[i] or EMSOC[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_core2</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x0000008C</addressOffset>
          <fields>
            <field>
              <name>imsoc</name>
              <description>Soc peripheral interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imintcl</name>
              <description>Inter-cluster interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imcl</name>
              <description>Cluster internal interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and_core2</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000090</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IMCL[i], IMINTCL[i] or IMSOC[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or_core2</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000094</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IMCL[i], IMINTCL[i] or IMSOC[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status_core2</name>
          <description>Cluster cores clock status register.</description>
          <addressOffset>0x00000098</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>Cluster core clock status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Cluster core clocked is gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Cluster core clocked is running</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_core2</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x0000009C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked_core2</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x000000A0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EVT_MASK applied.
EBM[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked_core2</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x000000A4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IRQ_MASK applied.
IBM[i]=1'b1:  one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear_core2</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x000000A8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_core2</name>
          <description>Software events cluster cores destination mask configuration register.</description>
          <addressOffset>0x000000AC</addressOffset>
          <fields>
            <field>
              <name>swem</name>
              <description>Software events mask configuration bitfield:
- bit[i]=1'b0: software events are masked for CL_CORE[i]
- bit[i]=1'b1: software events are not masked for CL_CORE[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_and_core2</name>
          <description>Software events cluster cores destination mask update command register with bitwise AND operation.</description>
          <addressOffset>0x000000B0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swema</name>
              <description>Software event mask configuration bitfield update with bitwise AND operation. It allows clearing SWEM[i] if SWEMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_or_core2</name>
          <description>Software events cluster cores destination mask update command register with bitwise OR operation.</description>
          <addressOffset>0x000000B4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swemo</name>
              <description>Software event mask configuration bitfield update with bitwise OR operation. It allows setting SWEM[i] if SWEMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_core3</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x000000C0</addressOffset>
          <fields>
            <field>
              <name>emsoc</name>
              <description>Soc peripheral input event mask configuration bitfield:
- EMSOC[i]=1'b0: Input event request i is masked
- EMSOC[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emcl</name>
              <description>Cluster internal input event mask configuration bitfield:
- EMCL[i]=1'b0: Input event request i is masked
- EMCL[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and_core3</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x000000C4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EMCL[i], EMINTCL[i] or EMSOC[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or_core3</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x000000C8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EMCL[i], EMINTCL[i] or EMSOC[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_core3</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x000000CC</addressOffset>
          <fields>
            <field>
              <name>imsoc</name>
              <description>Soc peripheral interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imintcl</name>
              <description>Inter-cluster interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imcl</name>
              <description>Cluster internal interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and_core3</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x000000D0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IMCL[i], IMINTCL[i] or IMSOC[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or_core3</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x000000D4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IMCL[i], IMINTCL[i] or IMSOC[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status_core3</name>
          <description>Cluster cores clock status register.</description>
          <addressOffset>0x000000D8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>Cluster core clock status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Cluster core clocked is gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Cluster core clocked is running</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_core3</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x000000DC</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked_core3</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x000000E0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EVT_MASK applied.
EBM[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked_core3</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x000000E4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IRQ_MASK applied.
IBM[i]=1'b1:  one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear_core3</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x000000E8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_core3</name>
          <description>Software events cluster cores destination mask configuration register.</description>
          <addressOffset>0x000000EC</addressOffset>
          <fields>
            <field>
              <name>swem</name>
              <description>Software events mask configuration bitfield:
- bit[i]=1'b0: software events are masked for CL_CORE[i]
- bit[i]=1'b1: software events are not masked for CL_CORE[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_and_core3</name>
          <description>Software events cluster cores destination mask update command register with bitwise AND operation.</description>
          <addressOffset>0x000000F0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swema</name>
              <description>Software event mask configuration bitfield update with bitwise AND operation. It allows clearing SWEM[i] if SWEMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_or_core3</name>
          <description>Software events cluster cores destination mask update command register with bitwise OR operation.</description>
          <addressOffset>0x000000F4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swemo</name>
              <description>Software event mask configuration bitfield update with bitwise OR operation. It allows setting SWEM[i] if SWEMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_core4</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x00000100</addressOffset>
          <fields>
            <field>
              <name>emsoc</name>
              <description>Soc peripheral input event mask configuration bitfield:
- EMSOC[i]=1'b0: Input event request i is masked
- EMSOC[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emcl</name>
              <description>Cluster internal input event mask configuration bitfield:
- EMCL[i]=1'b0: Input event request i is masked
- EMCL[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and_core4</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000104</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EMCL[i], EMINTCL[i] or EMSOC[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or_core4</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000108</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EMCL[i], EMINTCL[i] or EMSOC[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_core4</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x0000010C</addressOffset>
          <fields>
            <field>
              <name>imsoc</name>
              <description>Soc peripheral interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imintcl</name>
              <description>Inter-cluster interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imcl</name>
              <description>Cluster internal interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and_core4</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000110</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IMCL[i], IMINTCL[i] or IMSOC[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or_core4</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000114</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IMCL[i], IMINTCL[i] or IMSOC[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status_core4</name>
          <description>Cluster cores clock status register.</description>
          <addressOffset>0x00000118</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>Cluster core clock status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Cluster core clocked is gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Cluster core clocked is running</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_core4</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x0000011C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked_core4</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x00000120</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EVT_MASK applied.
EBM[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked_core4</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x00000124</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IRQ_MASK applied.
IBM[i]=1'b1:  one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear_core4</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x00000128</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_core4</name>
          <description>Software events cluster cores destination mask configuration register.</description>
          <addressOffset>0x0000012C</addressOffset>
          <fields>
            <field>
              <name>swem</name>
              <description>Software events mask configuration bitfield:
- bit[i]=1'b0: software events are masked for CL_CORE[i]
- bit[i]=1'b1: software events are not masked for CL_CORE[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_and_core4</name>
          <description>Software events cluster cores destination mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000130</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swema</name>
              <description>Software event mask configuration bitfield update with bitwise AND operation. It allows clearing SWEM[i] if SWEMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_or_core4</name>
          <description>Software events cluster cores destination mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000134</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swemo</name>
              <description>Software event mask configuration bitfield update with bitwise OR operation. It allows setting SWEM[i] if SWEMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_core5</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x00000140</addressOffset>
          <fields>
            <field>
              <name>emsoc</name>
              <description>Soc peripheral input event mask configuration bitfield:
- EMSOC[i]=1'b0: Input event request i is masked
- EMSOC[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emcl</name>
              <description>Cluster internal input event mask configuration bitfield:
- EMCL[i]=1'b0: Input event request i is masked
- EMCL[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and_core5</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000144</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EMCL[i], EMINTCL[i] or EMSOC[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or_core5</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000148</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EMCL[i], EMINTCL[i] or EMSOC[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_core5</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x0000014C</addressOffset>
          <fields>
            <field>
              <name>imsoc</name>
              <description>Soc peripheral interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imintcl</name>
              <description>Inter-cluster interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imcl</name>
              <description>Cluster internal interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and_core5</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000150</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IMCL[i], IMINTCL[i] or IMSOC[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or_core5</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000154</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IMCL[i], IMINTCL[i] or IMSOC[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status_core5</name>
          <description>Cluster cores clock status register.</description>
          <addressOffset>0x00000158</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>Cluster core clock status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Cluster core clocked is gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Cluster core clocked is running</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_core5</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x0000015C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked_core5</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x00000160</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EVT_MASK applied.
EBM[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked_core5</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x00000164</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IRQ_MASK applied.
IBM[i]=1'b1:  one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear_core5</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x00000168</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_core5</name>
          <description>Software events cluster cores destination mask configuration register.</description>
          <addressOffset>0x0000016C</addressOffset>
          <fields>
            <field>
              <name>swem</name>
              <description>Software events mask configuration bitfield:
- bit[i]=1'b0: software events are masked for CL_CORE[i]
- bit[i]=1'b1: software events are not masked for CL_CORE[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_and_core5</name>
          <description>Software events cluster cores destination mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000170</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swema</name>
              <description>Software event mask configuration bitfield update with bitwise AND operation. It allows clearing SWEM[i] if SWEMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_or_core5</name>
          <description>Software events cluster cores destination mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000174</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swemo</name>
              <description>Software event mask configuration bitfield update with bitwise OR operation. It allows setting SWEM[i] if SWEMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_core6</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x00000180</addressOffset>
          <fields>
            <field>
              <name>emsoc</name>
              <description>Soc peripheral input event mask configuration bitfield:
- EMSOC[i]=1'b0: Input event request i is masked
- EMSOC[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emcl</name>
              <description>Cluster internal input event mask configuration bitfield:
- EMCL[i]=1'b0: Input event request i is masked
- EMCL[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and_core6</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000184</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EMCL[i], EMINTCL[i] or EMSOC[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or_core6</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000188</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EMCL[i], EMINTCL[i] or EMSOC[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_core6</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x0000018C</addressOffset>
          <fields>
            <field>
              <name>imsoc</name>
              <description>Soc peripheral interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imintcl</name>
              <description>Inter-cluster interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imcl</name>
              <description>Cluster internal interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and_core6</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000190</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IMCL[i], IMINTCL[i] or IMSOC[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or_core6</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000194</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IMCL[i], IMINTCL[i] or IMSOC[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status_core6</name>
          <description>Cluster cores clock status register.</description>
          <addressOffset>0x00000198</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>Cluster core clock status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Cluster core clocked is gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Cluster core clocked is running</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_core6</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x0000019C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked_core6</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x000001A0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EVT_MASK applied.
EBM[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked_core6</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x000001A4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IRQ_MASK applied.
IBM[i]=1'b1:  one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear_core6</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x000001A8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_core6</name>
          <description>Software events cluster cores destination mask configuration register.</description>
          <addressOffset>0x000001AC</addressOffset>
          <fields>
            <field>
              <name>swem</name>
              <description>Software events mask configuration bitfield:
- bit[i]=1'b0: software events are masked for CL_CORE[i]
- bit[i]=1'b1: software events are not masked for CL_CORE[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_and_core6</name>
          <description>Software events cluster cores destination mask update command register with bitwise AND operation.</description>
          <addressOffset>0x000001B0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swema</name>
              <description>Software event mask configuration bitfield update with bitwise AND operation. It allows clearing SWEM[i] if SWEMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_or_core6</name>
          <description>Software events cluster cores destination mask update command register with bitwise OR operation.</description>
          <addressOffset>0x000001B4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swemo</name>
              <description>Software event mask configuration bitfield update with bitwise OR operation. It allows setting SWEM[i] if SWEMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_core7</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x000001C0</addressOffset>
          <fields>
            <field>
              <name>emsoc</name>
              <description>Soc peripheral input event mask configuration bitfield:
- EMSOC[i]=1'b0: Input event request i is masked
- EMSOC[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>emcl</name>
              <description>Cluster internal input event mask configuration bitfield:
- EMCL[i]=1'b0: Input event request i is masked
- EMCL[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and_core7</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x000001C4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EMCL[i], EMINTCL[i] or EMSOC[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or_core7</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x000001C8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EMCL[i], EMINTCL[i] or EMSOC[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_core7</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x000001CC</addressOffset>
          <fields>
            <field>
              <name>imsoc</name>
              <description>Soc peripheral interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imintcl</name>
              <description>Inter-cluster interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>imcl</name>
              <description>Cluster internal interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>30</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and_core7</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x000001D0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IMCL[i], IMINTCL[i] or IMSOC[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or_core7</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x000001D4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IMCL[i], IMINTCL[i] or IMSOC[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status_core7</name>
          <description>Cluster cores clock status register.</description>
          <addressOffset>0x000001D8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>Cluster core clock status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Cluster core clocked is gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Cluster core clocked is running</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_core7</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x000001DC</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked_core7</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x000001E0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EVT_MASK applied.
EBM[i]=1'b1: one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked_core7</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x000001E4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IRQ_MASK applied.
IBM[i]=1'b1:  one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear_core7</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x000001E8</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_core7</name>
          <description>Software events cluster cores destination mask configuration register.</description>
          <addressOffset>0x000001EC</addressOffset>
          <fields>
            <field>
              <name>swem</name>
              <description>Software events mask configuration bitfield:
- bit[i]=1'b0: software events are masked for CL_CORE[i]
- bit[i]=1'b1: software events are not masked for CL_CORE[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_and_core7</name>
          <description>Software events cluster cores destination mask update command register with bitwise AND operation.</description>
          <addressOffset>0x000001F0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swema</name>
              <description>Software event mask configuration bitfield update with bitwise AND operation. It allows clearing SWEM[i] if SWEMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_mask_or_core7</name>
          <description>Software events cluster cores destination mask update command register with bitwise OR operation.</description>
          <addressOffset>0x000001F4</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>swemo</name>
              <description>Software event mask configuration bitfield update with bitwise OR operation. It allows setting SWEM[i] if SWEMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_0_trig_mask</name>
          <description>Cluster hardware barrier 0 trigger mask configuration register.</description>
          <addressOffset>0x00000400</addressOffset>
          <fields>
            <field>
              <name>hb0tm</name>
              <description>Trigger mask for hardware barrier 0 bitfield. Hardware barrier 0 will be triggered only if for all HB0TM[i] = 1'b1,  HW_BARRIER_0_STATUS.HB0S[i]=1'b1. HB0TM=0 means that hardware barrier 0 is disabled.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_0_status</name>
          <description>Cluster hardware barrier 0 status register.</description>
          <addressOffset>0x00000404</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbs</name>
              <description>Current status of hardware barrier 0 bitfield. HBS[i]=1'b1 means that cluster core i has triggered hardware barrier 0. It is cleared when HBS matches HW_BARRIER_0_TRIG_MASK.HB0TM.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_0_status_sum</name>
          <description>Cluster hardware barrier summary status register.</description>
          <addressOffset>0x00000408</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbss</name>
              <description>Current status of hardware barrier 0. HBSS[i] represents a summary of the barrier status for core i.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_0_target_mask</name>
          <description>Cluster hardware barrier 0 target mask configuration register.</description>
          <addressOffset>0x0000040C</addressOffset>
          <fields>
            <field>
              <name>hbtam</name>
              <description>Cluster hardware barrier 0 target mask configuration bitfield. HBATM[i]=1'b1 means that cluster core i will receive hardware barrier 0 event when HW_BARRIER_0_STATUS will match HW_BARRIER_0_TRIG_MASK.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_0_trig</name>
          <description>Cluster hardware barrier 0 trigger command register.</description>
          <addressOffset>0x00000410</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>t</name>
              <description>Sets HW_BARRIER_0_STATUS.HBS[i] to 1'b1 when T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_1_trig_mask</name>
          <description>Cluster hardware barrier 1 trigger mask configuration register.</description>
          <addressOffset>0x00000420</addressOffset>
          <fields>
            <field>
              <name>hb1tm</name>
              <description>Trigger mask for hardware barrier 1 bitfield. Hardware barrier 1 will be triggered only if for all HB1TM[i] = 1'b1,  HW_BARRIER_1_STATUS.HB1S[i]=1'b1. HB1TM=0 means that hardware barrier 1 is disabled.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_1_status</name>
          <description>Cluster hardware barrier 1 status register.</description>
          <addressOffset>0x00000424</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbs</name>
              <description>Current status of hardware barrier 1 bitfield. HBS[i]=1'b1 means that cluster core i has triggered hardware barrier 1. It is cleared when HBS matches HW_BARRIER_1_TRIG_MASK.HB1TM.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_1_status_sum</name>
          <description>Cluster hardware barrier summary status register.</description>
          <addressOffset>0x00000428</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbss</name>
              <description>Current status of hardware barrier 1. HBSS[i] represents a summary of the barrier status for core i.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_1_target_mask</name>
          <description>Cluster hardware barrier 1 target mask configuration register.</description>
          <addressOffset>0x0000042C</addressOffset>
          <fields>
            <field>
              <name>hbtam</name>
              <description>Cluster hardware barrier 1 target mask configuration bitfield. HBATM[i]=1'b1 means that cluster core i will receive hardware barrier 1 event when HW_BARRIER_1_STATUS will match HW_BARRIER_1_TRIG_MASK.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_1_trig</name>
          <description>Cluster hardware barrier 1 trigger command register.</description>
          <addressOffset>0x00000430</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>t</name>
              <description>Sets HW_BARRIER_1_STATUS.HBS[i] to 1'b1 when T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_2_trig_mask</name>
          <description>Cluster hardware barrier 2 trigger mask configuration register.</description>
          <addressOffset>0x00000440</addressOffset>
          <fields>
            <field>
              <name>hb2tm</name>
              <description>Trigger mask for hardware barrier 2 bitfield. Hardware barrier 2 will be triggered only if for all HB2TM[i] = 1'b1,  HW_BARRIER_2_STATUS.HB2S[i]=1'b1. HB2TM=0 means that hardware barrier 2 is disabled.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_2_status</name>
          <description>Cluster hardware barrier 2 status register.</description>
          <addressOffset>0x00000444</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbs</name>
              <description>Current status of hardware barrier 2 bitfield. HBS[i]=1'b1 means that cluster core i has triggered hardware barrier 2. It is cleared when HBS matches HW_BARRIER_2_TRIG_MASK.HB2TM.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_2_status_sum</name>
          <description>Cluster hardware barrier summary status register.</description>
          <addressOffset>0x00000448</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbss</name>
              <description>Current status of hardware barrier 2. HBSS[i] represents a summary of the barrier status for core i.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_2_target_mask</name>
          <description>Cluster hardware barrier 2 target mask configuration register.</description>
          <addressOffset>0x0000044C</addressOffset>
          <fields>
            <field>
              <name>hbtam</name>
              <description>Cluster hardware barrier 2 target mask configuration bitfield. HBATM[i]=1'b1 means that cluster core i will receive hardware barrier 2 event when HW_BARRIER_2_STATUS will match HW_BARRIER_2_TRIG_MASK.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_2_trig</name>
          <description>Cluster hardware barrier 2 trigger command register.</description>
          <addressOffset>0x00000450</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>t</name>
              <description>Sets HW_BARRIER_2_STATUS.HBS[i] to 1'b1 when T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_3_trig_mask</name>
          <description>Cluster hardware barrier 3 trigger mask configuration register.</description>
          <addressOffset>0x00000460</addressOffset>
          <fields>
            <field>
              <name>hb3tm</name>
              <description>Trigger mask for hardware barrier 3 bitfield. Hardware barrier 3 will be triggered only if for all HB3TM[i] = 1'b1,  HW_BARRIER_3_STATUS.HB3S[i]=1'b1. HB3TM=0 means that hardware barrier 3 is disabled.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_3_status</name>
          <description>Cluster hardware barrier 3 status register.</description>
          <addressOffset>0x00000464</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbs</name>
              <description>Current status of hardware barrier 3 bitfield. HBS[i]=1'b1 means that cluster core i has triggered hardware barrier 3. It is cleared when HBS matches HW_BARRIER_3_TRIG_MASK.HB3TM.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_3_status_sum</name>
          <description>Cluster hardware barrier summary status register.</description>
          <addressOffset>0x00000468</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbss</name>
              <description>Current status of hardware barrier 3. HBSS[i] represents a summary of the barrier status for core i.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_3_target_mask</name>
          <description>Cluster hardware barrier 3 target mask configuration register.</description>
          <addressOffset>0x0000046C</addressOffset>
          <fields>
            <field>
              <name>hbtam</name>
              <description>Cluster hardware barrier 3 target mask configuration bitfield. HBATM[i]=1'b1 means that cluster core i will receive hardware barrier 3 event when HW_BARRIER_3_STATUS will match HW_BARRIER_3_TRIG_MASK.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_3_trig</name>
          <description>Cluster hardware barrier 3 trigger command register.</description>
          <addressOffset>0x00000470</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>t</name>
              <description>Sets HW_BARRIER_3_STATUS.HBS[i] to 1'b1 when T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_4_trig_mask</name>
          <description>Cluster hardware barrier 4 trigger mask configuration register.</description>
          <addressOffset>0x00000480</addressOffset>
          <fields>
            <field>
              <name>hb4tm</name>
              <description>Trigger mask for hardware barrier 4 bitfield. Hardware barrier 4 will be triggered only if for all HB4TM[i] = 1'b1,  HW_BARRIER_4_STATUS.HB4S[i]=1'b1. HB4TM=0 means that hardware barrier 4 is disabled.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_4_status</name>
          <description>Cluster hardware barrier 4 status register.</description>
          <addressOffset>0x00000484</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbs</name>
              <description>Current status of hardware barrier 4 bitfield. HBS[i]=1'b1 means that cluster core i has triggered hardware barrier 4. It is cleared when HBS matches HW_BARRIER_4_TRIG_MASK.HB4TM.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_4_status_sum</name>
          <description>Cluster hardware barrier summary status register.</description>
          <addressOffset>0x00000488</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbss</name>
              <description>Current status of hardware barrier 4. HBSS[i] represents a summary of the barrier status for core i.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_4_target_mask</name>
          <description>Cluster hardware barrier 4 target mask configuration register.</description>
          <addressOffset>0x0000048C</addressOffset>
          <fields>
            <field>
              <name>hbtam</name>
              <description>Cluster hardware barrier 4 target mask configuration bitfield. HBATM[i]=1'b1 means that cluster core i will receive hardware barrier 4 event when HW_BARRIER_4_STATUS will match HW_BARRIER_4_TRIG_MASK.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_4_trig</name>
          <description>Cluster hardware barrier 4 trigger command register.</description>
          <addressOffset>0x00000490</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>t</name>
              <description>Sets HW_BARRIER_4_STATUS.HBS[i] to 1'b1 when T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_5_trig_mask</name>
          <description>Cluster hardware barrier 5 trigger mask configuration register.</description>
          <addressOffset>0x000004A0</addressOffset>
          <fields>
            <field>
              <name>hb5tm</name>
              <description>Trigger mask for hardware barrier 5 bitfield. Hardware barrier 5 will be triggered only if for all HB5TM[i] = 1'b1,  HW_BARRIER_5_STATUS.HB5S[i]=1'b1. HB5TM=0 means that hardware barrier 5 is disabled.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_5_status</name>
          <description>Cluster hardware barrier 5 status register.</description>
          <addressOffset>0x000004A4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbs</name>
              <description>Current status of hardware barrier 5 bitfield. HBS[i]=1'b1 means that cluster core i has triggered hardware barrier 5. It is cleared when HBS matches HW_BARRIER_5_TRIG_MASK.HB5TM.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_5_status_sum</name>
          <description>Cluster hardware barrier summary status register.</description>
          <addressOffset>0x000004A8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbss</name>
              <description>Current status of hardware barrier 5. HBSS[i] represents a summary of the barrier status for core i.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_5_target_mask</name>
          <description>Cluster hardware barrier 5 target mask configuration register.</description>
          <addressOffset>0x000004AC</addressOffset>
          <fields>
            <field>
              <name>hbtam</name>
              <description>Cluster hardware barrier 5 target mask configuration bitfield. HBATM[i]=1'b1 means that cluster core i will receive hardware barrier 5 event when HW_BARRIER_5_STATUS will match HW_BARRIER_5_TRIG_MASK.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_5_trig</name>
          <description>Cluster hardware barrier 5 trigger command register.</description>
          <addressOffset>0x000004B0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>t</name>
              <description>Sets HW_BARRIER_5_STATUS.HBS[i] to 1'b1 when T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_6_trig_mask</name>
          <description>Cluster hardware barrier 6 trigger mask configuration register.</description>
          <addressOffset>0x000004C0</addressOffset>
          <fields>
            <field>
              <name>hb6tm</name>
              <description>Trigger mask for hardware barrier 6 bitfield. Hardware barrier 6 will be triggered only if for all HB6TM[i] = 1'b1,  HW_BARRIER_6_STATUS.HB6S[i]=1'b1. HB6TM=0 means that hardware barrier 6 is disabled.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_6_status</name>
          <description>Cluster hardware barrier 6 status register.</description>
          <addressOffset>0x000004C4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbs</name>
              <description>Current status of hardware barrier 6 bitfield. HBS[i]=1'b1 means that cluster core i has triggered hardware barrier 6. It is cleared when HBS matches HW_BARRIER_6_TRIG_MASK.HB6TM.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_6_status_sum</name>
          <description>Cluster hardware barrier summary status register.</description>
          <addressOffset>0x000004C8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbss</name>
              <description>Current status of hardware barrier 6. HBSS[i] represents a summary of the barrier status for core i.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_6_target_mask</name>
          <description>Cluster hardware barrier 6 target mask configuration register.</description>
          <addressOffset>0x000004CC</addressOffset>
          <fields>
            <field>
              <name>hbtam</name>
              <description>Cluster hardware barrier 6 target mask configuration bitfield. HBATM[i]=1'b1 means that cluster core i will receive hardware barrier 6 event when HW_BARRIER_6_STATUS will match HW_BARRIER_6_TRIG_MASK.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_6_trig</name>
          <description>Cluster hardware barrier 6 trigger command register.</description>
          <addressOffset>0x000004D0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>t</name>
              <description>Sets HW_BARRIER_6_STATUS.HBS[i] to 1'b1 when T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_7_trig_mask</name>
          <description>Cluster hardware barrier 7 trigger mask configuration register.</description>
          <addressOffset>0x000004E0</addressOffset>
          <fields>
            <field>
              <name>hb7tm</name>
              <description>Trigger mask for hardware barrier 7 bitfield. Hardware barrier 7 will be triggered only if for all HB7TM[i] = 1'b1,  HW_BARRIER_7_STATUS.HB7S[i]=1'b1. HB7TM=0 means that hardware barrier 7 is disabled.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_7_status</name>
          <description>Cluster hardware barrier 7 status register.</description>
          <addressOffset>0x000004E4</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbs</name>
              <description>Current status of hardware barrier 7 bitfield. HBS[i]=1'b1 means that cluster core i has triggered hardware barrier 7. It is cleared when HBS matches HW_BARRIER_7_TRIG_MASK.HB7TM.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_7_status_sum</name>
          <description>Cluster hardware barrier summary status register.</description>
          <addressOffset>0x000004E8</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>hbss</name>
              <description>Current status of hardware barrier 7. HBSS[i] represents a summary of the barrier status for core i.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_7_target_mask</name>
          <description>Cluster hardware barrier 7 target mask configuration register.</description>
          <addressOffset>0x000004EC</addressOffset>
          <fields>
            <field>
              <name>hbtam</name>
              <description>Cluster hardware barrier 7 target mask configuration bitfield. HBATM[i]=1'b1 means that cluster core i will receive hardware barrier 7 event when HW_BARRIER_7_STATUS will match HW_BARRIER_7_TRIG_MASK.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>hw_barrier_7_trig</name>
          <description>Cluster hardware barrier 7 trigger command register.</description>
          <addressOffset>0x000004F0</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>t</name>
              <description>Sets HW_BARRIER_7_STATUS.HBS[i] to 1'b1 when T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_0_trig</name>
          <description>Cluster Software event 0 trigger command register.</description>
          <addressOffset>0x00000600</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>sw0t</name>
              <description>Triggers software event 0 for cluster core i if SW0T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_1_trig</name>
          <description>Cluster Software event 1 trigger command register.</description>
          <addressOffset>0x00000604</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>sw1t</name>
              <description>Triggers software event 1 for cluster core i if SW1T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_2_trig</name>
          <description>Cluster Software event 2 trigger command register.</description>
          <addressOffset>0x00000608</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>sw2t</name>
              <description>Triggers software event 2 for cluster core i if SW2T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_3_trig</name>
          <description>Cluster Software event 3 trigger command register.</description>
          <addressOffset>0x0000060C</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>sw3t</name>
              <description>Triggers software event 3 for cluster core i if SW3T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_4_trig</name>
          <description>Cluster Software event 4 trigger command register.</description>
          <addressOffset>0x00000610</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>sw4t</name>
              <description>Triggers software event 4 for cluster core i if SW4T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_5_trig</name>
          <description>Cluster Software event 5 trigger command register.</description>
          <addressOffset>0x00000614</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>sw5t</name>
              <description>Triggers software event 5 for cluster core i if SW5T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_6_trig</name>
          <description>Cluster Software event 6 trigger command register.</description>
          <addressOffset>0x00000618</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>sw6t</name>
              <description>Triggers software event 6 for cluster core i if SW6T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sw_event_7_trig</name>
          <description>Cluster Software event 7 trigger command register.</description>
          <addressOffset>0x0000061C</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>sw7t</name>
              <description>Triggers software event 7 for cluster core i if SW7T[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>soc_periph_event_id</name>
          <description>Cluster SoC peripheral event ID status register.</description>
          <addressOffset>0x00000700</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>valid</name>
              <description>Validity bit of SOC_PERIPH_EVENT_ID.ID bitfield.</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>id</name>
              <description>Oldest SoC peripheral event ID status bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>cl_icache_ctrl</name>
      <description>Cluster instruction cache control unit</description>
      <baseAddress>0x10201400</baseAddress>
      <groupName>cluster</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>enable</name>
          <description>Cluster instruction cache unit enable configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>en</name>
              <description>Cluster instruction cache enable configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>flush</name>
          <description>Cluster instruction cache unit flush command register.</description>
          <addressOffset>0x00000004</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>fl</name>
              <description>Cluster instruction cache full flush command.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sel_flush</name>
          <description>Cluster instruction cache unit selective flush command register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Cluster instruction cache selective flush address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>hwce</name>
      <description>Hardware convolution engine</description>
      <baseAddress>0x10201800</baseAddress>
      <groupName>cluster</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x288</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>trigger</name>
          <description>Trigger the execution of an offloaded job</description>
          <addressOffset>0x00000000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>any</name>
              <description>Write of any value will close the current offload phase by releasing the job offload lock and inserting the currently offloaded job in the control queue.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>acquire</name>
          <description>Acquire the lock to offload job</description>
          <addressOffset>0x00000004</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>err</name>
              <description>An error code if one of the following conditions apply:
1. if the context copy is going on, it will answer 0xfffffffd (-3)
2. else, if the job offload lock has been established, it will answer 0xfffffffe (-2)
3. else, if the job queue is full, it will answer 0xffffffff (-1)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
            <field>
              <name>id_err</name>
              <description>If ERR is 0 then the ID of the offloaded job. Otherwise, part of the error code</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>finished_jobs</name>
          <description>Number of concluded jobs since last read</description>
          <addressOffset>0x00000008</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>jobs</name>
              <description>The number of jobs that the HWCE executed and finished since the last time the same FINISHED_JOBS register was accessed. A read to FINISHED_JOBS returns:
- 0x0 if no job was completed since the last access
- 0x1 if a single job was completed since the last access
- 0x2 if two or more jobs were completed since the last access</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>status</name>
          <description>Status of the HWCE</description>
          <addressOffset>0x0000000C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>st</name>
              <description>Status of the HWCE
- 1'b0 Not running a job
- 1'b1 Running a job</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>running_job</name>
          <description>ID of the currently running job</description>
          <addressOffset>0x00000010</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>id</name>
              <description>ID of the currently running job</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>soft_clear</name>
          <description>Reset HWCE to known idle state</description>
          <addressOffset>0x00000014</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>any</name>
              <description>A write of any value to this register will reset the HWCE to its idle state.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gen_config0</name>
          <description>Generic configuration register 0</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>wstride</name>
              <description>Stride between one FILTER_SIZExFILTER_SIZE filter and the next.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>ncp</name>
              <description>No job copy</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>do_job_copy</name>
                  <description>set to do job copy</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>don't_do_job_copy</name>
                  <description>set to don't do job copy</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>conv</name>
              <description>Convolution mode</description>
              <bitOffset>11</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mode_is_5x5</name>
                  <description>set to mode is 5x5.</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mode_is_3x3</name>
                  <description>set to mode is 3x3.</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mode_is_4x7</name>
                  <description>set to mode is 4x7.</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>vect</name>
              <description>Vector mode</description>
              <bitOffset>9</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>mode is scalar (1 feat/cycle, 1x16-bit weights).</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>mode is vectorial 2 (2 feat/cycle, 2x8-bit weights).</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>mode is vectorial 4 (4 feat/cycle, 4x4-bit weights).</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>uns</name>
              <description>Set unsigned multiplication</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Consider multiplication results as signed fixed-point numbers.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Consider multiplication results as unsigned fixed-point numbers.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ny</name>
              <description>No y_in mode</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal_operation</name>
                  <description>set to Normal operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Disable loading of y_in and add a constant set in the CONFIG2 register</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>nf</name>
              <description>Operation type</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal_convolution</name>
                  <description>set to Normal convolution</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Does not flip weights (i.e. implements a stencil instead of a mathematical convolution).</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>qf</name>
              <description>Fixed-point format. Pixels will be shifted to the right by QF bits in the
normalization step after the sum-of-products stage.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gen_config1</name>
          <description>Generic configuration register 1</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>pixshiftr</name>
              <description>Shift output pixels to the right by this number of positions when PIXMODE is not 16bit.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>pixmode</name>
              <description>Input pixel size
- 2'b00 &#8211; 16bit
- 2'b11 &#8211; 16bit bis</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>8bit</name>
                  <description>set to 8bit</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4bit</name>
                  <description>set to 4bit</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pixshiftl</name>
              <description>Shift input pixels to the left by this number of positions when PIXMODE is not 16bit.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>y_trans_size_aliased</name>
          <description>Total number of words to be read for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000040</addressOffset>
        </register>
        <register>
          <name>y_line_stride_length_aliased</name>
          <description>Line stride and length for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000044</addressOffset>
        </register>
        <register>
          <name>y_feat_stride_length_aliased</name>
          <description>Feature (block) stride and length for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000048</addressOffset>
        </register>
        <register>
          <name>y_out_3_base_addr_aliased</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[3]</description>
          <addressOffset>0x0000004C</addressOffset>
        </register>
        <register>
          <name>y_out_2_base_addr_aliased</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[2]</description>
          <addressOffset>0x00000050</addressOffset>
        </register>
        <register>
          <name>y_out_1_base_addr_aliased</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[1]</description>
          <addressOffset>0x00000054</addressOffset>
        </register>
        <register>
          <name>y_out_0_base_addr_aliased</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[0]</description>
          <addressOffset>0x00000058</addressOffset>
        </register>
        <register>
          <name>y_in_3_base_addr_aliased</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[3]</description>
          <addressOffset>0x0000005C</addressOffset>
        </register>
        <register>
          <name>y_in_2_base_addr_aliased</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[2]</description>
          <addressOffset>0x00000060</addressOffset>
        </register>
        <register>
          <name>y_in_1_base_addr_aliased</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[1]</description>
          <addressOffset>0x00000064</addressOffset>
        </register>
        <register>
          <name>y_in_0_base_addr_aliased</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[0]</description>
          <addressOffset>0x00000068</addressOffset>
        </register>
        <register>
          <name>x_trans_size_aliased</name>
          <description>Total number of words to be read for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x0000006C</addressOffset>
        </register>
        <register>
          <name>x_line_stride_length_aliased</name>
          <description>Line stride and length for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000070</addressOffset>
        </register>
        <register>
          <name>x_feat_stride_length_aliased</name>
          <description>Feature (block) stride and length for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000074</addressOffset>
        </register>
        <register>
          <name>x_in_base_addr_aliased</name>
          <description>Base address of x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000078</addressOffset>
        </register>
        <register>
          <name>w_base_addr_aliased</name>
          <description>Base address of W</description>
          <addressOffset>0x0000007C</addressOffset>
        </register>
        <register>
          <name>job_config0_aliased</name>
          <description>Job configuration register 0</description>
          <addressOffset>0x00000080</addressOffset>
        </register>
        <register>
          <name>job_config1_aliased</name>
          <description>Job configuration register 1</description>
          <addressOffset>0x00000084</addressOffset>
        </register>
        <register>
          <name>y_trans_size_ctx0</name>
          <description>Total number of words to be read for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000140</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_line_stride_length_ctx0</name>
          <description>Line stride and length for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000144</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_feat_stride_length_ctx0</name>
          <description>Feature (block) stride and length for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000148</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_out_3_base_addr_ctx0</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[3]</description>
          <addressOffset>0x0000014C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_out_2_base_addr_ctx0</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[2]</description>
          <addressOffset>0x00000150</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_out_1_base_addr_ctx0</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[1]</description>
          <addressOffset>0x00000154</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_out_0_base_addr_ctx0</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[0]</description>
          <addressOffset>0x00000158</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_in_3_base_addr_ctx0</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[3]</description>
          <addressOffset>0x0000015C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_in_2_base_addr_ctx0</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[2]</description>
          <addressOffset>0x00000160</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_in_1_base_addr_ctx0</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[1]</description>
          <addressOffset>0x00000164</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_in_0_base_addr_ctx0</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[0]</description>
          <addressOffset>0x00000168</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>x_trans_size_ctx0</name>
          <description>Total number of words to be read for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x0000016C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>x_line_stride_length_ctx0</name>
          <description>Line stride and length for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000170</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>x_feat_stride_length_ctx0</name>
          <description>Feature (block) stride and length for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000174</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>x_in_base_addr_ctx0</name>
          <description>Base address of x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000178</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>w_base_addr_ctx0</name>
          <description>Base address of W</description>
          <addressOffset>0x0000017C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>job_config0_ctx0</name>
          <description>Job configuration register 0</description>
          <addressOffset>0x00000180</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>job_config1_ctx0</name>
          <description>Job configuration register 1</description>
          <addressOffset>0x00000184</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>y_trans_size_ctx1</name>
          <description>Total number of words to be read for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000240</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>size</name>
              <description>Contains the total number of words (i.e. double 16bit pixels, quad 8bit pixels, etc.) to be read / written by the streaming source and sink interfaces for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt; streams.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_line_stride_length_ctx1</name>
          <description>Line stride and length for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000244</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>stride</name>
              <description>Distance in bytes between two consecutive lines.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>length</name>
              <description>Length of a line in number of words</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_feat_stride_length_ctx1</name>
          <description>Feature (block) stride and length for y&lt;sub&gt;in&lt;/sub&gt; and y&lt;sub&gt;out&lt;/sub&gt;</description>
          <addressOffset>0x00000248</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>stride</name>
              <description>Distance in bytes between two consecutive lines.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>length</name>
              <description>Length of a line in number of words</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_out_3_base_addr_ctx1</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[3]</description>
          <addressOffset>0x0000024C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory (4x4 bit mode)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_out_2_base_addr_ctx1</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[2]</description>
          <addressOffset>0x00000250</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory (4x4 bit mode)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_out_1_base_addr_ctx1</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[1]</description>
          <addressOffset>0x00000254</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory (4x4 bit and 2x8 bit modes)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_out_0_base_addr_ctx1</name>
          <description>Base address of y&lt;sub&gt;out&lt;/sub&gt;[0]</description>
          <addressOffset>0x00000258</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory (4x4 bit, 2x8 bit and 1x16 bit modes)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_in_3_base_addr_ctx1</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[3]</description>
          <addressOffset>0x0000025C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory (4x4 bit mode)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_in_2_base_addr_ctx1</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[2]</description>
          <addressOffset>0x00000260</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory (4x4 bit mode)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_in_1_base_addr_ctx1</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[1]</description>
          <addressOffset>0x00000264</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory (4x4 bit and 2x8 bit modes)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>y_in_0_base_addr_ctx1</name>
          <description>Base address of y&lt;sub&gt;in&lt;/sub&gt;[0]</description>
          <addressOffset>0x00000268</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory (4x4 bit, 2x8 bit and 1x16 bit modes)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>x_trans_size_ctx1</name>
          <description>Total number of words to be read for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x0000026C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>size</name>
              <description>Contains the total number of words (i.e. double 16bit pixels, quad 8bit pixels, etc.) to be read / written by the streaming source interface for the x&lt;sub&gt;in&lt;/sub&gt;  stream.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>x_line_stride_length_ctx1</name>
          <description>Line stride and length for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000270</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>stride</name>
              <description>Distance in bytes between two consecutive lines.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>length</name>
              <description>Length of a line in number of words</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>x_feat_stride_length_ctx1</name>
          <description>Feature (block) stride and length for x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000274</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>stride</name>
              <description>Distance in bytes between two consecutive lines.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>length</name>
              <description>Length of a line in number of words</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>x_in_base_addr_ctx1</name>
          <description>Base address of x&lt;sub&gt;in&lt;/sub&gt;</description>
          <addressOffset>0x00000278</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>w_base_addr_ctx1</name>
          <description>Base address of W</description>
          <addressOffset>0x0000027C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>Pointer into cluster L1 memory</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>job_config0_ctx1</name>
          <description>Job configuration register 0</description>
          <addressOffset>0x00000280</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>noyconst</name>
              <description>Constant to sum instead of y&lt;sub&gt;in&lt;/sub&gt; if the NY flag is active in the CONFIG1 register.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>lbuflen</name>
              <description>Linebuffer virtual length. Set to the same number as X_LINE_LENGTH. Acceptable LBUFLEN values range between 2 and LINEBUF_LENGTH.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>job_config1_ctx1</name>
          <description>Job configuration register 1</description>
          <addressOffset>0x00000284</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ln</name>
              <description>Looping mechanism</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>both counters work as inner loops</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>outer loop feature address is updated only when the feature counter reaches the wrap parameter, inner loop feature address is updated when the counter is less than the wrap parameter and reset when it is reached</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lo</name>
              <description>Loop order</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>output features (OF) are the outer loop</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>input features (IF) are the outer loop</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wif_param</name>
              <description>Input feature (IF) counter wrap parameter. If both WIF and WOF are 1'b0, the looping mechanism is disabled</description>
              <bitOffset>16</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>wof_param</name>
              <description>Output feature (OF) counter wrap parameter. If both WIF and WOF are 1'b0, the looping mechanism is disabled</description>
              <bitOffset>8</bitOffset>
              <bitWidth>6</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>vect_disable_mask</name>
              <description>Vector mode mask. Defaults to 0x0, which means that all vectors are enabled. Can be used to disable unused vector routes when using approximate vector or 3x3 mode. The bits are reversed in order, so bit 3 indicates vector 0, bit 2 vector 1, etc.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>cl_core0</name>
      <description>Cluster Core 0 (Debug Unit)</description>
      <baseAddress>0x10300000</baseAddress>
      <groupName>cluster</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x7C54</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>ctrl</name>
          <description>Debug control configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>halt_halt_status</name>
              <description>Debug mode configuration bitfield
Debug mode status bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>exits_debug_mode</name>
                  <description>set to exits debug mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enters debug mode breaking code execution</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running_mode</name>
                  <description>set to running mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>debug_mode</name>
                  <description>set to debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sste</name>
              <description>Single step mode configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>hit</name>
          <description>Debug hit status register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>sleep</name>
              <description>Sleep mode status bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>core is in running state</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>sleeping &#8211; core is in sleeping state and waits for en event to wake up</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssth</name>
              <description>Single step hit status bitfield
Sticky bit that must be cleared by external debugger.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>single step mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enabled &#8211; single step mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ie</name>
          <description>Debug exception trap enable configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>ecall</name>
              <description>Environment call trap configuration bitfield</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>cause_trap</name>
                  <description> exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsu_dup</name>
              <description>Load/store access fault trap configuration bitfield
This bitfield is duplicates the  ELSU bitfield.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>cause trap &#8211; exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsu</name>
              <description>Load/store access fault trap configuration bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>cause trap &#8211; exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ebrk</name>
              <description>Environment break trap configuration bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>cause trap &#8211; exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>eill</name>
              <description>Illegal instruction trap configuration bitfield</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>cause trap &#8211; exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cause</name>
          <description>Debug trap cause status register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>irq</name>
              <description>Core in debug mode due to interrupt trap status bitfield</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>false</name>
                  <description>feature is set to false</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>true</name>
                  <description>feature is set to true</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cause</name>
              <description>Exception ID bitfield. If IRQ is 1'b1 contains interrupt number otherwise
- 6'h0b sigecall - eCall machine mode
- 6'h1f sigstop - core was halted by an external signal</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>sigill</name>
                  <description>Illegal Instruction</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sigtrap</name>
                  <description>breakpoint</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sigecall</name>
                  <description>eCall user mode</description>
                  <value>0x0B</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr0</name>
          <description>Core general purpose register 0 value register.</description>
          <addressOffset>0x00000400</addressOffset>
          <fields>
            <field>
              <name>gpr0</name>
              <description>General purpose register 0 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr1</name>
          <description>Core general purpose register 1 value register.</description>
          <addressOffset>0x00000404</addressOffset>
          <fields>
            <field>
              <name>gpr1</name>
              <description>General purpose register 1 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr2</name>
          <description>Core general purpose register 2 value register.</description>
          <addressOffset>0x00000408</addressOffset>
          <fields>
            <field>
              <name>gpr2</name>
              <description>General purpose register 2 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr3</name>
          <description>Core general purpose register 3 value register.</description>
          <addressOffset>0x0000040C</addressOffset>
          <fields>
            <field>
              <name>gpr3</name>
              <description>General purpose register 3 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr4</name>
          <description>Core general purpose register 4 value register.</description>
          <addressOffset>0x00000410</addressOffset>
          <fields>
            <field>
              <name>gpr4</name>
              <description>General purpose register 4 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr5</name>
          <description>Core general purpose register 5 value register.</description>
          <addressOffset>0x00000414</addressOffset>
          <fields>
            <field>
              <name>gpr5</name>
              <description>General purpose register 5 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr6</name>
          <description>Core general purpose register 6 value register.</description>
          <addressOffset>0x00000418</addressOffset>
          <fields>
            <field>
              <name>gpr6</name>
              <description>General purpose register 6 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr7</name>
          <description>Core general purpose register 7 value register.</description>
          <addressOffset>0x0000041C</addressOffset>
          <fields>
            <field>
              <name>gpr7</name>
              <description>General purpose register 7 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr8</name>
          <description>Core general purpose register 8 value register.</description>
          <addressOffset>0x00000420</addressOffset>
          <fields>
            <field>
              <name>gpr8</name>
              <description>General purpose register 8 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr9</name>
          <description>Core general purpose register 9 value register.</description>
          <addressOffset>0x00000424</addressOffset>
          <fields>
            <field>
              <name>gpr9</name>
              <description>General purpose register 9 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr10</name>
          <description>Core general purpose register 10 value register.</description>
          <addressOffset>0x00000428</addressOffset>
          <fields>
            <field>
              <name>gpr10</name>
              <description>General purpose register 10 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr11</name>
          <description>Core general purpose register 11 value register.</description>
          <addressOffset>0x0000042C</addressOffset>
          <fields>
            <field>
              <name>gpr11</name>
              <description>General purpose register 11 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr12</name>
          <description>Core general purpose register 12 value register.</description>
          <addressOffset>0x00000430</addressOffset>
          <fields>
            <field>
              <name>gpr12</name>
              <description>General purpose register 12 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr13</name>
          <description>Core general purpose register 13 value register.</description>
          <addressOffset>0x00000434</addressOffset>
          <fields>
            <field>
              <name>gpr13</name>
              <description>General purpose register 13 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr14</name>
          <description>Core general purpose register 14 value register.</description>
          <addressOffset>0x00000438</addressOffset>
          <fields>
            <field>
              <name>gpr14</name>
              <description>General purpose register 14 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr15</name>
          <description>Core general purpose register 15 value register.</description>
          <addressOffset>0x0000043C</addressOffset>
          <fields>
            <field>
              <name>gpr15</name>
              <description>General purpose register 15 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr16</name>
          <description>Core general purpose register 16 value register.</description>
          <addressOffset>0x00000440</addressOffset>
          <fields>
            <field>
              <name>gpr16</name>
              <description>General purpose register 16 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr17</name>
          <description>Core general purpose register 17 value register.</description>
          <addressOffset>0x00000444</addressOffset>
          <fields>
            <field>
              <name>gpr17</name>
              <description>General purpose register 17 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr18</name>
          <description>Core general purpose register 18 value register.</description>
          <addressOffset>0x00000448</addressOffset>
          <fields>
            <field>
              <name>gpr18</name>
              <description>General purpose register 18 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr19</name>
          <description>Core general purpose register 19 value register.</description>
          <addressOffset>0x0000044C</addressOffset>
          <fields>
            <field>
              <name>gpr19</name>
              <description>General purpose register 19 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr20</name>
          <description>Core general purpose register 20 value register.</description>
          <addressOffset>0x00000450</addressOffset>
          <fields>
            <field>
              <name>gpr20</name>
              <description>General purpose register 20 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr21</name>
          <description>Core general purpose register 21 value register.</description>
          <addressOffset>0x00000454</addressOffset>
          <fields>
            <field>
              <name>gpr21</name>
              <description>General purpose register 21 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr22</name>
          <description>Core general purpose register 22 value register.</description>
          <addressOffset>0x00000458</addressOffset>
          <fields>
            <field>
              <name>gpr22</name>
              <description>General purpose register 22 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr23</name>
          <description>Core general purpose register 23 value register.</description>
          <addressOffset>0x0000045C</addressOffset>
          <fields>
            <field>
              <name>gpr23</name>
              <description>General purpose register 23 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr24</name>
          <description>Core general purpose register 24 value register.</description>
          <addressOffset>0x00000460</addressOffset>
          <fields>
            <field>
              <name>gpr24</name>
              <description>General purpose register 24 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr25</name>
          <description>Core general purpose register 25 value register.</description>
          <addressOffset>0x00000464</addressOffset>
          <fields>
            <field>
              <name>gpr25</name>
              <description>General purpose register 25 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr26</name>
          <description>Core general purpose register 26 value register.</description>
          <addressOffset>0x00000468</addressOffset>
          <fields>
            <field>
              <name>gpr26</name>
              <description>General purpose register 26 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr27</name>
          <description>Core general purpose register 27 value register.</description>
          <addressOffset>0x0000046C</addressOffset>
          <fields>
            <field>
              <name>gpr27</name>
              <description>General purpose register 27 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr28</name>
          <description>Core general purpose register 28 value register.</description>
          <addressOffset>0x00000470</addressOffset>
          <fields>
            <field>
              <name>gpr28</name>
              <description>General purpose register 28 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr29</name>
          <description>Core general purpose register 29 value register.</description>
          <addressOffset>0x00000474</addressOffset>
          <fields>
            <field>
              <name>gpr29</name>
              <description>General purpose register 29 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr30</name>
          <description>Core general purpose register 30 value register.</description>
          <addressOffset>0x00000478</addressOffset>
          <fields>
            <field>
              <name>gpr30</name>
              <description>General purpose register 30 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr31</name>
          <description>Core general purpose register 31 value register.</description>
          <addressOffset>0x0000047C</addressOffset>
          <fields>
            <field>
              <name>gpr31</name>
              <description>General purpose register 31 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>npc</name>
          <description>Debug next program counter value register.</description>
          <addressOffset>0x00002000</addressOffset>
          <fields>
            <field>
              <name>npc</name>
              <description>Next program counter value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ppc</name>
          <description>Debug previous program counter value register.</description>
          <addressOffset>0x00002004</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ppc</name>
              <description>Previous program counter value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_uhartid</name>
          <description>Core CSR user privilege mode hardware thread ID status register.</description>
          <addressOffset>0x00004050</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cluster_id</name>
              <description>Cluster ID value bitfield.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>core_id</name>
              <description>RI5CY core ID value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mstatus</name>
          <description>Core CSR machine status value register.</description>
          <addressOffset>0x00004C00</addressOffset>
          <fields>
            <field>
              <name>mpp</name>
              <description>Hardwired to 2'b11.</description>
              <bitOffset>11</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>mpie</name>
              <description>Machine privilege mode previous interrupt enable value bitfield. When an interrupis encountered, MPIE will store the value existing in MIE. When mret instruction is executed, the value of MPIE is restored into MIE.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>mie</name>
              <description>Machine privilege mode interrupt enable configuration bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mtvec</name>
          <description>Core CSR machine vector-trap base address value register.</description>
          <addressOffset>0x00004C14</addressOffset>
          <fields>
            <field>
              <name>mtvec</name>
              <description>Machine trap-vector base address value bitfield.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mepc</name>
          <description>Core CSR machine exception program counter value register.</description>
          <addressOffset>0x00004D04</addressOffset>
          <fields>
            <field>
              <name>mepc</name>
              <description>Machine exception program counter value bitfield. When an exception is encountered, the current program counter is saved in MEPC, and the core jumps to the exception address. When an mret instruction is executed, the value from MEPC is restored to the current program counter.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mcause</name>
          <description>Core CSR machine trap cause value register.</description>
          <addressOffset>0x00004D08</addressOffset>
          <fields>
            <field>
              <name>irq</name>
              <description>Core triggered an exception due to interrupt status bitfield</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>false</name>
                  <description>feature is set to false</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>true</name>
                  <description>feature is set to true</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cause</name>
              <description>Exception ID bitfield. If IRQ is 1'b1 contains interrupt number otherwise
- 6'h0b sigecall - eCall machine mode
- 6'h1f sigstop - core was halted by an external signal</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>sigill</name>
                  <description>Illegal Instruction</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sigtrap</name>
                  <description>breakpoint</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sigecall</name>
                  <description>eCall user mode</description>
                  <value>0x0B</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_pccr</name>
          <description>Core CSR performance counter counter register.</description>
          <addressOffset>0x00005E00</addressOffset>
          <fields>
            <field>
              <name>pccr</name>
              <description>Program counter counter value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_pcer</name>
          <description>Core CSR performance counter enable configuration register.</description>
          <addressOffset>0x00005E80</addressOffset>
          <fields>
            <field>
              <name>pcer</name>
              <description>See documentation on [RI5CY core](&lt;https://pulp-platform.org//wp-content/uploads/2017/11/ri5cy_user_manual.pdf&gt;) for details.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_pcmr</name>
          <description>Core CSR performance counter mode configuration register.</description>
          <addressOffset>0x00005E84</addressOffset>
          <fields>
            <field>
              <name>ge</name>
              <description>Performance counter activation configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sat</name>
              <description>Performance counter saturation mode configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wrap_around</name>
                  <description>wrap-around mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>saturation &#8211; saturation mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp0s</name>
          <description>Core CSR hardware loop 0 start configuration register.</description>
          <addressOffset>0x00005EC0</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <description>Hardware loop start address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp0e</name>
          <description>Core CSR hardware loop 0 end configuration register.</description>
          <addressOffset>0x00005EC4</addressOffset>
          <fields>
            <field>
              <name>end</name>
              <description>Hardware loop end address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp0c</name>
          <description>Core CSR hardware loop 0 counter configuration register.</description>
          <addressOffset>0x00005EC8</addressOffset>
          <fields>
            <field>
              <name>cnt</name>
              <description>Hardware loop counter configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp1s</name>
          <description>Core CSR hardware loop 1 start configuration register.</description>
          <addressOffset>0x00005ED0</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <description>Hardware loop start address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp1e</name>
          <description>Core CSR hardware loop 1 end configuration register.</description>
          <addressOffset>0x00005ED4</addressOffset>
          <fields>
            <field>
              <name>end</name>
              <description>Hardware loop end address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp1c</name>
          <description>Core CSR hardware loop 1 counter configuration register.</description>
          <addressOffset>0x00005ED8</addressOffset>
          <fields>
            <field>
              <name>cnt</name>
              <description>Hardware loop counter configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_privlv</name>
          <description>Cose CSR privilege level status register.</description>
          <addressOffset>0x00007040</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>plev</name>
              <description>Hardwired to 2'b11.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mhartid</name>
          <description>Core CSR machine privilege mode hardware thread ID status register.</description>
          <addressOffset>0x00007C50</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cluster_id</name>
              <description>Cluster ID value bitfield.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>core_id</name>
              <description>RI5CY core ID value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="cl_core0">
      <name>cl_core1</name>
      <description>Cluster Core 1 (Debug Unit)</description>
      <baseAddress>0x10308000</baseAddress>
      <groupName>cluster</groupName>
    </peripheral>
    <peripheral derivedFrom="cl_core0">
      <name>cl_core2</name>
      <description>Cluster Core 2 (Debug Unit)</description>
      <baseAddress>0x10310000</baseAddress>
      <groupName>cluster</groupName>
    </peripheral>
    <peripheral derivedFrom="cl_core0">
      <name>cl_core3</name>
      <description>Cluster Core 3 (Debug Unit)</description>
      <baseAddress>0x10318000</baseAddress>
      <groupName>cluster</groupName>
    </peripheral>
    <peripheral derivedFrom="cl_core0">
      <name>cl_core4</name>
      <description>Cluster Core 4 (Debug Unit)</description>
      <baseAddress>0x10320000</baseAddress>
      <groupName>cluster</groupName>
    </peripheral>
    <peripheral derivedFrom="cl_core0">
      <name>cl_core5</name>
      <description>Cluster Core 5 (Debug Unit)</description>
      <baseAddress>0x10328000</baseAddress>
      <groupName>cluster</groupName>
    </peripheral>
    <peripheral derivedFrom="cl_core0">
      <name>cl_core6</name>
      <description>Cluster Core 6 (Debug Unit)</description>
      <baseAddress>0x10330000</baseAddress>
      <groupName>cluster</groupName>
    </peripheral>
    <peripheral derivedFrom="cl_core0">
      <name>cl_core7</name>
      <description>Cluster Core 7 (Debug Unit)</description>
      <baseAddress>0x10338000</baseAddress>
      <groupName>cluster</groupName>
    </peripheral>
    <peripheral>
      <name>soc_fll</name>
      <description>SoC FLL</description>
      <baseAddress>0x1A100000</baseAddress>
      <groupName>soc_periph</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>status</name>
          <description>FLL status register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>mf</name>
              <description>Current DCO multiplication factor value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg1</name>
          <description>FLL configuration 1 register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>ckm</name>
              <description>FLL operation mode configuration bitfield</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>standalone</name>
                  <description>set to standalone</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>normal</name>
                  <description>set to normal</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ckg</name>
              <description>FLL output gated by LOCK signal configuration bitfield</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_gated</name>
                  <description>set to not gated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gated</name>
                  <description>set to gated</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ckdiv</name>
              <description>FLL output clock divider configuration bitfield.</description>
              <bitOffset>26</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>ics</name>
              <description>DCO input code in standalone mode bitfield.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>mfn</name>
              <description>Target clock multiplication factor in normal mode bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg2</name>
          <description>FLL configuration 2 register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>dith</name>
              <description>Dithering activation bitfield</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ol</name>
              <description>Open loop when locked activation bitfield</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cksel</name>
              <description>Configuration clock selection in standalone mode bitfield</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>dco_clock</name>
                  <description>set to DCO clock</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>reference_clock</name>
                  <description>set to Reference clock</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lt</name>
              <description>Lock tolerance configuration bitfield. It is the margin around multiplication factor within which the output clock is considered stable.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>12</bitWidth>
            </field>
            <field>
              <name>sckl</name>
              <description>Number of stable REFCLK cycles until LOCK assert in normal mode. Upper 6-bit of LOCK assert counter target in standalone mode.</description>
              <bitOffset>10</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>uckl</name>
              <description>Number of unstable REFCLK cycles until LOCK de-assert in normal mode. Lower 6-bit of LOCK assert counter target in standalone mode.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>lg</name>
              <description>FLL loop gain setting bitfield. </description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>integ</name>
          <description>FLL integrator configuration register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <fields>
            <field>
              <name>integ</name>
              <description>integer part of integrator state bitfield. It corresponds to DCO unit bits.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>frac</name>
              <description>Fractional part of integrator state bitfield. It corresponds to dither unit input.</description>
              <bitOffset>6</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="soc_fll">
      <name>cluster_fll</name>
      <description>Cluster FLL</description>
      <baseAddress>0x1A100800</baseAddress>
      <groupName>soc_periph</groupName>
    </peripheral>
    <peripheral>
      <name>apb_gpio</name>
      <description>GPIO</description>
      <baseAddress>0x1A101000</baseAddress>
      <groupName>soc_periph</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x40</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>paddir</name>
          <description>GPIO pad direction configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>dir</name>
              <description>GPIO direction configuration bitfield:
- bit[i]=1'b0: Input mode for GPIO[i]
- bit[i]=1'b1: Output mode for GPIO[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>padin</name>
          <description>GPIO pad input value register.</description>
          <addressOffset>0x00000004</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>data_in</name>
              <description>GPIO input data read bitfield. DATA_IN[i] corresponds to input data of GPIO[i].</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>padout</name>
          <description>GPIO pad output value register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>data_out</name>
              <description>GPIO output data read bitfield. DATA_OUT[i] corresponds to output data set on GPIO[i].</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>inten</name>
          <description>GPIO pad interrupt enable configuration register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <fields>
            <field>
              <name>inten</name>
              <description>GPIO interrupt enable configuration bitfield:
- bit[i]=1'b0: disable interrupt for GPIO[i]
- bit[i]=1'b1: enable interrupt for GPIO[i]</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>inttype0</name>
          <description>GPIO pad interrupt type bit 0 configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>inttype0</name>
              <description>GPIO[15:0] interrupt type configuration bitfield:
- bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[i]
- bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[i]
- bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[i]
- bit[2*i+1:2*i]=2'b11: RFU</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>inttype1</name>
          <description>GPIO pad interrupt type bit 1 configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>inttype1</name>
              <description>GPIO[31:16] interrupt type configuration bitfield:
- bit[2*i+1:2*i]=2'b00: interrupt on falling edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b01: interrupt on rising edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b10: interrupt on rising and falling edge for GPIO[16+i]
- bit[2*i+1:2*i]=2'b11: RFU</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>intstatus</name>
          <description>GPIO pad interrupt status register.</description>
          <addressOffset>0x00000018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>intstatus</name>
              <description>GPIO Interrupt status flags bitfield. INTSTATUS[i]=1 when interrupt received on GPIO[i]. INTSTATUS is cleared when it is red. GPIO interrupt line is also cleared when INTSTATUS register is red.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpioen</name>
          <description>GPIO pad enable configuration register.</description>
          <addressOffset>0x0000001C</addressOffset>
          <fields>
            <field>
              <name>gpioen</name>
              <description>GPIO clock enable configuration bitfield:
- bit[i]=1'b0: disable clock for GPIO[i]
- bit[i]=1'b1: enable clock for GPIO[i]
GPIOs are gathered by groups of 4. The clock gating of one group is done only if all 4 GPIOs are disabled.
Clock must be enabled for a GPIO if it's direction is configured in input mode.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>padcfg0</name>
          <description>GPIO pad pin 0 to 3 configuration register.</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>gpio3_ds</name>
              <description>GPIO[3] drive strength configuration bitfield</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio3_pe</name>
              <description>GPIO[3] pull activation configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio2_ds</name>
              <description>GPIO[2] drive strength configuration bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio2_pe</name>
              <description>GPIO[2] pull activation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio1_ds</name>
              <description>GPIO[1] drive strength configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio1_pe</name>
              <description>GPIO[1] pull activation configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio0_ds</name>
              <description>GPIO[0] drive strength configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio0_pe</name>
              <description>GPIO[0] pull activation configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>padcfg1</name>
          <description>GPIO pad pin 4 to 7 configuration register.</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>gpio7_ds</name>
              <description>GPIO[7] drive strength configuration bitfield</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio7_pe</name>
              <description>GPIO[7] pull activation configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio6_ds</name>
              <description>GPIO[6] drive strength configuration bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio6_pe</name>
              <description>GPIO[6] pull activation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio5_ds</name>
              <description>GPIO[5] drive strength configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio5_pe</name>
              <description>GPIO[5] pull activation configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio4_ds</name>
              <description>GPIO[4] drive strength configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio4_pe</name>
              <description>GPIO[4] pull activation configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>padcfg2</name>
          <description>GPIO pad pin 8 to 11 configuration register.</description>
          <addressOffset>0x00000028</addressOffset>
          <fields>
            <field>
              <name>gpio11_ds</name>
              <description>GPIO[11] drive strength configuration bitfield</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio11_pe</name>
              <description>GPIO[11] pull activation configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio10_ds</name>
              <description>GPIO[10] drive strength configuration bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio10_pe</name>
              <description>GPIO[10] pull activation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio9_ds</name>
              <description>GPIO[9] drive strength configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio9_pe</name>
              <description>GPIO[9] pull activation configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio8_ds</name>
              <description>GPIO[8] drive strength configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio8_pe</name>
              <description>GPIO[8] pull activation configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>padcfg3</name>
          <description>GPIO pad pin 12 to 15 configuration register.</description>
          <addressOffset>0x0000002C</addressOffset>
          <fields>
            <field>
              <name>gpio15_ds</name>
              <description>GPIO[15] drive strength configuration bitfield</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio15_pe</name>
              <description>GPIO[15] pull activation configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio14_ds</name>
              <description>GPIO[14] drive strength configuration bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio14_pe</name>
              <description>GPIO[14] pull activation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio13_ds</name>
              <description>GPIO[13] drive strength configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio13_pe</name>
              <description>GPIO[13] pull activation configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio12_ds</name>
              <description>GPIO[12] drive strength configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio12_pe</name>
              <description>GPIO[12] pull activation configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>padcfg4</name>
          <description>GPIO pad pin 16 to 19 configuration register.</description>
          <addressOffset>0x00000030</addressOffset>
          <fields>
            <field>
              <name>gpio19_ds</name>
              <description>GPIO[19] drive strength configuration bitfield</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio19_pe</name>
              <description>GPIO[19] pull activation configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio18_ds</name>
              <description>GPIO[18] drive strength configuration bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio18_pe</name>
              <description>GPIO[18] pull activation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio17_ds</name>
              <description>GPIO[17] drive strength configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio17_pe</name>
              <description>GPIO[17] pull activation configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio16_ds</name>
              <description>GPIO[16] drive strength configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio16_pe</name>
              <description>GPIO[16] pull activation configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>padcfg5</name>
          <description>GPIO pad pin 20 to 23 configuration register.</description>
          <addressOffset>0x00000034</addressOffset>
          <fields>
            <field>
              <name>gpio23_ds</name>
              <description>GPIO[23] drive strength configuration bitfield</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio23_pe</name>
              <description>GPIO[23] pull activation configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio22_ds</name>
              <description>GPIO[22] drive strength configuration bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio22_pe</name>
              <description>GPIO[22] pull activation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio21_ds</name>
              <description>GPIO[21] drive strength configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio21_pe</name>
              <description>GPIO[21] pull activation configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio20_ds</name>
              <description>GPIO[20] drive strength configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio20_pe</name>
              <description>GPIO[20] pull activation configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>padcfg6</name>
          <description>GPIO pad pin 24 to 27 configuration register.</description>
          <addressOffset>0x00000038</addressOffset>
          <fields>
            <field>
              <name>gpio27_ds</name>
              <description>GPIO[27] drive strength configuration bitfield</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio27_pe</name>
              <description>GPIO[27] pull activation configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio26_ds</name>
              <description>GPIO[26] drive strength configuration bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio26_pe</name>
              <description>GPIO[26] pull activation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio25_ds</name>
              <description>GPIO[25] drive strength configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio25_pe</name>
              <description>GPIO[25] pull activation configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio24_ds</name>
              <description>GPIO[24] drive strength configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio24_pe</name>
              <description>GPIO[24] pull activation configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>padcfg7</name>
          <description>GPIO pad pin 28 to 31 configuration register.</description>
          <addressOffset>0x0000003C</addressOffset>
          <fields>
            <field>
              <name>gpio31_ds</name>
              <description>GPIO[31] drive strength configuration bitfield</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio31_pe</name>
              <description>GPIO[31] pull activation configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio30_ds</name>
              <description>GPIO[30] drive strength configuration bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio30_pe</name>
              <description>GPIO[30] pull activation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio29_ds</name>
              <description>GPIO[29] drive strength configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio29_pe</name>
              <description>GPIO[29] pull activation configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio28_ds</name>
              <description>GPIO[28] drive strength configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>gpio28_pe</name>
              <description>GPIO[28] pull activation configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>apb_soc_ctrl</name>
      <description>SoC control unit</description>
      <baseAddress>0x1A104000</baseAddress>
      <groupName>soc_periph</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x1CC</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>info</name>
          <description>Core information register</description>
          <addressOffset>0x00000000</addressOffset>
          <access>read-only</access>
          <resetValue>0x00000018</resetValue>
          <fields>
            <field>
              <name>nb_cores</name>
              <description>Number of cores</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>nb_cl</name>
              <description>Number of clusters</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cl_isolate</name>
          <description>Isolate cluster register</description>
          <addressOffset>0x0000000C</addressOffset>
          <resetValue>0x00000001</resetValue>
          <fields>
            <field>
              <name>en</name>
              <description>Isolate cluster. Inhibits AXI transactions from cluster to SoC</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cl_busy</name>
          <description>Cluster busy register</description>
          <addressOffset>0x0000006C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>busy</name>
              <description>Cluster busy flag (i.e. It's 1 if there is at least 1 active block in the cluster)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cl_bypass</name>
          <description>PMU bypass configuration register</description>
          <addressOffset>0x00000070</addressOffset>
          <resetValue>0x00000400</resetValue>
          <fields>
            <field>
              <name>pmupowdown</name>
              <description>Cluster power down from Maestro PMU status bitfield.</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>trcpowok</name>
              <description>Cluster power ok from cluster TRC status bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>rst</name>
              <description>Cluster reset configuration bitfield:
- 1&#8217;b0: nothing
- 1&#8217;b1: reset the cluster</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fll_ret</name>
              <description>Cluster FLL retentive configuration bitfield:
- 1&#8217;b0: FLL on
- 1&#8217;b1: FLL retentive mode</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>fll_pwd</name>
              <description>Cluster FLL shutdown configuration bitfield:
- 1&#8217;b0: FLL on
- 1&#8217;b1: FLL shutdown mode</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>cg</name>
              <description>Cluster clock gate configuration bitfield:
- 1&#8217;b0: disabled
- 1&#8217;b1: enabled
It should always be used before switching cluster FLL to shutdown or retentive mode.</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>byp_clk</name>
              <description>Bypass cluster clock and reset control by Maestro PMU configuration bitfield:
- 1&#8217;b0: disabled
- 1&#8217;b1: enabled</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>prog_del</name>
              <description>Number of REFCLK 32kHz after cluster power ok has arised to release TR isolation configuration bitfield.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>2</bitWidth>
            </field>
            <field>
              <name>currset</name>
              <description>Max current allowed on cluster TRC configuration bitfield.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>cl_state</name>
              <description>Cluster state configuration and status bitfield:
- 1&#8217;b0: off
- 1&#8217;b1: on
Status information is correct only when bypass mode is enabled.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>byp_cfg</name>
              <description>Bypass Maestro PMU configuration selection configuration bitfield:
- 1&#8217;b0: use default
- 1&#8217;b1: use user configuration (bitfields from bits 3 to 15 of CL_BYPASS register)</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>byp_pow</name>
              <description>Bypass Maestro PMU controller configuration bitfield:
- 1&#8217;b0: disabled
- 1&#8217;b1: enabled</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>jtagreg</name>
          <description>JTAG external register</description>
          <addressOffset>0x00000074</addressOffset>
          <fields>
            <field>
              <name>ext_bt_md</name>
              <description>JTAG external register used for selecting boot mode configuration from external debugger</description>
              <bitOffset>9</bitOffset>
              <bitWidth>3</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>ext_sync</name>
              <description>JTAG external register used for synchronisation from external debugger</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
            </field>
            <field>
              <name>int_bt_md</name>
              <description>JTAG internal register used for selecting boot mode configuration from external debugger</description>
              <bitOffset>1</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>int_sync</name>
              <description>JTAG internal register used for synchronisation from external debugger</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>l2_sleep</name>
          <description>L2 sleep configuration register</description>
          <addressOffset>0x00000078</addressOffset>
          <resetValue>0x00000001</resetValue>
          <fields>
            <field>
              <name>l2_sleep</name>
              <description>L2 memory sleep configuration</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sleep_ctrl</name>
          <description>Alias for SAFE_PMU_SLEEPCTRL</description>
          <addressOffset>0x0000007C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>sleep_ctrl</name>
              <description>Alias for SAFE_PMU_SLEEPCTRL(i.e. will be accessible in 1 clock cycle)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>corestatus</name>
          <description>EOC and chip status register</description>
          <addressOffset>0x000000A0</addressOffset>
          <fields>
            <field>
              <name>status</name>
              <description>EOC and chip status register</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>corestatus_ro</name>
          <description>EOC and chip status register read mirror</description>
          <addressOffset>0x000000C0</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>status</name>
              <description>EOC and chip status register</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_pmu_rar</name>
          <description>DC/DC configuration register</description>
          <addressOffset>0x00000100</addressOffset>
          <resetValue>0x0002A52D</resetValue>
          <fields>
            <field>
              <name>rv_volt</name>
              <description>DC/DC Retentive Voltage setting</description>
              <bitOffset>24</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>lv_volt</name>
              <description>DC/DC Low Voltage setting</description>
              <bitOffset>16</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>mv_volt</name>
              <description>DC/DC Medium Voltage setting (not used)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
            <field>
              <name>nv_volt</name>
              <description>DC/DC Nominal Voltage setting</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_pmu_sleepctrl</name>
          <description>Sleep modes configuration register</description>
          <addressOffset>0x00000104</addressOffset>
          <fields>
            <field>
              <name>cl_wake</name>
              <description>Cluster state to restore after warm boot:
- 1&#8217;b0: off
- 1&#8217;b1: on</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>bttype</name>
              <description>Select boot type</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>cold_boot</name>
                  <description>set to cold boot</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>deep_sleep</name>
                  <description>set to deep sleep</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>retentive deep sleep</description>
                  <value>0b10</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>extint</name>
              <description>External wake-up interrupt status (automatically resetted after read)</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>wake-up triggered by RTC</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>wake-up triggered by external event</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>btdev</name>
              <description>Warm bootmode</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>boot_from_rom</name>
                  <description>set to Boot from ROM</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>boot_from_l2</name>
                  <description>set to Boot from L2</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>wakestate</name>
              <description>Power state to restore after warm boot</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>soc_lv</name>
                  <description>set to SoC_LV</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>soc_hv</name>
                  <description>set to SoC_HV</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>extwake_en</name>
              <description>Enable external wake-up;
- 1'b0; external wake-up disabled</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>external wake-up enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>extwake_type</name>
              <description>Select external wake-up  mode</description>
              <bitOffset>11</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rise_event</name>
                  <description>set to rise event</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>fall_event</name>
                  <description>set to fall event</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high_level</name>
                  <description>set to high level</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>low_level</name>
                  <description>set to low level</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>extwake_src</name>
              <description>Select external wake-up source (GPIO ID)</description>
              <bitOffset>6</bitOffset>
              <bitWidth>5</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>gpio_0</name>
                  <description>set to GPIO 0</description>
                  <value>0b00000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_1</name>
                  <description>set to GPIO 1</description>
                  <value>0b00001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_2</name>
                  <description>set to GPIO 2</description>
                  <value>0b00010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_3</name>
                  <description>set to GPIO 3</description>
                  <value>0b00011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_4</name>
                  <description>set to GPIO 4</description>
                  <value>0b00100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_5</name>
                  <description>set to GPIO 5</description>
                  <value>0b00101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_6</name>
                  <description>set to GPIO 6</description>
                  <value>0b00110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_7</name>
                  <description>set to GPIO 7</description>
                  <value>0b00111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_8</name>
                  <description>set to GPIO 8</description>
                  <value>0b01000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_9</name>
                  <description>set to GPIO 9</description>
                  <value>0b01001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_10</name>
                  <description>set to GPIO 10</description>
                  <value>0b01010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_11</name>
                  <description>set to GPIO 11</description>
                  <value>0b01011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_12</name>
                  <description>set to GPIO 12</description>
                  <value>0b01100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_13</name>
                  <description>set to GPIO 13</description>
                  <value>0b01101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_14</name>
                  <description>set to GPIO 14</description>
                  <value>0b01110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_15</name>
                  <description>set to GPIO 15</description>
                  <value>0b01111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_16</name>
                  <description>set to GPIO 16</description>
                  <value>0b10000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_17</name>
                  <description>set to GPIO 17</description>
                  <value>0b10001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_18</name>
                  <description>set to GPIO 18</description>
                  <value>0b10010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_19</name>
                  <description>set to GPIO 19</description>
                  <value>0b10011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_20</name>
                  <description>set to GPIO 20</description>
                  <value>0b10100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_21</name>
                  <description>set to GPIO 21</description>
                  <value>0b10101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_22</name>
                  <description>set to GPIO 22</description>
                  <value>0b10110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_23</name>
                  <description>set to GPIO 23</description>
                  <value>0b10111</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_24</name>
                  <description>set to GPIO 24</description>
                  <value>0b11000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_25</name>
                  <description>set to GPIO 25</description>
                  <value>0b11001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_26</name>
                  <description>set to GPIO 26</description>
                  <value>0b11010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_27</name>
                  <description>set to GPIO 27</description>
                  <value>0b11011</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_28</name>
                  <description>set to GPIO 28</description>
                  <value>0b11100</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_29</name>
                  <description>set to GPIO 29</description>
                  <value>0b11101</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_30</name>
                  <description>set to GPIO 30</description>
                  <value>0b11110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>gpio_31</name>
                  <description>set to GPIO 31</description>
                  <value>0b11111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cl_fll</name>
              <description>Configure retention mode for cluster FLL</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>non_retentive</name>
                  <description>set to Non retentive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>retentive</name>
                  <description>set to Retentive</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>soc_fll</name>
              <description>Configure retention mode for SoC FLL</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>non_retentive</name>
                  <description>set to Non retentive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>retentive</name>
                  <description>set to Retentive</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>l2_r3</name>
              <description>Configure retention mode for region 3 of L2 memory</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>non_retentive</name>
                  <description>set to Non retentive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>retentive</name>
                  <description>set to Retentive</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>l2_r2</name>
              <description>Configure retention mode for region 2 of L2 memory</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>non_retentive</name>
                  <description>set to Non retentive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>retentive</name>
                  <description>set to Retentive</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>l2_r1</name>
              <description>Configure retention mode for region 1 of L2 memory</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>non_retentive</name>
                  <description>set to Non retentive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>retentive</name>
                  <description>set to Retentive</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>l2_r0</name>
              <description>Configure retention mode for region 0 of L2 memory</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>non_retentive</name>
                  <description>set to Non retentive</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>retentive</name>
                  <description>set to Retentive</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_pmu_force</name>
          <description>L2 rententive state configuration</description>
          <addressOffset>0x00000108</addressOffset>
          <fields>
            <field>
              <name>pd_l2_r3</name>
              <description>Force power down on region 3 of L2 memory:
1'b0: power up
1'b1: power down</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pd_l2_r2</name>
              <description>Force power down on region 2 of L2 memory:
1'b0: power up
1'b1: power down</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pd_l2_r1</name>
              <description>Force power down on region 1 of L2 memory:
1'b0: power up
1'b1: power down</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>pd_l2_r0</name>
              <description>Force power down on region 0 of L2 memory:
1'b0: power up
1'b1: power down</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ret_l2_r3</name>
              <description>Force retentive state on region 3 of L2 memory:
1'b0: not state retentive
1'b1: state retentive</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ret_l2_r2</name>
              <description>Force retentive state on region 2 of L2 memory:
1'b0: not state retentive
1'b1: state retentive</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ret_l2_r1</name>
              <description>Force retentive state on region 1 of L2 memory:
1'b0: not state retentive
1'b1: state retentive</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>ret_l2_r0</name>
              <description>Force retentive state on region 0 of L2 memory:
1'b0: not state retentive
1'b1: state retentive</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padfun0</name>
          <description>Mux config register (pad 0-15)</description>
          <addressOffset>0x00000140</addressOffset>
          <fields>
            <field>
              <name>a41</name>
              <description>Configure [A41](#pin_a41) functionality</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_DATA3 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA9</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER2_CH1</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b38</name>
              <description>Configure [B38](#pin_b38) functionality</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_DATA2 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA8</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER2_CH0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a42</name>
              <description>Configure [A42](#pin_a42) functionality</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_DATA1 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA7</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER1_CH3</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b39</name>
              <description>Configure [B39](#pin_b39) functionality</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_DATA0 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA6</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER1_CH2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a37</name>
              <description>Configure [A37](#pin_a37) functionality</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_HSYNC (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA5</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER1_CH1</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a43</name>
              <description>Configure [A43](#pin_a43) functionality</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_PCLK (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER1_CH0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b40</name>
              <description>Configure [B40](#pin_b40) functionality</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>ORCA_RXQ (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA5</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIS0_SDIO1</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>SPIS0_SDIO3</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a44</name>
              <description>Configure [A44](#pin_a44) functionality</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>ORCA_RXI (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA4</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIS0_SDIO0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>SPIS0_SDIO2</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b1</name>
              <description>Configure [B1](#pin_b1) functionality</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>ORCA_TXQ (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA3</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a2</name>
              <description>Configure [A2](#pin_a2) functionality</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>ORCA_TXI (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b2</name>
              <description>Configure [B2](#pin_b2) functionality</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>ORCA_RXSYNC (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIM1_CS1</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a3</name>
              <description>Configure [A3](#pin_a3) functionality</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>ORCA_TXSYNC (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA0</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIM1_CS0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b4</name>
              <description>Configure [B4](#pin_b4) functionality</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM1_SCK (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA3</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>I2C1_SCL</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a5</name>
              <description>Configure [A5](#pin_a5) functionality</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM1_CS0 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA2</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>I2C1_SDA</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b3</name>
              <description>Configure [B3](#pin_b3) functionality</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM1_MOSI (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA1</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a4</name>
              <description>Configure [A4](#pin_a4) functionality</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM1_MISO (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA0</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padfun1</name>
          <description>Mux config register (pad 16-31)</description>
          <addressOffset>0x00000144</addressOffset>
          <fields>
            <field>
              <name>a7</name>
              <description>Configure [A7](#pin_a7) functionality</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>UART_TX (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA25</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b6</name>
              <description>Configure [B6](#pin_b6) functionality</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>UART_RX (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA24</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b14</name>
              <description>Configure [B14](#pin_b14) functionality</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2S1_SDI (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA23</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIS0_SDIO2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_CK</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a15</name>
              <description>Configure [A15](#pin_a15) functionality</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2S1_WS (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA22</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIS0_CS</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_CKN</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b13</name>
              <description>Configure [B13](#pin_b13) functionality</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2S1_SCK (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA21</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIS0_SCK</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>I2S1_SDI</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a14</name>
              <description>Configure [A14](#pin_a14) functionality</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>TIMER0_CH3 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA20</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER3_CH0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b12</name>
              <description>Configure [B12](#pin_b12) functionality</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>TIMER0_CH2 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA19</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER2_CH0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a13</name>
              <description>Configure [A13](#pin_a13) functionality</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>TIMER0_CH1 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA18</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER1_CH0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b11</name>
              <description>Configure [B11](#pin_b11) functionality</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>TIMER0_CH0 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA17</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>d1</name>
              <description>Configure [D1](#pin_d1) functionality</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2C1_SCL (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA16</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>ORCA_CLK</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b34</name>
              <description>Configure [B34](#pin_b34) functionality</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2C1_SDA (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA15</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER3_CH3</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a36</name>
              <description>Configure [A36](#pin_a36) functionality</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_VSYNC (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA14</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER3_CH2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a38</name>
              <description>Configure [A38](#pin_a38) functionality</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_DATA7 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA13</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER3_CH1</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b36</name>
              <description>Configure [B36](#pin_b36) functionality</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_DATA6 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA12</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER3_CH0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a40</name>
              <description>Configure [A40](#pin_a40) functionality</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_DATA5 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA11</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER2_CH3</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b37</name>
              <description>Configure [B37](#pin_b37) functionality</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>CAM_DATA4 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA10</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>TIMER2_CH2</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padfun2</name>
          <description>Mux config register (pad 32-47)</description>
          <addressOffset>0x00000148</addressOffset>
          <fields>
            <field>
              <name>b23</name>
              <description>Configure [B23](#pin_b23) functionality</description>
              <bitOffset>30</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2S0_SDI (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a26</name>
              <description>Configure [A26](#pin_a26) functionality</description>
              <bitOffset>28</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2S0_WS (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a24</name>
              <description>Configure [A24](#pin_a24) functionality</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2S0_SCK (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a25</name>
              <description>Configure [A25](#pin_a25) functionality</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2C0_SCL (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b22</name>
              <description>Configure [B22](#pin_b22) functionality</description>
              <bitOffset>22</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>I2C0_SDA (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3_-</name>
                  <description>set to Alternate 3 -</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b9</name>
              <description>Configure [B9](#pin_b9) functionality</description>
              <bitOffset>20</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIS0_SCK (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_RWDS</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a16</name>
              <description>Configure [A16](#pin_a16) functionality</description>
              <bitOffset>18</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIS0_SDIO1 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA31</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_CSN1</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b15</name>
              <description>Configure [B15](#pin_b15) functionality</description>
              <bitOffset>16</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIS0_SDIO0 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA30</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIM1_CS1</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_CSN0</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a9</name>
              <description>Configure [A9](#pin_a9) functionality</description>
              <bitOffset>14</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIS0_CS (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA29</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIM1_CS0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_DQ[7]</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b7</name>
              <description>Configure [B7](#pin_b7) functionality</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM0_SCK (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_DQ[6]</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a8</name>
              <description>Configure [A8](#pin_a8) functionality</description>
              <bitOffset>10</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM0_CS1 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA28</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>SPIS0_SDIO3</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_DQ[5]</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b8</name>
              <description>Configure [B8](#pin_b8) functionality</description>
              <bitOffset>8</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM0_CS0 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_DQ[4]</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a10</name>
              <description>Configure [A10](#pin_a10) functionality</description>
              <bitOffset>6</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM0_SDIO3 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA27</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>I2C1_SCL</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_DQ[3]</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>b10</name>
              <description>Configure [B10](#pin_b10) functionality</description>
              <bitOffset>4</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM0_SDIO2 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1</name>
                  <description>GPIOA26</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2</name>
                  <description>I2C1_SDA</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_DQ[2]</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>a11</name>
              <description>Configure [A11](#pin_a11) functionality</description>
              <bitOffset>2</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM0_SDIO1 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_DQ[1]</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>d2</name>
              <description>Configure [D2](#pin_d2) functionality</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>alternate_0</name>
                  <description>SPIM0_SDIO0 (default)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_1_-</name>
                  <description>set to Alternate 1 -</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_2_-</name>
                  <description>set to Alternate 2 -</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>alternate_3</name>
                  <description>HYPER_DQ[0]</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_sleeppadcfg0</name>
          <description>Sleep config register (pad 0-15)</description>
          <addressOffset>0x00000150</addressOffset>
          <fields>
            <field>
              <name>val_a41</name>
              <description>Select [A41](#pin_a41) sleep state</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a41</name>
              <description>Select [A41](#pin_a41) sleep direction</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b38</name>
              <description>Select [B38](#pin_b38) sleep state</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b38</name>
              <description>Select [B38](#pin_b38) sleep direction</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a42</name>
              <description>Select [A42](#pin_a42) sleep state</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a42</name>
              <description>Select [A42](#pin_a42) sleep direction</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b39</name>
              <description>Select [B39](#pin_b39) sleep state</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b39</name>
              <description>Select [B39](#pin_b39) sleep direction</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a37</name>
              <description>Select [A37](#pin_a37) sleep state</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a37</name>
              <description>Select [A37](#pin_a37) sleep direction</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a43</name>
              <description>Select [A43](#pin_a43) sleep state</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a43</name>
              <description>Select [A43](#pin_a43) sleep direction</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b40</name>
              <description>Select [B40](#pin_b40) sleep state</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b40</name>
              <description>Select [B40](#pin_b40) sleep direction</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a44</name>
              <description>Select [A44](#pin_a44) sleep state</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a44</name>
              <description>Select [A44](#pin_a44) sleep direction</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b1</name>
              <description>Select [B1](#pin_b1) sleep state</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b1</name>
              <description>Select [B1](#pin_b1) sleep direction</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a2</name>
              <description>Select [A2](#pin_a2) sleep state</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a2</name>
              <description>Select [A2](#pin_a2) sleep direction</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b2</name>
              <description>Select [B2](#pin_b2) sleep state</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b2</name>
              <description>Select [B2](#pin_b2) sleep direction</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a3</name>
              <description>Select [A3](#pin_a3) sleep state</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a3</name>
              <description>Select [A3](#pin_a3) sleep direction</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b4</name>
              <description>Select [B4](#pin_b4) sleep state</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b4</name>
              <description>Select [B4](#pin_b4) sleep direction</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a5</name>
              <description>Select [A5](#pin_a5) sleep state</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a5</name>
              <description>Select [A5](#pin_a5) sleep direction</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b3</name>
              <description>Select [B3](#pin_b3) sleep state</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b3</name>
              <description>Select [B3](#pin_b3) sleep direction</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a4</name>
              <description>Select [A4](#pin_a4) sleep state</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a4</name>
              <description>Select [A4](#pin_a4) sleep direction</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_sleeppadcfg1</name>
          <description>Mux config register (pad 16-31)</description>
          <addressOffset>0x00000154</addressOffset>
          <fields>
            <field>
              <name>val_a7</name>
              <description>Select [A7](#pin_a7) sleep state</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a7</name>
              <description>Select [A7](#pin_a7) sleep direction</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b6</name>
              <description>Select [B6](#pin_b6) sleep state</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b6</name>
              <description>Select [B6](#pin_b6) sleep direction</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b14</name>
              <description>Select [B14](#pin_b14) sleep state</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b14</name>
              <description>Select [B14](#pin_b14) sleep direction</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a15</name>
              <description>Select [A15](#pin_a15) sleep state</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a15</name>
              <description>Select [A15](#pin_a15) sleep direction</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b13</name>
              <description>Select [B13](#pin_b13) sleep state</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b13</name>
              <description>Select [B13](#pin_b13) sleep direction</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a14</name>
              <description>Select [A14](#pin_a14) sleep state</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a14</name>
              <description>Select [A14](#pin_a14) sleep direction</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b12</name>
              <description>Select [B12](#pin_b12) sleep state</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b12</name>
              <description>Select [B12](#pin_b12) sleep direction</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a13</name>
              <description>Select [A13](#pin_a13) sleep state</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a13</name>
              <description>Select [A13](#pin_a13) sleep direction</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b11</name>
              <description>Select [B11](#pin_b11) sleep state</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b11</name>
              <description>Select [B11](#pin_b11) sleep direction</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_d1</name>
              <description>Select [D1](#pin_d1) sleep state</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_d1</name>
              <description>Select [D1](#pin_d1) sleep direction</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b34</name>
              <description>Select [B34](#pin_b34) sleep state</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b34</name>
              <description>Select [B34](#pin_b34) sleep direction</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a36</name>
              <description>Select [A36](#pin_a36) sleep state</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a36</name>
              <description>Select [A36](#pin_a36) sleep direction</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a38</name>
              <description>Select [A38](#pin_a38) sleep state</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a38</name>
              <description>Select [A38](#pin_a38) sleep direction</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b36</name>
              <description>Select [B36](#pin_b36) sleep state</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b36</name>
              <description>Select [B36](#pin_b36) sleep direction</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a40</name>
              <description>Select [A40](#pin_a40) sleep state</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a40</name>
              <description>Select [A40](#pin_a40) sleep direction</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b37</name>
              <description>Select [B37](#pin_b37) sleep state</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b37</name>
              <description>Select [B37](#pin_b37) sleep direction</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_sleeppadcfg2</name>
          <description>Mux config register (pad 32-47)</description>
          <addressOffset>0x00000158</addressOffset>
          <fields>
            <field>
              <name>val_b23</name>
              <description>Select [B23](#pin_b23) sleep state</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b23</name>
              <description>Select [B23](#pin_b23) sleep direction</description>
              <bitOffset>30</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a26</name>
              <description>Select [A26](#pin_a26) sleep state</description>
              <bitOffset>29</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a26</name>
              <description>Select [A26](#pin_a26) sleep direction</description>
              <bitOffset>28</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a24</name>
              <description>Select [A24](#pin_a24) sleep state</description>
              <bitOffset>27</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a24</name>
              <description>Select [A24](#pin_a24) sleep direction</description>
              <bitOffset>26</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a25</name>
              <description>Select [A25](#pin_a25) sleep state</description>
              <bitOffset>25</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a25</name>
              <description>Select [A25](#pin_a25) sleep direction</description>
              <bitOffset>24</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b22</name>
              <description>Select [B22](#pin_b22) sleep state</description>
              <bitOffset>23</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b22</name>
              <description>Select [B22](#pin_b22) sleep direction</description>
              <bitOffset>22</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b9</name>
              <description>Select [B9](#pin_b9) sleep state</description>
              <bitOffset>21</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b9</name>
              <description>Select [B9](#pin_b9) sleep direction</description>
              <bitOffset>20</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a16</name>
              <description>Select [A16](#pin_a16) sleep state</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a16</name>
              <description>Select [A16](#pin_a16) sleep direction</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b15</name>
              <description>Select [B15](#pin_b15) sleep state</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b15</name>
              <description>Select [B15](#pin_b15) sleep direction</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a9</name>
              <description>Select [A9](#pin_a9) sleep state</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a9</name>
              <description>Select [A9](#pin_a9) sleep direction</description>
              <bitOffset>14</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b7</name>
              <description>Select [B7](#pin_b7) sleep state</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b7</name>
              <description>Select [B7](#pin_b7) sleep direction</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a8</name>
              <description>Select [A8](#pin_a8) sleep state</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a8</name>
              <description>Select [A8](#pin_a8) sleep direction</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b8</name>
              <description>Select [B8](#pin_b8) sleep state</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b8</name>
              <description>Select [B8](#pin_b8) sleep direction</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a10</name>
              <description>Select [A10](#pin_a10) sleep state</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a10</name>
              <description>Select [A10](#pin_a10) sleep direction</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_b10</name>
              <description>Select [B10](#pin_b10) sleep state</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_b10</name>
              <description>Select [B10](#pin_b10) sleep direction</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_a11</name>
              <description>Select [A11](#pin_a11) sleep state</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_a11</name>
              <description>Select [A11](#pin_a11) sleep direction</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>val_d2</name>
              <description>Select [D2](#pin_d2) sleep state</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Input or output low</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Input or output high</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dir_d2</name>
              <description>Select [D2](#pin_d2) sleep direction</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>input</name>
                  <description>direction is input</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>output</name>
                  <description>direction is output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padsleep</name>
          <description>Enable Sleep mode for pads</description>
          <addressOffset>0x00000160</addressOffset>
          <fields>
            <field>
              <name>en</name>
              <description>Enable pad sleep mode:
1'b0: disable
1'b1: enable</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg0</name>
          <description>Function register (pad 0 to 3)</description>
          <addressOffset>0x00000180</addressOffset>
          <fields>
            <field>
              <name>dr_b4</name>
              <description>Select [B4](#pin_b4) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b4</name>
              <description>Select [B4](#pin_b4) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a5</name>
              <description>Select [A5](#pin_a5) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a5</name>
              <description>Select [A5](#pin_a5) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b3</name>
              <description>Select [B3](#pin_b3) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b3</name>
              <description>Select [B3](#pin_b3) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a4</name>
              <description>Select [A4](#pin_a4) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a4</name>
              <description>Select [A4](#pin_a4) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg1</name>
          <description>Function register (pad 4 to 7)</description>
          <addressOffset>0x00000184</addressOffset>
          <fields>
            <field>
              <name>dr_b1</name>
              <description>Select [B1](#pin_b1) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b1</name>
              <description>Select [B1](#pin_b1) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a2</name>
              <description>Select [A2](#pin_a2) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a2</name>
              <description>Select [A2](#pin_a2) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b2</name>
              <description>Select [B2](#pin_b2) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b2</name>
              <description>Select [B2](#pin_b2) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a3</name>
              <description>Select [A3](#pin_a3) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a3</name>
              <description>Select [A3](#pin_a3) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg2</name>
          <description>Function register (pad 8 to 11)</description>
          <addressOffset>0x00000188</addressOffset>
          <fields>
            <field>
              <name>dr_a37</name>
              <description>Select [A37](#pin_a37) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a37</name>
              <description>Select [A37](#pin_a37) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a43</name>
              <description>Select [A43](#pin_a43) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a43</name>
              <description>Select [A43](#pin_a43) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b40</name>
              <description>Select [B40](#pin_b40) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b40</name>
              <description>Select [B40](#pin_b40) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a44</name>
              <description>Select [A44](#pin_a44) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a44</name>
              <description>Select [A44](#pin_a44) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg3</name>
          <description>Function register (pad 12 to 15)</description>
          <addressOffset>0x0000018C</addressOffset>
          <fields>
            <field>
              <name>dr_a41</name>
              <description>Select [A41](#pin_a41) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a41</name>
              <description>Select [A41](#pin_a41) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b38</name>
              <description>Select [B38](#pin_b38) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b38</name>
              <description>Select [B38](#pin_b38) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a42</name>
              <description>Select [A42](#pin_a42) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a42</name>
              <description>Select [A42](#pin_a42) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b39</name>
              <description>Select [B39](#pin_b39) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b39</name>
              <description>Select [B39](#pin_b39) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg4</name>
          <description>Function register (pad 16 to 19)</description>
          <addressOffset>0x00000190</addressOffset>
          <fields>
            <field>
              <name>dr_a38</name>
              <description>Select [A38](#pin_a38) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a38</name>
              <description>Select [A38](#pin_a38) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b36</name>
              <description>Select [B36](#pin_b36) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b36</name>
              <description>Select [B36](#pin_b36) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a40</name>
              <description>Select [A40](#pin_a40) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a40</name>
              <description>Select [A40](#pin_a40) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b37</name>
              <description>Select [B37](#pin_b37) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b37</name>
              <description>Select [B37](#pin_b37) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg5</name>
          <description>Function register (pad 20 to 23)</description>
          <addressOffset>0x00000194</addressOffset>
          <fields>
            <field>
              <name>dr_b11</name>
              <description>Select [B11](#pin_b11) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b11</name>
              <description>Select [B11](#pin_b11) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_d1</name>
              <description>Select [D1](#pin_d1) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_d1</name>
              <description>Select [D1](#pin_d1) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b34</name>
              <description>Select [B34](#pin_b34) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b34</name>
              <description>Select [B34](#pin_b34) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a36</name>
              <description>Select [A36](#pin_a36) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a36</name>
              <description>Select [A36](#pin_a36) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg6</name>
          <description>Function register (pad 24 to 27)</description>
          <addressOffset>0x00000198</addressOffset>
          <fields>
            <field>
              <name>dr_b13</name>
              <description>Select [B13](#pin_b13) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b13</name>
              <description>Select [B13](#pin_b13) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a14</name>
              <description>Select [A14](#pin_a14) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a14</name>
              <description>Select [A14](#pin_a14) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b12</name>
              <description>Select [B12](#pin_b12) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b12</name>
              <description>Select [B12](#pin_b12) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a13</name>
              <description>Select [A13](#pin_a13) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a13</name>
              <description>Select [A13](#pin_a13) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg7</name>
          <description>Function register (pad 28 to 31)</description>
          <addressOffset>0x0000019C</addressOffset>
          <fields>
            <field>
              <name>dr_a7</name>
              <description>Select [A7](#pin_a7) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a7</name>
              <description>Select [A7](#pin_a7) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b6</name>
              <description>Select [B6](#pin_b6) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b6</name>
              <description>Select [B6](#pin_b6) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b14</name>
              <description>Select [B14](#pin_b14) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b14</name>
              <description>Select [B14](#pin_b14) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a15</name>
              <description>Select [A15](#pin_a15) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a15</name>
              <description>Select [A15](#pin_a15) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg8</name>
          <description>Function register (pad 32 to 35)</description>
          <addressOffset>0x000001A0</addressOffset>
          <fields>
            <field>
              <name>dr_a10</name>
              <description>Select [A10](#pin_a10) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a10</name>
              <description>Select [A10](#pin_a10) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b10</name>
              <description>Select [B10](#pin_b10) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b10</name>
              <description>Select [B10](#pin_b10) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a11</name>
              <description>Select [A11](#pin_a11) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a11</name>
              <description>Select [A11](#pin_a11) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_d2</name>
              <description>Select [D2](#pin_d2) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_d2</name>
              <description>Select [D2](#pin_d2) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg9</name>
          <description>Function register (pad 36 to 39)</description>
          <addressOffset>0x000001A4</addressOffset>
          <fields>
            <field>
              <name>dr_a9</name>
              <description>Select [A9](#pin_a9) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a9</name>
              <description>Select [A9](#pin_a9) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b7</name>
              <description>Select [B7](#pin_b7) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b7</name>
              <description>Select [B7](#pin_b7) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a8</name>
              <description>Select [A8](#pin_a8) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a8</name>
              <description>Select [A8](#pin_a8) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b8</name>
              <description>Select [B8](#pin_b8) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b8</name>
              <description>Select [B8](#pin_b8) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg10</name>
          <description>Function register (pad 40 to 43)</description>
          <addressOffset>0x000001A8</addressOffset>
          <fields>
            <field>
              <name>dr_b22</name>
              <description>Select [B22](#pin_b22) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b22</name>
              <description>Select [B22](#pin_b22) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b9</name>
              <description>Select [B9](#pin_b9) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b9</name>
              <description>Select [B9](#pin_b9) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a16</name>
              <description>Select [A16](#pin_a16) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a16</name>
              <description>Select [A16](#pin_a16) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_b15</name>
              <description>Select [B15](#pin_b15) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b15</name>
              <description>Select [B15](#pin_b15) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>safe_padcfg11</name>
          <description>Function register (pad 44 to 47)</description>
          <addressOffset>0x000001AC</addressOffset>
          <fields>
            <field>
              <name>dr_b23</name>
              <description>Select [B23](#pin_b23) drive strength</description>
              <bitOffset>19</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_b23</name>
              <description>Select [B23](#pin_b23) pull activation</description>
              <bitOffset>18</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a26</name>
              <description>Select [A26](#pin_a26) drive strength</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a26</name>
              <description>Select [A26](#pin_a26) pull activation</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a24</name>
              <description>Select [A24](#pin_a24) drive strength</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a24</name>
              <description>Select [A24](#pin_a24) pull activation</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dr_a25</name>
              <description>Select [A25](#pin_a25) drive strength</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_drive_strength</name>
                  <description>set to low drive strength</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>high drive strength</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>pull_a25</name>
              <description>Select [A25](#pin_a25) pull activation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>pull_disabled</name>
                  <description>set to pull disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pull_enabled</name>
                  <description>set to pull enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_gpio_iso</name>
          <description>GPIO power domain pad input isolation register</description>
          <addressOffset>0x000001C0</addressOffset>
          <fields>
            <field>
              <name>iso</name>
              <description>Configuration of GPIO domain pads isolation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_isolated</name>
                  <description>set to not isolated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>isolated</name>
                  <description>set to isolated</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_cam_iso</name>
          <description>CAM power domain pad input isolation register</description>
          <addressOffset>0x000001C4</addressOffset>
          <fields>
            <field>
              <name>iso</name>
              <description>Configuration of CAM domain pads isolation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_isolated</name>
                  <description>set to not isolated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>isolated</name>
                  <description>set to isolated</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>reg_lvds_iso</name>
          <description>LVDS power domain pad input isolation register</description>
          <addressOffset>0x000001C8</addressOffset>
          <fields>
            <field>
              <name>iso</name>
              <description>Configuration of LVDS domain pads isolation</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_isolated</name>
                  <description>set to not isolated</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>isolated</name>
                  <description>set to isolated</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>apb_adv_timer</name>
      <description>Advanced timer</description>
      <baseAddress>0x1A105000</baseAddress>
      <groupName>soc_periph</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x108</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>t0_cmd</name>
          <description>ADV_TIMER0 command register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>arm</name>
              <description>ADV_TIMER0 arm command bitfield.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reset</name>
              <description>ADV_TIMER0 reset command bitfield.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>update</name>
              <description>ADV_TIMER0 update command bitfield.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>stop</name>
              <description>ADV_TIMER0 stop command bitfield.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>start</name>
              <description>ADV_TIMER0 start command bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t0_config</name>
          <description>ADV_TIMER0 configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>presc</name>
              <description>ADV_TIMER0 prescaler value configuration bitfield.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>updownsel</name>
              <description>ADV_TIMER0 center-aligned mode configuration bitfield</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>The counter counts up and down alternatively.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>The counter counts up and resets to 0 when reach threshold.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clksel</name>
              <description>ADV_TIMER0 clock source configuration bitfield</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fll</name>
                  <description>set to FLL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>reference clock at 32kHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>ADV_TIMER0 trigger mode configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>trigger event at each clock cycle.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>trigger event if input source is 0</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>trigger event if input source is 1</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>trigger event on input source rising edge</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_4</name>
                  <description>trigger event on input source falling edge</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>trigger event on input source falling or rising edge</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>trigger event on input source rising edge when armed</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_7</name>
                  <description>trigger event on input source falling edge when armed</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>insel</name>
              <description>ADV_TIMER0 input source configuration bitfield:
- 0-31: GPIO[0] to GPIO[31]
- 32-35: Channel 0 to 3 of ADV_TIMER0
- 36-39: Channel 0 to 3 of ADV_TIMER1
- 40-43: Channel 0 to 3 of ADV_TIMER2
- 44-47: Channel 0 to 3 of ADV_TIMER3</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t0_threshold</name>
          <description>ADV_TIMER0 threshold configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>th_hi</name>
              <description>ADV_TIMER0 threshold high part configuration bitfield. It defines end counter value.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>th_lo</name>
              <description>ADV_TIMER0 threshold low part configuration bitfield. It defines start counter value.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t0_th_channel0</name>
          <description>ADV_TIMER0 channel 0 threshold configuration register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER0 channel 0 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER0 channel 0 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t0_th_channel1</name>
          <description>ADV_TIMER0 channel 1 threshold configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER0 channel 1 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER0 channel 1 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t0_th_channel2</name>
          <description>ADV_TIMER0 channel 2 threshold configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER0 channel 2 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER0 channel 2 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t0_th_channel3</name>
          <description>ADV_TIMER0 channel 3 threshold configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER0 channel 3 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER0 channel 3 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t0_counter</name>
          <description>ADV_TIMER0 counter register.</description>
          <addressOffset>0x0000002C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>t1_cmd</name>
          <description>ADV_TIMER1 command register.</description>
          <addressOffset>0x00000040</addressOffset>
          <fields>
            <field>
              <name>arm</name>
              <description>ADV_TIMER1 arm command bitfield.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reset</name>
              <description>ADV_TIMER1 reset command bitfield.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>update</name>
              <description>ADV_TIMER1 update command bitfield.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>stop</name>
              <description>ADV_TIMER1 stop command bitfield.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>start</name>
              <description>ADV_TIMER1 start command bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t1_config</name>
          <description>ADV_TIMER1 configuration register.</description>
          <addressOffset>0x00000044</addressOffset>
          <fields>
            <field>
              <name>presc</name>
              <description>ADV_TIMER1 prescaler value configuration bitfield.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>updownsel</name>
              <description>ADV_TIMER1 center-aligned mode configuration bitfield</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>The counter counts up and down alternatively.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>The counter counts up and resets to 0 when reach threshold.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clksel</name>
              <description>ADV_TIMER1 clock source configuration bitfield</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fll</name>
                  <description>set to FLL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>reference clock at 32kHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>ADV_TIMER1 trigger mode configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>trigger event at each clock cycle.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>trigger event if input source is 0</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>trigger event if input source is 1</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>trigger event on input source rising edge</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_4</name>
                  <description>trigger event on input source falling edge</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>trigger event on input source falling or rising edge</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>trigger event on input source rising edge when armed</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_7</name>
                  <description>trigger event on input source falling edge when armed</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>insel</name>
              <description>ADV_TIMER1 input source configuration bitfield:
- 0-31: GPIO[0] to GPIO[31]
- 32-35: Channel 0 to 3 of ADV_TIMER0
- 36-39: Channel 0 to 3 of ADV_TIMER1
- 40-43: Channel 0 to 3 of ADV_TIMER2
- 44-47: Channel 0 to 3 of ADV_TIMER3</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t1_threshold</name>
          <description>ADV_TIMER1 threshold configuration register.</description>
          <addressOffset>0x00000048</addressOffset>
          <fields>
            <field>
              <name>th_hi</name>
              <description>ADV_TIMER1 threshold high part configuration bitfield. It defines end counter value.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>th_lo</name>
              <description>ADV_TIMER1 threshold low part configuration bitfield. It defines start counter value.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t1_th_channel0</name>
          <description>ADV_TIMER1 channel 0 threshold configuration register.</description>
          <addressOffset>0x0000004C</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER1 channel 0 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER1 channel 0 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t1_th_channel1</name>
          <description>ADV_TIMER1 channel 1 threshold configuration register.</description>
          <addressOffset>0x00000050</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER1 channel 1 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER1 channel 1 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t1_th_channel2</name>
          <description>ADV_TIMER1 channel 2 threshold configuration register.</description>
          <addressOffset>0x00000054</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER1 channel 2 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER1 channel 2 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t1_th_channel3</name>
          <description>ADV_TIMER1 channel 3 threshold configuration register.</description>
          <addressOffset>0x00000058</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER1 channel 3 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER1 channel 3 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t1_counter</name>
          <description>ADV_TIMER1 counter register.</description>
          <addressOffset>0x0000006C</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>t2_cmd</name>
          <description>ADV_TIMER2 command register.</description>
          <addressOffset>0x00000080</addressOffset>
          <fields>
            <field>
              <name>arm</name>
              <description>ADV_TIMER2 arm command bitfield.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reset</name>
              <description>ADV_TIMER2 reset command bitfield.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>update</name>
              <description>ADV_TIMER2 update command bitfield.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>stop</name>
              <description>ADV_TIMER2 stop command bitfield.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>start</name>
              <description>ADV_TIMER2 start command bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t2_config</name>
          <description>ADV_TIMER2 configuration register.</description>
          <addressOffset>0x00000084</addressOffset>
          <fields>
            <field>
              <name>presc</name>
              <description>ADV_TIMER2 prescaler value configuration bitfield.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>updownsel</name>
              <description>ADV_TIMER2 center-aligned mode configuration bitfield</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>The counter counts up and down alternatively.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>The counter counts up and resets to 0 when reach threshold.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clksel</name>
              <description>ADV_TIMER2 clock source configuration bitfield</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fll</name>
                  <description>set to FLL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>reference clock at 32kHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>ADV_TIMER2 trigger mode configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>trigger event at each clock cycle.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>trigger event if input source is 0</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>trigger event if input source is 1</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>trigger event on input source rising edge</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_4</name>
                  <description>trigger event on input source falling edge</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>trigger event on input source falling or rising edge</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>trigger event on input source rising edge when armed</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_7</name>
                  <description>trigger event on input source falling edge when armed</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>insel</name>
              <description>ADV_TIMER2 input source configuration bitfield:
- 0-31: GPIO[0] to GPIO[31]
- 32-35: Channel 0 to 3 of ADV_TIMER0
- 36-39: Channel 0 to 3 of ADV_TIMER1
- 40-43: Channel 0 to 3 of ADV_TIMER2
- 44-47: Channel 0 to 3 of ADV_TIMER3</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t2_threshold</name>
          <description>ADV_TIMER2 threshold configuration register.</description>
          <addressOffset>0x00000088</addressOffset>
          <fields>
            <field>
              <name>th_hi</name>
              <description>ADV_TIMER2 threshold high part configuration bitfield. It defines end counter value.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>th_lo</name>
              <description>ADV_TIMER2 threshold low part configuration bitfield. It defines start counter value.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t2_th_channel0</name>
          <description>ADV_TIMER2 channel 0 threshold configuration register.</description>
          <addressOffset>0x0000008C</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER2 channel 0 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER2 channel 0 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t2_th_channel1</name>
          <description>ADV_TIMER2 channel 1 threshold configuration register.</description>
          <addressOffset>0x00000090</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER2 channel 1 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER2 channel 1 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t2_th_channel2</name>
          <description>ADV_TIMER2 channel 2 threshold configuration register.</description>
          <addressOffset>0x00000094</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER2 channel 2 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER2 channel 2 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t2_th_channel3</name>
          <description>ADV_TIMER2 channel 3 threshold configuration register.</description>
          <addressOffset>0x00000098</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER2 channel 3 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER2 channel 3 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t2_counter</name>
          <description>ADV_TIMER2 counter register.</description>
          <addressOffset>0x000000AC</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>t3_cmd</name>
          <description>ADV_TIMER3 command register.</description>
          <addressOffset>0x000000C0</addressOffset>
          <fields>
            <field>
              <name>arm</name>
              <description>ADV_TIMER3 arm command bitfield.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>reset</name>
              <description>ADV_TIMER3 reset command bitfield.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>update</name>
              <description>ADV_TIMER3 update command bitfield.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>stop</name>
              <description>ADV_TIMER3 stop command bitfield.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>start</name>
              <description>ADV_TIMER3 start command bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t3_config</name>
          <description>ADV_TIMER3 configuration register.</description>
          <addressOffset>0x000000C4</addressOffset>
          <fields>
            <field>
              <name>presc</name>
              <description>ADV_TIMER3 prescaler value configuration bitfield.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>updownsel</name>
              <description>ADV_TIMER3 center-aligned mode configuration bitfield</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>The counter counts up and down alternatively.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>The counter counts up and resets to 0 when reach threshold.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>clksel</name>
              <description>ADV_TIMER3 clock source configuration bitfield</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>fll</name>
                  <description>set to FLL</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>reference clock at 32kHz</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mode</name>
              <description>ADV_TIMER3 trigger mode configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>trigger event at each clock cycle.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>trigger event if input source is 0</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>trigger event if input source is 1</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>trigger event on input source rising edge</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_4</name>
                  <description>trigger event on input source falling edge</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>trigger event on input source falling or rising edge</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>trigger event on input source rising edge when armed</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_7</name>
                  <description>trigger event on input source falling edge when armed</description>
                  <value>0x7</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>insel</name>
              <description>ADV_TIMER3 input source configuration bitfield:
- 0-31: GPIO[0] to GPIO[31]
- 32-35: Channel 0 to 3 of ADV_TIMER0
- 36-39: Channel 0 to 3 of ADV_TIMER1
- 40-43: Channel 0 to 3 of ADV_TIMER2
- 44-47: Channel 0 to 3 of ADV_TIMER3</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t3_threshold</name>
          <description>ADV_TIMER3 threshold configuration register.</description>
          <addressOffset>0x000000C8</addressOffset>
          <fields>
            <field>
              <name>th_hi</name>
              <description>ADV_TIMER3 threshold high part configuration bitfield. It defines end counter value.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>th_lo</name>
              <description>ADV_TIMER3 threshold low part configuration bitfield. It defines start counter value.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t3_th_channel0</name>
          <description>ADV_TIMER3 channel 0 threshold configuration register.</description>
          <addressOffset>0x000000CC</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER3 channel 0 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER3 channel 0 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t3_th_channel1</name>
          <description>ADV_TIMER3 channel 1 threshold configuration register.</description>
          <addressOffset>0x000000D0</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER3 channel 1 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER3 channel 1 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t3_th_channel2</name>
          <description>ADV_TIMER3 channel 2 threshold configuration register.</description>
          <addressOffset>0x000000D4</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER3 channel 2 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER3 channel 2 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t3_th_channel3</name>
          <description>ADV_TIMER3 channel 3 threshold configuration register.</description>
          <addressOffset>0x000000D8</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>ADV_TIMER3 channel 3 threshold match action on channel output signal configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>set</name>
                  <description>set to set.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>toggle then next threshold match action is clear.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>set then next threshold match action is clear.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>toggle</name>
                  <description>set to toggle.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clear</name>
                  <description>set to clear.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>toggle then next threshold match action is set.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>clear then next threshold match action is set.</description>
                  <value>0x6</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>th</name>
              <description>ADV_TIMER3 channel 3 threshold configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>t3_counter</name>
          <description>ADV_TIMER3 counter register.</description>
          <addressOffset>0x000000EC</addressOffset>
          <access>read-only</access>
        </register>
        <register>
          <name>event_cfg</name>
          <description>ADV_TIMERS events configuration register.</description>
          <addressOffset>0x00000100</addressOffset>
          <fields>
            <field>
              <name>ena</name>
              <description>ADV_TIMER output event enable configuration bitfield. ENA[i]=1 enables output event i generation.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>sel3</name>
              <description>ADV_TIMER output event 3 source configuration bitfiled</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>ADV_TIMER0 channel 0.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>ADV_TIMER0 channel 1.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>ADV_TIMER0 channel 2.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>ADV_TIMER0 channel 3.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_4</name>
                  <description>ADV_TIMER1 channel 0.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>ADV_TIMER1 channel 1.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>ADV_TIMER1 channel 2.</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_7</name>
                  <description>ADV_TIMER1 channel 3.</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_8</name>
                  <description>ADV_TIMER2 channel 0.</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_9</name>
                  <description>ADV_TIMER2 channel 1.</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_10</name>
                  <description>ADV_TIMER2 channel 2.</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_11</name>
                  <description>ADV_TIMER2 channel 3.</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_12</name>
                  <description>ADV_TIMER3 channel 0.</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_13</name>
                  <description>ADV_TIMER3 channel 1.</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_14</name>
                  <description>ADV_TIMER3 channel 2.</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_15</name>
                  <description>ADV_TIMER3 channel 3.</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sel2</name>
              <description>ADV_TIMER output event 2 source configuration bitfiled</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>ADV_TIMER0 channel 0.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>ADV_TIMER0 channel 1.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>ADV_TIMER0 channel 2.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>ADV_TIMER0 channel 3.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_4</name>
                  <description>ADV_TIMER1 channel 0.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>ADV_TIMER1 channel 1.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>ADV_TIMER1 channel 2.</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_7</name>
                  <description>ADV_TIMER1 channel 3.</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_8</name>
                  <description>ADV_TIMER2 channel 0.</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_9</name>
                  <description>ADV_TIMER2 channel 1.</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_10</name>
                  <description>ADV_TIMER2 channel 2.</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_11</name>
                  <description>ADV_TIMER2 channel 3.</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_12</name>
                  <description>ADV_TIMER3 channel 0.</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_13</name>
                  <description>ADV_TIMER3 channel 1.</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_14</name>
                  <description>ADV_TIMER3 channel 2.</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_15</name>
                  <description>ADV_TIMER3 channel 3.</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sel1</name>
              <description>ADV_TIMER output event 1 source configuration bitfiled</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>ADV_TIMER0 channel 0.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>ADV_TIMER0 channel 1.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>ADV_TIMER0 channel 2.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>ADV_TIMER0 channel 3.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_4</name>
                  <description>ADV_TIMER1 channel 0.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>ADV_TIMER1 channel 1.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>ADV_TIMER1 channel 2.</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_7</name>
                  <description>ADV_TIMER1 channel 3.</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_8</name>
                  <description>ADV_TIMER2 channel 0.</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_9</name>
                  <description>ADV_TIMER2 channel 1.</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_10</name>
                  <description>ADV_TIMER2 channel 2.</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_11</name>
                  <description>ADV_TIMER2 channel 3.</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_12</name>
                  <description>ADV_TIMER3 channel 0.</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_13</name>
                  <description>ADV_TIMER3 channel 1.</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_14</name>
                  <description>ADV_TIMER3 channel 2.</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_15</name>
                  <description>ADV_TIMER3 channel 3.</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sel0</name>
              <description>ADV_TIMER output event 0 source configuration bitfiled</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>ADV_TIMER0 channel 0.</description>
                  <value>0x0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>ADV_TIMER0 channel 1.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>ADV_TIMER0 channel 2.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>ADV_TIMER0 channel 3.</description>
                  <value>0x3</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_4</name>
                  <description>ADV_TIMER1 channel 0.</description>
                  <value>0x4</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_5</name>
                  <description>ADV_TIMER1 channel 1.</description>
                  <value>0x5</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_6</name>
                  <description>ADV_TIMER1 channel 2.</description>
                  <value>0x6</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_7</name>
                  <description>ADV_TIMER1 channel 3.</description>
                  <value>0x7</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_8</name>
                  <description>ADV_TIMER2 channel 0.</description>
                  <value>0x8</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_9</name>
                  <description>ADV_TIMER2 channel 1.</description>
                  <value>0x9</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_10</name>
                  <description>ADV_TIMER2 channel 2.</description>
                  <value>0xA</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_11</name>
                  <description>ADV_TIMER2 channel 3.</description>
                  <value>0xB</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_12</name>
                  <description>ADV_TIMER3 channel 0.</description>
                  <value>0xC</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_13</name>
                  <description>ADV_TIMER3 channel 1.</description>
                  <value>0xD</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_14</name>
                  <description>ADV_TIMER3 channel 2.</description>
                  <value>0xE</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_15</name>
                  <description>ADV_TIMER3 channel 3.</description>
                  <value>0xF</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cg</name>
          <description>ADV_TIMERS channels clock gating configuration register.</description>
          <addressOffset>0x00000104</addressOffset>
          <fields>
            <field>
              <name>ena</name>
              <description>ADV_TIMER clock gating configuration bitfield.
- ENA[i]=0: clock gate ADV_TIMERi.
- ENA[i]=1: enable ADV_TIMERi. </description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>soc_event_generator</name>
      <description>SoC event generator</description>
      <baseAddress>0x1A106000</baseAddress>
      <groupName>soc_periph</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x2C</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>sw_event</name>
          <description>SoC software events trigger command register.</description>
          <addressOffset>0x00000000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>event</name>
              <description>Writing a one-hot value into EVENT bitfield triggers SoC software event i. 8 software events are provided.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>fc_mask_msb</name>
          <description>MSB FC event unit event dispatch mask configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>fc_mask_msb</name>
              <description>MSB event mask to enable/disable event dispatch to FC event unit.
- Setting bit[i] to 1'b1 disable dispatching event[32+i] to FC event unit.
- Setting bit[i] to 1'b0 enable dispatching event[32+i] to FC event unit.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>fc_mask_lsb</name>
          <description>LSB FC event unit event dispatch mask configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>fc_mask_lsb</name>
              <description>LSB event mask to enable/disable event dispatch to FC event unit.
- Setting bit[i] to 1'b1 disable dispatching event[i] to FC event unit.
- Setting bit[i] to 1'b0 enable dispatching event[i] to FC event unit.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cl_mask_msb</name>
          <description>MSB Cluster event dispatch mask configuration register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>cl_mask_msb</name>
              <description>MSB event mask to enable/disable event dispatch to Cluster event unit.
- Setting bit[i] to 1'b1 disable dispatching event[32+i] to Cluster event unit.
- Setting bit[i] to 1'b0 enable dispatching event[32+i] to Cluster event unit.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cl_mask_lsb</name>
          <description>LSB Cluster event dispatch mask configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>cl_mask_lsb</name>
              <description>LSB event mask to enable/disable event dispatch to Cluster event unit.
- Setting bit[i] to 1'b1 disable dispatching event[i] to Cluster event unit.
- Setting bit[i] to 1'b0 enable dispatching event[i] to Cluster event unit.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pr_mask_msb</name>
          <description>MSB uDMA event dispatch mask configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>pr_mask_msb</name>
              <description>MSB event mask to enable/disable event dispatch to UDMA peripherals.
- Setting bit[i] to 1'b1 disable dispatching event[32+i] to uDMA.
- Setting bit[i] to 1'b0 enable dispatching event[32+i] to uDMA.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>pr_mask_lsb</name>
          <description>LSB uDMA event dispatch mask configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <resetValue>0xFFFFFFFF</resetValue>
          <fields>
            <field>
              <name>pr_mask_lsb</name>
              <description>LSB event mask to enable/disable event dispatch to UDMA peripherals.
- Setting bit[i] to 1'b1 disable dispatching event[i] to uDMA.
- Setting bit[i] to 1'b0 enable dispatching event[i] to uDMA.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>err_msb</name>
          <description>MSB event queue overflow status register.</description>
          <addressOffset>0x0000001C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>err_msb</name>
              <description>Report MSB event queue overflows. Cleared after read.
Reading a 1'b1 at ERR_MSB[i] means that an overflow occurred for SoC event[32+i] FIFO queue.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>err_lsb</name>
          <description>LSB event queue overflow status register.</description>
          <addressOffset>0x00000020</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>err_lsb</name>
              <description>Report LSB event queue overflows. Cleared after read.
Reading a 1'b1 at ERR_LSB[i] means that an overflow occurred for SoC event[i] FIFO queue.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>timer_sel_hi</name>
          <description>FC High Timer source event configuration register.</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>timer_sel_hi</name>
              <description>Configure which SoC event generator input event is propagated to FC Timer High input trigger event.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>timer_sel_lo</name>
          <description>FC Low Timer source event configuration register.</description>
          <addressOffset>0x00000028</addressOffset>
          <fields>
            <field>
              <name>timer_sel_lo</name>
              <description>Configure which SoC event generator input event is propagated to FC Timer Low input trigger event.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>dlc_bridge</name>
      <description>PMU DLC bridge</description>
      <baseAddress>0x1A107000</baseAddress>
      <groupName>soc_periph</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x20</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>dlc_pctrl</name>
          <description>DLC PICL control register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>pwdata</name>
              <description>Data to write on the PICL bus.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>dir</name>
              <description>Direction of the transfer on the PICL bus.</description>
              <bitOffset>15</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>write_operation</name>
                  <description>set to write operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>read_operation</name>
                  <description>set to read operation</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>paddr</name>
              <description>Address of the transfer on the PICL bus.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>14</bitWidth>
            </field>
            <field>
              <name>start</name>
              <description>Start of PICL access sequence. A rising edge of the start bit starts a PICL picl transfer. Start bit remains high until the end of the sequence, which means that no new access can be performed if an access is on going.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dlc_prdata</name>
          <description>DLC PICL data read register</description>
          <addressOffset>0x00000004</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>prdata</name>
              <description>Data read on the PICL bus. This data is valid after a PICL read operation, when the picl_busy bit of the DLC_SR register becomes low.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dlc_sr</name>
          <description>DLC Status register</description>
          <addressOffset>0x00000008</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>scu_busy</name>
              <description>SCU busy. This bit is set to 1'b1 if when a SCU sequence is on going. This bit is cleared at the end of the sequence.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>picl_busy</name>
              <description>PICL busy. This bit is set to 1'b1 if when a transfer is ongoing on the PICL bus. This bit is cleared at the end of the transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dlc_imr</name>
          <description>DLC Interrupt mask register</description>
          <addressOffset>0x0000000C</addressOffset>
          <fields>
            <field>
              <name>scu_ok</name>
              <description>Mask of scu_ok interrupt.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mask_cleared</name>
                  <description>set to mask cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mask_set</name>
                  <description>set to mask set</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>picl_ok</name>
              <description>Mask of picl_ok interrupt.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mask_cleared</name>
                  <description>set to mask cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mask_set</name>
                  <description>set to mask set</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>icu_md_chg</name>
              <description>Mask of icu_mode_changed interrupt.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mask_cleared</name>
                  <description>set to mask cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mask_set</name>
                  <description>set to mask set</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>icu_dlyd</name>
              <description>Mask of icu_delayed interrupt.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mask_cleared</name>
                  <description>set to mask cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mask_set</name>
                  <description>set to mask set</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>icu_ok</name>
              <description>Mask of icu_ok interrupt.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>mask_cleared</name>
                  <description>set to mask cleared</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>mask_set</name>
                  <description>set to mask set</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dlc_ifr</name>
          <description>DLC Interrupt flag register</description>
          <addressOffset>0x00000010</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>scu_ok</name>
              <description>Set to 1'b1 when SCU sequence is finished. Cleared by writing 1 to bit 4 of the DLC_IFR register.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>picl_ok</name>
              <description>Set to 1'b1 when PICL transfer is finish. Cleared by writing 1 to bit 3 of the DLC_IFR register.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>icu_md_chg</name>
              <description>Set to 1'b1 when at least one of the bit of the DLC_IMCIFR register is set. Cleared by reading the DCL_IMCIFR register.</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>icu_dlyd</name>
              <description>Set to 1'b1 when at least one of the bit of the DLC_IDIFR register is set. Cleared by reading the DCL_IDIFR register.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>icu_ok</name>
              <description>Set to 1'b1 when at least one of the bit of the DLC_IOIFR register is set. Cleared by reading the DCL_IOIFR register.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dlc_ioifr</name>
          <description>DLC icu_ok interrupt flag register</description>
          <addressOffset>0x00000014</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>icu_ok_flgs</name>
              <description>Flags of the icu_ok interrupts. Bit[x] is set to 1'b1 when a rising edge of the signal i_icu_ok_irq[x] occurs and MSP is requester of the change mode order of the ICU[x]. A read of this register clears the register and the bit icu_ok_flag of the DLC_IFR register.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>31</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dlc_idifr</name>
          <description>DLC icu_delayed interrupt flag register</description>
          <addressOffset>0x00000018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>icu_dlyd_flgs</name>
              <description>Flags of the icu_delayed interrupts. Bit[x] is set to 1'b1 when a rising edge of the signal i_icu_delayed_irq[x] occurs and MSP is requester of the change mode order of the ICU[x]. A read this register clears the register and the bit icu_delayed_flag of the DLC_IFR register.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>31</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>dlc_imcifr</name>
          <description>DLC icu_mode_changed interrupt flag register</description>
          <addressOffset>0x0000001C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>icu_md_chng_flgs</name>
              <description>Flags of the icu_mode_changed interrupts. Bit [x] is set to 1'b1 when a rising edge of the signal i_icu_mode_changed_irq[x] occurs. A read this register clears the register and the bit icu_mode_changed_flag of the DLC_IFR register.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>31</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>rtc</name>
      <description>RealTime Counter</description>
      <baseAddress>0x1A108000</baseAddress>
      <groupName>soc_periph</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x18</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>apb_sr</name>
          <description>RTC APB status register.</description>
          <addressOffset>0x00000000</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>int</name>
              <description>APB interrupt status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>No interruption has been requested</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Interruption requested</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>apb_cr</name>
          <description>RTC APB control register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>op</name>
              <description>Indirect access operation configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>apb_read_operation</name>
                  <description>set to APB read operation</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>APB write operation</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>addr</name>
              <description>Indirect address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>apb_dr</name>
          <description>RTC APB data register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>data</name>
              <description>Indirect data bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>apb_icr</name>
          <description>RTC APB interrupt control register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <fields>
            <field>
              <name>mode</name>
              <description>APB interrupt signal mode configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>APB interrupt is a high level signal</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>APB interrupt is a low level signal</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>APB interrupt is a high level pulse of 1 PCLK duration</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>APB interrupt is a low level pulse of 1 PCLK duration</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>apb_imr</name>
          <description>RTC APB interrupt mask register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>wm</name>
              <description>APB write operation interrupt mask bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rm</name>
              <description>APB read operation interrupt mask bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>apb_ifr</name>
          <description>RTC APB interrupt flag register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>wf</name>
              <description>APB write operation status flag bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>nothing</name>
                  <description>set to nothing</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>write operation done</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf</name>
              <description>APB read operation status flag bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>nothing</name>
                  <description>set to nothing</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>read operation done and requested indirect data is available</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>efuse</name>
      <description>Efuse</description>
      <baseAddress>0x1A109000</baseAddress>
      <groupName>soc_periph</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x201</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>cmd</name>
          <description>EFUSE command register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>status_cmd</name>
              <description>Status is not currently used
EFUSE command configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>always_returns_0</name>
                  <description>set to Always returns 0</description>
                  <value>0x0</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Start EFUSE read mode.</description>
                  <value>0x1</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Start EFUSE program mode.</description>
                  <value>0x2</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>efuse_sleep_mode</name>
                  <description>set to EFUSE sleep mode.</description>
                  <value>0x4</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg</name>
          <description>EFUSE configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>long</name>
              <description>EFUSE long delay configuration bitfield.</description>
              <bitOffset>20</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>medium</name>
              <description>EFUSE medium delay configuration bitfield.</description>
              <bitOffset>10</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
            <field>
              <name>short</name>
              <description>EFUSE short delay configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>read</name>
          <description>EFUSE byte read command register.</description>
          <addressOffset>0x00000200</addressOffset>
          <access>read-only</access>
          <resetMask>0xf</resetMask>
          <size>8</size>
          <fields>
            <field>
              <name>rd_data</name>
              <description>EFUSE byte data read at address (base+RegId*4). RegId goes from 0 to 0x7F.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
          <alternateRegister>write</alternateRegister>
        </register>
        <register>
          <name>write</name>
          <description>EFUSE byte bit index write command register.</description>
          <addressOffset>0x00000200</addressOffset>
          <access>write-only</access>
          <resetMask>0xf</resetMask>
          <size>8</size>
          <alternateRegister>read</alternateRegister>
          <fields>
            <field>
              <name>wr_data_bit_idx</name>
              <description>EFUSE bit index to burn to value 1 of the byte at address (base+RegId*4). RegId goes from 0 to 0x7F.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>lvds</name>
      <description>uDMA LVDS interface</description>
      <baseAddress>0x1A102000</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x44</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>rx_saddr</name>
          <description>uDMA RX LVDS/ORCA buffer base address configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>rx_saddr</name>
              <description>RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size</name>
          <description>uDMA RX LVDS/ORCA buffer size configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>rx_size</name>
              <description>RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg</name>
          <description>uDMA RX LVDS/ORCA stream configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>RX channel clear and stop transfer
RX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>no action</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>RX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_saddr</name>
          <description>uDMA TX LVDS/ORCA buffer base address configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>tx_saddr</name>
              <description>TX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_size</name>
          <description>uDMA TX LVDS/ORCA buffer size configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>tx_size</name>
              <description>TX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_cfg</name>
          <description>uDMA TX LVDS/ORCA stream configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>TX channel clear and stop transfer bitfield
TX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>TX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>TX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rf_cfg</name>
          <description>uDMA LVDS configuration register.</description>
          <addressOffset>0x00000020</addressOffset>
          <resetValue>0x00000013</resetValue>
          <fields>
            <field>
              <name>rf_mode_rx</name>
              <description>RX AT86RF215 synchronization bits detection bitfield</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>synchronization bits detection on the RxLVDS pad. The 2 bits of synchronization are on the 16bits MSB for I and Q of IQ data received.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>potential of 16 bits data versus 13bits for AT86RF215 but synchronization to be managed by software</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_mode_val</name>
              <description>TX set data bit0 value bitfield</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>NO_IMMEDIATE_TX</name>
                  <description>set bit0 at 0, indicate AT86RF215 no immediate TX so TX is triggered by SPI command</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>IMMEDIATE_TX</name>
                  <description>set bit0 at 1, indicate AT86RF215 immediate TX in case its register RF_IQIFC0.EEC(bit0)=1</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_mode</name>
              <description>TX configuration specific to AT86RF215 bitfield</description>
              <bitOffset>10</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>add synchronisation bits on bit15-14 and bit0 used for immediate TX, payload is on bits 13 to 1.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>this means SW to manage synchronisation with the 16bits data to TX</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_clksel</name>
              <description>CLK selection bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>EXT_RX_CLK</name>
                  <description>use the external RX clk received by RX LVDS PAD</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>SOC_CLK</name>
                  <description>use the SoC clk (useful for early functionality tests). For SoC clk availability, RF_CLKDIV_EN as to be 1(enabled) then the minimum clock ratio is divided by 2 if RF_CLKDIV_CFG is 0.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_sd_tx_en</name>
              <description>Enable TX serializer bitfield</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_sd_rx_en</name>
              <description>Enable RX serdes bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_rx_enb</name>
              <description>Enable RX LVDS PAD bitfield</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_tx_vsel</name>
              <description>TX LVDS PAD Core voltage selector bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VDD_1_0V</name>
                  <description>if VDD=1.0V</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VDD_1_2V</name>
                  <description>if VDD=1.2V</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_tx_mode</name>
              <description>TX LVDS PAD Current selector pin bitfield</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>low_current</name>
                  <description>MODE = 0 selects low current</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>high_current</name>
                  <description>MODE = 1 selects high current</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_tx_oeb</name>
              <description>TX LVDS PAD Output Enable bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rf_tx_enb</name>
              <description>TX LVDS PAD Active-high power down mode select bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>enable</name>
                  <description>enable output</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>disable</name>
                  <description>disable output</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rf_status</name>
          <description>uDMA LVDS status register.</description>
          <addressOffset>0x00000028</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rf_sync_flag</name>
              <description>Read only RX Synchronization flag between RX serdes block and the AT86RF215 bitfield:
-1'b0 not synchonized
-1'b1 synchonized - Rx serdes synchronized with external AT86RF215 synchronization</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clkdiv_en</name>
          <description>uDMA LVDS clock divider enable configuration register.</description>
          <addressOffset>0x00000030</addressOffset>
          <fields>
            <field>
              <name>rf_clkdiv_en</name>
              <description>Clock divider activation bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clkdiv_cfg</name>
          <description>uDMA LVDS clock divider configuration register.</description>
          <addressOffset>0x00000034</addressOffset>
          <fields>
            <field>
              <name>rf_clkdiv_cfg</name>
              <description>Clock division ratio increased by power of 2 suite. 0 is divided by 2, 1 by 4, 2 by 8&#8230; 7 by 256</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clkdiv_upd</name>
          <description>uDMA LVDS clock divider update configuration register.</description>
          <addressOffset>0x00000038</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>rf_clkdiv_upd</name>
              <description>Apply effectively CLKDIV_CFG configuration</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>orca_cfg</name>
          <description>uDMA ORCA configuration register.</description>
          <addressOffset>0x0000003C</addressOffset>
          <fields>
            <field>
              <name>orca_en</name>
              <description>ORCA Channel enable and start transfer bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>orca_delay</name>
              <description>ORCA delay between first data to TXSYNC signal in cycle for TX  bitfield (minimum 1 cycle delay).
Default value is 0x0 for 1 cycle delay. 0X1 for 2 cycle delay etc.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>orca_size</name>
              <description>ORCA data size in bits bitfield (16Bits maximum).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_sample_cnt</name>
          <description>uDMA LVDS RX sample counter configuration register.</description>
          <addressOffset>0x00000040</addressOffset>
          <fields>
            <field>
              <name>ena</name>
              <description>LVDS event generation on compare match with CMP_VAL configuration bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cmp_val</name>
              <description>LVDS RX sample comparison value configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>spim0</name>
      <description>SPI Master Channel 0</description>
      <baseAddress>0x1A102080</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x1C</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>rx_saddr</name>
          <description>uDMA RX SPIM buffer base address configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>rx_saddr</name>
              <description>RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size</name>
          <description>uDMA RX SPIM buffer size configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>rx_size</name>
              <description>RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg</name>
          <description>uDMA RX SPIM stream configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>RX channel clear and stop transfer
RX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>RX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>datasize</name>
              <description>RX channel transfer size used to increment uDMA SPIM RX buffer address pointer</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>plus_1</name>
                  <description>+1 (8 bits)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_2</name>
                  <description>+2 (16 bits)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_4</name>
                  <description>+4 (32 bits)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_0</name>
                  <description>+0</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_saddr</name>
          <description>uDMA TX SPIM buffer base address configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>tx_saddr</name>
              <description>TX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_size</name>
          <description>uDMA TX SPIM buffer size configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>tx_size</name>
              <description>TX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_cfg</name>
          <description>uDMA TX SPIM stream configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>TX channel clear and stop transfer bitfield
TX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>TX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>TX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="spim0">
      <name>spim1</name>
      <description>SPI Master Channel 1</description>
      <baseAddress>0x1A102100</baseAddress>
      <groupName>udma</groupName>
    </peripheral>
    <peripheral>
      <name>hyper</name>
      <description>uDMA Hyperbus interface</description>
      <baseAddress>0x1A102180</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x48</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>rx_saddr</name>
          <description>uDMA RX HYPERBUS buffer base address configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>rx_saddr</name>
              <description>RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size</name>
          <description>uDMA RX HYPERBUS buffer size configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>rx_size</name>
              <description>RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg</name>
          <description>uDMA RX HYPERBUS stream configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>RX channel clear and stop transfer
RX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>RX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_saddr</name>
          <description>uDMA TX HYPERBUS buffer base address configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>tx_saddr</name>
              <description>TX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_size</name>
          <description>uDMA TX HYPERBUS buffer size configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>tx_size</name>
              <description>TX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_cfg</name>
          <description>uDMA TX HYPERBUS stream configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>TX channel clear and stop transfer bitfield
TX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>TX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>TX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ext_addr</name>
          <description>Memory access address register.</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>saddr</name>
              <description>Memory access address bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg0</name>
          <description>Memory Control Configuration 0 register.</description>
          <addressOffset>0x00000028</addressOffset>
          <resetValue>0x00003700</resetValue>
          <fields>
            <field>
              <name>wrap_size0</name>
              <description>Wrapped Burst Size bitfield</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_used</name>
                  <description>set to not used</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>64_bytes</name>
                  <description>set to 64 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>16_bytes</name>
                  <description>set to 16 bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>32_bytes</name>
                  <description>set to 32 bytes</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>latency0</name>
              <description>Latency Cycle value for HyperRAM bitfield. When using HyperRAM memory, this bit should be set to the same value as the read latency in configuration register of HyperRAM memory the read latency in configuration register of HyperRAM memory.
- Others: 6 CK</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>5_ck</name>
                  <description>set to 5 CK</description>
                  <value>0b0000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6_ck</name>
                  <description>set to 6 CK</description>
                  <value>0b0001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>3_ck</name>
                  <description>set to 3 CK</description>
                  <value>0b1110</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>4_ck</name>
                  <description>set to 4 CK</description>
                  <value>0b1111</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mbr0</name>
              <description>Memory Base Address 0 for RAM bitfield. The base address of addressable region to each memory is set up. Since register can be set in 16M bytes boundary, lower 24 bit is fixed to 0.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg1</name>
          <description>Memory Control Configuration 1 register.</description>
          <addressOffset>0x0000002C</addressOffset>
          <resetValue>0x00888888</resetValue>
          <fields>
            <field>
              <name>wr_csh0</name>
              <description>Write Chip Select Hold After CK Falling Edge bitfield = 1 CK * (1 + val)</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wr_css0</name>
              <description>Write Chip Select Setup to next CK Rising Edge bitfield = 1 CK * (1 + val)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wr_cshi0</name>
              <description>Write Chip Select High Between Operations bitfield = 1.5 CK * (1 + val)</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rd_csh0</name>
              <description>Read Chip Select Hold After CK Falling Edge bitfield = 1 CK * (1 + val)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rd_css0</name>
              <description>Read Chip Select Setup to next CK Rising Edge bitfield = 1 CK * (1 + val)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rd_cshi0</name>
              <description>Read Chip Select High Between Operations bitfield = 1.5 CK * (1 + val)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg2</name>
          <description>Memory Control Configuration 2 register.</description>
          <addressOffset>0x00000030</addressOffset>
          <fields>
            <field>
              <name>wr_max_length0</name>
              <description>Write Maximum Length bitfield = 2 CK * (1 + val)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>rd_max_length0</name>
              <description>Read Maximum Length bitfield (Maximum access data length in order to restrict HyperBus CS# assertion time) = 2 CK * (1 + val)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg3</name>
          <description>Memory Control Configuration 3 register.</description>
          <addressOffset>0x00000034</addressOffset>
          <resetValue>0x00000004</resetValue>
          <fields>
            <field>
              <name>rds_delay_adj</name>
              <description>RDS Delay Configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>wr_max_len_en0</name>
              <description>Write Maximum Length Enable bitfield (enables maximum access data length control for restricting HyperBus CS# assertion time by MAXLEN bit)</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>Disable maximum access data length control.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>Enable maximum access data length control.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rd_max_len_en0</name>
              <description>Read Maximum Length Enable bitfield (enables maximum access data length control for restricting HyperBus CS# assertion time by MAXLEN bit)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable maximum access data length control.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable maximum access data length control.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>crt0</name>
              <description>Configuration Register Target bitfield (indicates whether access is to memory space or register space)
-This bit is mapped to CA[46] bit in command/address cycle to HyperRAM device.
-When using HyperFlash memory, this bit should be set to 0.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>memory</name>
                  <description>Memory space.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>config</name>
                  <description>Configuration register space.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dt0</name>
              <description>Device Type bitfield (set as a device type of connected memory)</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>hyperflash</name>
                  <description>set to HyperFlash</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>hyperram</name>
                  <description>set to HyperRAM</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tco0</name>
              <description>True Continuous Merging Option bitfield (set when the wrap transaction and subsequent continuous transaction can be merged)</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_merge</name>
                  <description>No merging WRAP and INCR.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>merge</name>
                  <description>Merging WRAP and INCR.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>acs0</name>
              <description>Asymmetry Cache System Support bitfield (set when the different wrap size (cache size) is required by multi-core in system)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_merge</name>
                  <description>No merging WRAP and INCR.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>merge</name>
                  <description>Merging WRAP and INCR.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg4</name>
          <description>Memory Control Configuration 4 register.</description>
          <addressOffset>0x00000038</addressOffset>
          <resetValue>0x00003001</resetValue>
          <fields>
            <field>
              <name>wrap_size1</name>
              <description>Wrapped Burst Size bitfield</description>
              <bitOffset>12</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>not_used</name>
                  <description>set to not used</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>64_bytes</name>
                  <description>set to 64 bytes</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>16_bytes</name>
                  <description>set to 16 bytes</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>32_bytes</name>
                  <description>set to 32 bytes</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>latency1</name>
              <description>This bit is ignored when the DEVTYPE in HYPERBUS_CTRL_MCRi register is chosen to the HyperFlash memory (Defult latency is 1 for write, 5 for read).</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>mbr1</name>
              <description>Memory Base Address1 for FLASH bitfield. HYPERBUS_MBRi+1 register for CSi+1# must be set higher than HYPERBUS_MBRi register for CSi# </description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg5</name>
          <description>Memory Control Configuration 5 register.</description>
          <addressOffset>0x0000003C</addressOffset>
          <resetValue>0x00888888</resetValue>
          <fields>
            <field>
              <name>wr_csh1</name>
              <description>Write Chip Select Hold After CK Falling Edge bitfield = 1 CK * (1 + val)</description>
              <bitOffset>20</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wr_css1</name>
              <description>Write Chip Select Setup to next CK Rising Edge bitfield = 1 CK * (1 + val)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>wr_cshi1</name>
              <description>Write Chip Select High Between Operations bitfield = 1.5 CK * (1 + val)</description>
              <bitOffset>12</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rd_csh1</name>
              <description>Read Chip Select Hold After CK Falling Edge bitfield = 1 CK * (1 + val)</description>
              <bitOffset>8</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rd_css1</name>
              <description>Read Chip Select Setup to next CK Rising Edge bitfield = 1 CK * (1 + val)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>rd_cshi1</name>
              <description>Read Chip Select High Between Operations bitfield = 1.5 CK * (1 + val)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg6</name>
          <description>Memory Control Configuration 6 register.</description>
          <addressOffset>0x00000040</addressOffset>
          <fields>
            <field>
              <name>wr_max_length1</name>
              <description>Write Maximum Length bitfield = 2 CK * (1 + val)</description>
              <bitOffset>16</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
            <field>
              <name>rd_max_length1</name>
              <description>Read Maximum Length bitfield (Maximum access data length in order to restrict HyperBus CS# assertion time) = 2 CK * (1 + val)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>9</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_cfg7</name>
          <description>Memory Control Configuration 7 register.</description>
          <addressOffset>0x00000044</addressOffset>
          <resetValue>0x00000004</resetValue>
          <fields>
            <field>
              <name>wr_max_len_en1</name>
              <description>Write Maximum Length Enable bitfield (enables maximum access data length control for restricting HyperBus CS# assertion time by MAXLEN bit)</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable maximum access data length control.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable maximum access data length control.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rd_max_len_en1</name>
              <description>Read Maximum Length Enable bitfield (enables maximum access data length control for restricting HyperBus CS# assertion time by MAXLEN bit)</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>Disable maximum access data length control.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enable</name>
                  <description>Enable maximum access data length control.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>crt1</name>
              <description>Configuration Register Target bitfield (indicates whether access is to memory space or register space)
This bit is mapped to CA[46] bit in command/address cycle to HyperRAM device.
When using HyperFlash memory, this bit should be set to 0.</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>memory</name>
                  <description>Memory space.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>config</name>
                  <description>Configuration register space.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>dt1</name>
              <description>Device Type bitfield (set as a device type of connected memory)</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>hyperflash</name>
                  <description>set to HyperFlash</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>hyperram</name>
                  <description>set to HyperRAM</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tco1</name>
              <description>True Continuous Merging Option bitfield (set when the wrap transaction and subsequent continuous transaction can be merged)</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_merge</name>
                  <description>No merging WRAP and INCR.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>merge</name>
                  <description>Merging WRAP and INCR.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>acs1</name>
              <description>Asymmetry Cache System Support bitfield (set when the different wrap size (cache size) is required by multi-core in system)</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_merge</name>
                  <description>No merging WRAP and INCR.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>merge</name>
                  <description>Merging WRAP and INCR.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>uart</name>
      <description>uDMA UART interface</description>
      <baseAddress>0x1A102200</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x28</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>rx_saddr</name>
          <description>uDMA RX UART buffer base address configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>rx_saddr</name>
              <description>RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size</name>
          <description>uDMA RX UART buffer size configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>rx_size</name>
              <description>RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg</name>
          <description>uDMA RX UART stream configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>RX channel clear and stop transfer
RX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>RX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_saddr</name>
          <description>uDMA TX UART buffer base address configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>tx_saddr</name>
              <description>TX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_size</name>
          <description>uDMA TX UART buffer size configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>tx_size</name>
              <description>TX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_cfg</name>
          <description>uDMA TX UART stream configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>TX channel clear and stop transfer bitfield
TX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>TX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>TX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>status</name>
          <description>uDMA UART status register.</description>
          <addressOffset>0x00000020</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>rx_pe</name>
              <description>RX parity error status flag</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_error</name>
                  <description>set to no error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>RX parity error occurred</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>rx_busy</name>
              <description>RX busy status flag</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no RX transfer on-going</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>RX transfer on-going</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_busy</name>
              <description>TX busy status flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no TX transfer on-going</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>TX transfer on-going</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>setup</name>
          <description>UDMA UART configuration register.</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>clkdiv</name>
              <description>UART Clock divider configuration bitfield. The baudrate is equal to SOC_FREQ/CLKDIV.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>rx_ena</name>
              <description>RX transceiver configuration bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tx_ena</name>
              <description>TX transceiver configuration bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>stop_bits</name>
              <description>Stop bits length bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>1_stop_bit</name>
                  <description>set to 1 stop bit</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>2_stop_bits</name>
                  <description>set to 2 stop bits</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bit_length</name>
              <description>Character length bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>5_bits</name>
                  <description>set to 5 bits</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>6_bits</name>
                  <description>set to 6 bits</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>7_bits</name>
                  <description>set to 7 bits</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>8_bits</name>
                  <description>set to 8 bits</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>parity_ena</name>
              <description>Parity bit generation and check configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>i2c0</name>
      <description>I2C Channel 0</description>
      <baseAddress>0x1A102280</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x28</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>rx_saddr</name>
          <description>uDMA RX I2C buffer base address configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>rx_saddr</name>
              <description>RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size</name>
          <description>uDMA RX I2C buffer size configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>rx_size</name>
              <description>RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg</name>
          <description>uDMA RX I2C stream configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>RX channel clear and stop transfer
RX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>RX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_saddr</name>
          <description>uDMA TX I2C buffer base address configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>tx_saddr</name>
              <description>TX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_size</name>
          <description>uDMA TX I2C buffer size configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>tx_size</name>
              <description>TX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_cfg</name>
          <description>uDMA TX I2C stream configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>TX channel clear and stop transfer bitfield
TX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>TX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>TX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>status</name>
          <description>uDMA I2C Status register.</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>arb_lost</name>
              <description>I2C arbitration lost status flag</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>no_error</name>
                  <description>set to no error</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>arbitration lost error</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>busy</name>
              <description>I2C bus busy status flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no transfer on-going</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>transfer_on-going</name>
                  <description>set to transfer on-going</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>setup</name>
          <description>uDMA I2C Configuration register.</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>do_rst</name>
              <description>Reset command used to abort the on-going transfer and clear busy and arbitration lost status flags.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="i2c0">
      <name>i2c1</name>
      <description>I2C Channel 1</description>
      <baseAddress>0x1A102300</baseAddress>
      <groupName>udma</groupName>
    </peripheral>
    <peripheral>
      <name>memcpy</name>
      <description>uDMA MEMCPY interface</description>
      <baseAddress>0x1A102380</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x2C</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>rx_saddr</name>
          <description>uDMA RX MEMCPY buffer base address configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>rx_saddr</name>
              <description>RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size</name>
          <description>uDMA RX MEMCPY buffer size configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>rx_size</name>
              <description>RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg</name>
          <description>uDMA RX MEMCPY stream configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>RX channel clear and stop transfer
RX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>RX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_saddr</name>
          <description>uDMA TX MEMCPY buffer base address configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>tx_saddr</name>
              <description>TX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_size</name>
          <description>uDMA TX MEMCPY buffer size configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>tx_size</name>
              <description>TX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>tx_cfg</name>
          <description>uDMA TX MEMCPY stream configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>TX channel clear and stop transfer bitfield
TX transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>TX channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>TX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>dst_addr</name>
          <description>MEMCPY TX destination address configuration register.</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>dst_addr</name>
              <description>TX destination start address configuration bitfield. MEMCPY TX transfer copy data from L2 TX_CFG.TX_SADDR address to FC_TCDM or L2 memories DST_ADDR address.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>src_addr</name>
          <description>MEMCPY RX source address configuration register.</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>src_addr</name>
              <description>RX source start address configuration bitfield. MEMCPY RX transfer copy data from FC_TCDM or L2 memories SRC_ADDR address to L2 RX_CFG.RX_SADDR address.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>mem_sel</name>
          <description>MEMCPY memory source/destination select configuration register.</description>
          <addressOffset>0x00000028</addressOffset>
          <fields>
            <field>
              <name>mem_sel</name>
              <description>Memory selection configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>l2_from/to_fc_tcdm</name>
                  <description>set to L2 from/to FC_TCDM</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>l2_from/to_l2</name>
                  <description>set to L2 from/to L2</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>i2s</name>
      <description>uDMA I2S interface</description>
      <baseAddress>0x1A102400</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x38</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>rx_saddr_ch0</name>
          <description>uDMA RX I2S channel 0 buffer base address configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>rx_saddr</name>
              <description>I2S channel 0 RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size_ch0</name>
          <description>uDMA RX I2S channel 0 buffer size configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>rx_size</name>
              <description>I2S channel 0 RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg_ch0</name>
          <description>uDMA RX I2S channel 0 stream configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <resetValue>0x00000004</resetValue>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>I2S channel 0 RX Channel clear and stop transfer
I2S channel 0 RX Transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description> pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>I2S channel 0 RX Channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>datasize</name>
              <description>RX channel transfer size used to increment uDMA I2S channel 0 RX buffer address pointer</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>plus_1</name>
                  <description>+1 (8 bits)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_2</name>
                  <description>+2 (16 bits)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_4</name>
                  <description>+4 (32 bits)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_0</name>
                  <description>+0</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>I2S channel 0 RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_saddr_ch1</name>
          <description>uDMA RX I2S channel 1 buffer base address configuration register.</description>
          <addressOffset>0x00000010</addressOffset>
          <fields>
            <field>
              <name>tx_saddr</name>
              <description>I2S channel 1 RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size_ch1</name>
          <description>uDMA RX I2S channel 1 buffer size configuration register.</description>
          <addressOffset>0x00000014</addressOffset>
          <fields>
            <field>
              <name>tx_size</name>
              <description>I2S channel 1 RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg_ch1</name>
          <description>uDMA RX I2S channel 1 stream configuration register.</description>
          <addressOffset>0x00000018</addressOffset>
          <resetValue>0x00000004</resetValue>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>I2S channel 1 RX Channel clear and stop transfer
I2S channel 1 RX Transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>stop_and_clear</name>
                  <description>stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>no_pending</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>pending</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>I2S channel 1 RX Channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>start</name>
                  <description>enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>datasize</name>
              <description>RX channel transfer size used to increment uDMA I2S channel 1 RX buffer address pointer</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>plus_1</name>
                  <description>+1 (8 bits)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_2</name>
                  <description>+2 (16 bits)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_4</name>
                  <description>+4 (32 bits)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_0</name>
                  <description>+0</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>I2S channel 1 RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_ext</name>
          <description>I2S external clock configuration register.</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>ext_bits_word</name>
              <description>External clock word length in bits bitfield. The value is (num bits - 1).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_clkgen0</name>
          <description>I2S clock and WS generator 0 configuration register.</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>clk_div</name>
              <description>Clock generator 0 clock divider related to SoC clock frequency.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>clk_en</name>
              <description>Clock generator 0 enable bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>enabled. Clock and WS signal are generated.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bits_word</name>
              <description>Clock generator 0 word length in bits bitfield. The value is (num bits - 1).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_clkgen1</name>
          <description>I2S clock and WS generator 1 configuration register.</description>
          <addressOffset>0x00000028</addressOffset>
          <fields>
            <field>
              <name>clk_div</name>
              <description>Clock generator 1 clock divider related to SoC clock frequency.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>clk_en</name>
              <description>Clock generator 1 enable bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>enabled. Clock and WS signal are generated.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>bits_word</name>
              <description>Clock generator 1 word length in bits bitfield. The value is (num bits - 1).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>chmode</name>
          <description>I2S channels mode configuration register.</description>
          <addressOffset>0x0000002C</addressOffset>
          <fields>
            <field>
              <name>ch1_mode</name>
              <description>I2S channel 1 clock/WS mode configuration bitfield</description>
              <bitOffset>26</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>clock_gen_0</name>
                  <description>use clock generator 0 (clock and WS generated by clkgen)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clock_gen_1</name>
                  <description>use clock generator 1 (clock and WS generated by clkgen)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>ext clock int ws - use external clock but internal generated WS by clock generator 0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>ext clock ext ws - use external clock and external WS</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch0_mode</name>
              <description>I2S channel 0 clock/WS mode configuration bitfield</description>
              <bitOffset>24</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>clock_gen_0</name>
                  <description>use clock generator 0 (clock and WS generated by clkgen)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>clock_gen_1</name>
                  <description>use clock generator 1 (clock and WS generated by clkgen)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_2</name>
                  <description>ext clock int ws - use external clock but internal generated WS by clock generator 0</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_3</name>
                  <description>ext clock ext ws - use external clock and external WS</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch1_useddr</name>
              <description>I2S channel 1 DDR mode activation bitfield</description>
              <bitOffset>17</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch0_useddr</name>
              <description>I2S channel 0 DDR mode activation bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch1_pdm_en</name>
              <description>I2S channel 1 PDM demodulation activation bitfield</description>
              <bitOffset>13</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch0_pdm_en</name>
              <description>I2S channel 0 PDM demodulation activation bitfield</description>
              <bitOffset>12</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch1_pdm_usefilter</name>
              <description>I2S channel 1 PDM filter activation bitfield</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch0_pdm_usefilter</name>
              <description>I2S channel 0 PDM filter activation bitfield</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch1_lsb_first</name>
              <description>I2S channel 1 LSB first configuration for word serialization bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>msb_first</name>
                  <description>set to MSB first</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lsb_first</name>
                  <description>set to LSB first</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ch0_lsb_first</name>
              <description>I2S channel 0 LSB first configuration for word serialization bitfield</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>msb_first</name>
                  <description>set to MSB first</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>lsb_first</name>
                  <description>set to LSB first</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>filt_ch0</name>
          <description>I2S channel 0 filtering configuration register.</description>
          <addressOffset>0x00000030</addressOffset>
          <fields>
            <field>
              <name>shift</name>
              <description>I2S channel 0 PDM filter normalisation right shift value bitfield.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>decimation</name>
              <description>I2S channel 0 PDM filter decimation value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>filt_ch1</name>
          <description>I2S channel 1 filtering configuration register.</description>
          <addressOffset>0x00000034</addressOffset>
          <fields>
            <field>
              <name>shift</name>
              <description>I2S channel 1 PDM filter normalisation right shift value bitfield.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>3</bitWidth>
            </field>
            <field>
              <name>decimation</name>
              <description>I2S channel 1 PDM filter decimation value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>10</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>cpi</name>
      <description>uDMA CPI interface</description>
      <baseAddress>0x1A102480</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x34</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>rx_saddr</name>
          <description>uDMA RX CPI buffer base address configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>rx_saddr</name>
              <description>RX buffer base address bitfield:
- Read: returns value of the buffer pointer until transfer is finished. Else returns 0.
- Write: sets RX buffer base address</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_size</name>
          <description>uDMA RX CPI buffer size configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>rx_size</name>
              <description>RX buffer size bitfield in bytes. (128kBytes maximum)
- Read: returns remaining buffer size to transfer.
- Write: sets buffer size.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>17</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>rx_cfg</name>
          <description>uDMA RX CPI stream configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>clr_pending</name>
              <description>RX Channel clear and stop transfer
RX Transfer pending in queue status flag</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>stop and clear &#8211; stop and clear the on-going transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no pending transfer in the queue</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>pending transfer in the queue</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>en</name>
              <description>RX Channel enable and start transfer bitfield
This signal is used also to queue a transfer if one is already ongoing.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disable</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>start &#8211; enable and start the transfer</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>datasize</name>
              <description>RX channel transfer size used to increment uDMA CPI RX buffer address pointer</description>
              <bitOffset>1</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>plus_1</name>
                  <description>+1 (8 bits)</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_2</name>
                  <description>+2 (16 bits)</description>
                  <value>0b01</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_4</name>
                  <description>+4 (32 bits)</description>
                  <value>0b10</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>plus_0</name>
                  <description>+0</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>continous</name>
              <description>RX channel continuous mode bitfield
At the end of the buffer transfer, the uDMA reloads the address / buffer size and starts a new transfer.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_glob</name>
          <description>uDMA CPI Global configuration register.</description>
          <addressOffset>0x00000020</addressOffset>
          <fields>
            <field>
              <name>en</name>
              <description>CPI interface acquisition enable bitfield
The enable/disable happens only at the beginning of a frame, meaning when VSYNC pulse occurs.</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>shift</name>
              <description>Right shift value for final pixel normalisation bitfield. Not used if CFG_GLOB.FORMAT = BYPASS</description>
              <bitOffset>11</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
            <field>
              <name>format</name>
              <description>Input frame format bitfield
- 3&#8217;b101: BYPASS_BIGEND</description>
              <bitOffset>8</bitOffset>
              <bitWidth>3</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>rgb565</name>
                  <description>set to RGB565</description>
                  <value>0b000</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rgb555</name>
                  <description>set to RGB555</description>
                  <value>0b001</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>rgb444</name>
                  <description>set to RGB444</description>
                  <value>0b010</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>bypass_litend</name>
                  <description>set to BYPASS_LITEND</description>
                  <value>0b100</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>frameslice_en</name>
              <description>Input frame slicing bitfield</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>framedrop_val</name>
              <description>Frame dropping value bitfield.</description>
              <bitOffset>1</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>framedrop_en</name>
              <description>Frame dropping bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_ll</name>
          <description>uDMA CPI Lower Left corner configuration register.</description>
          <addressOffset>0x00000024</addressOffset>
          <fields>
            <field>
              <name>frameslice_lly</name>
              <description>Y coordinate of lower left corner of slice bitfield. Origin reference of a frame is left up corner.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>frameslice_llx</name>
              <description>X coordinate of lower left corner of slice bitfield. Origin reference of a frame is left up corner.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_ur</name>
          <description>uDMA CPI Upper Right corner configuration register.</description>
          <addressOffset>0x00000028</addressOffset>
          <fields>
            <field>
              <name>frameslice_ury</name>
              <description>Y coordinate of upper right corner of slice bitfield. Origin reference of a frame is left up corner.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
            <field>
              <name>frameslice_urx</name>
              <description>X coordinate of upper right corner of slice bitfield. Origin reference of a frame is left up corner.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_size</name>
          <description>uDMA CPI Horizontal Resolution configuration register.</description>
          <addressOffset>0x0000002C</addressOffset>
          <fields>
            <field>
              <name>rowlen</name>
              <description>Frame horizontal pixel length bitfield. It is used for slice mode. Value set into the bitfield must be equal to (rowlen - 1).</description>
              <bitOffset>16</bitOffset>
              <bitWidth>16</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_filter</name>
          <description>uDMA CPI RGB coefficients configuration register.</description>
          <addressOffset>0x00000030</addressOffset>
          <fields>
            <field>
              <name>r_coeff</name>
              <description>R component coefficient bitfield. Not used if CFG_GLOB.FORMAT = BYPASS.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>g_coeff</name>
              <description>G component coefficient bitfield.Not used if CFG_GLOB.FORMAT = BYPASS.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>b_coeff</name>
              <description>B component coefficient bitfield. Not used if CFG_GLOB.FORMAT = BYPASS.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>udma_ctrl</name>
      <description>uDMA control unit</description>
      <baseAddress>0x1A102780</baseAddress>
      <groupName>udma</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x8</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>cfg_cg</name>
          <description>uDMA interfaces clock gate configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>cpi</name>
              <description>uDMA interfaces clock gate configuration for CPI</description>
              <bitOffset>9</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>CPI interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>CPI interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i2s</name>
              <description>uDMA interfaces clock gate configuration for I2S</description>
              <bitOffset>8</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>I2S interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>I2S interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>tcdm</name>
              <description>uDMA interfaces clock gate configuration for TCDM</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>TCDM interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>TCDM interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i2c1</name>
              <description>uDMA interfaces clock gate configuration for I2C1</description>
              <bitOffset>6</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>I2C1 interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>I2C1 interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>i2c0</name>
              <description>uDMA interfaces clock gate configuration for I2C0</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>I2C0 interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>I2C0 interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>uart</name>
              <description>uDMA interfaces clock gate configuration for UART</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>UART interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>UART interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>hyper</name>
              <description>uDMA interfaces clock gate configuration for HYPER</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>HYPER interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>HYPER interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spim1</name>
              <description>uDMA interfaces clock gate configuration for SPIM1</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>SPIM1 interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>SPIM1 interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>spim0</name>
              <description>uDMA interfaces clock gate configuration for SPIM0</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>SPIM0 interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>SPIM0 interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>lvds</name>
              <description>uDMA interfaces clock gate configuration for LVDS</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>LVDS interface clock gate is enabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>LVDS interface clock gate is disabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cfg_event</name>
          <description>uDMA interfaces trigger events configuration register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>evt3</name>
              <description>uDMA interfaces trigger event 3 configuration bitfield. CFG_EVT3 selects which SoC event is propageted to uDMA interface trigger event 3.</description>
              <bitOffset>24</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>evt2</name>
              <description>uDMA interfaces trigger event 2 configuration bitfield. CFG_EVT2 selects which SoC event is propageted to uDMA interface trigger event 2.</description>
              <bitOffset>16</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>evt1</name>
              <description>uDMA interfaces trigger event 1 configuration bitfield. CFG_EVT1 selects which SoC event is propageted to uDMA interface trigger event 1.</description>
              <bitOffset>8</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
            <field>
              <name>evt0</name>
              <description>uDMA interfaces trigger event 0 configuration bitfield. CFG_EVT0 selects which SoC event is propageted to uDMA interface trigger event 0.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>fc_ctrl</name>
      <description>FC control unit</description>
      <baseAddress>0x1B200000</baseAddress>
      <groupName>fc_subsystem</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x44</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>eoc</name>
          <description>End of computation status register.</description>
          <addressOffset>0x00000000</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eoc</name>
              <description>End of computation status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>computation still on-going on SoC domain and/or Cluster domain.</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>no more computation on SoC domain nor Cluster domain.</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>boot_addr</name>
          <description>Boot address configuration register.</description>
          <addressOffset>0x00000040</addressOffset>
          <resetValue>0x1A000000</resetValue>
          <fields>
            <field>
              <name>ba</name>
              <description>Boot address configuration bitfield. The FC_CORE will fetch first instruction at (BA+RESET_EXCEPTION_OFFSET).</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral derivedFrom="cl_timer_unit">
      <name>fc_timer_unit</name>
      <description>FC timer</description>
      <baseAddress>0x1B200400</baseAddress>
      <groupName>fc_subsystem</groupName>
    </peripheral>
    <peripheral>
      <name>fc_event_unit</name>
      <description>FC event unit</description>
      <baseAddress>0x1B200800</baseAddress>
      <groupName>fc_subsystem</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x704</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>evt_mask</name>
          <description>Input event mask configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>em</name>
              <description>Input event mask configuration bitfield:
- EM[i]=1'b0: Input event request i is masked
- EM[i]=1'b1: Input event request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_and</name>
          <description>Input event mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000004</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ema</name>
              <description>Input event mask configuration bitfield update with bitwise AND operation. It allows clearing EM[i] if EMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>evt_mask_or</name>
          <description>Input event mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>emo</name>
              <description>Input event mask configuration bitfield update with bitwise OR operation. It allows setting EM[i] if EMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask</name>
          <description>Interrupt request mask configuration register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <fields>
            <field>
              <name>im</name>
              <description>Interrupt request mask configuration bitfield:
- bit[i]=1'b0: Interrupt request i is masked
- bit[i]=1'b1: Interrupt request i is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_and</name>
          <description>Interrupt request mask update command register with bitwise AND operation.</description>
          <addressOffset>0x00000010</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ima</name>
              <description>Interrupt request mask configuration bitfield update with bitwise AND operation. It allows clearing IM[i] if IMA[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>irq_mask_or</name>
          <description>Interrupt request mask update command register with bitwise OR operation.</description>
          <addressOffset>0x00000014</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>imo</name>
              <description>Interrupt request mask configuration bitfield update with bitwise OR operation. It allows setting IM[i] if IMO[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>clock_status</name>
          <description>FC_CORE clock status register.</description>
          <addressOffset>0x00000018</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cs</name>
              <description>FC_CORE clock status bitfield:
- CS=1'b0: FC_CORE clocked is gated
- CS=1'b1: FC_CORE clocked is running</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer</name>
          <description>Pending input events status register.</description>
          <addressOffset>0x0000001C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>eb</name>
              <description>Pending input events status bitfield.
EB[i]=1'b1 means that one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_masked</name>
          <description>Pending input events status register with EVT_MASK applied.</description>
          <addressOffset>0x00000020</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ebm</name>
              <description>Pending input events status bitfield with EM applied.
EBM[i]=1'b1 means that one or more input event i request are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_irq_masked</name>
          <description>Pending input events status register with IRQ_MASK applied.</description>
          <addressOffset>0x00000024</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ibm</name>
              <description>Pending input events status bitfield with IM applied.
IBM[i]=1'b1 means that one or more input events i are pending.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>event_buffer_clear</name>
          <description>Pending input events status clear command register.</description>
          <addressOffset>0x00000028</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>ebc</name>
              <description>Pending input events status clear command bitfield. It allows clearing EB[i] if EBC[i]=1'b1.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sec_irq_mask</name>
          <description>FC_CORE secured mode interrupt request mask configuration register.</description>
          <addressOffset>0x00000040</addressOffset>
          <fields>
            <field>
              <name>sim</name>
              <description>Interrupt request mask configuration bitfield when FC_CORE is in secured mode:
- bit[i]=1'b0: Interrupt request I is masked
- bit[i]=1'b1: Interrupt request I is not masked</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remote_sw_event_0_trig</name>
          <description>Remote software event 0 trigger command register.</description>
          <addressOffset>0x00000600</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>trig</name>
              <description>Writing any value will trigger SoC software event 0</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remote_sw_event_1_trig</name>
          <description>Remote software event 1 trigger command register.</description>
          <addressOffset>0x00000604</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>trig</name>
              <description>Writing any value will trigger SoC software event 1</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remote_sw_event_2_trig</name>
          <description>Remote software event 2 trigger command register.</description>
          <addressOffset>0x00000608</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>trig</name>
              <description>Writing any value will trigger SoC software event 2</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remote_sw_event_3_trig</name>
          <description>Remote software event 3 trigger command register.</description>
          <addressOffset>0x0000060C</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>trig</name>
              <description>Writing any value will trigger SoC software event 3</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remote_sw_event_4_trig</name>
          <description>Remote software event 4 trigger command register.</description>
          <addressOffset>0x00000610</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>trig</name>
              <description>Writing any value will trigger SoC software event 4</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remote_sw_event_5_trig</name>
          <description>Remote software event 5 trigger command register.</description>
          <addressOffset>0x00000614</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>trig</name>
              <description>Writing any value will trigger SoC software event 5</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remote_sw_event_6_trig</name>
          <description>Remote software event 6 trigger command register.</description>
          <addressOffset>0x00000618</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>trig</name>
              <description>Writing any value will trigger SoC software event 6</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>remote_sw_event_7_trig</name>
          <description>Remote software event 7 trigger command register.</description>
          <addressOffset>0x0000061C</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>trig</name>
              <description>Writing any value will trigger SoC software event 7</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>soc_periph_event_id</name>
          <description>SoC peripheral event ID status register.</description>
          <addressOffset>0x00000700</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>valid</name>
              <description>Validity bit of SOC_PERIPH_EVENT_ID.ID bitfield.</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>id</name>
              <description>Oldest SoC peripheral event ID status bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>8</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>fc_icache_ctrl</name>
      <description>FC instruction cache control unit</description>
      <baseAddress>0x1B201400</baseAddress>
      <groupName>fc_subsystem</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x10</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>enable</name>
          <description>FC instruction cache unit enable configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>en</name>
              <description>FC instruction cache enable configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>flush</name>
          <description>FC instruction cache unit flush command register.</description>
          <addressOffset>0x00000004</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>fl</name>
              <description>FC instruction cache fully flush command.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>sel_flush</name>
          <description>FC instruction cache unit selective flush command register.</description>
          <addressOffset>0x00000008</addressOffset>
          <access>write-only</access>
          <fields>
            <field>
              <name>addr</name>
              <description>FC instruction cache selective flush address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>status</name>
          <description>FC instruction cache unit status register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>status</name>
              <description>FC instruction cache pending action status flag</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>VAL_0</name>
                  <description>no pending caching action</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>pending caching action</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
    <peripheral>
      <name>fc_core</name>
      <description>FC  Core 0 (Debug Unit)</description>
      <baseAddress>0x1B300000</baseAddress>
      <groupName>fc_subsystem</groupName>
      <addressBlock>
        <offset>0</offset>
        <size>0x7C54</size>
        <usage>registers</usage>
      </addressBlock>
      <registers>
        <register>
          <name>ctrl</name>
          <description>Debug control configuration register.</description>
          <addressOffset>0x00000000</addressOffset>
          <fields>
            <field>
              <name>halt_halt_status</name>
              <description>Debug mode configuration bitfield
Debug mode status bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-write</access>
              <enumeratedValues>
                <usage>write</usage>
                <enumeratedValue>
                  <name>exit_debug</name>
                  <description>exits debug mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enter debug &#8211; enters debug mode breaking code execution</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running_mode</name>
                  <description>set to running mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>debug_mode</name>
                  <description>set to debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sste</name>
              <description>Single step mode configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>hit</name>
          <description>Debug hit status register.</description>
          <addressOffset>0x00000004</addressOffset>
          <fields>
            <field>
              <name>sleep</name>
              <description>Sleep mode status bitfield</description>
              <bitOffset>16</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>running</name>
                  <description>core is in running state</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>sleeping &#8211; core is in sleeping state and waits for en event to wake up</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ssth</name>
              <description>Single step hit status bitfield
Sticky bit that must be cleared by external debugger.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>single step mode disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>enabled &#8211; single step mode enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>ie</name>
          <description>Debug exception trap enable configuration register.</description>
          <addressOffset>0x00000008</addressOffset>
          <fields>
            <field>
              <name>ecall</name>
              <description>Environment call trap configuration bitfield</description>
              <bitOffset>11</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>cause_trap</name>
                  <description> exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsu_dup</name>
              <description>Load/store access fault trap configuration bitfield
This bitfield is duplicates the  ELSU bitfield.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>cause trap &#8211; exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>elsu</name>
              <description>Load/store access fault trap configuration bitfield</description>
              <bitOffset>5</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>cause trap &#8211; exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>ebrk</name>
              <description>Environment break trap configuration bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>cause trap &#8211; exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>eill</name>
              <description>Illegal instruction trap configuration bitfield</description>
              <bitOffset>2</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>normal</name>
                  <description>normal exception behavior mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>cause trap &#8211; exception causes trap and core switch into debug mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>cause</name>
          <description>Debug trap cause status register.</description>
          <addressOffset>0x0000000C</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>irq</name>
              <description>Core in debug mode due to interrupt trap status bitfield</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>false</name>
                  <description>feature is set to false</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>true</name>
                  <description>feature is set to true</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cause</name>
              <description>Exception ID bitfield. If IRQ is 1'b1 contains interrupt number otherwise
- 6'h0b sigecall - eCall machine mode
- 6'h1f sigstop - core was halted by an external signal</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>sigill</name>
                  <description>Illegal Instruction</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sigtrap</name>
                  <description>breakpoint</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sigecall</name>
                  <description>eCall user mode</description>
                  <value>0x0B</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr0</name>
          <description>Core general purpose register 0 value register.</description>
          <addressOffset>0x00000400</addressOffset>
          <fields>
            <field>
              <name>gpr0</name>
              <description>General purpose register 0 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr1</name>
          <description>Core general purpose register 1 value register.</description>
          <addressOffset>0x00000404</addressOffset>
          <fields>
            <field>
              <name>gpr1</name>
              <description>General purpose register 1 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr2</name>
          <description>Core general purpose register 2 value register.</description>
          <addressOffset>0x00000408</addressOffset>
          <fields>
            <field>
              <name>gpr2</name>
              <description>General purpose register 2 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr3</name>
          <description>Core general purpose register 3 value register.</description>
          <addressOffset>0x0000040C</addressOffset>
          <fields>
            <field>
              <name>gpr3</name>
              <description>General purpose register 3 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr4</name>
          <description>Core general purpose register 4 value register.</description>
          <addressOffset>0x00000410</addressOffset>
          <fields>
            <field>
              <name>gpr4</name>
              <description>General purpose register 4 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr5</name>
          <description>Core general purpose register 5 value register.</description>
          <addressOffset>0x00000414</addressOffset>
          <fields>
            <field>
              <name>gpr5</name>
              <description>General purpose register 5 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr6</name>
          <description>Core general purpose register 6 value register.</description>
          <addressOffset>0x00000418</addressOffset>
          <fields>
            <field>
              <name>gpr6</name>
              <description>General purpose register 6 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr7</name>
          <description>Core general purpose register 7 value register.</description>
          <addressOffset>0x0000041C</addressOffset>
          <fields>
            <field>
              <name>gpr7</name>
              <description>General purpose register 7 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr8</name>
          <description>Core general purpose register 8 value register.</description>
          <addressOffset>0x00000420</addressOffset>
          <fields>
            <field>
              <name>gpr8</name>
              <description>General purpose register 8 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr9</name>
          <description>Core general purpose register 9 value register.</description>
          <addressOffset>0x00000424</addressOffset>
          <fields>
            <field>
              <name>gpr9</name>
              <description>General purpose register 9 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr10</name>
          <description>Core general purpose register 10 value register.</description>
          <addressOffset>0x00000428</addressOffset>
          <fields>
            <field>
              <name>gpr10</name>
              <description>General purpose register 10 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr11</name>
          <description>Core general purpose register 11 value register.</description>
          <addressOffset>0x0000042C</addressOffset>
          <fields>
            <field>
              <name>gpr11</name>
              <description>General purpose register 11 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr12</name>
          <description>Core general purpose register 12 value register.</description>
          <addressOffset>0x00000430</addressOffset>
          <fields>
            <field>
              <name>gpr12</name>
              <description>General purpose register 12 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr13</name>
          <description>Core general purpose register 13 value register.</description>
          <addressOffset>0x00000434</addressOffset>
          <fields>
            <field>
              <name>gpr13</name>
              <description>General purpose register 13 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr14</name>
          <description>Core general purpose register 14 value register.</description>
          <addressOffset>0x00000438</addressOffset>
          <fields>
            <field>
              <name>gpr14</name>
              <description>General purpose register 14 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr15</name>
          <description>Core general purpose register 15 value register.</description>
          <addressOffset>0x0000043C</addressOffset>
          <fields>
            <field>
              <name>gpr15</name>
              <description>General purpose register 15 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr16</name>
          <description>Core general purpose register 16 value register.</description>
          <addressOffset>0x00000440</addressOffset>
          <fields>
            <field>
              <name>gpr16</name>
              <description>General purpose register 16 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr17</name>
          <description>Core general purpose register 17 value register.</description>
          <addressOffset>0x00000444</addressOffset>
          <fields>
            <field>
              <name>gpr17</name>
              <description>General purpose register 17 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr18</name>
          <description>Core general purpose register 18 value register.</description>
          <addressOffset>0x00000448</addressOffset>
          <fields>
            <field>
              <name>gpr18</name>
              <description>General purpose register 18 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr19</name>
          <description>Core general purpose register 19 value register.</description>
          <addressOffset>0x0000044C</addressOffset>
          <fields>
            <field>
              <name>gpr19</name>
              <description>General purpose register 19 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr20</name>
          <description>Core general purpose register 20 value register.</description>
          <addressOffset>0x00000450</addressOffset>
          <fields>
            <field>
              <name>gpr20</name>
              <description>General purpose register 20 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr21</name>
          <description>Core general purpose register 21 value register.</description>
          <addressOffset>0x00000454</addressOffset>
          <fields>
            <field>
              <name>gpr21</name>
              <description>General purpose register 21 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr22</name>
          <description>Core general purpose register 22 value register.</description>
          <addressOffset>0x00000458</addressOffset>
          <fields>
            <field>
              <name>gpr22</name>
              <description>General purpose register 22 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr23</name>
          <description>Core general purpose register 23 value register.</description>
          <addressOffset>0x0000045C</addressOffset>
          <fields>
            <field>
              <name>gpr23</name>
              <description>General purpose register 23 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr24</name>
          <description>Core general purpose register 24 value register.</description>
          <addressOffset>0x00000460</addressOffset>
          <fields>
            <field>
              <name>gpr24</name>
              <description>General purpose register 24 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr25</name>
          <description>Core general purpose register 25 value register.</description>
          <addressOffset>0x00000464</addressOffset>
          <fields>
            <field>
              <name>gpr25</name>
              <description>General purpose register 25 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr26</name>
          <description>Core general purpose register 26 value register.</description>
          <addressOffset>0x00000468</addressOffset>
          <fields>
            <field>
              <name>gpr26</name>
              <description>General purpose register 26 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr27</name>
          <description>Core general purpose register 27 value register.</description>
          <addressOffset>0x0000046C</addressOffset>
          <fields>
            <field>
              <name>gpr27</name>
              <description>General purpose register 27 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr28</name>
          <description>Core general purpose register 28 value register.</description>
          <addressOffset>0x00000470</addressOffset>
          <fields>
            <field>
              <name>gpr28</name>
              <description>General purpose register 28 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr29</name>
          <description>Core general purpose register 29 value register.</description>
          <addressOffset>0x00000474</addressOffset>
          <fields>
            <field>
              <name>gpr29</name>
              <description>General purpose register 29 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr30</name>
          <description>Core general purpose register 30 value register.</description>
          <addressOffset>0x00000478</addressOffset>
          <fields>
            <field>
              <name>gpr30</name>
              <description>General purpose register 30 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>gpr31</name>
          <description>Core general purpose register 31 value register.</description>
          <addressOffset>0x0000047C</addressOffset>
          <fields>
            <field>
              <name>gpr31</name>
              <description>General purpose register 31 value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>npc</name>
          <description>Debug next program counter value register.</description>
          <addressOffset>0x00002000</addressOffset>
          <fields>
            <field>
              <name>npc</name>
              <description>Next program counter value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>ppc</name>
          <description>Debug previous program counter value register.</description>
          <addressOffset>0x00002004</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>ppc</name>
              <description>Previous program counter value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_ustatus</name>
          <description>Core CSR user status value register.</description>
          <addressOffset>0x00004000</addressOffset>
          <fields>
            <field>
              <name>upie</name>
              <description>User privilege mode previous interrupt enable value bitfield. When an interrupis encountered, UPIE will store the value existing in UIE. When uret instruction is executed, the value of UPIE is restored into UIE.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>uie</name>
              <description>User privilege mode interrupt enable configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_utvec</name>
          <description>Core CSR user vector-trap base address value register.</description>
          <addressOffset>0x00004014</addressOffset>
          <fields>
            <field>
              <name>utvec</name>
              <description>Machine trap-vector base address value bitfield. When an exception is encountered, the core jumps to the corresponding handler using the content of the MTVEC as base address. </description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_uhartid</name>
          <description>Core CSR user privilege mode hardware thread ID status register.</description>
          <addressOffset>0x00004050</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cluster_id</name>
              <description>Cluster ID value bitfield.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>core_id</name>
              <description>RI5CY core ID value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_uepc</name>
          <description>Core CSR user exception program counter value register.</description>
          <addressOffset>0x00004104</addressOffset>
          <fields>
            <field>
              <name>uepc</name>
              <description>Machine exception program counter value bitfield. When an exception is encountered, the current program counter is saved in MEPC, and the core jumps to the exception address. When an mret instruction is executed, the value from MEPC is restored to the current program counter.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_ucause</name>
          <description>Core CSR user trap cause value register.</description>
          <addressOffset>0x00004108</addressOffset>
          <fields>
            <field>
              <name>irq</name>
              <description>Core triggered an exception due to interrupt status bitfield</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>false</name>
                  <description>feature is set to false</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>true</name>
                  <description>feature is set to true</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cause</name>
              <description>Exception ID bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-only</access>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mstatus</name>
          <description>Core CSR machine status value register.</description>
          <addressOffset>0x00004C00</addressOffset>
          <fields>
            <field>
              <name>mpp</name>
              <description>Machine privilege mode previous privilege mode value bitfield</description>
              <bitOffset>11</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>user_mode</name>
                  <description>set to User mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>machine_mode</name>
                  <description>set to Machine mode</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>mpie</name>
              <description>Machine privilege mode previous interrupt enable value bitfield. When an interrupis encountered, MPIE will store the value existing in MIE. When mret instruction is executed, the value of MPIE is restored into MIE.</description>
              <bitOffset>7</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>upie</name>
              <description>User privilege mode previous interrupt enable value bitfield. When an interrupis encountered, UPIE will store the value existing in UIE. When uret instruction is executed, the value of UPIE is restored into UIE.</description>
              <bitOffset>4</bitOffset>
              <bitWidth>1</bitWidth>
            </field>
            <field>
              <name>mie</name>
              <description>Machine privilege mode interrupt enable configuration bitfield</description>
              <bitOffset>3</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>uie</name>
              <description>User privilege mode interrupt enable configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mtvec</name>
          <description>Core CSR machine vector-trap base address value register.</description>
          <addressOffset>0x00004C14</addressOffset>
          <fields>
            <field>
              <name>mtvec</name>
              <description>Machine trap-vector base address value bitfield. When an exception is encountered, the core jumps to the corresponding handler using the content of the MTVEC as base address. </description>
              <bitOffset>8</bitOffset>
              <bitWidth>24</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mepc</name>
          <description>Core CSR machine exception program counter value register.</description>
          <addressOffset>0x00004D04</addressOffset>
          <fields>
            <field>
              <name>mepc</name>
              <description>Machine exception program counter value bitfield. When an exception is encountered, the current program counter is saved in MEPC, and the core jumps to the exception address. When an mret instruction is executed, the value from MEPC is restored to the current program counter.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mcause</name>
          <description>Core CSR machine trap cause value register.</description>
          <addressOffset>0x00004D08</addressOffset>
          <fields>
            <field>
              <name>irq</name>
              <description>Core triggered an exception due to interrupt status bitfield</description>
              <bitOffset>31</bitOffset>
              <bitWidth>1</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>false</name>
                  <description>feature is set to false</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>true</name>
                  <description>feature is set to true</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>cause</name>
              <description>Exception ID bitfield. If IRQ is 1'b1 contains interrupt number otherwise
- 6'h0b sigecall - eCall machine mode
- 6'h1f sigstop - core was halted by an external signal</description>
              <bitOffset>0</bitOffset>
              <bitWidth>5</bitWidth>
              <access>read-only</access>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>sigill</name>
                  <description>Illegal Instruction</description>
                  <value>0x02</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sigtrap</name>
                  <description>breakpoint</description>
                  <value>0x03</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>sigecall</name>
                  <description>eCall user mode</description>
                  <value>0x0B</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_pccr</name>
          <description>Core CSR performance counter counter register.</description>
          <addressOffset>0x00005E00</addressOffset>
          <fields>
            <field>
              <name>pccr</name>
              <description>Program counter counter value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_pcer</name>
          <description>Core CSR performance counter enable configuration register.</description>
          <addressOffset>0x00005E80</addressOffset>
          <fields>
            <field>
              <name>pcer</name>
              <description>See documentation on [RI5CY core](&lt;https://pulp-platform.org//wp-content/uploads/2017/11/ri5cy_user_manual.pdf&gt;) for details.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>21</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_pcmr</name>
          <description>Core CSR performance counter mode configuration register.</description>
          <addressOffset>0x00005E84</addressOffset>
          <fields>
            <field>
              <name>ge</name>
              <description>Performance counter activation configuration bitfield</description>
              <bitOffset>1</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>disabled</name>
                  <description>feature is disabled</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>enabled</name>
                  <description>feature is enabled</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
            <field>
              <name>sat</name>
              <description>Performance counter saturation mode configuration bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>1</bitWidth>
              <enumeratedValues>
                <enumeratedValue>
                  <name>wrap_around</name>
                  <description>wrap-around mode</description>
                  <value>0b0</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>VAL_1</name>
                  <description>saturation &#8211; saturation mode</description>
                  <value>0b1</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp0s</name>
          <description>Core CSR hardware loop 0 start configuration register.</description>
          <addressOffset>0x00005EC0</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <description>Hardware loop start address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp0e</name>
          <description>Core CSR hardware loop 0 end configuration register.</description>
          <addressOffset>0x00005EC4</addressOffset>
          <fields>
            <field>
              <name>end</name>
              <description>Hardware loop end address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp0c</name>
          <description>Core CSR hardware loop 0 counter configuration register.</description>
          <addressOffset>0x00005EC8</addressOffset>
          <fields>
            <field>
              <name>cnt</name>
              <description>Hardware loop counter configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp1s</name>
          <description>Core CSR hardware loop 1 start configuration register.</description>
          <addressOffset>0x00005ED0</addressOffset>
          <fields>
            <field>
              <name>start</name>
              <description>Hardware loop start address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp1e</name>
          <description>Core CSR hardware loop 1 end configuration register.</description>
          <addressOffset>0x00005ED4</addressOffset>
          <fields>
            <field>
              <name>end</name>
              <description>Hardware loop end address configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_hwlp1c</name>
          <description>Core CSR hardware loop 1 counter configuration register.</description>
          <addressOffset>0x00005ED8</addressOffset>
          <fields>
            <field>
              <name>cnt</name>
              <description>Hardware loop counter configuration bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>32</bitWidth>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_privlv</name>
          <description>Core CSR current privilege level status register.</description>
          <addressOffset>0x00007040</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>plev</name>
              <description>Current privilege level status bitfield</description>
              <bitOffset>0</bitOffset>
              <bitWidth>2</bitWidth>
              <enumeratedValues>
                <usage>read</usage>
                <enumeratedValue>
                  <name>user_mode</name>
                  <description>set to User mode</description>
                  <value>0b00</value>
                </enumeratedValue>
                <enumeratedValue>
                  <name>machine_mode</name>
                  <description>set to Machine mode</description>
                  <value>0b11</value>
                </enumeratedValue>
              </enumeratedValues>
            </field>
          </fields>
        </register>
        <register>
          <name>csr_mhartid</name>
          <description>Core CSR machine privilege mode hardware thread ID status register.</description>
          <addressOffset>0x00007C50</addressOffset>
          <access>read-only</access>
          <fields>
            <field>
              <name>cluster_id</name>
              <description>Cluster ID value bitfield.</description>
              <bitOffset>5</bitOffset>
              <bitWidth>6</bitWidth>
            </field>
            <field>
              <name>core_id</name>
              <description>RI5CY core ID value bitfield.</description>
              <bitOffset>0</bitOffset>
              <bitWidth>4</bitWidth>
            </field>
          </fields>
        </register>
      </registers>
    </peripheral>
  </peripherals>
</device>