{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1769292766683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition " "Version 25.1std.0 Build 1129 10/21/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1769292766684 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 24 15:12:46 2026 " "Processing started: Sat Jan 24 15:12:46 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1769292766684 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292766684 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292766684 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1769292766947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1769292766947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/seven_seg_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/seven_seg_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "../Verilog/Register File Lab/seven_seg_decoder.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769292771178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "../Verilog/Register File Lab/register_file.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769292771180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/lab1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/lab1.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1 " "Found entity 1: lab1" {  } { { "../Verilog/Register File Lab/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769292771181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/immmux.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/immmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 ImmMux " "Found entity 1: ImmMux" {  } { { "../Verilog/Register File Lab/ImmMux.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ImmMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769292771183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/fibfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/fibfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FibFSM " "Found entity 1: FibFSM" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769292771184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769292771186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/asher/desktop/school work/ece3710/verilog/register file lab/bin16_to_bcd5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/asher/desktop/school work/ece3710/verilog/register file lab/bin16_to_bcd5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin16_to_bcd5 " "Found entity 1: bin16_to_bcd5" {  } { { "../Verilog/Register File Lab/bin16_to_bcd5.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1769292771187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771187 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1 " "Elaborating entity \"lab1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1769292771207 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "display_value lab1.v(114) " "Verilog HDL or VHDL warning at lab1.v(114): object \"display_value\" assigned a value but never read" {  } { { "../Verilog/Register File Lab/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 114 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1769292771208 "|lab1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FibFSM FibFSM:fsm " "Elaborating entity \"FibFSM\" for hierarchy \"FibFSM:fsm\"" {  } { { "../Verilog/Register File Lab/lab1.v" "fsm" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769292771224 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FibFSM.v(94) " "Verilog HDL assignment warning at FibFSM.v(94): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769292771225 "|lab1|FibFSM:fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FibFSM.v(95) " "Verilog HDL assignment warning at FibFSM.v(95): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/FibFSM.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/FibFSM.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769292771225 "|lab1|FibFSM:fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:rf " "Elaborating entity \"register_file\" for hierarchy \"register_file:rf\"" {  } { { "../Verilog/Register File Lab/lab1.v" "rf" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769292771225 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(26) " "Verilog HDL Always Construct warning at register_file.v(26): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/register_file.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/register_file.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771227 "|lab1|register_file:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmMux ImmMux:imm_mux " "Elaborating entity \"ImmMux\" for hierarchy \"ImmMux:imm_mux\"" {  } { { "../Verilog/Register File Lab/lab1.v" "imm_mux" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769292771227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu_unit " "Elaborating entity \"alu\" for hierarchy \"alu:alu_unit\"" {  } { { "../Verilog/Register File Lab/lab1.v" "alu_unit" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769292771228 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(173) " "Verilog HDL warning at ALU.v(173): converting signed shift amount to unsigned" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 173 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(185) " "Verilog HDL warning at ALU.v(185): converting signed shift amount to unsigned" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 185 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(197) " "Verilog HDL warning at ALU.v(197): converting signed shift amount to unsigned" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 197 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(55) " "Verilog HDL Case Statement warning at ALU.v(55): incomplete case statement has no default case item" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Result ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"Result\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "zFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"zFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "cFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"cFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"fFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"lFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nFlag ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"nFlag\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Flags ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"Flags\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "negRsrc ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"negRsrc\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "shift_amt ALU.v(55) " "Verilog HDL Always Construct warning at ALU.v(55): inferring latch(es) for variable \"shift_amt\", which holds its previous value in one or more paths through the always construct" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[0\] ALU.v(55) " "Inferred latch for \"Flags\[0\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[1\] ALU.v(55) " "Inferred latch for \"Flags\[1\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[2\] ALU.v(55) " "Inferred latch for \"Flags\[2\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[3\] ALU.v(55) " "Inferred latch for \"Flags\[3\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Flags\[4\] ALU.v(55) " "Inferred latch for \"Flags\[4\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nFlag ALU.v(55) " "Inferred latch for \"nFlag\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lFlag ALU.v(55) " "Inferred latch for \"lFlag\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fFlag ALU.v(55) " "Inferred latch for \"fFlag\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "cFlag ALU.v(55) " "Inferred latch for \"cFlag\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zFlag ALU.v(55) " "Inferred latch for \"zFlag\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[0\] ALU.v(55) " "Inferred latch for \"Result\[0\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[1\] ALU.v(55) " "Inferred latch for \"Result\[1\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[2\] ALU.v(55) " "Inferred latch for \"Result\[2\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[3\] ALU.v(55) " "Inferred latch for \"Result\[3\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[4\] ALU.v(55) " "Inferred latch for \"Result\[4\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[5\] ALU.v(55) " "Inferred latch for \"Result\[5\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[6\] ALU.v(55) " "Inferred latch for \"Result\[6\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[7\] ALU.v(55) " "Inferred latch for \"Result\[7\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[8\] ALU.v(55) " "Inferred latch for \"Result\[8\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[9\] ALU.v(55) " "Inferred latch for \"Result\[9\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[10\] ALU.v(55) " "Inferred latch for \"Result\[10\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[11\] ALU.v(55) " "Inferred latch for \"Result\[11\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[12\] ALU.v(55) " "Inferred latch for \"Result\[12\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771230 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[13\] ALU.v(55) " "Inferred latch for \"Result\[13\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771231 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[14\] ALU.v(55) " "Inferred latch for \"Result\[14\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771231 "|lab1|alu:Alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Result\[15\] ALU.v(55) " "Inferred latch for \"Result\[15\]\" at ALU.v(55)" {  } { { "../Verilog/Register File Lab/ALU.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/ALU.v" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292771231 "|lab1|alu:Alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin16_to_bcd5 bin16_to_bcd5:converter " "Elaborating entity \"bin16_to_bcd5\" for hierarchy \"bin16_to_bcd5:converter\"" {  } { { "../Verilog/Register File Lab/lab1.v" "converter" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769292771231 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin16_to_bcd5.v(20) " "Verilog HDL assignment warning at bin16_to_bcd5.v(20): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/bin16_to_bcd5.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769292771232 "|lab1|bin16_to_bcd5:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin16_to_bcd5.v(21) " "Verilog HDL assignment warning at bin16_to_bcd5.v(21): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/bin16_to_bcd5.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769292771232 "|lab1|bin16_to_bcd5:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin16_to_bcd5.v(22) " "Verilog HDL assignment warning at bin16_to_bcd5.v(22): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/bin16_to_bcd5.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769292771232 "|lab1|bin16_to_bcd5:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin16_to_bcd5.v(23) " "Verilog HDL assignment warning at bin16_to_bcd5.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/bin16_to_bcd5.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769292771233 "|lab1|bin16_to_bcd5:converter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin16_to_bcd5.v(24) " "Verilog HDL assignment warning at bin16_to_bcd5.v(24): truncated value with size 32 to match size of target (4)" {  } { { "../Verilog/Register File Lab/bin16_to_bcd5.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/bin16_to_bcd5.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1769292771234 "|lab1|bin16_to_bcd5:converter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:seg0 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:seg0\"" {  } { { "../Verilog/Register File Lab/lab1.v" "seg0" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769292771240 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1769292771665 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fsmState\[2\] GND " "Pin \"fsmState\[2\]\" is stuck at GND" {  } { { "../Verilog/Register File Lab/lab1.v" "" { Text "C:/Users/asher/Desktop/School Work/ece3710/Verilog/Register File Lab/lab1.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1769292772720 "|lab1|fsmState[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1769292772720 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1769292772773 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1769292773360 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1769292773432 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1769292773432 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "619 " "Implemented 619 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1769292773468 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1769292773468 ""} { "Info" "ICUT_CUT_TM_LCELLS" "578 " "Implemented 578 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1769292773468 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1769292773468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4925 " "Peak virtual memory: 4925 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1769292773476 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 24 15:12:53 2026 " "Processing ended: Sat Jan 24 15:12:53 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1769292773476 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1769292773476 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1769292773476 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1769292773476 ""}
