<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>jhuapl.edu</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>doug_custom</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI:data</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>data</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>data_tout</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_vhdlsynthesis</spirit:name>
        <spirit:displayName>VHDL Synthesis</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>doug_custom_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_Tonle_user_radio_subIP_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>47b2e235</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_vhdlbehavioralsimulation</spirit:name>
        <spirit:displayName>VHDL Simulation</spirit:displayName>
        <spirit:envIdentifier>vhdlSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>vhdl</spirit:language>
        <spirit:modelName>doug_custom_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_Tonle_user_radio_subIP_1_0__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>47b2e235</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e86dcd71</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>0e5443b4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>data_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>data_tout</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_vhdlsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_vhdlbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/radio_subIP_0_1/radio_subIP_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_doug_custom_v1_0_S00_AXI_inst/radio_subcomponent</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/doug_custom_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_subIP_0/src/filt2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_subIP_0/src/filt1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/doug_custom_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_7230d2ba</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlsynthesis_Tonle_user_radio_subIP_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="Tonle" xilinx:library="user" xilinx:name="radio_subIP" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/radio_subIP_0_1/radio_subIP_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
        <spirit:userFileType>CELL_NAME_doug_custom_v1_0_S00_AXI_inst/radio_subcomponent</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/doug_custom_v1_0_S00_AXI.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_subIP_0/src/filt2.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/radio_subIP_0/src/filt1.coe</spirit:name>
        <spirit:userFileType>coe</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/doug_custom_v1_0.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_vhdlbehavioralsimulation_Tonle_user_radio_subIP_1_0__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="Tonle" xilinx:library="user" xilinx:name="radio_subIP" xilinx:version="1.0">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/doug_custom_v1_0/data/doug_custom.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/doug_custom_v1_0/data/doug_custom.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/doug_custom_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/doug_custom_v1_0/src/doug_custom.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/doug_custom_v1_0/src/doug_custom.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/doug_custom_v1_0/src/doug_custom_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/doug_custom_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_0e5443b4</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>The entire radio tuner chain as an AXI interface</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">doug_custom_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>radio_tuner</xilinx:displayName>
      <xilinx:coreRevision>9</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-04-18T17:36:06Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.df@201ce7cb_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fcf2c71_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a02fedc_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@499ae0e3_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ffa7f0f_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7a25e6a6_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1965b4ba_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2a5f6744_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b12682e_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40646708_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@638a26b_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10816b21_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@312d1bee_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6cd8d7d8_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a989d07_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@78c264bd_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@16f51ff2_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1ffbf63d_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@9554542_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@438935b5_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@35b587da_ARCHIVE_LOCATION">c:/projects/radio_periph_lab/ip_repo/doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@33a7036e_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28544d25_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30163e39_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7c9c5819_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@18d54657_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ac5bffe_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36ad10fe_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69a3192c_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@41aa8cbd_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@278dee9a_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67aef6e_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@69686978_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee20c0d_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2bd50671_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5978853a_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5b7fc578_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7b105ad6_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@589f1c62_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@32a2419e_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31b5ab28_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@703f6ada_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@233138f6_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@57d03ec7_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@14cc693d_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@ff0b3cb_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c4d1f86_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@67c70193_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2ffd3384_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d4bc4e3_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73f95217_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5bf1b29b_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7931322c_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4eaa7009_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1f759f36_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@21e15220_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@29863bc_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d28fff2_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@d303318_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5de882c0_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5fdbabd3_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dc132c0_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f842a12_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40260496_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@79650d49_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@30de8f6c_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52a949f9_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@336e4a55_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4596d7a7_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5d93dc77_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@600dfd16_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@470c051f_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@10901c8f_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@28abc0bb_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cd3d9ec_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d985cde_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6ca0a24e_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@576d3c4b_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3e3da724_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cc8336b_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@654d871c_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7cda8625_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2901c1c0_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3451ba9f_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@71e3d3f3_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3ee3446_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@e36fe95_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@a87d19a_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7fe18cbb_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1111b24a_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6281bcea_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e54e532_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3f16ae79_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6acd908f_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31a5a4d1_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@38a0503f_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@3618f00e_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@590a195a_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@687afbb_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40cbb742_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e5d09f3_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@12ce6f7a_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@318f4f89_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6140eb13_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@5aa853ea_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@fd4cfa8_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@56c85bd4_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@31bdecdf_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4ebc5fd9_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@c317922_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@647823c1_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7691711b_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@42d1480f_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4c82bf4c_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52d53c1a_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@6c44a75b_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@36a2f29f_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@34dcfcae_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@adca18b_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@59a92456_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@52601068_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@524155d9_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@709fe53d_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@7031f1e7_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@2e92bb67_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1d66eb35_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@73364f9d_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1dcd5efc_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@559052d5_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@1e13a445_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@40b1b6ff_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.df@4762c831_ARCHIVE_LOCATION">d:/School/sysFPGAlab/radio_periph_lab/ip_repo/jhuapl.edu_user_doug_custom_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2021.2</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="bb6c9291"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="c0f74d41"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="eeead7d9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="6992ea72"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="20da1fe3"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
