
PID_motor_control_PWM_MPU6050.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ace4  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000480  0800aeb8  0800aeb8  0001aeb8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b338  0800b338  00020278  2**0
                  CONTENTS
  4 .ARM          00000008  0800b338  0800b338  0001b338  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b340  0800b340  00020278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b340  0800b340  0001b340  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b344  0800b344  0001b344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000278  20000000  0800b348  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a0  20000278  0800b5c0  00020278  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000618  0800b5c0  00020618  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020278  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000202a8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00014498  00000000  00000000  000202eb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e11  00000000  00000000  00034783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012d8  00000000  00000000  00037598  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ed7  00000000  00000000  00038870  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025705  00000000  00000000  00039747  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b3b  00000000  00000000  0005ee4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e2de4  00000000  00000000  00077987  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000064e8  00000000  00000000  0015a76c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000078  00000000  00000000  00160c54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000278 	.word	0x20000278
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800ae9c 	.word	0x0800ae9c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000027c 	.word	0x2000027c
 800020c:	0800ae9c 	.word	0x0800ae9c

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b970 	b.w	8000fc0 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f806 	bl	8000cf8 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__udivmoddi4>:
 8000cf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cfc:	9e08      	ldr	r6, [sp, #32]
 8000cfe:	460d      	mov	r5, r1
 8000d00:	4604      	mov	r4, r0
 8000d02:	460f      	mov	r7, r1
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d14a      	bne.n	8000d9e <__udivmoddi4+0xa6>
 8000d08:	428a      	cmp	r2, r1
 8000d0a:	4694      	mov	ip, r2
 8000d0c:	d965      	bls.n	8000dda <__udivmoddi4+0xe2>
 8000d0e:	fab2 f382 	clz	r3, r2
 8000d12:	b143      	cbz	r3, 8000d26 <__udivmoddi4+0x2e>
 8000d14:	fa02 fc03 	lsl.w	ip, r2, r3
 8000d18:	f1c3 0220 	rsb	r2, r3, #32
 8000d1c:	409f      	lsls	r7, r3
 8000d1e:	fa20 f202 	lsr.w	r2, r0, r2
 8000d22:	4317      	orrs	r7, r2
 8000d24:	409c      	lsls	r4, r3
 8000d26:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000d2a:	fa1f f58c 	uxth.w	r5, ip
 8000d2e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000d32:	0c22      	lsrs	r2, r4, #16
 8000d34:	fb0e 7711 	mls	r7, lr, r1, r7
 8000d38:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000d3c:	fb01 f005 	mul.w	r0, r1, r5
 8000d40:	4290      	cmp	r0, r2
 8000d42:	d90a      	bls.n	8000d5a <__udivmoddi4+0x62>
 8000d44:	eb1c 0202 	adds.w	r2, ip, r2
 8000d48:	f101 37ff 	add.w	r7, r1, #4294967295
 8000d4c:	f080 811c 	bcs.w	8000f88 <__udivmoddi4+0x290>
 8000d50:	4290      	cmp	r0, r2
 8000d52:	f240 8119 	bls.w	8000f88 <__udivmoddi4+0x290>
 8000d56:	3902      	subs	r1, #2
 8000d58:	4462      	add	r2, ip
 8000d5a:	1a12      	subs	r2, r2, r0
 8000d5c:	b2a4      	uxth	r4, r4
 8000d5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d66:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000d6a:	fb00 f505 	mul.w	r5, r0, r5
 8000d6e:	42a5      	cmp	r5, r4
 8000d70:	d90a      	bls.n	8000d88 <__udivmoddi4+0x90>
 8000d72:	eb1c 0404 	adds.w	r4, ip, r4
 8000d76:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d7a:	f080 8107 	bcs.w	8000f8c <__udivmoddi4+0x294>
 8000d7e:	42a5      	cmp	r5, r4
 8000d80:	f240 8104 	bls.w	8000f8c <__udivmoddi4+0x294>
 8000d84:	4464      	add	r4, ip
 8000d86:	3802      	subs	r0, #2
 8000d88:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d8c:	1b64      	subs	r4, r4, r5
 8000d8e:	2100      	movs	r1, #0
 8000d90:	b11e      	cbz	r6, 8000d9a <__udivmoddi4+0xa2>
 8000d92:	40dc      	lsrs	r4, r3
 8000d94:	2300      	movs	r3, #0
 8000d96:	e9c6 4300 	strd	r4, r3, [r6]
 8000d9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d9e:	428b      	cmp	r3, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0xbc>
 8000da2:	2e00      	cmp	r6, #0
 8000da4:	f000 80ed 	beq.w	8000f82 <__udivmoddi4+0x28a>
 8000da8:	2100      	movs	r1, #0
 8000daa:	e9c6 0500 	strd	r0, r5, [r6]
 8000dae:	4608      	mov	r0, r1
 8000db0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000db4:	fab3 f183 	clz	r1, r3
 8000db8:	2900      	cmp	r1, #0
 8000dba:	d149      	bne.n	8000e50 <__udivmoddi4+0x158>
 8000dbc:	42ab      	cmp	r3, r5
 8000dbe:	d302      	bcc.n	8000dc6 <__udivmoddi4+0xce>
 8000dc0:	4282      	cmp	r2, r0
 8000dc2:	f200 80f8 	bhi.w	8000fb6 <__udivmoddi4+0x2be>
 8000dc6:	1a84      	subs	r4, r0, r2
 8000dc8:	eb65 0203 	sbc.w	r2, r5, r3
 8000dcc:	2001      	movs	r0, #1
 8000dce:	4617      	mov	r7, r2
 8000dd0:	2e00      	cmp	r6, #0
 8000dd2:	d0e2      	beq.n	8000d9a <__udivmoddi4+0xa2>
 8000dd4:	e9c6 4700 	strd	r4, r7, [r6]
 8000dd8:	e7df      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000dda:	b902      	cbnz	r2, 8000dde <__udivmoddi4+0xe6>
 8000ddc:	deff      	udf	#255	; 0xff
 8000dde:	fab2 f382 	clz	r3, r2
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	f040 8090 	bne.w	8000f08 <__udivmoddi4+0x210>
 8000de8:	1a8a      	subs	r2, r1, r2
 8000dea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dee:	fa1f fe8c 	uxth.w	lr, ip
 8000df2:	2101      	movs	r1, #1
 8000df4:	fbb2 f5f7 	udiv	r5, r2, r7
 8000df8:	fb07 2015 	mls	r0, r7, r5, r2
 8000dfc:	0c22      	lsrs	r2, r4, #16
 8000dfe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000e02:	fb0e f005 	mul.w	r0, lr, r5
 8000e06:	4290      	cmp	r0, r2
 8000e08:	d908      	bls.n	8000e1c <__udivmoddi4+0x124>
 8000e0a:	eb1c 0202 	adds.w	r2, ip, r2
 8000e0e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000e12:	d202      	bcs.n	8000e1a <__udivmoddi4+0x122>
 8000e14:	4290      	cmp	r0, r2
 8000e16:	f200 80cb 	bhi.w	8000fb0 <__udivmoddi4+0x2b8>
 8000e1a:	4645      	mov	r5, r8
 8000e1c:	1a12      	subs	r2, r2, r0
 8000e1e:	b2a4      	uxth	r4, r4
 8000e20:	fbb2 f0f7 	udiv	r0, r2, r7
 8000e24:	fb07 2210 	mls	r2, r7, r0, r2
 8000e28:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000e2c:	fb0e fe00 	mul.w	lr, lr, r0
 8000e30:	45a6      	cmp	lr, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x14e>
 8000e34:	eb1c 0404 	adds.w	r4, ip, r4
 8000e38:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e3c:	d202      	bcs.n	8000e44 <__udivmoddi4+0x14c>
 8000e3e:	45a6      	cmp	lr, r4
 8000e40:	f200 80bb 	bhi.w	8000fba <__udivmoddi4+0x2c2>
 8000e44:	4610      	mov	r0, r2
 8000e46:	eba4 040e 	sub.w	r4, r4, lr
 8000e4a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000e4e:	e79f      	b.n	8000d90 <__udivmoddi4+0x98>
 8000e50:	f1c1 0720 	rsb	r7, r1, #32
 8000e54:	408b      	lsls	r3, r1
 8000e56:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e5a:	ea4c 0c03 	orr.w	ip, ip, r3
 8000e5e:	fa05 f401 	lsl.w	r4, r5, r1
 8000e62:	fa20 f307 	lsr.w	r3, r0, r7
 8000e66:	40fd      	lsrs	r5, r7
 8000e68:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e6c:	4323      	orrs	r3, r4
 8000e6e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e72:	fa1f fe8c 	uxth.w	lr, ip
 8000e76:	fb09 5518 	mls	r5, r9, r8, r5
 8000e7a:	0c1c      	lsrs	r4, r3, #16
 8000e7c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e80:	fb08 f50e 	mul.w	r5, r8, lr
 8000e84:	42a5      	cmp	r5, r4
 8000e86:	fa02 f201 	lsl.w	r2, r2, r1
 8000e8a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e8e:	d90b      	bls.n	8000ea8 <__udivmoddi4+0x1b0>
 8000e90:	eb1c 0404 	adds.w	r4, ip, r4
 8000e94:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e98:	f080 8088 	bcs.w	8000fac <__udivmoddi4+0x2b4>
 8000e9c:	42a5      	cmp	r5, r4
 8000e9e:	f240 8085 	bls.w	8000fac <__udivmoddi4+0x2b4>
 8000ea2:	f1a8 0802 	sub.w	r8, r8, #2
 8000ea6:	4464      	add	r4, ip
 8000ea8:	1b64      	subs	r4, r4, r5
 8000eaa:	b29d      	uxth	r5, r3
 8000eac:	fbb4 f3f9 	udiv	r3, r4, r9
 8000eb0:	fb09 4413 	mls	r4, r9, r3, r4
 8000eb4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000eb8:	fb03 fe0e 	mul.w	lr, r3, lr
 8000ebc:	45a6      	cmp	lr, r4
 8000ebe:	d908      	bls.n	8000ed2 <__udivmoddi4+0x1da>
 8000ec0:	eb1c 0404 	adds.w	r4, ip, r4
 8000ec4:	f103 35ff 	add.w	r5, r3, #4294967295
 8000ec8:	d26c      	bcs.n	8000fa4 <__udivmoddi4+0x2ac>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	d96a      	bls.n	8000fa4 <__udivmoddi4+0x2ac>
 8000ece:	3b02      	subs	r3, #2
 8000ed0:	4464      	add	r4, ip
 8000ed2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000ed6:	fba3 9502 	umull	r9, r5, r3, r2
 8000eda:	eba4 040e 	sub.w	r4, r4, lr
 8000ede:	42ac      	cmp	r4, r5
 8000ee0:	46c8      	mov	r8, r9
 8000ee2:	46ae      	mov	lr, r5
 8000ee4:	d356      	bcc.n	8000f94 <__udivmoddi4+0x29c>
 8000ee6:	d053      	beq.n	8000f90 <__udivmoddi4+0x298>
 8000ee8:	b156      	cbz	r6, 8000f00 <__udivmoddi4+0x208>
 8000eea:	ebb0 0208 	subs.w	r2, r0, r8
 8000eee:	eb64 040e 	sbc.w	r4, r4, lr
 8000ef2:	fa04 f707 	lsl.w	r7, r4, r7
 8000ef6:	40ca      	lsrs	r2, r1
 8000ef8:	40cc      	lsrs	r4, r1
 8000efa:	4317      	orrs	r7, r2
 8000efc:	e9c6 7400 	strd	r7, r4, [r6]
 8000f00:	4618      	mov	r0, r3
 8000f02:	2100      	movs	r1, #0
 8000f04:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f08:	f1c3 0120 	rsb	r1, r3, #32
 8000f0c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000f10:	fa20 f201 	lsr.w	r2, r0, r1
 8000f14:	fa25 f101 	lsr.w	r1, r5, r1
 8000f18:	409d      	lsls	r5, r3
 8000f1a:	432a      	orrs	r2, r5
 8000f1c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f20:	fa1f fe8c 	uxth.w	lr, ip
 8000f24:	fbb1 f0f7 	udiv	r0, r1, r7
 8000f28:	fb07 1510 	mls	r5, r7, r0, r1
 8000f2c:	0c11      	lsrs	r1, r2, #16
 8000f2e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000f32:	fb00 f50e 	mul.w	r5, r0, lr
 8000f36:	428d      	cmp	r5, r1
 8000f38:	fa04 f403 	lsl.w	r4, r4, r3
 8000f3c:	d908      	bls.n	8000f50 <__udivmoddi4+0x258>
 8000f3e:	eb1c 0101 	adds.w	r1, ip, r1
 8000f42:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f46:	d22f      	bcs.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f48:	428d      	cmp	r5, r1
 8000f4a:	d92d      	bls.n	8000fa8 <__udivmoddi4+0x2b0>
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	4461      	add	r1, ip
 8000f50:	1b49      	subs	r1, r1, r5
 8000f52:	b292      	uxth	r2, r2
 8000f54:	fbb1 f5f7 	udiv	r5, r1, r7
 8000f58:	fb07 1115 	mls	r1, r7, r5, r1
 8000f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f60:	fb05 f10e 	mul.w	r1, r5, lr
 8000f64:	4291      	cmp	r1, r2
 8000f66:	d908      	bls.n	8000f7a <__udivmoddi4+0x282>
 8000f68:	eb1c 0202 	adds.w	r2, ip, r2
 8000f6c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f70:	d216      	bcs.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f72:	4291      	cmp	r1, r2
 8000f74:	d914      	bls.n	8000fa0 <__udivmoddi4+0x2a8>
 8000f76:	3d02      	subs	r5, #2
 8000f78:	4462      	add	r2, ip
 8000f7a:	1a52      	subs	r2, r2, r1
 8000f7c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f80:	e738      	b.n	8000df4 <__udivmoddi4+0xfc>
 8000f82:	4631      	mov	r1, r6
 8000f84:	4630      	mov	r0, r6
 8000f86:	e708      	b.n	8000d9a <__udivmoddi4+0xa2>
 8000f88:	4639      	mov	r1, r7
 8000f8a:	e6e6      	b.n	8000d5a <__udivmoddi4+0x62>
 8000f8c:	4610      	mov	r0, r2
 8000f8e:	e6fb      	b.n	8000d88 <__udivmoddi4+0x90>
 8000f90:	4548      	cmp	r0, r9
 8000f92:	d2a9      	bcs.n	8000ee8 <__udivmoddi4+0x1f0>
 8000f94:	ebb9 0802 	subs.w	r8, r9, r2
 8000f98:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f9c:	3b01      	subs	r3, #1
 8000f9e:	e7a3      	b.n	8000ee8 <__udivmoddi4+0x1f0>
 8000fa0:	4645      	mov	r5, r8
 8000fa2:	e7ea      	b.n	8000f7a <__udivmoddi4+0x282>
 8000fa4:	462b      	mov	r3, r5
 8000fa6:	e794      	b.n	8000ed2 <__udivmoddi4+0x1da>
 8000fa8:	4640      	mov	r0, r8
 8000faa:	e7d1      	b.n	8000f50 <__udivmoddi4+0x258>
 8000fac:	46d0      	mov	r8, sl
 8000fae:	e77b      	b.n	8000ea8 <__udivmoddi4+0x1b0>
 8000fb0:	3d02      	subs	r5, #2
 8000fb2:	4462      	add	r2, ip
 8000fb4:	e732      	b.n	8000e1c <__udivmoddi4+0x124>
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	e70a      	b.n	8000dd0 <__udivmoddi4+0xd8>
 8000fba:	4464      	add	r4, ip
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	e742      	b.n	8000e46 <__udivmoddi4+0x14e>

08000fc0 <__aeabi_idiv0>:
 8000fc0:	4770      	bx	lr
 8000fc2:	bf00      	nop
 8000fc4:	0000      	movs	r0, r0
	...

08000fc8 <CalculateAccAngle>:
//
#include "calculate_angle.h"

// correct angle reading function +-3 error
void CalculateAccAngle(Angle_t* angle, MPU6050_t* mpu)
{
 8000fc8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000fcc:	b082      	sub	sp, #8
 8000fce:	af00      	add	r7, sp, #0
 8000fd0:	6078      	str	r0, [r7, #4]
 8000fd2:	6039      	str	r1, [r7, #0]
//	angle->acc_roll = atan2(mpu->y_acc_raw, sqrt(pow(mpu->x_acc_raw, 2) + pow(mpu->z_acc_raw, 2))) * 180 / M_PI;
//	angle->acc_pitch = atan2(-mpu->x_acc_raw, sqrt(pow(mpu->y_acc_raw, 2) + pow(mpu->z_acc_raw, 2))) * 180 / M_PI;

	angle->acc_roll = atan2(mpu->Accel_Y_RAW, sqrt(pow(mpu->Accel_X_RAW, 2) + pow(mpu->Accel_Z_RAW, 2))) * 180 / M_PI;
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f7ff fac2 	bl	8000564 <__aeabi_i2d>
 8000fe0:	4604      	mov	r4, r0
 8000fe2:	460d      	mov	r5, r1
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff faba 	bl	8000564 <__aeabi_i2d>
 8000ff0:	4602      	mov	r2, r0
 8000ff2:	460b      	mov	r3, r1
 8000ff4:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8001150 <CalculateAccAngle+0x188>
 8000ff8:	ec43 2b10 	vmov	d0, r2, r3
 8000ffc:	f008 fd36 	bl	8009a6c <pow>
 8001000:	ec59 8b10 	vmov	r8, r9, d0
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff faaa 	bl	8000564 <__aeabi_i2d>
 8001010:	4602      	mov	r2, r0
 8001012:	460b      	mov	r3, r1
 8001014:	ed9f 1b4e 	vldr	d1, [pc, #312]	; 8001150 <CalculateAccAngle+0x188>
 8001018:	ec43 2b10 	vmov	d0, r2, r3
 800101c:	f008 fd26 	bl	8009a6c <pow>
 8001020:	ec53 2b10 	vmov	r2, r3, d0
 8001024:	4640      	mov	r0, r8
 8001026:	4649      	mov	r1, r9
 8001028:	f7ff f950 	bl	80002cc <__adddf3>
 800102c:	4602      	mov	r2, r0
 800102e:	460b      	mov	r3, r1
 8001030:	ec43 2b17 	vmov	d7, r2, r3
 8001034:	eeb0 0a47 	vmov.f32	s0, s14
 8001038:	eef0 0a67 	vmov.f32	s1, s15
 800103c:	f008 fd86 	bl	8009b4c <sqrt>
 8001040:	eeb0 7a40 	vmov.f32	s14, s0
 8001044:	eef0 7a60 	vmov.f32	s15, s1
 8001048:	eeb0 1a47 	vmov.f32	s2, s14
 800104c:	eef0 1a67 	vmov.f32	s3, s15
 8001050:	ec45 4b10 	vmov	d0, r4, r5
 8001054:	f008 fd08 	bl	8009a68 <atan2>
 8001058:	ec51 0b10 	vmov	r0, r1, d0
 800105c:	f04f 0200 	mov.w	r2, #0
 8001060:	4b3f      	ldr	r3, [pc, #252]	; (8001160 <CalculateAccAngle+0x198>)
 8001062:	f7ff fae9 	bl	8000638 <__aeabi_dmul>
 8001066:	4602      	mov	r2, r0
 8001068:	460b      	mov	r3, r1
 800106a:	4610      	mov	r0, r2
 800106c:	4619      	mov	r1, r3
 800106e:	a33a      	add	r3, pc, #232	; (adr r3, 8001158 <CalculateAccAngle+0x190>)
 8001070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001074:	f7ff fc0a 	bl	800088c <__aeabi_ddiv>
 8001078:	4602      	mov	r2, r0
 800107a:	460b      	mov	r3, r1
 800107c:	4610      	mov	r0, r2
 800107e:	4619      	mov	r1, r3
 8001080:	f7ff fdd2 	bl	8000c28 <__aeabi_d2f>
 8001084:	4602      	mov	r2, r0
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	601a      	str	r2, [r3, #0]
	angle->acc_pitch = atan2(-mpu->Accel_X_RAW, sqrt(pow(mpu->Accel_Y_RAW, 2) + pow(mpu->Accel_Z_RAW, 2))) * 180 / M_PI;
 800108a:	683b      	ldr	r3, [r7, #0]
 800108c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001090:	425b      	negs	r3, r3
 8001092:	4618      	mov	r0, r3
 8001094:	f7ff fa66 	bl	8000564 <__aeabi_i2d>
 8001098:	4604      	mov	r4, r0
 800109a:	460d      	mov	r5, r1
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80010a2:	4618      	mov	r0, r3
 80010a4:	f7ff fa5e 	bl	8000564 <__aeabi_i2d>
 80010a8:	4602      	mov	r2, r0
 80010aa:	460b      	mov	r3, r1
 80010ac:	ed9f 1b28 	vldr	d1, [pc, #160]	; 8001150 <CalculateAccAngle+0x188>
 80010b0:	ec43 2b10 	vmov	d0, r2, r3
 80010b4:	f008 fcda 	bl	8009a6c <pow>
 80010b8:	ec59 8b10 	vmov	r8, r9, d0
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80010c2:	4618      	mov	r0, r3
 80010c4:	f7ff fa4e 	bl	8000564 <__aeabi_i2d>
 80010c8:	4602      	mov	r2, r0
 80010ca:	460b      	mov	r3, r1
 80010cc:	ed9f 1b20 	vldr	d1, [pc, #128]	; 8001150 <CalculateAccAngle+0x188>
 80010d0:	ec43 2b10 	vmov	d0, r2, r3
 80010d4:	f008 fcca 	bl	8009a6c <pow>
 80010d8:	ec53 2b10 	vmov	r2, r3, d0
 80010dc:	4640      	mov	r0, r8
 80010de:	4649      	mov	r1, r9
 80010e0:	f7ff f8f4 	bl	80002cc <__adddf3>
 80010e4:	4602      	mov	r2, r0
 80010e6:	460b      	mov	r3, r1
 80010e8:	ec43 2b17 	vmov	d7, r2, r3
 80010ec:	eeb0 0a47 	vmov.f32	s0, s14
 80010f0:	eef0 0a67 	vmov.f32	s1, s15
 80010f4:	f008 fd2a 	bl	8009b4c <sqrt>
 80010f8:	eeb0 7a40 	vmov.f32	s14, s0
 80010fc:	eef0 7a60 	vmov.f32	s15, s1
 8001100:	eeb0 1a47 	vmov.f32	s2, s14
 8001104:	eef0 1a67 	vmov.f32	s3, s15
 8001108:	ec45 4b10 	vmov	d0, r4, r5
 800110c:	f008 fcac 	bl	8009a68 <atan2>
 8001110:	ec51 0b10 	vmov	r0, r1, d0
 8001114:	f04f 0200 	mov.w	r2, #0
 8001118:	4b11      	ldr	r3, [pc, #68]	; (8001160 <CalculateAccAngle+0x198>)
 800111a:	f7ff fa8d 	bl	8000638 <__aeabi_dmul>
 800111e:	4602      	mov	r2, r0
 8001120:	460b      	mov	r3, r1
 8001122:	4610      	mov	r0, r2
 8001124:	4619      	mov	r1, r3
 8001126:	a30c      	add	r3, pc, #48	; (adr r3, 8001158 <CalculateAccAngle+0x190>)
 8001128:	e9d3 2300 	ldrd	r2, r3, [r3]
 800112c:	f7ff fbae 	bl	800088c <__aeabi_ddiv>
 8001130:	4602      	mov	r2, r0
 8001132:	460b      	mov	r3, r1
 8001134:	4610      	mov	r0, r2
 8001136:	4619      	mov	r1, r3
 8001138:	f7ff fd76 	bl	8000c28 <__aeabi_d2f>
 800113c:	4602      	mov	r2, r0
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	605a      	str	r2, [r3, #4]

}
 8001142:	bf00      	nop
 8001144:	3708      	adds	r7, #8
 8001146:	46bd      	mov	sp, r7
 8001148:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800114c:	f3af 8000 	nop.w
 8001150:	00000000 	.word	0x00000000
 8001154:	40000000 	.word	0x40000000
 8001158:	54442d18 	.word	0x54442d18
 800115c:	400921fb 	.word	0x400921fb
 8001160:	40668000 	.word	0x40668000

08001164 <map>:
//	angle->pitch = alpha*(mpu->x_gyro * dt + angle->pitch) + (1-alpha) * angle->acc_pitch;
//	angle->yaw   = angle->yaw + mpu->z_gyro * dt;
//}

int map(int x, int in_min, int in_max, int out_min, int out_max)
{
 8001164:	b480      	push	{r7}
 8001166:	b085      	sub	sp, #20
 8001168:	af00      	add	r7, sp, #0
 800116a:	60f8      	str	r0, [r7, #12]
 800116c:	60b9      	str	r1, [r7, #8]
 800116e:	607a      	str	r2, [r7, #4]
 8001170:	603b      	str	r3, [r7, #0]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001172:	68fa      	ldr	r2, [r7, #12]
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	1ad3      	subs	r3, r2, r3
 8001178:	69b9      	ldr	r1, [r7, #24]
 800117a:	683a      	ldr	r2, [r7, #0]
 800117c:	1a8a      	subs	r2, r1, r2
 800117e:	fb03 f202 	mul.w	r2, r3, r2
 8001182:	6879      	ldr	r1, [r7, #4]
 8001184:	68bb      	ldr	r3, [r7, #8]
 8001186:	1acb      	subs	r3, r1, r3
 8001188:	fb92 f2f3 	sdiv	r2, r2, r3
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	4413      	add	r3, r2
}
 8001190:	4618      	mov	r0, r3
 8001192:	3714      	adds	r7, #20
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011a4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011a8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80011ac:	f003 0301 	and.w	r3, r3, #1
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d013      	beq.n	80011dc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80011b4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011b8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80011bc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d00b      	beq.n	80011dc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80011c4:	e000      	b.n	80011c8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80011c6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80011c8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011cc:	681b      	ldr	r3, [r3, #0]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d0f9      	beq.n	80011c6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80011d2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80011d6:	687a      	ldr	r2, [r7, #4]
 80011d8:	b2d2      	uxtb	r2, r2
 80011da:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80011dc:	687b      	ldr	r3, [r7, #4]
}
 80011de:	4618      	mov	r0, r3
 80011e0:	370c      	adds	r7, #12
 80011e2:	46bd      	mov	sp, r7
 80011e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e8:	4770      	bx	lr

080011ea <_write>:

UART_HandleTypeDef huart2;

/* USER CODE BEGIN PV */
int _write(int file, char *ptr, int len)
{
 80011ea:	b580      	push	{r7, lr}
 80011ec:	b086      	sub	sp, #24
 80011ee:	af00      	add	r7, sp, #0
 80011f0:	60f8      	str	r0, [r7, #12]
 80011f2:	60b9      	str	r1, [r7, #8]
 80011f4:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; ++ i) {
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
 80011fa:	e009      	b.n	8001210 <_write+0x26>
		ITM_SendChar(*ptr++);
 80011fc:	68bb      	ldr	r3, [r7, #8]
 80011fe:	1c5a      	adds	r2, r3, #1
 8001200:	60ba      	str	r2, [r7, #8]
 8001202:	781b      	ldrb	r3, [r3, #0]
 8001204:	4618      	mov	r0, r3
 8001206:	f7ff ffc9 	bl	800119c <ITM_SendChar>
	for (int i = 0; i < len; ++ i) {
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	3301      	adds	r3, #1
 800120e:	617b      	str	r3, [r7, #20]
 8001210:	697a      	ldr	r2, [r7, #20]
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	429a      	cmp	r2, r3
 8001216:	dbf1      	blt.n	80011fc <_write+0x12>
	}
	return len;
 8001218:	687b      	ldr	r3, [r7, #4]
}
 800121a:	4618      	mov	r0, r3
 800121c:	3718      	adds	r7, #24
 800121e:	46bd      	mov	sp, r7
 8001220:	bd80      	pop	{r7, pc}
	...

08001224 <ADC_Select_CH0>:

void ADC_Select_CH0(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800122a:	463b      	mov	r3, r7
 800122c:	2200      	movs	r2, #0
 800122e:	601a      	str	r2, [r3, #0]
 8001230:	605a      	str	r2, [r3, #4]
 8001232:	609a      	str	r2, [r3, #8]
 8001234:	60da      	str	r2, [r3, #12]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_0;
 8001236:	2300      	movs	r3, #0
 8001238:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800123a:	2301      	movs	r3, #1
 800123c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800123e:	2307      	movs	r3, #7
 8001240:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001242:	463b      	mov	r3, r7
 8001244:	4619      	mov	r1, r3
 8001246:	4806      	ldr	r0, [pc, #24]	; (8001260 <ADC_Select_CH0+0x3c>)
 8001248:	f002 f958 	bl	80034fc <HAL_ADC_ConfigChannel>
 800124c:	4603      	mov	r3, r0
 800124e:	2b00      	cmp	r3, #0
 8001250:	d001      	beq.n	8001256 <ADC_Select_CH0+0x32>
	  {
	    Error_Handler();
 8001252:	f000 fbe1 	bl	8001a18 <Error_Handler>
	  }
}
 8001256:	bf00      	nop
 8001258:	3710      	adds	r7, #16
 800125a:	46bd      	mov	sp, r7
 800125c:	bd80      	pop	{r7, pc}
 800125e:	bf00      	nop
 8001260:	20000294 	.word	0x20000294

08001264 <ADC_Select_CH1>:

void ADC_Select_CH1(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 800126a:	463b      	mov	r3, r7
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	605a      	str	r2, [r3, #4]
 8001272:	609a      	str	r2, [r3, #8]
 8001274:	60da      	str	r2, [r3, #12]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_1;
 8001276:	2301      	movs	r3, #1
 8001278:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 800127a:	2301      	movs	r3, #1
 800127c:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 800127e:	2307      	movs	r3, #7
 8001280:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001282:	463b      	mov	r3, r7
 8001284:	4619      	mov	r1, r3
 8001286:	4806      	ldr	r0, [pc, #24]	; (80012a0 <ADC_Select_CH1+0x3c>)
 8001288:	f002 f938 	bl	80034fc <HAL_ADC_ConfigChannel>
 800128c:	4603      	mov	r3, r0
 800128e:	2b00      	cmp	r3, #0
 8001290:	d001      	beq.n	8001296 <ADC_Select_CH1+0x32>
	  {
	    Error_Handler();
 8001292:	f000 fbc1 	bl	8001a18 <Error_Handler>
	  }
}
 8001296:	bf00      	nop
 8001298:	3710      	adds	r7, #16
 800129a:	46bd      	mov	sp, r7
 800129c:	bd80      	pop	{r7, pc}
 800129e:	bf00      	nop
 80012a0:	20000294 	.word	0x20000294

080012a4 <ADC_Select_CH4>:

void ADC_Select_CH4(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	af00      	add	r7, sp, #0
	ADC_ChannelConfTypeDef sConfig = {0};
 80012aa:	463b      	mov	r3, r7
 80012ac:	2200      	movs	r2, #0
 80012ae:	601a      	str	r2, [r3, #0]
 80012b0:	605a      	str	r2, [r3, #4]
 80012b2:	609a      	str	r2, [r3, #8]
 80012b4:	60da      	str	r2, [r3, #12]
	  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	  */
	  sConfig.Channel = ADC_CHANNEL_4;
 80012b6:	2304      	movs	r3, #4
 80012b8:	603b      	str	r3, [r7, #0]
	  sConfig.Rank = 1;
 80012ba:	2301      	movs	r3, #1
 80012bc:	607b      	str	r3, [r7, #4]
	  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80012be:	2307      	movs	r3, #7
 80012c0:	60bb      	str	r3, [r7, #8]
	  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80012c2:	463b      	mov	r3, r7
 80012c4:	4619      	mov	r1, r3
 80012c6:	4806      	ldr	r0, [pc, #24]	; (80012e0 <ADC_Select_CH4+0x3c>)
 80012c8:	f002 f918 	bl	80034fc <HAL_ADC_ConfigChannel>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <ADC_Select_CH4+0x32>
	  {
	    Error_Handler();
 80012d2:	f000 fba1 	bl	8001a18 <Error_Handler>
	  }
}
 80012d6:	bf00      	nop
 80012d8:	3710      	adds	r7, #16
 80012da:	46bd      	mov	sp, r7
 80012dc:	bd80      	pop	{r7, pc}
 80012de:	bf00      	nop
 80012e0:	20000294 	.word	0x20000294

080012e4 <map1>:

float map1(float x, float in_min, float in_max, float out_min, float out_max, float step) {
 80012e4:	b5b0      	push	{r4, r5, r7, lr}
 80012e6:	b088      	sub	sp, #32
 80012e8:	af00      	add	r7, sp, #0
 80012ea:	ed87 0a05 	vstr	s0, [r7, #20]
 80012ee:	edc7 0a04 	vstr	s1, [r7, #16]
 80012f2:	ed87 1a03 	vstr	s2, [r7, #12]
 80012f6:	edc7 1a02 	vstr	s3, [r7, #8]
 80012fa:	ed87 2a01 	vstr	s4, [r7, #4]
 80012fe:	edc7 2a00 	vstr	s5, [r7]
    float mapped_value = (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001302:	ed97 7a05 	vldr	s14, [r7, #20]
 8001306:	edd7 7a04 	vldr	s15, [r7, #16]
 800130a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800130e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001312:	edd7 7a02 	vldr	s15, [r7, #8]
 8001316:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800131a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800131e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001322:	edd7 7a04 	vldr	s15, [r7, #16]
 8001326:	ee37 7a67 	vsub.f32	s14, s14, s15
 800132a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800132e:	ed97 7a02 	vldr	s14, [r7, #8]
 8001332:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001336:	edc7 7a07 	vstr	s15, [r7, #28]
    return round(mapped_value / step) * step; // Adjust value by step size
 800133a:	ed97 7a07 	vldr	s14, [r7, #28]
 800133e:	edd7 7a00 	vldr	s15, [r7]
 8001342:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8001346:	ee16 0a90 	vmov	r0, s13
 800134a:	f7ff f91d 	bl	8000588 <__aeabi_f2d>
 800134e:	4602      	mov	r2, r0
 8001350:	460b      	mov	r3, r1
 8001352:	ec43 2b10 	vmov	d0, r2, r3
 8001356:	f008 feb5 	bl	800a0c4 <round>
 800135a:	ec55 4b10 	vmov	r4, r5, d0
 800135e:	6838      	ldr	r0, [r7, #0]
 8001360:	f7ff f912 	bl	8000588 <__aeabi_f2d>
 8001364:	4602      	mov	r2, r0
 8001366:	460b      	mov	r3, r1
 8001368:	4620      	mov	r0, r4
 800136a:	4629      	mov	r1, r5
 800136c:	f7ff f964 	bl	8000638 <__aeabi_dmul>
 8001370:	4602      	mov	r2, r0
 8001372:	460b      	mov	r3, r1
 8001374:	4610      	mov	r0, r2
 8001376:	4619      	mov	r1, r3
 8001378:	f7ff fc56 	bl	8000c28 <__aeabi_d2f>
 800137c:	4603      	mov	r3, r0
 800137e:	ee07 3a90 	vmov	s15, r3
}
 8001382:	eeb0 0a67 	vmov.f32	s0, s15
 8001386:	3720      	adds	r7, #32
 8001388:	46bd      	mov	sp, r7
 800138a:	bdb0      	pop	{r4, r5, r7, pc}
 800138c:	0000      	movs	r0, r0
	...

08001390 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001390:	b590      	push	{r4, r7, lr}
 8001392:	b0b1      	sub	sp, #196	; 0xc4
 8001394:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001396:	f001 fd2f 	bl	8002df8 <HAL_Init>
  Angle_t	angle;

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800139a:	f000 f94b 	bl	8001634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800139e:	f000 fac1 	bl	8001924 <MX_GPIO_Init>
  MX_DMA_Init();
 80013a2:	f000 fa9f 	bl	80018e4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80013a6:	f000 fa73 	bl	8001890 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 80013aa:	f000 fa19 	bl	80017e0 <MX_TIM2_Init>
  MX_ADC1_Init();
 80013ae:	f000 f9af 	bl	8001710 <MX_ADC1_Init>
  MX_I2C1_Init();
 80013b2:	f000 f9e7 	bl	8001784 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */

  while (MPU6050_Init(&hi2c1) == 1);
 80013b6:	bf00      	nop
 80013b8:	4891      	ldr	r0, [pc, #580]	; (8001600 <main+0x270>)
 80013ba:	f000 fb33 	bl	8001a24 <MPU6050_Init>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b01      	cmp	r3, #1
 80013c2:	d0f9      	beq.n	80013b8 <main+0x28>

////  PID(&t_PID, &input, &output, &setpoint, 2.3, 0.7, 0.18, _PID_P_ON_E, _PID_CD_DIRECT);
//  PID(&t_PID, &input, &output, &setpoint, 2.3, 0.5, 0.2, _PID_P_ON_E, _PID_CD_DIRECT);
  PID(&t_PID, &input, &output, &setpoint, 0, 0, 0, _PID_P_ON_E, _PID_CD_DIRECT);
 80013c4:	2300      	movs	r3, #0
 80013c6:	9301      	str	r3, [sp, #4]
 80013c8:	2301      	movs	r3, #1
 80013ca:	9300      	str	r3, [sp, #0]
 80013cc:	ed9f 2b86 	vldr	d2, [pc, #536]	; 80015e8 <main+0x258>
 80013d0:	ed9f 1b85 	vldr	d1, [pc, #532]	; 80015e8 <main+0x258>
 80013d4:	ed9f 0b84 	vldr	d0, [pc, #528]	; 80015e8 <main+0x258>
 80013d8:	4b8a      	ldr	r3, [pc, #552]	; (8001604 <main+0x274>)
 80013da:	4a8b      	ldr	r2, [pc, #556]	; (8001608 <main+0x278>)
 80013dc:	498b      	ldr	r1, [pc, #556]	; (800160c <main+0x27c>)
 80013de:	488c      	ldr	r0, [pc, #560]	; (8001610 <main+0x280>)
 80013e0:	f000 ff12 	bl	8002208 <PID>
  PID_SetMode(&t_PID, _PID_MODE_AUTOMATIC);
 80013e4:	2101      	movs	r1, #1
 80013e6:	488a      	ldr	r0, [pc, #552]	; (8001610 <main+0x280>)
 80013e8:	f001 f884 	bl	80024f4 <PID_SetMode>
  PID_SetSampleTime(&t_PID, 1);
 80013ec:	2101      	movs	r1, #1
 80013ee:	4888      	ldr	r0, [pc, #544]	; (8001610 <main+0x280>)
 80013f0:	f001 fa0e 	bl	8002810 <PID_SetSampleTime>
  PID_SetOutputLimits(&t_PID, -255, 255);
 80013f4:	ed9f 1b7e 	vldr	d1, [pc, #504]	; 80015f0 <main+0x260>
 80013f8:	ed9f 0b7f 	vldr	d0, [pc, #508]	; 80015f8 <main+0x268>
 80013fc:	4884      	ldr	r0, [pc, #528]	; (8001610 <main+0x280>)
 80013fe:	f001 f897 	bl	8002530 <PID_SetOutputLimits>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  ADC_Select_CH0();
 8001402:	f7ff ff0f 	bl	8001224 <ADC_Select_CH0>
	  HAL_ADC_Start(&hadc1);
 8001406:	4883      	ldr	r0, [pc, #524]	; (8001614 <main+0x284>)
 8001408:	f001 fdac 	bl	8002f64 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 800140c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001410:	4880      	ldr	r0, [pc, #512]	; (8001614 <main+0x284>)
 8001412:	f001 feac 	bl	800316e <HAL_ADC_PollForConversion>
	  ADC_VAL[0] = HAL_ADC_GetValue(&hadc1);
 8001416:	487f      	ldr	r0, [pc, #508]	; (8001614 <main+0x284>)
 8001418:	f002 f844 	bl	80034a4 <HAL_ADC_GetValue>
 800141c:	4603      	mov	r3, r0
 800141e:	b29a      	uxth	r2, r3
 8001420:	4b7d      	ldr	r3, [pc, #500]	; (8001618 <main+0x288>)
 8001422:	801a      	strh	r2, [r3, #0]
	  HAL_ADC_Stop(&hadc1);
 8001424:	487b      	ldr	r0, [pc, #492]	; (8001614 <main+0x284>)
 8001426:	f001 fe6f 	bl	8003108 <HAL_ADC_Stop>

	  ADC_Select_CH1();
 800142a:	f7ff ff1b 	bl	8001264 <ADC_Select_CH1>
	  HAL_ADC_Start(&hadc1);
 800142e:	4879      	ldr	r0, [pc, #484]	; (8001614 <main+0x284>)
 8001430:	f001 fd98 	bl	8002f64 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 8001434:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001438:	4876      	ldr	r0, [pc, #472]	; (8001614 <main+0x284>)
 800143a:	f001 fe98 	bl	800316e <HAL_ADC_PollForConversion>
	  ADC_VAL[1] = HAL_ADC_GetValue(&hadc1);
 800143e:	4875      	ldr	r0, [pc, #468]	; (8001614 <main+0x284>)
 8001440:	f002 f830 	bl	80034a4 <HAL_ADC_GetValue>
 8001444:	4603      	mov	r3, r0
 8001446:	b29a      	uxth	r2, r3
 8001448:	4b73      	ldr	r3, [pc, #460]	; (8001618 <main+0x288>)
 800144a:	805a      	strh	r2, [r3, #2]
	  HAL_ADC_Stop(&hadc1);
 800144c:	4871      	ldr	r0, [pc, #452]	; (8001614 <main+0x284>)
 800144e:	f001 fe5b 	bl	8003108 <HAL_ADC_Stop>

	  ADC_Select_CH4();
 8001452:	f7ff ff27 	bl	80012a4 <ADC_Select_CH4>
	  HAL_ADC_Start(&hadc1);
 8001456:	486f      	ldr	r0, [pc, #444]	; (8001614 <main+0x284>)
 8001458:	f001 fd84 	bl	8002f64 <HAL_ADC_Start>
	  HAL_ADC_PollForConversion(&hadc1, 1000);
 800145c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001460:	486c      	ldr	r0, [pc, #432]	; (8001614 <main+0x284>)
 8001462:	f001 fe84 	bl	800316e <HAL_ADC_PollForConversion>
	  ADC_VAL[2] = HAL_ADC_GetValue(&hadc1);
 8001466:	486b      	ldr	r0, [pc, #428]	; (8001614 <main+0x284>)
 8001468:	f002 f81c 	bl	80034a4 <HAL_ADC_GetValue>
 800146c:	4603      	mov	r3, r0
 800146e:	b29a      	uxth	r2, r3
 8001470:	4b69      	ldr	r3, [pc, #420]	; (8001618 <main+0x288>)
 8001472:	809a      	strh	r2, [r3, #4]
	  HAL_ADC_Stop(&hadc1);
 8001474:	4867      	ldr	r0, [pc, #412]	; (8001614 <main+0x284>)
 8001476:	f001 fe47 	bl	8003108 <HAL_ADC_Stop>

	  // Map the ADC values to desired ranges and steps
	  double pot1_value = map1(ADC_VAL[0], 0, 4095, 0, 5, 0.5); // Map ADC_VAL[0] to range 1-10 with step 0.5
 800147a:	4b67      	ldr	r3, [pc, #412]	; (8001618 <main+0x288>)
 800147c:	881b      	ldrh	r3, [r3, #0]
 800147e:	ee07 3a90 	vmov	s15, r3
 8001482:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001486:	eef6 2a00 	vmov.f32	s5, #96	; 0x3f000000  0.5
 800148a:	eeb1 2a04 	vmov.f32	s4, #20	; 0x40a00000  5.0
 800148e:	eddf 1a63 	vldr	s3, [pc, #396]	; 800161c <main+0x28c>
 8001492:	ed9f 1a63 	vldr	s2, [pc, #396]	; 8001620 <main+0x290>
 8001496:	eddf 0a61 	vldr	s1, [pc, #388]	; 800161c <main+0x28c>
 800149a:	eeb0 0a67 	vmov.f32	s0, s15
 800149e:	f7ff ff21 	bl	80012e4 <map1>
 80014a2:	ee10 3a10 	vmov	r3, s0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff f86e 	bl	8000588 <__aeabi_f2d>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	e9c7 2326 	strd	r2, r3, [r7, #152]	; 0x98
	  double pot2_value = map1(ADC_VAL[1], 0, 4095, 0, 20, 0.1);   // Map ADC_VAL[1] to range 0-5 with step 0.1
 80014b4:	4b58      	ldr	r3, [pc, #352]	; (8001618 <main+0x288>)
 80014b6:	885b      	ldrh	r3, [r3, #2]
 80014b8:	ee07 3a90 	vmov	s15, r3
 80014bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014c0:	eddf 2a58 	vldr	s5, [pc, #352]	; 8001624 <main+0x294>
 80014c4:	eeb3 2a04 	vmov.f32	s4, #52	; 0x41a00000  20.0
 80014c8:	eddf 1a54 	vldr	s3, [pc, #336]	; 800161c <main+0x28c>
 80014cc:	ed9f 1a54 	vldr	s2, [pc, #336]	; 8001620 <main+0x290>
 80014d0:	eddf 0a52 	vldr	s1, [pc, #328]	; 800161c <main+0x28c>
 80014d4:	eeb0 0a67 	vmov.f32	s0, s15
 80014d8:	f7ff ff04 	bl	80012e4 <map1>
 80014dc:	ee10 3a10 	vmov	r3, s0
 80014e0:	4618      	mov	r0, r3
 80014e2:	f7ff f851 	bl	8000588 <__aeabi_f2d>
 80014e6:	4602      	mov	r2, r0
 80014e8:	460b      	mov	r3, r1
 80014ea:	e9c7 2324 	strd	r2, r3, [r7, #144]	; 0x90
	  double pot3_value = map1(ADC_VAL[2], 0, 4095, 0, 2, 0.01);   // Map ADC_VAL[2] to range 0-2 with step 0.01
 80014ee:	4b4a      	ldr	r3, [pc, #296]	; (8001618 <main+0x288>)
 80014f0:	889b      	ldrh	r3, [r3, #4]
 80014f2:	ee07 3a90 	vmov	s15, r3
 80014f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014fa:	eddf 2a4b 	vldr	s5, [pc, #300]	; 8001628 <main+0x298>
 80014fe:	eeb0 2a00 	vmov.f32	s4, #0	; 0x40000000  2.0
 8001502:	eddf 1a46 	vldr	s3, [pc, #280]	; 800161c <main+0x28c>
 8001506:	ed9f 1a46 	vldr	s2, [pc, #280]	; 8001620 <main+0x290>
 800150a:	eddf 0a44 	vldr	s1, [pc, #272]	; 800161c <main+0x28c>
 800150e:	eeb0 0a67 	vmov.f32	s0, s15
 8001512:	f7ff fee7 	bl	80012e4 <map1>
 8001516:	ee10 3a10 	vmov	r3, s0
 800151a:	4618      	mov	r0, r3
 800151c:	f7ff f834 	bl	8000588 <__aeabi_f2d>
 8001520:	4602      	mov	r2, r0
 8001522:	460b      	mov	r3, r1
 8001524:	e9c7 2322 	strd	r2, r3, [r7, #136]	; 0x88

  	  MPU6050_Read_All(&hi2c1, &mpu);
 8001528:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800152c:	4619      	mov	r1, r3
 800152e:	4834      	ldr	r0, [pc, #208]	; (8001600 <main+0x270>)
 8001530:	f000 fad6 	bl	8001ae0 <MPU6050_Read_All>
	  CalculateAccAngle(&angle, &mpu);
 8001534:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8001538:	1d3b      	adds	r3, r7, #4
 800153a:	4611      	mov	r1, r2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fd43 	bl	8000fc8 <CalculateAccAngle>

//		  printf("angles Kalman: %f\t %f\n", mpu.KalmanAngleX, mpu.KalmanAngleY);
//  	  printf("		angles Accel: %f\t, %f\n", angle.acc_roll, angle.acc_pitch);

	  input = angle.acc_roll;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	4618      	mov	r0, r3
 8001546:	f7ff f81f 	bl	8000588 <__aeabi_f2d>
 800154a:	4602      	mov	r2, r0
 800154c:	460b      	mov	r3, r1
 800154e:	492f      	ldr	r1, [pc, #188]	; (800160c <main+0x27c>)
 8001550:	e9c1 2300 	strd	r2, r3, [r1]
	  PID_SetTunings(&t_PID, pot1_value, pot2_value, pot3_value);
 8001554:	ed97 2b22 	vldr	d2, [r7, #136]	; 0x88
 8001558:	ed97 1b24 	vldr	d1, [r7, #144]	; 0x90
 800155c:	ed97 0b26 	vldr	d0, [r7, #152]	; 0x98
 8001560:	482b      	ldr	r0, [pc, #172]	; (8001610 <main+0x280>)
 8001562:	f001 f853 	bl	800260c <PID_SetTunings>
	  PID_Compute(&t_PID);
 8001566:	482a      	ldr	r0, [pc, #168]	; (8001610 <main+0x280>)
 8001568:	f000 fe9a 	bl	80022a0 <PID_Compute>
//	  printf("PID output: %f\n", output);
	  double pwm = map(output, -255, 255, 30, 70);
 800156c:	4b26      	ldr	r3, [pc, #152]	; (8001608 <main+0x278>)
 800156e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001572:	4610      	mov	r0, r2
 8001574:	4619      	mov	r1, r3
 8001576:	f7ff fb0f 	bl	8000b98 <__aeabi_d2iz>
 800157a:	2346      	movs	r3, #70	; 0x46
 800157c:	9300      	str	r3, [sp, #0]
 800157e:	231e      	movs	r3, #30
 8001580:	22ff      	movs	r2, #255	; 0xff
 8001582:	f06f 01fe 	mvn.w	r1, #254	; 0xfe
 8001586:	f7ff fded 	bl	8001164 <map>
 800158a:	4603      	mov	r3, r0
 800158c:	4618      	mov	r0, r3
 800158e:	f7fe ffe9 	bl	8000564 <__aeabi_i2d>
 8001592:	4602      	mov	r2, r0
 8001594:	460b      	mov	r3, r1
 8001596:	e9c7 2320 	strd	r2, r3, [r7, #128]	; 0x80
//	  printf("PWM: %f\n", pwm);
	  TIM2->CCR3 = pwm;
 800159a:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
 800159e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80015a2:	f7ff fb21 	bl	8000be8 <__aeabi_d2uiz>
 80015a6:	4603      	mov	r3, r0
 80015a8:	63e3      	str	r3, [r4, #60]	; 0x3c
	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80015aa:	2108      	movs	r1, #8
 80015ac:	481f      	ldr	r0, [pc, #124]	; (800162c <main+0x29c>)
 80015ae:	f004 fde3 	bl	8006178 <HAL_TIM_PWM_Start>


	  printf("%f\t %f\t %f\t Angle: %f\t PWM: %f\n", pot1_value, pot2_value, pot3_value, angle.acc_roll, pwm);
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	4618      	mov	r0, r3
 80015b6:	f7fe ffe7 	bl	8000588 <__aeabi_f2d>
 80015ba:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80015be:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80015c2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80015c6:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80015ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80015ce:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 80015d2:	e9cd 2300 	strd	r2, r3, [sp]
 80015d6:	e9d7 2326 	ldrd	r2, r3, [r7, #152]	; 0x98
 80015da:	4815      	ldr	r0, [pc, #84]	; (8001630 <main+0x2a0>)
 80015dc:	f006 fa40 	bl	8007a60 <iprintf>
  {
 80015e0:	e70f      	b.n	8001402 <main+0x72>
 80015e2:	bf00      	nop
 80015e4:	f3af 8000 	nop.w
	...
 80015f4:	406fe000 	.word	0x406fe000
 80015f8:	00000000 	.word	0x00000000
 80015fc:	c06fe000 	.word	0xc06fe000
 8001600:	200002dc 	.word	0x200002dc
 8001604:	20000420 	.word	0x20000420
 8001608:	20000430 	.word	0x20000430
 800160c:	20000428 	.word	0x20000428
 8001610:	20000440 	.word	0x20000440
 8001614:	20000294 	.word	0x20000294
 8001618:	20000438 	.word	0x20000438
 800161c:	00000000 	.word	0x00000000
 8001620:	457ff000 	.word	0x457ff000
 8001624:	3dcccccd 	.word	0x3dcccccd
 8001628:	3c23d70a 	.word	0x3c23d70a
 800162c:	20000330 	.word	0x20000330
 8001630:	0800aeb8 	.word	0x0800aeb8

08001634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b094      	sub	sp, #80	; 0x50
 8001638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800163a:	f107 031c 	add.w	r3, r7, #28
 800163e:	2234      	movs	r2, #52	; 0x34
 8001640:	2100      	movs	r1, #0
 8001642:	4618      	mov	r0, r3
 8001644:	f006 fb52 	bl	8007cec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001648:	f107 0308 	add.w	r3, r7, #8
 800164c:	2200      	movs	r2, #0
 800164e:	601a      	str	r2, [r3, #0]
 8001650:	605a      	str	r2, [r3, #4]
 8001652:	609a      	str	r2, [r3, #8]
 8001654:	60da      	str	r2, [r3, #12]
 8001656:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001658:	2300      	movs	r3, #0
 800165a:	607b      	str	r3, [r7, #4]
 800165c:	4b2a      	ldr	r3, [pc, #168]	; (8001708 <SystemClock_Config+0xd4>)
 800165e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001660:	4a29      	ldr	r2, [pc, #164]	; (8001708 <SystemClock_Config+0xd4>)
 8001662:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001666:	6413      	str	r3, [r2, #64]	; 0x40
 8001668:	4b27      	ldr	r3, [pc, #156]	; (8001708 <SystemClock_Config+0xd4>)
 800166a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800166c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001670:	607b      	str	r3, [r7, #4]
 8001672:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001674:	2300      	movs	r3, #0
 8001676:	603b      	str	r3, [r7, #0]
 8001678:	4b24      	ldr	r3, [pc, #144]	; (800170c <SystemClock_Config+0xd8>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001680:	4a22      	ldr	r2, [pc, #136]	; (800170c <SystemClock_Config+0xd8>)
 8001682:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001686:	6013      	str	r3, [r2, #0]
 8001688:	4b20      	ldr	r3, [pc, #128]	; (800170c <SystemClock_Config+0xd8>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001690:	603b      	str	r3, [r7, #0]
 8001692:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001694:	2302      	movs	r3, #2
 8001696:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001698:	2301      	movs	r3, #1
 800169a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800169c:	2310      	movs	r3, #16
 800169e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80016a0:	2302      	movs	r3, #2
 80016a2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80016a4:	2300      	movs	r3, #0
 80016a6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80016a8:	2310      	movs	r3, #16
 80016aa:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80016ac:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80016b0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80016b2:	2304      	movs	r3, #4
 80016b4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80016b6:	2302      	movs	r3, #2
 80016b8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80016ba:	2302      	movs	r3, #2
 80016bc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016be:	f107 031c 	add.w	r3, r7, #28
 80016c2:	4618      	mov	r0, r3
 80016c4:	f004 fa6a 	bl	8005b9c <HAL_RCC_OscConfig>
 80016c8:	4603      	mov	r3, r0
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d001      	beq.n	80016d2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80016ce:	f000 f9a3 	bl	8001a18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d2:	230f      	movs	r3, #15
 80016d4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80016d6:	2302      	movs	r3, #2
 80016d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016da:	2300      	movs	r3, #0
 80016dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80016de:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80016e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e4:	2300      	movs	r3, #0
 80016e6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80016e8:	f107 0308 	add.w	r3, r7, #8
 80016ec:	2102      	movs	r1, #2
 80016ee:	4618      	mov	r0, r3
 80016f0:	f003 ff0a 	bl	8005508 <HAL_RCC_ClockConfig>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <SystemClock_Config+0xca>
  {
    Error_Handler();
 80016fa:	f000 f98d 	bl	8001a18 <Error_Handler>
  }
}
 80016fe:	bf00      	nop
 8001700:	3750      	adds	r7, #80	; 0x50
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	40023800 	.word	0x40023800
 800170c:	40007000 	.word	0x40007000

08001710 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001714:	4b18      	ldr	r3, [pc, #96]	; (8001778 <MX_ADC1_Init+0x68>)
 8001716:	4a19      	ldr	r2, [pc, #100]	; (800177c <MX_ADC1_Init+0x6c>)
 8001718:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800171a:	4b17      	ldr	r3, [pc, #92]	; (8001778 <MX_ADC1_Init+0x68>)
 800171c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001720:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001722:	4b15      	ldr	r3, [pc, #84]	; (8001778 <MX_ADC1_Init+0x68>)
 8001724:	2200      	movs	r2, #0
 8001726:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001728:	4b13      	ldr	r3, [pc, #76]	; (8001778 <MX_ADC1_Init+0x68>)
 800172a:	2201      	movs	r2, #1
 800172c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800172e:	4b12      	ldr	r3, [pc, #72]	; (8001778 <MX_ADC1_Init+0x68>)
 8001730:	2201      	movs	r2, #1
 8001732:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001734:	4b10      	ldr	r3, [pc, #64]	; (8001778 <MX_ADC1_Init+0x68>)
 8001736:	2200      	movs	r2, #0
 8001738:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800173c:	4b0e      	ldr	r3, [pc, #56]	; (8001778 <MX_ADC1_Init+0x68>)
 800173e:	2200      	movs	r2, #0
 8001740:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001742:	4b0d      	ldr	r3, [pc, #52]	; (8001778 <MX_ADC1_Init+0x68>)
 8001744:	4a0e      	ldr	r2, [pc, #56]	; (8001780 <MX_ADC1_Init+0x70>)
 8001746:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001748:	4b0b      	ldr	r3, [pc, #44]	; (8001778 <MX_ADC1_Init+0x68>)
 800174a:	2200      	movs	r2, #0
 800174c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800174e:	4b0a      	ldr	r3, [pc, #40]	; (8001778 <MX_ADC1_Init+0x68>)
 8001750:	2201      	movs	r2, #1
 8001752:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <MX_ADC1_Init+0x68>)
 8001756:	2200      	movs	r2, #0
 8001758:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800175c:	4b06      	ldr	r3, [pc, #24]	; (8001778 <MX_ADC1_Init+0x68>)
 800175e:	2201      	movs	r2, #1
 8001760:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001762:	4805      	ldr	r0, [pc, #20]	; (8001778 <MX_ADC1_Init+0x68>)
 8001764:	f001 fbba 	bl	8002edc <HAL_ADC_Init>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d001      	beq.n	8001772 <MX_ADC1_Init+0x62>
  {
    Error_Handler();
 800176e:	f000 f953 	bl	8001a18 <Error_Handler>
//  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001772:	bf00      	nop
 8001774:	bd80      	pop	{r7, pc}
 8001776:	bf00      	nop
 8001778:	20000294 	.word	0x20000294
 800177c:	40012000 	.word	0x40012000
 8001780:	0f000001 	.word	0x0f000001

08001784 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001788:	4b12      	ldr	r3, [pc, #72]	; (80017d4 <MX_I2C1_Init+0x50>)
 800178a:	4a13      	ldr	r2, [pc, #76]	; (80017d8 <MX_I2C1_Init+0x54>)
 800178c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800178e:	4b11      	ldr	r3, [pc, #68]	; (80017d4 <MX_I2C1_Init+0x50>)
 8001790:	4a12      	ldr	r2, [pc, #72]	; (80017dc <MX_I2C1_Init+0x58>)
 8001792:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001794:	4b0f      	ldr	r3, [pc, #60]	; (80017d4 <MX_I2C1_Init+0x50>)
 8001796:	2200      	movs	r2, #0
 8001798:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800179a:	4b0e      	ldr	r3, [pc, #56]	; (80017d4 <MX_I2C1_Init+0x50>)
 800179c:	2200      	movs	r2, #0
 800179e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80017a0:	4b0c      	ldr	r3, [pc, #48]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017a2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80017a6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80017a8:	4b0a      	ldr	r3, [pc, #40]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80017ae:	4b09      	ldr	r3, [pc, #36]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80017b4:	4b07      	ldr	r3, [pc, #28]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80017ba:	4b06      	ldr	r3, [pc, #24]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017bc:	2200      	movs	r2, #0
 80017be:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80017c0:	4804      	ldr	r0, [pc, #16]	; (80017d4 <MX_I2C1_Init+0x50>)
 80017c2:	f002 fe7d 	bl	80044c0 <HAL_I2C_Init>
 80017c6:	4603      	mov	r3, r0
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d001      	beq.n	80017d0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80017cc:	f000 f924 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80017d0:	bf00      	nop
 80017d2:	bd80      	pop	{r7, pc}
 80017d4:	200002dc 	.word	0x200002dc
 80017d8:	40005400 	.word	0x40005400
 80017dc:	00061a80 	.word	0x00061a80

080017e0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80017e0:	b580      	push	{r7, lr}
 80017e2:	b08a      	sub	sp, #40	; 0x28
 80017e4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80017e6:	f107 0320 	add.w	r3, r7, #32
 80017ea:	2200      	movs	r2, #0
 80017ec:	601a      	str	r2, [r3, #0]
 80017ee:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80017f0:	1d3b      	adds	r3, r7, #4
 80017f2:	2200      	movs	r2, #0
 80017f4:	601a      	str	r2, [r3, #0]
 80017f6:	605a      	str	r2, [r3, #4]
 80017f8:	609a      	str	r2, [r3, #8]
 80017fa:	60da      	str	r2, [r3, #12]
 80017fc:	611a      	str	r2, [r3, #16]
 80017fe:	615a      	str	r2, [r3, #20]
 8001800:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001802:	4b22      	ldr	r3, [pc, #136]	; (800188c <MX_TIM2_Init+0xac>)
 8001804:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001808:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 800180a:	4b20      	ldr	r3, [pc, #128]	; (800188c <MX_TIM2_Init+0xac>)
 800180c:	2253      	movs	r2, #83	; 0x53
 800180e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001810:	4b1e      	ldr	r3, [pc, #120]	; (800188c <MX_TIM2_Init+0xac>)
 8001812:	2200      	movs	r2, #0
 8001814:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 8001816:	4b1d      	ldr	r3, [pc, #116]	; (800188c <MX_TIM2_Init+0xac>)
 8001818:	2263      	movs	r2, #99	; 0x63
 800181a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800181c:	4b1b      	ldr	r3, [pc, #108]	; (800188c <MX_TIM2_Init+0xac>)
 800181e:	2200      	movs	r2, #0
 8001820:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001822:	4b1a      	ldr	r3, [pc, #104]	; (800188c <MX_TIM2_Init+0xac>)
 8001824:	2200      	movs	r2, #0
 8001826:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001828:	4818      	ldr	r0, [pc, #96]	; (800188c <MX_TIM2_Init+0xac>)
 800182a:	f004 fc55 	bl	80060d8 <HAL_TIM_PWM_Init>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8001834:	f000 f8f0 	bl	8001a18 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001838:	2300      	movs	r3, #0
 800183a:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800183c:	2300      	movs	r3, #0
 800183e:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001840:	f107 0320 	add.w	r3, r7, #32
 8001844:	4619      	mov	r1, r3
 8001846:	4811      	ldr	r0, [pc, #68]	; (800188c <MX_TIM2_Init+0xac>)
 8001848:	f005 f8a2 	bl	8006990 <HAL_TIMEx_MasterConfigSynchronization>
 800184c:	4603      	mov	r3, r0
 800184e:	2b00      	cmp	r3, #0
 8001850:	d001      	beq.n	8001856 <MX_TIM2_Init+0x76>
  {
    Error_Handler();
 8001852:	f000 f8e1 	bl	8001a18 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001856:	2360      	movs	r3, #96	; 0x60
 8001858:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800185a:	2300      	movs	r3, #0
 800185c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	2208      	movs	r2, #8
 800186a:	4619      	mov	r1, r3
 800186c:	4807      	ldr	r0, [pc, #28]	; (800188c <MX_TIM2_Init+0xac>)
 800186e:	f004 fd4b 	bl	8006308 <HAL_TIM_PWM_ConfigChannel>
 8001872:	4603      	mov	r3, r0
 8001874:	2b00      	cmp	r3, #0
 8001876:	d001      	beq.n	800187c <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8001878:	f000 f8ce 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800187c:	4803      	ldr	r0, [pc, #12]	; (800188c <MX_TIM2_Init+0xac>)
 800187e:	f001 f917 	bl	8002ab0 <HAL_TIM_MspPostInit>

}
 8001882:	bf00      	nop
 8001884:	3728      	adds	r7, #40	; 0x28
 8001886:	46bd      	mov	sp, r7
 8001888:	bd80      	pop	{r7, pc}
 800188a:	bf00      	nop
 800188c:	20000330 	.word	0x20000330

08001890 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001894:	4b11      	ldr	r3, [pc, #68]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 8001896:	4a12      	ldr	r2, [pc, #72]	; (80018e0 <MX_USART2_UART_Init+0x50>)
 8001898:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800189a:	4b10      	ldr	r3, [pc, #64]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 800189c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018a0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80018a2:	4b0e      	ldr	r3, [pc, #56]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80018a8:	4b0c      	ldr	r3, [pc, #48]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80018ae:	4b0b      	ldr	r3, [pc, #44]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80018b4:	4b09      	ldr	r3, [pc, #36]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 80018b6:	220c      	movs	r2, #12
 80018b8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80018ba:	4b08      	ldr	r3, [pc, #32]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80018c0:	4b06      	ldr	r3, [pc, #24]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 80018c2:	2200      	movs	r2, #0
 80018c4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80018c6:	4805      	ldr	r0, [pc, #20]	; (80018dc <MX_USART2_UART_Init+0x4c>)
 80018c8:	f005 f8de 	bl	8006a88 <HAL_UART_Init>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80018d2:	f000 f8a1 	bl	8001a18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80018d6:	bf00      	nop
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	200003d8 	.word	0x200003d8
 80018e0:	40004400 	.word	0x40004400

080018e4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80018e4:	b580      	push	{r7, lr}
 80018e6:	b082      	sub	sp, #8
 80018e8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80018ea:	2300      	movs	r3, #0
 80018ec:	607b      	str	r3, [r7, #4]
 80018ee:	4b0c      	ldr	r3, [pc, #48]	; (8001920 <MX_DMA_Init+0x3c>)
 80018f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018f2:	4a0b      	ldr	r2, [pc, #44]	; (8001920 <MX_DMA_Init+0x3c>)
 80018f4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80018f8:	6313      	str	r3, [r2, #48]	; 0x30
 80018fa:	4b09      	ldr	r3, [pc, #36]	; (8001920 <MX_DMA_Init+0x3c>)
 80018fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fe:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001902:	607b      	str	r3, [r7, #4]
 8001904:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001906:	2200      	movs	r2, #0
 8001908:	2100      	movs	r1, #0
 800190a:	200c      	movs	r0, #12
 800190c:	f002 f909 	bl	8003b22 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001910:	200c      	movs	r0, #12
 8001912:	f002 f922 	bl	8003b5a <HAL_NVIC_EnableIRQ>

}
 8001916:	bf00      	nop
 8001918:	3708      	adds	r7, #8
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800

08001924 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08a      	sub	sp, #40	; 0x28
 8001928:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192a:	f107 0314 	add.w	r3, r7, #20
 800192e:	2200      	movs	r2, #0
 8001930:	601a      	str	r2, [r3, #0]
 8001932:	605a      	str	r2, [r3, #4]
 8001934:	609a      	str	r2, [r3, #8]
 8001936:	60da      	str	r2, [r3, #12]
 8001938:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800193a:	2300      	movs	r3, #0
 800193c:	613b      	str	r3, [r7, #16]
 800193e:	4b33      	ldr	r3, [pc, #204]	; (8001a0c <MX_GPIO_Init+0xe8>)
 8001940:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001942:	4a32      	ldr	r2, [pc, #200]	; (8001a0c <MX_GPIO_Init+0xe8>)
 8001944:	f043 0304 	orr.w	r3, r3, #4
 8001948:	6313      	str	r3, [r2, #48]	; 0x30
 800194a:	4b30      	ldr	r3, [pc, #192]	; (8001a0c <MX_GPIO_Init+0xe8>)
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f003 0304 	and.w	r3, r3, #4
 8001952:	613b      	str	r3, [r7, #16]
 8001954:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001956:	2300      	movs	r3, #0
 8001958:	60fb      	str	r3, [r7, #12]
 800195a:	4b2c      	ldr	r3, [pc, #176]	; (8001a0c <MX_GPIO_Init+0xe8>)
 800195c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800195e:	4a2b      	ldr	r2, [pc, #172]	; (8001a0c <MX_GPIO_Init+0xe8>)
 8001960:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001964:	6313      	str	r3, [r2, #48]	; 0x30
 8001966:	4b29      	ldr	r3, [pc, #164]	; (8001a0c <MX_GPIO_Init+0xe8>)
 8001968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800196a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001972:	2300      	movs	r3, #0
 8001974:	60bb      	str	r3, [r7, #8]
 8001976:	4b25      	ldr	r3, [pc, #148]	; (8001a0c <MX_GPIO_Init+0xe8>)
 8001978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197a:	4a24      	ldr	r2, [pc, #144]	; (8001a0c <MX_GPIO_Init+0xe8>)
 800197c:	f043 0301 	orr.w	r3, r3, #1
 8001980:	6313      	str	r3, [r2, #48]	; 0x30
 8001982:	4b22      	ldr	r3, [pc, #136]	; (8001a0c <MX_GPIO_Init+0xe8>)
 8001984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001986:	f003 0301 	and.w	r3, r3, #1
 800198a:	60bb      	str	r3, [r7, #8]
 800198c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800198e:	2300      	movs	r3, #0
 8001990:	607b      	str	r3, [r7, #4]
 8001992:	4b1e      	ldr	r3, [pc, #120]	; (8001a0c <MX_GPIO_Init+0xe8>)
 8001994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001996:	4a1d      	ldr	r2, [pc, #116]	; (8001a0c <MX_GPIO_Init+0xe8>)
 8001998:	f043 0302 	orr.w	r3, r3, #2
 800199c:	6313      	str	r3, [r2, #48]	; 0x30
 800199e:	4b1b      	ldr	r3, [pc, #108]	; (8001a0c <MX_GPIO_Init+0xe8>)
 80019a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	607b      	str	r3, [r7, #4]
 80019a8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80019aa:	2200      	movs	r2, #0
 80019ac:	2120      	movs	r1, #32
 80019ae:	4818      	ldr	r0, [pc, #96]	; (8001a10 <MX_GPIO_Init+0xec>)
 80019b0:	f002 fd6c 	bl	800448c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80019b4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80019ba:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 80019be:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019c0:	2300      	movs	r3, #0
 80019c2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80019c4:	f107 0314 	add.w	r3, r7, #20
 80019c8:	4619      	mov	r1, r3
 80019ca:	4812      	ldr	r0, [pc, #72]	; (8001a14 <MX_GPIO_Init+0xf0>)
 80019cc:	f002 fbca 	bl	8004164 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 80019d0:	2301      	movs	r3, #1
 80019d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80019d4:	2303      	movs	r3, #3
 80019d6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019d8:	2300      	movs	r3, #0
 80019da:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	4619      	mov	r1, r3
 80019e2:	480c      	ldr	r0, [pc, #48]	; (8001a14 <MX_GPIO_Init+0xf0>)
 80019e4:	f002 fbbe 	bl	8004164 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80019e8:	2320      	movs	r3, #32
 80019ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ec:	2301      	movs	r3, #1
 80019ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019f0:	2300      	movs	r3, #0
 80019f2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019f4:	2300      	movs	r3, #0
 80019f6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80019f8:	f107 0314 	add.w	r3, r7, #20
 80019fc:	4619      	mov	r1, r3
 80019fe:	4804      	ldr	r0, [pc, #16]	; (8001a10 <MX_GPIO_Init+0xec>)
 8001a00:	f002 fbb0 	bl	8004164 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001a04:	bf00      	nop
 8001a06:	3728      	adds	r7, #40	; 0x28
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	bd80      	pop	{r7, pc}
 8001a0c:	40023800 	.word	0x40023800
 8001a10:	40020000 	.word	0x40020000
 8001a14:	40020800 	.word	0x40020800

08001a18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a1c:	b672      	cpsid	i
}
 8001a1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a20:	e7fe      	b.n	8001a20 <Error_Handler+0x8>
	...

08001a24 <MPU6050_Init>:
    .Q_bias = 0.003f,
    .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b088      	sub	sp, #32
 8001a28:	af04      	add	r7, sp, #16
 8001a2a:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, HAL_MAX_DELAY);
 8001a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a30:	9302      	str	r3, [sp, #8]
 8001a32:	2301      	movs	r3, #1
 8001a34:	9301      	str	r3, [sp, #4]
 8001a36:	f107 030f 	add.w	r3, r7, #15
 8001a3a:	9300      	str	r3, [sp, #0]
 8001a3c:	2301      	movs	r3, #1
 8001a3e:	2275      	movs	r2, #117	; 0x75
 8001a40:	21d0      	movs	r1, #208	; 0xd0
 8001a42:	6878      	ldr	r0, [r7, #4]
 8001a44:	f002 ff7a 	bl	800493c <HAL_I2C_Mem_Read>

    if (check == 104) // 0x68 will be returned by the sensor if everything goes well
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
 8001a4a:	2b68      	cmp	r3, #104	; 0x68
 8001a4c:	d13d      	bne.n	8001aca <MPU6050_Init+0xa6>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 8001a4e:	2300      	movs	r3, #0
 8001a50:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 8001a52:	2364      	movs	r3, #100	; 0x64
 8001a54:	9302      	str	r3, [sp, #8]
 8001a56:	2301      	movs	r3, #1
 8001a58:	9301      	str	r3, [sp, #4]
 8001a5a:	f107 030e 	add.w	r3, r7, #14
 8001a5e:	9300      	str	r3, [sp, #0]
 8001a60:	2301      	movs	r3, #1
 8001a62:	226b      	movs	r2, #107	; 0x6b
 8001a64:	21d0      	movs	r1, #208	; 0xd0
 8001a66:	6878      	ldr	r0, [r7, #4]
 8001a68:	f002 fe6e 	bl	8004748 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8001a6c:	2307      	movs	r3, #7
 8001a6e:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8001a70:	2364      	movs	r3, #100	; 0x64
 8001a72:	9302      	str	r3, [sp, #8]
 8001a74:	2301      	movs	r3, #1
 8001a76:	9301      	str	r3, [sp, #4]
 8001a78:	f107 030e 	add.w	r3, r7, #14
 8001a7c:	9300      	str	r3, [sp, #0]
 8001a7e:	2301      	movs	r3, #1
 8001a80:	2219      	movs	r2, #25
 8001a82:	21d0      	movs	r1, #208	; 0xd0
 8001a84:	6878      	ldr	r0, [r7, #4]
 8001a86:	f002 fe5f 	bl	8004748 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 -> � 2g
        Data = 0x00;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001a8e:	2364      	movs	r3, #100	; 0x64
 8001a90:	9302      	str	r3, [sp, #8]
 8001a92:	2301      	movs	r3, #1
 8001a94:	9301      	str	r3, [sp, #4]
 8001a96:	f107 030e 	add.w	r3, r7, #14
 8001a9a:	9300      	str	r3, [sp, #0]
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	221c      	movs	r2, #28
 8001aa0:	21d0      	movs	r1, #208	; 0xd0
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f002 fe50 	bl	8004748 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 -> � 250 �/s
        Data = 0x00;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8001aac:	2364      	movs	r3, #100	; 0x64
 8001aae:	9302      	str	r3, [sp, #8]
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	9301      	str	r3, [sp, #4]
 8001ab4:	f107 030e 	add.w	r3, r7, #14
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	2301      	movs	r3, #1
 8001abc:	221b      	movs	r2, #27
 8001abe:	21d0      	movs	r1, #208	; 0xd0
 8001ac0:	6878      	ldr	r0, [r7, #4]
 8001ac2:	f002 fe41 	bl	8004748 <HAL_I2C_Mem_Write>
        return 0;
 8001ac6:	2300      	movs	r3, #0
 8001ac8:	e003      	b.n	8001ad2 <MPU6050_Init+0xae>
    }
    else
    {
    	printf("Error in init\n");
 8001aca:	4804      	ldr	r0, [pc, #16]	; (8001adc <MPU6050_Init+0xb8>)
 8001acc:	f006 f82e 	bl	8007b2c <puts>
    }
    return 1;
 8001ad0:	2301      	movs	r3, #1
}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3710      	adds	r7, #16
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	0800aed8 	.word	0x0800aed8

08001ae0 <MPU6050_Read_All>:
    temp = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct)
{
 8001ae0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ae4:	b094      	sub	sp, #80	; 0x50
 8001ae6:	af04      	add	r7, sp, #16
 8001ae8:	6078      	str	r0, [r7, #4]
 8001aea:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    if (HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout) == HAL_OK)
 8001aec:	2364      	movs	r3, #100	; 0x64
 8001aee:	9302      	str	r3, [sp, #8]
 8001af0:	230e      	movs	r3, #14
 8001af2:	9301      	str	r3, [sp, #4]
 8001af4:	f107 0308 	add.w	r3, r7, #8
 8001af8:	9300      	str	r3, [sp, #0]
 8001afa:	2301      	movs	r3, #1
 8001afc:	223b      	movs	r2, #59	; 0x3b
 8001afe:	21d0      	movs	r1, #208	; 0xd0
 8001b00:	6878      	ldr	r0, [r7, #4]
 8001b02:	f002 ff1b 	bl	800493c <HAL_I2C_Mem_Read>
 8001b06:	4603      	mov	r3, r0
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	f040 80af 	bne.w	8001c6c <MPU6050_Read_All+0x18c>
    {
		DataStruct->Accel_X_RAW = (int16_t)(Rec_Data[0] << 8 | Rec_Data[1]);
 8001b0e:	7a3b      	ldrb	r3, [r7, #8]
 8001b10:	021b      	lsls	r3, r3, #8
 8001b12:	b21a      	sxth	r2, r3
 8001b14:	7a7b      	ldrb	r3, [r7, #9]
 8001b16:	b21b      	sxth	r3, r3
 8001b18:	4313      	orrs	r3, r2
 8001b1a:	b21a      	sxth	r2, r3
 8001b1c:	683b      	ldr	r3, [r7, #0]
 8001b1e:	801a      	strh	r2, [r3, #0]
		DataStruct->Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001b20:	7abb      	ldrb	r3, [r7, #10]
 8001b22:	021b      	lsls	r3, r3, #8
 8001b24:	b21a      	sxth	r2, r3
 8001b26:	7afb      	ldrb	r3, [r7, #11]
 8001b28:	b21b      	sxth	r3, r3
 8001b2a:	4313      	orrs	r3, r2
 8001b2c:	b21a      	sxth	r2, r3
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	805a      	strh	r2, [r3, #2]
		DataStruct->Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 8001b32:	7b3b      	ldrb	r3, [r7, #12]
 8001b34:	021b      	lsls	r3, r3, #8
 8001b36:	b21a      	sxth	r2, r3
 8001b38:	7b7b      	ldrb	r3, [r7, #13]
 8001b3a:	b21b      	sxth	r3, r3
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	b21a      	sxth	r2, r3
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	809a      	strh	r2, [r3, #4]
		temp = (int16_t)(Rec_Data[6] << 8 | Rec_Data[7]);
 8001b44:	7bbb      	ldrb	r3, [r7, #14]
 8001b46:	021b      	lsls	r3, r3, #8
 8001b48:	b21a      	sxth	r2, r3
 8001b4a:	7bfb      	ldrb	r3, [r7, #15]
 8001b4c:	b21b      	sxth	r3, r3
 8001b4e:	4313      	orrs	r3, r2
 8001b50:	86fb      	strh	r3, [r7, #54]	; 0x36
		DataStruct->Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001b52:	7c3b      	ldrb	r3, [r7, #16]
 8001b54:	021b      	lsls	r3, r3, #8
 8001b56:	b21a      	sxth	r2, r3
 8001b58:	7c7b      	ldrb	r3, [r7, #17]
 8001b5a:	b21b      	sxth	r3, r3
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	b21a      	sxth	r2, r3
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	841a      	strh	r2, [r3, #32]
		DataStruct->Gyro_Y_RAW = (int16_t)(Rec_Data[10] << 8 | Rec_Data[11]);
 8001b64:	7cbb      	ldrb	r3, [r7, #18]
 8001b66:	021b      	lsls	r3, r3, #8
 8001b68:	b21a      	sxth	r2, r3
 8001b6a:	7cfb      	ldrb	r3, [r7, #19]
 8001b6c:	b21b      	sxth	r3, r3
 8001b6e:	4313      	orrs	r3, r2
 8001b70:	b21a      	sxth	r2, r3
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	845a      	strh	r2, [r3, #34]	; 0x22
		DataStruct->Gyro_Z_RAW = (int16_t)(Rec_Data[12] << 8 | Rec_Data[13]);
 8001b76:	7d3b      	ldrb	r3, [r7, #20]
 8001b78:	021b      	lsls	r3, r3, #8
 8001b7a:	b21a      	sxth	r2, r3
 8001b7c:	7d7b      	ldrb	r3, [r7, #21]
 8001b7e:	b21b      	sxth	r3, r3
 8001b80:	4313      	orrs	r3, r2
 8001b82:	b21a      	sxth	r2, r3
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	849a      	strh	r2, [r3, #36]	; 0x24

		DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8001b88:	683b      	ldr	r3, [r7, #0]
 8001b8a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f7fe fce8 	bl	8000564 <__aeabi_i2d>
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	4bbf      	ldr	r3, [pc, #764]	; (8001e98 <MPU6050_Read_All+0x3b8>)
 8001b9a:	f7fe fe77 	bl	800088c <__aeabi_ddiv>
 8001b9e:	4602      	mov	r2, r0
 8001ba0:	460b      	mov	r3, r1
 8001ba2:	6839      	ldr	r1, [r7, #0]
 8001ba4:	e9c1 2302 	strd	r2, r3, [r1, #8]
		DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8001ba8:	683b      	ldr	r3, [r7, #0]
 8001baa:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7fe fcd8 	bl	8000564 <__aeabi_i2d>
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	4bb7      	ldr	r3, [pc, #732]	; (8001e98 <MPU6050_Read_All+0x3b8>)
 8001bba:	f7fe fe67 	bl	800088c <__aeabi_ddiv>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	460b      	mov	r3, r1
 8001bc2:	6839      	ldr	r1, [r7, #0]
 8001bc4:	e9c1 2304 	strd	r2, r3, [r1, #16]
		DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8001bc8:	683b      	ldr	r3, [r7, #0]
 8001bca:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001bce:	4618      	mov	r0, r3
 8001bd0:	f7fe fcc8 	bl	8000564 <__aeabi_i2d>
 8001bd4:	a3aa      	add	r3, pc, #680	; (adr r3, 8001e80 <MPU6050_Read_All+0x3a0>)
 8001bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001bda:	f7fe fe57 	bl	800088c <__aeabi_ddiv>
 8001bde:	4602      	mov	r2, r0
 8001be0:	460b      	mov	r3, r1
 8001be2:	6839      	ldr	r1, [r7, #0]
 8001be4:	e9c1 2306 	strd	r2, r3, [r1, #24]
		DataStruct->Temperature = (float)((int16_t)temp / (float)340.0 + (float)36.53);
 8001be8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8001bec:	ee07 3a90 	vmov	s15, r3
 8001bf0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001bf4:	eddf 6aa9 	vldr	s13, [pc, #676]	; 8001e9c <MPU6050_Read_All+0x3bc>
 8001bf8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001bfc:	ed9f 7aa8 	vldr	s14, [pc, #672]	; 8001ea0 <MPU6050_Read_All+0x3c0>
 8001c00:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8001c0a:	683b      	ldr	r3, [r7, #0]
 8001c0c:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8001c10:	4618      	mov	r0, r3
 8001c12:	f7fe fca7 	bl	8000564 <__aeabi_i2d>
 8001c16:	a39c      	add	r3, pc, #624	; (adr r3, 8001e88 <MPU6050_Read_All+0x3a8>)
 8001c18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c1c:	f7fe fe36 	bl	800088c <__aeabi_ddiv>
 8001c20:	4602      	mov	r2, r0
 8001c22:	460b      	mov	r3, r1
 8001c24:	6839      	ldr	r1, [r7, #0]
 8001c26:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 8001c30:	4618      	mov	r0, r3
 8001c32:	f7fe fc97 	bl	8000564 <__aeabi_i2d>
 8001c36:	a394      	add	r3, pc, #592	; (adr r3, 8001e88 <MPU6050_Read_All+0x3a8>)
 8001c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c3c:	f7fe fe26 	bl	800088c <__aeabi_ddiv>
 8001c40:	4602      	mov	r2, r0
 8001c42:	460b      	mov	r3, r1
 8001c44:	6839      	ldr	r1, [r7, #0]
 8001c46:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7fe fc87 	bl	8000564 <__aeabi_i2d>
 8001c56:	a38c      	add	r3, pc, #560	; (adr r3, 8001e88 <MPU6050_Read_All+0x3a8>)
 8001c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c5c:	f7fe fe16 	bl	800088c <__aeabi_ddiv>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	6839      	ldr	r1, [r7, #0]
 8001c66:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8001c6a:	e002      	b.n	8001c72 <MPU6050_Read_All+0x192>
    }
    else
    	printf("Error on I2C Memory Read\n");
 8001c6c:	488d      	ldr	r0, [pc, #564]	; (8001ea4 <MPU6050_Read_All+0x3c4>)
 8001c6e:	f005 ff5d 	bl	8007b2c <puts>
    // Kalman angle solve
    double dt = (double)(HAL_GetTick() - timer) / 1000;
 8001c72:	f001 f927 	bl	8002ec4 <HAL_GetTick>
 8001c76:	4602      	mov	r2, r0
 8001c78:	4b8b      	ldr	r3, [pc, #556]	; (8001ea8 <MPU6050_Read_All+0x3c8>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f7fe fc60 	bl	8000544 <__aeabi_ui2d>
 8001c84:	f04f 0200 	mov.w	r2, #0
 8001c88:	4b88      	ldr	r3, [pc, #544]	; (8001eac <MPU6050_Read_All+0x3cc>)
 8001c8a:	f7fe fdff 	bl	800088c <__aeabi_ddiv>
 8001c8e:	4602      	mov	r2, r0
 8001c90:	460b      	mov	r3, r1
 8001c92:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8001c96:	f001 f915 	bl	8002ec4 <HAL_GetTick>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	4a82      	ldr	r2, [pc, #520]	; (8001ea8 <MPU6050_Read_All+0x3c8>)
 8001c9e:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
        DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8001ca0:	683b      	ldr	r3, [r7, #0]
 8001ca2:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ca6:	461a      	mov	r2, r3
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001cae:	fb03 f202 	mul.w	r2, r3, r2
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cb8:	4619      	mov	r1, r3
 8001cba:	683b      	ldr	r3, [r7, #0]
 8001cbc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001cc0:	fb01 f303 	mul.w	r3, r1, r3
 8001cc4:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f7fe fc4c 	bl	8000564 <__aeabi_i2d>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	460b      	mov	r3, r1
 8001cd0:	ec43 2b10 	vmov	d0, r2, r3
 8001cd4:	f007 ff3a 	bl	8009b4c <sqrt>
 8001cd8:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0)
 8001cdc:	f04f 0200 	mov.w	r2, #0
 8001ce0:	f04f 0300 	mov.w	r3, #0
 8001ce4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8001ce8:	f7fe ff0e 	bl	8000b08 <__aeabi_dcmpeq>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d11f      	bne.n	8001d32 <MPU6050_Read_All+0x252>
    {
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8001cf2:	683b      	ldr	r3, [r7, #0]
 8001cf4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001cf8:	4618      	mov	r0, r3
 8001cfa:	f7fe fc33 	bl	8000564 <__aeabi_i2d>
 8001cfe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8001d02:	f7fe fdc3 	bl	800088c <__aeabi_ddiv>
 8001d06:	4602      	mov	r2, r0
 8001d08:	460b      	mov	r3, r1
 8001d0a:	ec43 2b17 	vmov	d7, r2, r3
 8001d0e:	eeb0 0a47 	vmov.f32	s0, s14
 8001d12:	eef0 0a67 	vmov.f32	s1, s15
 8001d16:	f007 ff47 	bl	8009ba8 <atan>
 8001d1a:	ec51 0b10 	vmov	r0, r1, d0
 8001d1e:	a35c      	add	r3, pc, #368	; (adr r3, 8001e90 <MPU6050_Read_All+0x3b0>)
 8001d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d24:	f7fe fc88 	bl	8000638 <__aeabi_dmul>
 8001d28:	4602      	mov	r2, r0
 8001d2a:	460b      	mov	r3, r1
 8001d2c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 8001d30:	e005      	b.n	8001d3e <MPU6050_Read_All+0x25e>
    }
    else
    {
        roll = 0.0;
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	f04f 0300 	mov.w	r3, #0
 8001d3a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 8001d3e:	683b      	ldr	r3, [r7, #0]
 8001d40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d44:	425b      	negs	r3, r3
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fc0c 	bl	8000564 <__aeabi_i2d>
 8001d4c:	4682      	mov	sl, r0
 8001d4e:	468b      	mov	fp, r1
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001d56:	4618      	mov	r0, r3
 8001d58:	f7fe fc04 	bl	8000564 <__aeabi_i2d>
 8001d5c:	4602      	mov	r2, r0
 8001d5e:	460b      	mov	r3, r1
 8001d60:	ec43 2b11 	vmov	d1, r2, r3
 8001d64:	ec4b ab10 	vmov	d0, sl, fp
 8001d68:	f007 fe7e 	bl	8009a68 <atan2>
 8001d6c:	ec51 0b10 	vmov	r0, r1, d0
 8001d70:	a347      	add	r3, pc, #284	; (adr r3, 8001e90 <MPU6050_Read_All+0x3b0>)
 8001d72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d76:	f7fe fc5f 	bl	8000638 <__aeabi_dmul>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90))
 8001d82:	f04f 0200 	mov.w	r2, #0
 8001d86:	4b4a      	ldr	r3, [pc, #296]	; (8001eb0 <MPU6050_Read_All+0x3d0>)
 8001d88:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001d8c:	f7fe fec6 	bl	8000b1c <__aeabi_dcmplt>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d00a      	beq.n	8001dac <MPU6050_Read_All+0x2cc>
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001d9c:	f04f 0200 	mov.w	r2, #0
 8001da0:	4b44      	ldr	r3, [pc, #272]	; (8001eb4 <MPU6050_Read_All+0x3d4>)
 8001da2:	f7fe fed9 	bl	8000b58 <__aeabi_dcmpgt>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d114      	bne.n	8001dd6 <MPU6050_Read_All+0x2f6>
 8001dac:	f04f 0200 	mov.w	r2, #0
 8001db0:	4b40      	ldr	r3, [pc, #256]	; (8001eb4 <MPU6050_Read_All+0x3d4>)
 8001db2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001db6:	f7fe fecf 	bl	8000b58 <__aeabi_dcmpgt>
 8001dba:	4603      	mov	r3, r0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d015      	beq.n	8001dec <MPU6050_Read_All+0x30c>
 8001dc0:	683b      	ldr	r3, [r7, #0]
 8001dc2:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8001dc6:	f04f 0200 	mov.w	r2, #0
 8001dca:	4b39      	ldr	r3, [pc, #228]	; (8001eb0 <MPU6050_Read_All+0x3d0>)
 8001dcc:	f7fe fea6 	bl	8000b1c <__aeabi_dcmplt>
 8001dd0:	4603      	mov	r3, r0
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d00a      	beq.n	8001dec <MPU6050_Read_All+0x30c>
    {
        KalmanY.angle = pitch;
 8001dd6:	4938      	ldr	r1, [pc, #224]	; (8001eb8 <MPU6050_Read_All+0x3d8>)
 8001dd8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001ddc:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8001de0:	6839      	ldr	r1, [r7, #0]
 8001de2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001de6:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8001dea:	e014      	b.n	8001e16 <MPU6050_Read_All+0x336>
    }
    else
    {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8001dec:	683b      	ldr	r3, [r7, #0]
 8001dee:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8001df2:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8001df6:	eeb0 1a47 	vmov.f32	s2, s14
 8001dfa:	eef0 1a67 	vmov.f32	s3, s15
 8001dfe:	ed97 0b06 	vldr	d0, [r7, #24]
 8001e02:	482d      	ldr	r0, [pc, #180]	; (8001eb8 <MPU6050_Read_All+0x3d8>)
 8001e04:	f000 f85c 	bl	8001ec0 <Kalman_getAngle>
 8001e08:	eeb0 7a40 	vmov.f32	s14, s0
 8001e0c:	eef0 7a60 	vmov.f32	s15, s1
 8001e10:	683b      	ldr	r3, [r7, #0]
 8001e12:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8001e16:	683b      	ldr	r3, [r7, #0]
 8001e18:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8001e1c:	4690      	mov	r8, r2
 8001e1e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8001e22:	f04f 0200 	mov.w	r2, #0
 8001e26:	4b23      	ldr	r3, [pc, #140]	; (8001eb4 <MPU6050_Read_All+0x3d4>)
 8001e28:	4640      	mov	r0, r8
 8001e2a:	4649      	mov	r1, r9
 8001e2c:	f7fe fe94 	bl	8000b58 <__aeabi_dcmpgt>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d008      	beq.n	8001e48 <MPU6050_Read_All+0x368>
        DataStruct->Gx = -DataStruct->Gx;
 8001e36:	683b      	ldr	r3, [r7, #0]
 8001e38:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8001e3c:	4614      	mov	r4, r2
 8001e3e:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gx, dt);
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	ed93 7b0a 	vldr	d7, [r3, #40]	; 0x28
 8001e4e:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8001e52:	eeb0 1a47 	vmov.f32	s2, s14
 8001e56:	eef0 1a67 	vmov.f32	s3, s15
 8001e5a:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8001e5e:	4817      	ldr	r0, [pc, #92]	; (8001ebc <MPU6050_Read_All+0x3dc>)
 8001e60:	f000 f82e 	bl	8001ec0 <Kalman_getAngle>
 8001e64:	eeb0 7a40 	vmov.f32	s14, s0
 8001e68:	eef0 7a60 	vmov.f32	s15, s1
 8001e6c:	683b      	ldr	r3, [r7, #0]
 8001e6e:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48
}
 8001e72:	bf00      	nop
 8001e74:	3740      	adds	r7, #64	; 0x40
 8001e76:	46bd      	mov	sp, r7
 8001e78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001e7c:	f3af 8000 	nop.w
 8001e80:	00000000 	.word	0x00000000
 8001e84:	40cc2900 	.word	0x40cc2900
 8001e88:	00000000 	.word	0x00000000
 8001e8c:	40606000 	.word	0x40606000
 8001e90:	1a63c1f8 	.word	0x1a63c1f8
 8001e94:	404ca5dc 	.word	0x404ca5dc
 8001e98:	40d00000 	.word	0x40d00000
 8001e9c:	43aa0000 	.word	0x43aa0000
 8001ea0:	42121eb8 	.word	0x42121eb8
 8001ea4:	0800aee8 	.word	0x0800aee8
 8001ea8:	200004c0 	.word	0x200004c0
 8001eac:	408f4000 	.word	0x408f4000
 8001eb0:	c0568000 	.word	0xc0568000
 8001eb4:	40568000 	.word	0x40568000
 8001eb8:	20000048 	.word	0x20000048
 8001ebc:	20000000 	.word	0x20000000

08001ec0 <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt)
{
 8001ec0:	b5b0      	push	{r4, r5, r7, lr}
 8001ec2:	b096      	sub	sp, #88	; 0x58
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	61f8      	str	r0, [r7, #28]
 8001ec8:	ed87 0b04 	vstr	d0, [r7, #16]
 8001ecc:	ed87 1b02 	vstr	d1, [r7, #8]
 8001ed0:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8001ed4:	69fb      	ldr	r3, [r7, #28]
 8001ed6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8001eda:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001ede:	f7fe f9f3 	bl	80002c8 <__aeabi_dsub>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8001eea:	69fb      	ldr	r3, [r7, #28]
 8001eec:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8001ef0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8001ef4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001ef8:	f7fe fb9e 	bl	8000638 <__aeabi_dmul>
 8001efc:	4602      	mov	r2, r0
 8001efe:	460b      	mov	r3, r1
 8001f00:	4620      	mov	r0, r4
 8001f02:	4629      	mov	r1, r5
 8001f04:	f7fe f9e2 	bl	80002cc <__adddf3>
 8001f08:	4602      	mov	r2, r0
 8001f0a:	460b      	mov	r3, r1
 8001f0c:	69f9      	ldr	r1, [r7, #28]
 8001f0e:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8001f12:	69fb      	ldr	r3, [r7, #28]
 8001f14:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8001f18:	69fb      	ldr	r3, [r7, #28]
 8001f1a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001f1e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f22:	f7fe fb89 	bl	8000638 <__aeabi_dmul>
 8001f26:	4602      	mov	r2, r0
 8001f28:	460b      	mov	r3, r1
 8001f2a:	4610      	mov	r0, r2
 8001f2c:	4619      	mov	r1, r3
 8001f2e:	69fb      	ldr	r3, [r7, #28]
 8001f30:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8001f34:	f7fe f9c8 	bl	80002c8 <__aeabi_dsub>
 8001f38:	4602      	mov	r2, r0
 8001f3a:	460b      	mov	r3, r1
 8001f3c:	4610      	mov	r0, r2
 8001f3e:	4619      	mov	r1, r3
 8001f40:	69fb      	ldr	r3, [r7, #28]
 8001f42:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8001f46:	f7fe f9bf 	bl	80002c8 <__aeabi_dsub>
 8001f4a:	4602      	mov	r2, r0
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	4610      	mov	r0, r2
 8001f50:	4619      	mov	r1, r3
 8001f52:	69fb      	ldr	r3, [r7, #28]
 8001f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f58:	f7fe f9b8 	bl	80002cc <__adddf3>
 8001f5c:	4602      	mov	r2, r0
 8001f5e:	460b      	mov	r3, r1
 8001f60:	4610      	mov	r0, r2
 8001f62:	4619      	mov	r1, r3
 8001f64:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f68:	f7fe fb66 	bl	8000638 <__aeabi_dmul>
 8001f6c:	4602      	mov	r2, r0
 8001f6e:	460b      	mov	r3, r1
 8001f70:	4620      	mov	r0, r4
 8001f72:	4629      	mov	r1, r5
 8001f74:	f7fe f9aa 	bl	80002cc <__adddf3>
 8001f78:	4602      	mov	r2, r0
 8001f7a:	460b      	mov	r3, r1
 8001f7c:	69f9      	ldr	r1, [r7, #28]
 8001f7e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8001f82:	69fb      	ldr	r3, [r7, #28]
 8001f84:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8001f88:	69fb      	ldr	r3, [r7, #28]
 8001f8a:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001f8e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001f92:	f7fe fb51 	bl	8000638 <__aeabi_dmul>
 8001f96:	4602      	mov	r2, r0
 8001f98:	460b      	mov	r3, r1
 8001f9a:	4620      	mov	r0, r4
 8001f9c:	4629      	mov	r1, r5
 8001f9e:	f7fe f993 	bl	80002c8 <__aeabi_dsub>
 8001fa2:	4602      	mov	r2, r0
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	69f9      	ldr	r1, [r7, #28]
 8001fa8:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8001fac:	69fb      	ldr	r3, [r7, #28]
 8001fae:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8001fb2:	69fb      	ldr	r3, [r7, #28]
 8001fb4:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8001fb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fbc:	f7fe fb3c 	bl	8000638 <__aeabi_dmul>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	460b      	mov	r3, r1
 8001fc4:	4620      	mov	r0, r4
 8001fc6:	4629      	mov	r1, r5
 8001fc8:	f7fe f97e 	bl	80002c8 <__aeabi_dsub>
 8001fcc:	4602      	mov	r2, r0
 8001fce:	460b      	mov	r3, r1
 8001fd0:	69f9      	ldr	r1, [r7, #28]
 8001fd2:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8001fd6:	69fb      	ldr	r3, [r7, #28]
 8001fd8:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8001fdc:	69fb      	ldr	r3, [r7, #28]
 8001fde:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8001fe2:	e9d7 2300 	ldrd	r2, r3, [r7]
 8001fe6:	f7fe fb27 	bl	8000638 <__aeabi_dmul>
 8001fea:	4602      	mov	r2, r0
 8001fec:	460b      	mov	r3, r1
 8001fee:	4620      	mov	r0, r4
 8001ff0:	4629      	mov	r1, r5
 8001ff2:	f7fe f96b 	bl	80002cc <__adddf3>
 8001ff6:	4602      	mov	r2, r0
 8001ff8:	460b      	mov	r3, r1
 8001ffa:	69f9      	ldr	r1, [r7, #28]
 8001ffc:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8002000:	69fb      	ldr	r3, [r7, #28]
 8002002:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800200c:	f7fe f95e 	bl	80002cc <__adddf3>
 8002010:	4602      	mov	r2, r0
 8002012:	460b      	mov	r3, r1
 8002014:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 800201e:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002022:	f7fe fc33 	bl	800088c <__aeabi_ddiv>
 8002026:	4602      	mov	r2, r0
 8002028:	460b      	mov	r3, r1
 800202a:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 800202e:	69fb      	ldr	r3, [r7, #28]
 8002030:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002034:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002038:	f7fe fc28 	bl	800088c <__aeabi_ddiv>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8002044:	69fb      	ldr	r3, [r7, #28]
 8002046:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 800204a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800204e:	f7fe f93b 	bl	80002c8 <__aeabi_dsub>
 8002052:	4602      	mov	r2, r0
 8002054:	460b      	mov	r3, r1
 8002056:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 800205a:	69fb      	ldr	r3, [r7, #28]
 800205c:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8002060:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002064:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002068:	f7fe fae6 	bl	8000638 <__aeabi_dmul>
 800206c:	4602      	mov	r2, r0
 800206e:	460b      	mov	r3, r1
 8002070:	4620      	mov	r0, r4
 8002072:	4629      	mov	r1, r5
 8002074:	f7fe f92a 	bl	80002cc <__adddf3>
 8002078:	4602      	mov	r2, r0
 800207a:	460b      	mov	r3, r1
 800207c:	69f9      	ldr	r1, [r7, #28]
 800207e:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8002082:	69fb      	ldr	r3, [r7, #28]
 8002084:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8002088:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800208c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8002090:	f7fe fad2 	bl	8000638 <__aeabi_dmul>
 8002094:	4602      	mov	r2, r0
 8002096:	460b      	mov	r3, r1
 8002098:	4620      	mov	r0, r4
 800209a:	4629      	mov	r1, r5
 800209c:	f7fe f916 	bl	80002cc <__adddf3>
 80020a0:	4602      	mov	r2, r0
 80020a2:	460b      	mov	r3, r1
 80020a4:	69f9      	ldr	r1, [r7, #28]
 80020a6:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 80020aa:	69fb      	ldr	r3, [r7, #28]
 80020ac:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80020b0:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 80020b4:	69fb      	ldr	r3, [r7, #28]
 80020b6:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80020ba:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 80020be:	69fb      	ldr	r3, [r7, #28]
 80020c0:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 80020c4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80020c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80020cc:	f7fe fab4 	bl	8000638 <__aeabi_dmul>
 80020d0:	4602      	mov	r2, r0
 80020d2:	460b      	mov	r3, r1
 80020d4:	4620      	mov	r0, r4
 80020d6:	4629      	mov	r1, r5
 80020d8:	f7fe f8f6 	bl	80002c8 <__aeabi_dsub>
 80020dc:	4602      	mov	r2, r0
 80020de:	460b      	mov	r3, r1
 80020e0:	69f9      	ldr	r1, [r7, #28]
 80020e2:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 80020e6:	69fb      	ldr	r3, [r7, #28]
 80020e8:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 80020ec:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80020f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80020f4:	f7fe faa0 	bl	8000638 <__aeabi_dmul>
 80020f8:	4602      	mov	r2, r0
 80020fa:	460b      	mov	r3, r1
 80020fc:	4620      	mov	r0, r4
 80020fe:	4629      	mov	r1, r5
 8002100:	f7fe f8e2 	bl	80002c8 <__aeabi_dsub>
 8002104:	4602      	mov	r2, r0
 8002106:	460b      	mov	r3, r1
 8002108:	69f9      	ldr	r1, [r7, #28]
 800210a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 800210e:	69fb      	ldr	r3, [r7, #28]
 8002110:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8002114:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002118:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800211c:	f7fe fa8c 	bl	8000638 <__aeabi_dmul>
 8002120:	4602      	mov	r2, r0
 8002122:	460b      	mov	r3, r1
 8002124:	4620      	mov	r0, r4
 8002126:	4629      	mov	r1, r5
 8002128:	f7fe f8ce 	bl	80002c8 <__aeabi_dsub>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	69f9      	ldr	r1, [r7, #28]
 8002132:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 800213c:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002140:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002144:	f7fe fa78 	bl	8000638 <__aeabi_dmul>
 8002148:	4602      	mov	r2, r0
 800214a:	460b      	mov	r3, r1
 800214c:	4620      	mov	r0, r4
 800214e:	4629      	mov	r1, r5
 8002150:	f7fe f8ba 	bl	80002c8 <__aeabi_dsub>
 8002154:	4602      	mov	r2, r0
 8002156:	460b      	mov	r3, r1
 8002158:	69f9      	ldr	r1, [r7, #28]
 800215a:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 800215e:	69fb      	ldr	r3, [r7, #28]
 8002160:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8002164:	ec43 2b17 	vmov	d7, r2, r3
};
 8002168:	eeb0 0a47 	vmov.f32	s0, s14
 800216c:	eef0 0a67 	vmov.f32	s1, s15
 8002170:	3758      	adds	r7, #88	; 0x58
 8002172:	46bd      	mov	sp, r7
 8002174:	bdb0      	pop	{r4, r5, r7, pc}

08002176 <PID_Init>:
#include "pid.h"

/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ Functions ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
/* ~~~~~~~~~~~~~~~~~ Initialize ~~~~~~~~~~~~~~~~ */
void PID_Init(PID_TypeDef *uPID)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	b082      	sub	sp, #8
 800217a:	af00      	add	r7, sp, #0
 800217c:	6078      	str	r0, [r7, #4]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->OutputSum = *uPID->MyOutput;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002186:	6879      	ldr	r1, [r7, #4]
 8002188:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	uPID->LastInput = *uPID->MyInput;
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002190:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002194:	6879      	ldr	r1, [r7, #4]
 8002196:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
	uPID->LastError = *uPID->MySetpoint - *uPID->MyInput;
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800219e:	e9d3 0100 	ldrd	r0, r1, [r3]
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80021a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021aa:	f7fe f88d 	bl	80002c8 <__aeabi_dsub>
 80021ae:	4602      	mov	r2, r0
 80021b0:	460b      	mov	r3, r1
 80021b2:	6879      	ldr	r1, [r7, #4]
 80021b4:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68

	if (uPID->OutputSum > uPID->OutMax)
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80021c4:	f7fe fcc8 	bl	8000b58 <__aeabi_dcmpgt>
 80021c8:	4603      	mov	r3, r0
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d006      	beq.n	80021dc <PID_Init+0x66>
	{
		uPID->OutputSum = uPID->OutMax;
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80021d4:	6879      	ldr	r1, [r7, #4]
 80021d6:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
	{
		uPID->OutputSum = uPID->OutMin;
	}
	else { }

}
 80021da:	e011      	b.n	8002200 <PID_Init+0x8a>
	else if (uPID->OutputSum < uPID->OutMin)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80021e8:	f7fe fc98 	bl	8000b1c <__aeabi_dcmplt>
 80021ec:	4603      	mov	r3, r0
 80021ee:	2b00      	cmp	r3, #0
 80021f0:	d100      	bne.n	80021f4 <PID_Init+0x7e>
}
 80021f2:	e005      	b.n	8002200 <PID_Init+0x8a>
		uPID->OutputSum = uPID->OutMin;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80021fa:	6879      	ldr	r1, [r7, #4]
 80021fc:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
}
 8002200:	bf00      	nop
 8002202:	3708      	adds	r7, #8
 8002204:	46bd      	mov	sp, r7
 8002206:	bd80      	pop	{r7, pc}

08002208 <PID>:

void PID(PID_TypeDef *uPID, double *Input, double *Output, double *Setpoint, double Kp, double Ki, double Kd, PIDPON_TypeDef POn, PIDCD_TypeDef ControllerDirection)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b08a      	sub	sp, #40	; 0x28
 800220c:	af00      	add	r7, sp, #0
 800220e:	6278      	str	r0, [r7, #36]	; 0x24
 8002210:	6239      	str	r1, [r7, #32]
 8002212:	61fa      	str	r2, [r7, #28]
 8002214:	61bb      	str	r3, [r7, #24]
 8002216:	ed87 0b04 	vstr	d0, [r7, #16]
 800221a:	ed87 1b02 	vstr	d1, [r7, #8]
 800221e:	ed87 2b00 	vstr	d2, [r7]
	/* ~~~~~~~~~~ Set parameter ~~~~~~~~~~ */
	uPID->MyOutput   = Output;
 8002222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002224:	69fa      	ldr	r2, [r7, #28]
 8002226:	64da      	str	r2, [r3, #76]	; 0x4c
	uPID->MyInput    = Input;
 8002228:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800222a:	6a3a      	ldr	r2, [r7, #32]
 800222c:	649a      	str	r2, [r3, #72]	; 0x48
	uPID->MySetpoint = Setpoint;
 800222e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002230:	69ba      	ldr	r2, [r7, #24]
 8002232:	651a      	str	r2, [r3, #80]	; 0x50
	uPID->InAuto     = (PIDMode_TypeDef)_FALSE;
 8002234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002236:	2200      	movs	r2, #0
 8002238:	705a      	strb	r2, [r3, #1]

	PID_SetOutputLimits(uPID, 0, _PID_8BIT_PWM_MAX);
 800223a:	ed9f 1b15 	vldr	d1, [pc, #84]	; 8002290 <PID+0x88>
 800223e:	ed9f 0b16 	vldr	d0, [pc, #88]	; 8002298 <PID+0x90>
 8002242:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002244:	f000 f974 	bl	8002530 <PID_SetOutputLimits>

	uPID->SampleTime = _PID_SAMPLE_TIME_MS_DEF; /* default Controller Sample Time is 0.1 seconds */
 8002248:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800224a:	2264      	movs	r2, #100	; 0x64
 800224c:	609a      	str	r2, [r3, #8]

	PID_SetControllerDirection(uPID, ControllerDirection);
 800224e:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002252:	4619      	mov	r1, r3
 8002254:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002256:	f000 fa9b 	bl	8002790 <PID_SetControllerDirection>
	PID_SetTunings2(uPID, Kp, Ki, Kd, POn);
 800225a:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800225e:	4619      	mov	r1, r3
 8002260:	ed97 2b00 	vldr	d2, [r7]
 8002264:	ed97 1b02 	vldr	d1, [r7, #8]
 8002268:	ed97 0b04 	vldr	d0, [r7, #16]
 800226c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800226e:	f000 f9e7 	bl	8002640 <PID_SetTunings2>

	uPID->LastTime = GetTime() - uPID->SampleTime;
 8002272:	f000 fe27 	bl	8002ec4 <HAL_GetTick>
 8002276:	4602      	mov	r2, r0
 8002278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	1ad2      	subs	r2, r2, r3
 800227e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002280:	605a      	str	r2, [r3, #4]

}
 8002282:	bf00      	nop
 8002284:	3728      	adds	r7, #40	; 0x28
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	f3af 8000 	nop.w
 8002290:	00000000 	.word	0x00000000
 8002294:	406fe000 	.word	0x406fe000
	...

080022a0 <PID_Compute>:
	PID(uPID, Input, Output, Setpoint, Kp, Ki, Kd, _PID_P_ON_E, ControllerDirection);
}

/* ~~~~~~~~~~~~~~~~~ Computing ~~~~~~~~~~~~~~~~~ */
uint8_t PID_Compute(PID_TypeDef *uPID)
{
 80022a0:	b5b0      	push	{r4, r5, r7, lr}
 80022a2:	b08c      	sub	sp, #48	; 0x30
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
	double error;
	double dInput;
	double output;

	/* ~~~~~~~~~~ Check PID mode ~~~~~~~~~~ */
	if (!uPID->InAuto)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	785b      	ldrb	r3, [r3, #1]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <PID_Compute+0x14>
	{
		return _FALSE;
 80022b0:	2300      	movs	r3, #0
 80022b2:	e114      	b.n	80024de <PID_Compute+0x23e>
	}

	/* ~~~~~~~~~~ Calculate time ~~~~~~~~~~ */
	now        = GetTime();
 80022b4:	f000 fe06 	bl	8002ec4 <HAL_GetTick>
 80022b8:	6278      	str	r0, [r7, #36]	; 0x24
	timeChange = (now - uPID->LastTime);
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80022c0:	1ad3      	subs	r3, r2, r3
 80022c2:	623b      	str	r3, [r7, #32]

	if (timeChange >= uPID->SampleTime)
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	689b      	ldr	r3, [r3, #8]
 80022c8:	6a3a      	ldr	r2, [r7, #32]
 80022ca:	429a      	cmp	r2, r3
 80022cc:	f0c0 8106 	bcc.w	80024dc <PID_Compute+0x23c>
	{
		/* ..... Compute all the working error variables ..... */
		input   = *uPID->MyInput;
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022d8:	e9c7 2306 	strd	r2, r3, [r7, #24]
		error   = *uPID->MySetpoint - input;
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80022e0:	e9d3 0100 	ldrd	r0, r1, [r3]
 80022e4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80022e8:	f7fd ffee 	bl	80002c8 <__aeabi_dsub>
 80022ec:	4602      	mov	r2, r0
 80022ee:	460b      	mov	r3, r1
 80022f0:	e9c7 2304 	strd	r2, r3, [r7, #16]
//		dInput  = (input - uPID->LastInput);
		dInput  = (error - uPID->LastError);
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 80022fa:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80022fe:	f7fd ffe3 	bl	80002c8 <__aeabi_dsub>
 8002302:	4602      	mov	r2, r0
 8002304:	460b      	mov	r3, r1
 8002306:	e9c7 2302 	strd	r2, r3, [r7, #8]

		if (error < -5 || error > 5 || error == 0)
 800230a:	f04f 0200 	mov.w	r2, #0
 800230e:	4b76      	ldr	r3, [pc, #472]	; (80024e8 <PID_Compute+0x248>)
 8002310:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002314:	f7fe fc02 	bl	8000b1c <__aeabi_dcmplt>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d114      	bne.n	8002348 <PID_Compute+0xa8>
 800231e:	f04f 0200 	mov.w	r2, #0
 8002322:	4b72      	ldr	r3, [pc, #456]	; (80024ec <PID_Compute+0x24c>)
 8002324:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002328:	f7fe fc16 	bl	8000b58 <__aeabi_dcmpgt>
 800232c:	4603      	mov	r3, r0
 800232e:	2b00      	cmp	r3, #0
 8002330:	d10a      	bne.n	8002348 <PID_Compute+0xa8>
 8002332:	f04f 0200 	mov.w	r2, #0
 8002336:	f04f 0300 	mov.w	r3, #0
 800233a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800233e:	f7fe fbe3 	bl	8000b08 <__aeabi_dcmpeq>
 8002342:	4603      	mov	r3, r0
 8002344:	2b00      	cmp	r3, #0
 8002346:	d007      	beq.n	8002358 <PID_Compute+0xb8>
			uPID->OutputSum = 0;
 8002348:	6879      	ldr	r1, [r7, #4]
 800234a:	f04f 0200 	mov.w	r2, #0
 800234e:	f04f 0300 	mov.w	r3, #0
 8002352:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 8002356:	e01d      	b.n	8002394 <PID_Compute+0xf4>
		else
			uPID->OutputSum += (uPID->Ki * error * 250);
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 8002364:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002368:	f7fe f966 	bl	8000638 <__aeabi_dmul>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	4610      	mov	r0, r2
 8002372:	4619      	mov	r1, r3
 8002374:	f04f 0200 	mov.w	r2, #0
 8002378:	4b5d      	ldr	r3, [pc, #372]	; (80024f0 <PID_Compute+0x250>)
 800237a:	f7fe f95d 	bl	8000638 <__aeabi_dmul>
 800237e:	4602      	mov	r2, r0
 8002380:	460b      	mov	r3, r1
 8002382:	4620      	mov	r0, r4
 8002384:	4629      	mov	r1, r5
 8002386:	f7fd ffa1 	bl	80002cc <__adddf3>
 800238a:	4602      	mov	r2, r0
 800238c:	460b      	mov	r3, r1
 800238e:	6879      	ldr	r1, [r7, #4]
 8002390:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58

		/* ..... Add Proportional on Measurement, if P_ON_M is specified ..... */
		if (!uPID->POnE)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	781b      	ldrb	r3, [r3, #0]
 8002398:	2b00      	cmp	r3, #0
 800239a:	d114      	bne.n	80023c6 <PID_Compute+0x126>
		{
			uPID->OutputSum -= uPID->Kp * dInput;
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 80023a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80023ac:	f7fe f944 	bl	8000638 <__aeabi_dmul>
 80023b0:	4602      	mov	r2, r0
 80023b2:	460b      	mov	r3, r1
 80023b4:	4620      	mov	r0, r4
 80023b6:	4629      	mov	r1, r5
 80023b8:	f7fd ff86 	bl	80002c8 <__aeabi_dsub>
 80023bc:	4602      	mov	r2, r0
 80023be:	460b      	mov	r3, r1
 80023c0:	6879      	ldr	r1, [r7, #4]
 80023c2:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		}

		if (uPID->OutputSum > uPID->OutMax)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80023d2:	f7fe fbc1 	bl	8000b58 <__aeabi_dcmpgt>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d006      	beq.n	80023ea <PID_Compute+0x14a>
		{
			uPID->OutputSum = uPID->OutMax;
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80023e2:	6879      	ldr	r1, [r7, #4]
 80023e4:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 80023e8:	e010      	b.n	800240c <PID_Compute+0x16c>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80023f6:	f7fe fb91 	bl	8000b1c <__aeabi_dcmplt>
 80023fa:	4603      	mov	r3, r0
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d005      	beq.n	800240c <PID_Compute+0x16c>
		{
			uPID->OutputSum = uPID->OutMin;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
		}
		else { }

		/* ..... Add Proportional on Error, if P_ON_E is specified ..... */
		if (uPID->POnE)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	781b      	ldrb	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d00b      	beq.n	800242c <PID_Compute+0x18c>
		{
			output = uPID->Kp * error;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 800241a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800241e:	f7fe f90b 	bl	8000638 <__aeabi_dmul>
 8002422:	4602      	mov	r2, r0
 8002424:	460b      	mov	r3, r1
 8002426:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800242a:	e005      	b.n	8002438 <PID_Compute+0x198>
		}
		else
		{
			output = 0;
 800242c:	f04f 0200 	mov.w	r2, #0
 8002430:	f04f 0300 	mov.w	r3, #0
 8002434:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}

		/* ..... Compute Rest of PID Output ..... */
		output += uPID->OutputSum - uPID->Kd * dInput / 250;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002444:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002448:	f7fe f8f6 	bl	8000638 <__aeabi_dmul>
 800244c:	4602      	mov	r2, r0
 800244e:	460b      	mov	r3, r1
 8002450:	4610      	mov	r0, r2
 8002452:	4619      	mov	r1, r3
 8002454:	f04f 0200 	mov.w	r2, #0
 8002458:	4b25      	ldr	r3, [pc, #148]	; (80024f0 <PID_Compute+0x250>)
 800245a:	f7fe fa17 	bl	800088c <__aeabi_ddiv>
 800245e:	4602      	mov	r2, r0
 8002460:	460b      	mov	r3, r1
 8002462:	4620      	mov	r0, r4
 8002464:	4629      	mov	r1, r5
 8002466:	f7fd ff2f 	bl	80002c8 <__aeabi_dsub>
 800246a:	4602      	mov	r2, r0
 800246c:	460b      	mov	r3, r1
 800246e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002472:	f7fd ff2b 	bl	80002cc <__adddf3>
 8002476:	4602      	mov	r2, r0
 8002478:	460b      	mov	r3, r1
 800247a:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		if (output > uPID->OutMax)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8002484:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002488:	f7fe fb66 	bl	8000b58 <__aeabi_dcmpgt>
 800248c:	4603      	mov	r3, r0
 800248e:	2b00      	cmp	r3, #0
 8002490:	d005      	beq.n	800249e <PID_Compute+0x1fe>
		{
			output = uPID->OutMax;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8002498:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
 800249c:	e00e      	b.n	80024bc <PID_Compute+0x21c>
		}
		else if (output < uPID->OutMin)
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80024a4:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80024a8:	f7fe fb38 	bl	8000b1c <__aeabi_dcmplt>
 80024ac:	4603      	mov	r3, r0
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d004      	beq.n	80024bc <PID_Compute+0x21c>
		{
			output = uPID->OutMin;
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80024b8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
		}
		else { }

		*uPID->MyOutput = output;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80024c0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80024c4:	e9c1 2300 	strd	r2, r3, [r1]

		/* ..... Remember some variables for next time ..... */
		uPID->LastInput = input;
 80024c8:	6879      	ldr	r1, [r7, #4]
 80024ca:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024ce:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
		uPID->LastTime = now;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80024d6:	605a      	str	r2, [r3, #4]

		return _TRUE;
 80024d8:	2301      	movs	r3, #1
 80024da:	e000      	b.n	80024de <PID_Compute+0x23e>

	}
	else
	{
		return _FALSE;
 80024dc:	2300      	movs	r3, #0
	}

}
 80024de:	4618      	mov	r0, r3
 80024e0:	3730      	adds	r7, #48	; 0x30
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bdb0      	pop	{r4, r5, r7, pc}
 80024e6:	bf00      	nop
 80024e8:	c0140000 	.word	0xc0140000
 80024ec:	40140000 	.word	0x40140000
 80024f0:	406f4000 	.word	0x406f4000

080024f4 <PID_SetMode>:

/* ~~~~~~~~~~~~~~~~~ PID Mode ~~~~~~~~~~~~~~~~~~ */
void            PID_SetMode(PID_TypeDef *uPID, PIDMode_TypeDef Mode)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
 80024fc:	460b      	mov	r3, r1
 80024fe:	70fb      	strb	r3, [r7, #3]

	uint8_t newAuto = (Mode == _PID_MODE_AUTOMATIC);
 8002500:	78fb      	ldrb	r3, [r7, #3]
 8002502:	2b01      	cmp	r3, #1
 8002504:	bf0c      	ite	eq
 8002506:	2301      	moveq	r3, #1
 8002508:	2300      	movne	r3, #0
 800250a:	b2db      	uxtb	r3, r3
 800250c:	73fb      	strb	r3, [r7, #15]

	/* ~~~~~~~~~~ Initialize the PID ~~~~~~~~~~ */
	if (newAuto && !uPID->InAuto)
 800250e:	7bfb      	ldrb	r3, [r7, #15]
 8002510:	2b00      	cmp	r3, #0
 8002512:	d006      	beq.n	8002522 <PID_SetMode+0x2e>
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	785b      	ldrb	r3, [r3, #1]
 8002518:	2b00      	cmp	r3, #0
 800251a:	d102      	bne.n	8002522 <PID_SetMode+0x2e>
	{
		PID_Init(uPID);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7ff fe2a 	bl	8002176 <PID_Init>
	}

	uPID->InAuto = (PIDMode_TypeDef)newAuto;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	7bfa      	ldrb	r2, [r7, #15]
 8002526:	705a      	strb	r2, [r3, #1]

}
 8002528:	bf00      	nop
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}

08002530 <PID_SetOutputLimits>:
	return uPID->InAuto ? _PID_MODE_AUTOMATIC : _PID_MODE_MANUAL;
}

/* ~~~~~~~~~~~~~~~~ PID Limits ~~~~~~~~~~~~~~~~~ */
void PID_SetOutputLimits(PID_TypeDef *uPID, double Min, double Max)
{
 8002530:	b580      	push	{r7, lr}
 8002532:	b086      	sub	sp, #24
 8002534:	af00      	add	r7, sp, #0
 8002536:	6178      	str	r0, [r7, #20]
 8002538:	ed87 0b02 	vstr	d0, [r7, #8]
 800253c:	ed87 1b00 	vstr	d1, [r7]
	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Min >= Max)
 8002540:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002544:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002548:	f7fe fafc 	bl	8000b44 <__aeabi_dcmpge>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d158      	bne.n	8002604 <PID_SetOutputLimits+0xd4>
	{
		return;
	}

	uPID->OutMin = Min;
 8002552:	6979      	ldr	r1, [r7, #20]
 8002554:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002558:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70
	uPID->OutMax = Max;
 800255c:	6979      	ldr	r1, [r7, #20]
 800255e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002562:	e9c1 231e 	strd	r2, r3, [r1, #120]	; 0x78

	/* ~~~~~~~~~~ Check PID Mode ~~~~~~~~~~ */
	if (uPID->InAuto)
 8002566:	697b      	ldr	r3, [r7, #20]
 8002568:	785b      	ldrb	r3, [r3, #1]
 800256a:	2b00      	cmp	r3, #0
 800256c:	d04b      	beq.n	8002606 <PID_SetOutputLimits+0xd6>
	{

		/* ..... Check out value ..... */
		if (*uPID->MyOutput > uPID->OutMax)
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002572:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002576:	697b      	ldr	r3, [r7, #20]
 8002578:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 800257c:	f7fe faec 	bl	8000b58 <__aeabi_dcmpgt>
 8002580:	4603      	mov	r3, r0
 8002582:	2b00      	cmp	r3, #0
 8002584:	d007      	beq.n	8002596 <PID_SetOutputLimits+0x66>
		{
			*uPID->MyOutput = uPID->OutMax;
 8002586:	697b      	ldr	r3, [r7, #20]
 8002588:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 800258a:	697b      	ldr	r3, [r7, #20]
 800258c:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 8002590:	e9c1 2300 	strd	r2, r3, [r1]
 8002594:	e012      	b.n	80025bc <PID_SetOutputLimits+0x8c>
		}
		else if (*uPID->MyOutput < uPID->OutMin)
 8002596:	697b      	ldr	r3, [r7, #20]
 8002598:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800259a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800259e:	697b      	ldr	r3, [r7, #20]
 80025a0:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80025a4:	f7fe faba 	bl	8000b1c <__aeabi_dcmplt>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d006      	beq.n	80025bc <PID_SetOutputLimits+0x8c>
		{
			*uPID->MyOutput = uPID->OutMin;
 80025ae:	697b      	ldr	r3, [r7, #20]
 80025b0:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80025b2:	697b      	ldr	r3, [r7, #20]
 80025b4:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80025b8:	e9c1 2300 	strd	r2, r3, [r1]
		}
		else { }

		/* ..... Check out value ..... */
		if (uPID->OutputSum > uPID->OutMax)
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80025c8:	f7fe fac6 	bl	8000b58 <__aeabi_dcmpgt>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d006      	beq.n	80025e0 <PID_SetOutputLimits+0xb0>
		{
			uPID->OutputSum = uPID->OutMax;
 80025d2:	697b      	ldr	r3, [r7, #20]
 80025d4:	e9d3 231e 	ldrd	r2, r3, [r3, #120]	; 0x78
 80025d8:	6979      	ldr	r1, [r7, #20]
 80025da:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 80025de:	e012      	b.n	8002606 <PID_SetOutputLimits+0xd6>
		}
		else if (uPID->OutputSum < uPID->OutMin)
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	e9d3 0116 	ldrd	r0, r1, [r3, #88]	; 0x58
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80025ec:	f7fe fa96 	bl	8000b1c <__aeabi_dcmplt>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d007      	beq.n	8002606 <PID_SetOutputLimits+0xd6>
		{
			uPID->OutputSum = uPID->OutMin;
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80025fc:	6979      	ldr	r1, [r7, #20]
 80025fe:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
 8002602:	e000      	b.n	8002606 <PID_SetOutputLimits+0xd6>
		return;
 8002604:	bf00      	nop
		}
		else { }

	}

}
 8002606:	3718      	adds	r7, #24
 8002608:	46bd      	mov	sp, r7
 800260a:	bd80      	pop	{r7, pc}

0800260c <PID_SetTunings>:

/* ~~~~~~~~~~~~~~~~ PID Tunings ~~~~~~~~~~~~~~~~ */
void PID_SetTunings(PID_TypeDef *uPID, double Kp, double Ki, double Kd)
{
 800260c:	b580      	push	{r7, lr}
 800260e:	b088      	sub	sp, #32
 8002610:	af00      	add	r7, sp, #0
 8002612:	61f8      	str	r0, [r7, #28]
 8002614:	ed87 0b04 	vstr	d0, [r7, #16]
 8002618:	ed87 1b02 	vstr	d1, [r7, #8]
 800261c:	ed87 2b00 	vstr	d2, [r7]
	PID_SetTunings2(uPID, Kp, Ki, Kd, uPID->POn);
 8002620:	69fb      	ldr	r3, [r7, #28]
 8002622:	789b      	ldrb	r3, [r3, #2]
 8002624:	4619      	mov	r1, r3
 8002626:	ed97 2b00 	vldr	d2, [r7]
 800262a:	ed97 1b02 	vldr	d1, [r7, #8]
 800262e:	ed97 0b04 	vldr	d0, [r7, #16]
 8002632:	69f8      	ldr	r0, [r7, #28]
 8002634:	f000 f804 	bl	8002640 <PID_SetTunings2>
}
 8002638:	bf00      	nop
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <PID_SetTunings2>:
void PID_SetTunings2(PID_TypeDef *uPID, double Kp, double Ki, double Kd, PIDPON_TypeDef POn)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b08a      	sub	sp, #40	; 0x28
 8002644:	af00      	add	r7, sp, #0
 8002646:	61f8      	str	r0, [r7, #28]
 8002648:	ed87 0b04 	vstr	d0, [r7, #16]
 800264c:	ed87 1b02 	vstr	d1, [r7, #8]
 8002650:	ed87 2b00 	vstr	d2, [r7]
 8002654:	460b      	mov	r3, r1
 8002656:	76fb      	strb	r3, [r7, #27]

	double SampleTimeInSec;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (Kp < 0 || Ki < 0 || Kd < 0)
 8002658:	f04f 0200 	mov.w	r2, #0
 800265c:	f04f 0300 	mov.w	r3, #0
 8002660:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002664:	f7fe fa5a 	bl	8000b1c <__aeabi_dcmplt>
 8002668:	4603      	mov	r3, r0
 800266a:	2b00      	cmp	r3, #0
 800266c:	f040 8089 	bne.w	8002782 <PID_SetTunings2+0x142>
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	f04f 0300 	mov.w	r3, #0
 8002678:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800267c:	f7fe fa4e 	bl	8000b1c <__aeabi_dcmplt>
 8002680:	4603      	mov	r3, r0
 8002682:	2b00      	cmp	r3, #0
 8002684:	d17d      	bne.n	8002782 <PID_SetTunings2+0x142>
 8002686:	f04f 0200 	mov.w	r2, #0
 800268a:	f04f 0300 	mov.w	r3, #0
 800268e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002692:	f7fe fa43 	bl	8000b1c <__aeabi_dcmplt>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d172      	bne.n	8002782 <PID_SetTunings2+0x142>
	{
		return;
	}

	/* ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~ */
	uPID->POn    = POn;
 800269c:	69fb      	ldr	r3, [r7, #28]
 800269e:	7efa      	ldrb	r2, [r7, #27]
 80026a0:	709a      	strb	r2, [r3, #2]
	uPID->POnE   = (PIDPON_TypeDef)(POn == _PID_P_ON_E);
 80026a2:	7efb      	ldrb	r3, [r7, #27]
 80026a4:	2b01      	cmp	r3, #1
 80026a6:	bf0c      	ite	eq
 80026a8:	2301      	moveq	r3, #1
 80026aa:	2300      	movne	r3, #0
 80026ac:	b2db      	uxtb	r3, r3
 80026ae:	461a      	mov	r2, r3
 80026b0:	69fb      	ldr	r3, [r7, #28]
 80026b2:	701a      	strb	r2, [r3, #0]

	uPID->DispKp = Kp;
 80026b4:	69f9      	ldr	r1, [r7, #28]
 80026b6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80026ba:	e9c1 2304 	strd	r2, r3, [r1, #16]
	uPID->DispKi = Ki;
 80026be:	69f9      	ldr	r1, [r7, #28]
 80026c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80026c4:	e9c1 2306 	strd	r2, r3, [r1, #24]
	uPID->DispKd = Kd;
 80026c8:	69f9      	ldr	r1, [r7, #28]
 80026ca:	e9d7 2300 	ldrd	r2, r3, [r7]
 80026ce:	e9c1 2308 	strd	r2, r3, [r1, #32]

	/* ~~~~~~~~~ Calculate time ~~~~~~~~ */
	SampleTimeInSec = ((double)uPID->SampleTime) / 1000;
 80026d2:	69fb      	ldr	r3, [r7, #28]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7fd ff34 	bl	8000544 <__aeabi_ui2d>
 80026dc:	f04f 0200 	mov.w	r2, #0
 80026e0:	4b2a      	ldr	r3, [pc, #168]	; (800278c <PID_SetTunings2+0x14c>)
 80026e2:	f7fe f8d3 	bl	800088c <__aeabi_ddiv>
 80026e6:	4602      	mov	r2, r0
 80026e8:	460b      	mov	r3, r1
 80026ea:	e9c7 2308 	strd	r2, r3, [r7, #32]

	uPID->Kp = Kp;
 80026ee:	69f9      	ldr	r1, [r7, #28]
 80026f0:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80026f4:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
	uPID->Ki = Ki * SampleTimeInSec;
 80026f8:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80026fc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002700:	f7fd ff9a 	bl	8000638 <__aeabi_dmul>
 8002704:	4602      	mov	r2, r0
 8002706:	460b      	mov	r3, r1
 8002708:	69f9      	ldr	r1, [r7, #28]
 800270a:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
	uPID->Kd = Kd / SampleTimeInSec;
 800270e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002712:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002716:	f7fe f8b9 	bl	800088c <__aeabi_ddiv>
 800271a:	4602      	mov	r2, r0
 800271c:	460b      	mov	r3, r1
 800271e:	69f9      	ldr	r1, [r7, #28]
 8002720:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	/* ~~~~~~~~ Check direction ~~~~~~~~ */
	if (uPID->ControllerDirection == _PID_CD_REVERSE)
 8002724:	69fb      	ldr	r3, [r7, #28]
 8002726:	78db      	ldrb	r3, [r3, #3]
 8002728:	2b01      	cmp	r3, #1
 800272a:	d12b      	bne.n	8002784 <PID_SetTunings2+0x144>
	{

		uPID->Kp = (0 - uPID->Kp);
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8002732:	f04f 0000 	mov.w	r0, #0
 8002736:	f04f 0100 	mov.w	r1, #0
 800273a:	f7fd fdc5 	bl	80002c8 <__aeabi_dsub>
 800273e:	4602      	mov	r2, r0
 8002740:	460b      	mov	r3, r1
 8002742:	69f9      	ldr	r1, [r7, #28]
 8002744:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 8002748:	69fb      	ldr	r3, [r7, #28]
 800274a:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 800274e:	f04f 0000 	mov.w	r0, #0
 8002752:	f04f 0100 	mov.w	r1, #0
 8002756:	f7fd fdb7 	bl	80002c8 <__aeabi_dsub>
 800275a:	4602      	mov	r2, r0
 800275c:	460b      	mov	r3, r1
 800275e:	69f9      	ldr	r1, [r7, #28]
 8002760:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 8002764:	69fb      	ldr	r3, [r7, #28]
 8002766:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 800276a:	f04f 0000 	mov.w	r0, #0
 800276e:	f04f 0100 	mov.w	r1, #0
 8002772:	f7fd fda9 	bl	80002c8 <__aeabi_dsub>
 8002776:	4602      	mov	r2, r0
 8002778:	460b      	mov	r3, r1
 800277a:	69f9      	ldr	r1, [r7, #28]
 800277c:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
 8002780:	e000      	b.n	8002784 <PID_SetTunings2+0x144>
		return;
 8002782:	bf00      	nop

	}

}
 8002784:	3728      	adds	r7, #40	; 0x28
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	408f4000 	.word	0x408f4000

08002790 <PID_SetControllerDirection>:

/* ~~~~~~~~~~~~~~~ PID Direction ~~~~~~~~~~~~~~~ */
void          PID_SetControllerDirection(PID_TypeDef *uPID, PIDCD_TypeDef Direction)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	6078      	str	r0, [r7, #4]
 8002798:	460b      	mov	r3, r1
 800279a:	70fb      	strb	r3, [r7, #3]
	/* ~~~~~~~~~~ Check parameters ~~~~~~~~~~ */
	if ((uPID->InAuto) && (Direction !=uPID->ControllerDirection))
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	785b      	ldrb	r3, [r3, #1]
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	d02e      	beq.n	8002802 <PID_SetControllerDirection+0x72>
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	78db      	ldrb	r3, [r3, #3]
 80027a8:	78fa      	ldrb	r2, [r7, #3]
 80027aa:	429a      	cmp	r2, r3
 80027ac:	d029      	beq.n	8002802 <PID_SetControllerDirection+0x72>
	{

		uPID->Kp = (0 - uPID->Kp);
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 80027b4:	f04f 0000 	mov.w	r0, #0
 80027b8:	f04f 0100 	mov.w	r1, #0
 80027bc:	f7fd fd84 	bl	80002c8 <__aeabi_dsub>
 80027c0:	4602      	mov	r2, r0
 80027c2:	460b      	mov	r3, r1
 80027c4:	6879      	ldr	r1, [r7, #4]
 80027c6:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
		uPID->Ki = (0 - uPID->Ki);
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 80027d0:	f04f 0000 	mov.w	r0, #0
 80027d4:	f04f 0100 	mov.w	r1, #0
 80027d8:	f7fd fd76 	bl	80002c8 <__aeabi_dsub>
 80027dc:	4602      	mov	r2, r0
 80027de:	460b      	mov	r3, r1
 80027e0:	6879      	ldr	r1, [r7, #4]
 80027e2:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd = (0 - uPID->Kd);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 80027ec:	f04f 0000 	mov.w	r0, #0
 80027f0:	f04f 0100 	mov.w	r1, #0
 80027f4:	f7fd fd68 	bl	80002c8 <__aeabi_dsub>
 80027f8:	4602      	mov	r2, r0
 80027fa:	460b      	mov	r3, r1
 80027fc:	6879      	ldr	r1, [r7, #4]
 80027fe:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

	}

	uPID->ControllerDirection = Direction;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	70da      	strb	r2, [r3, #3]

}
 8002808:	bf00      	nop
 800280a:	3708      	adds	r7, #8
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}

08002810 <PID_SetSampleTime>:
	return uPID->ControllerDirection;
}

/* ~~~~~~~~~~~~~~~ PID Sampling ~~~~~~~~~~~~~~~~ */
void PID_SetSampleTime(PID_TypeDef *uPID, int32_t NewSampleTime)
{
 8002810:	b5b0      	push	{r4, r5, r7, lr}
 8002812:	b084      	sub	sp, #16
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]
 8002818:	6039      	str	r1, [r7, #0]

	double ratio;

	/* ~~~~~~~~~~ Check value ~~~~~~~~~~ */
	if (NewSampleTime > 0)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	2b00      	cmp	r3, #0
 800281e:	dd2e      	ble.n	800287e <PID_SetSampleTime+0x6e>
	{

		ratio = (double)NewSampleTime / (double)uPID->SampleTime;
 8002820:	6838      	ldr	r0, [r7, #0]
 8002822:	f7fd fe9f 	bl	8000564 <__aeabi_i2d>
 8002826:	4604      	mov	r4, r0
 8002828:	460d      	mov	r5, r1
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	689b      	ldr	r3, [r3, #8]
 800282e:	4618      	mov	r0, r3
 8002830:	f7fd fe88 	bl	8000544 <__aeabi_ui2d>
 8002834:	4602      	mov	r2, r0
 8002836:	460b      	mov	r3, r1
 8002838:	4620      	mov	r0, r4
 800283a:	4629      	mov	r1, r5
 800283c:	f7fe f826 	bl	800088c <__aeabi_ddiv>
 8002840:	4602      	mov	r2, r0
 8002842:	460b      	mov	r3, r1
 8002844:	e9c7 2302 	strd	r2, r3, [r7, #8]

		uPID->Ki *= ratio;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	e9d3 010c 	ldrd	r0, r1, [r3, #48]	; 0x30
 800284e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002852:	f7fd fef1 	bl	8000638 <__aeabi_dmul>
 8002856:	4602      	mov	r2, r0
 8002858:	460b      	mov	r3, r1
 800285a:	6879      	ldr	r1, [r7, #4]
 800285c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
		uPID->Kd /= ratio;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8002866:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800286a:	f7fe f80f 	bl	800088c <__aeabi_ddiv>
 800286e:	4602      	mov	r2, r0
 8002870:	460b      	mov	r3, r1
 8002872:	6879      	ldr	r1, [r7, #4]
 8002874:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
		uPID->SampleTime = (uint32_t)NewSampleTime;
 8002878:	683a      	ldr	r2, [r7, #0]
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	609a      	str	r2, [r3, #8]

	}

}
 800287e:	bf00      	nop
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002888 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b082      	sub	sp, #8
 800288c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	607b      	str	r3, [r7, #4]
 8002892:	4b10      	ldr	r3, [pc, #64]	; (80028d4 <HAL_MspInit+0x4c>)
 8002894:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002896:	4a0f      	ldr	r2, [pc, #60]	; (80028d4 <HAL_MspInit+0x4c>)
 8002898:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800289c:	6453      	str	r3, [r2, #68]	; 0x44
 800289e:	4b0d      	ldr	r3, [pc, #52]	; (80028d4 <HAL_MspInit+0x4c>)
 80028a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028a2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80028a6:	607b      	str	r3, [r7, #4]
 80028a8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80028aa:	2300      	movs	r3, #0
 80028ac:	603b      	str	r3, [r7, #0]
 80028ae:	4b09      	ldr	r3, [pc, #36]	; (80028d4 <HAL_MspInit+0x4c>)
 80028b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028b2:	4a08      	ldr	r2, [pc, #32]	; (80028d4 <HAL_MspInit+0x4c>)
 80028b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80028b8:	6413      	str	r3, [r2, #64]	; 0x40
 80028ba:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <HAL_MspInit+0x4c>)
 80028bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c2:	603b      	str	r3, [r7, #0]
 80028c4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80028c6:	2007      	movs	r0, #7
 80028c8:	f001 f920 	bl	8003b0c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80028cc:	bf00      	nop
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	40023800 	.word	0x40023800

080028d8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	b08a      	sub	sp, #40	; 0x28
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028e0:	f107 0314 	add.w	r3, r7, #20
 80028e4:	2200      	movs	r2, #0
 80028e6:	601a      	str	r2, [r3, #0]
 80028e8:	605a      	str	r2, [r3, #4]
 80028ea:	609a      	str	r2, [r3, #8]
 80028ec:	60da      	str	r2, [r3, #12]
 80028ee:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a1b      	ldr	r2, [pc, #108]	; (8002964 <HAL_ADC_MspInit+0x8c>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d12f      	bne.n	800295a <HAL_ADC_MspInit+0x82>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80028fa:	2300      	movs	r3, #0
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	4b1a      	ldr	r3, [pc, #104]	; (8002968 <HAL_ADC_MspInit+0x90>)
 8002900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002902:	4a19      	ldr	r2, [pc, #100]	; (8002968 <HAL_ADC_MspInit+0x90>)
 8002904:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002908:	6453      	str	r3, [r2, #68]	; 0x44
 800290a:	4b17      	ldr	r3, [pc, #92]	; (8002968 <HAL_ADC_MspInit+0x90>)
 800290c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002912:	613b      	str	r3, [r7, #16]
 8002914:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	4b13      	ldr	r3, [pc, #76]	; (8002968 <HAL_ADC_MspInit+0x90>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800291e:	4a12      	ldr	r2, [pc, #72]	; (8002968 <HAL_ADC_MspInit+0x90>)
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	6313      	str	r3, [r2, #48]	; 0x30
 8002926:	4b10      	ldr	r3, [pc, #64]	; (8002968 <HAL_ADC_MspInit+0x90>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4;
 8002932:	2313      	movs	r3, #19
 8002934:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002936:	2303      	movs	r3, #3
 8002938:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800293a:	2300      	movs	r3, #0
 800293c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800293e:	f107 0314 	add.w	r3, r7, #20
 8002942:	4619      	mov	r1, r3
 8002944:	4809      	ldr	r0, [pc, #36]	; (800296c <HAL_ADC_MspInit+0x94>)
 8002946:	f001 fc0d 	bl	8004164 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 800294a:	2200      	movs	r2, #0
 800294c:	2100      	movs	r1, #0
 800294e:	2012      	movs	r0, #18
 8002950:	f001 f8e7 	bl	8003b22 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 8002954:	2012      	movs	r0, #18
 8002956:	f001 f900 	bl	8003b5a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800295a:	bf00      	nop
 800295c:	3728      	adds	r7, #40	; 0x28
 800295e:	46bd      	mov	sp, r7
 8002960:	bd80      	pop	{r7, pc}
 8002962:	bf00      	nop
 8002964:	40012000 	.word	0x40012000
 8002968:	40023800 	.word	0x40023800
 800296c:	40020000 	.word	0x40020000

08002970 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b08a      	sub	sp, #40	; 0x28
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002978:	f107 0314 	add.w	r3, r7, #20
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	4a19      	ldr	r2, [pc, #100]	; (80029f4 <HAL_I2C_MspInit+0x84>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d12c      	bne.n	80029ec <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002992:	2300      	movs	r3, #0
 8002994:	613b      	str	r3, [r7, #16]
 8002996:	4b18      	ldr	r3, [pc, #96]	; (80029f8 <HAL_I2C_MspInit+0x88>)
 8002998:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800299a:	4a17      	ldr	r2, [pc, #92]	; (80029f8 <HAL_I2C_MspInit+0x88>)
 800299c:	f043 0302 	orr.w	r3, r3, #2
 80029a0:	6313      	str	r3, [r2, #48]	; 0x30
 80029a2:	4b15      	ldr	r3, [pc, #84]	; (80029f8 <HAL_I2C_MspInit+0x88>)
 80029a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029a6:	f003 0302 	and.w	r3, r3, #2
 80029aa:	613b      	str	r3, [r7, #16]
 80029ac:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80029ae:	f44f 7340 	mov.w	r3, #768	; 0x300
 80029b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029b4:	2312      	movs	r3, #18
 80029b6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029bc:	2303      	movs	r3, #3
 80029be:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029c0:	2304      	movs	r3, #4
 80029c2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029c4:	f107 0314 	add.w	r3, r7, #20
 80029c8:	4619      	mov	r1, r3
 80029ca:	480c      	ldr	r0, [pc, #48]	; (80029fc <HAL_I2C_MspInit+0x8c>)
 80029cc:	f001 fbca 	bl	8004164 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029d0:	2300      	movs	r3, #0
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	4b08      	ldr	r3, [pc, #32]	; (80029f8 <HAL_I2C_MspInit+0x88>)
 80029d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d8:	4a07      	ldr	r2, [pc, #28]	; (80029f8 <HAL_I2C_MspInit+0x88>)
 80029da:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80029de:	6413      	str	r3, [r2, #64]	; 0x40
 80029e0:	4b05      	ldr	r3, [pc, #20]	; (80029f8 <HAL_I2C_MspInit+0x88>)
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029e8:	60fb      	str	r3, [r7, #12]
 80029ea:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80029ec:	bf00      	nop
 80029ee:	3728      	adds	r7, #40	; 0x28
 80029f0:	46bd      	mov	sp, r7
 80029f2:	bd80      	pop	{r7, pc}
 80029f4:	40005400 	.word	0x40005400
 80029f8:	40023800 	.word	0x40023800
 80029fc:	40020400 	.word	0x40020400

08002a00 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002a00:	b580      	push	{r7, lr}
 8002a02:	b084      	sub	sp, #16
 8002a04:	af00      	add	r7, sp, #0
 8002a06:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002a10:	d143      	bne.n	8002a9a <HAL_TIM_PWM_MspInit+0x9a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002a12:	2300      	movs	r3, #0
 8002a14:	60fb      	str	r3, [r7, #12]
 8002a16:	4b23      	ldr	r3, [pc, #140]	; (8002aa4 <HAL_TIM_PWM_MspInit+0xa4>)
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	4a22      	ldr	r2, [pc, #136]	; (8002aa4 <HAL_TIM_PWM_MspInit+0xa4>)
 8002a1c:	f043 0301 	orr.w	r3, r3, #1
 8002a20:	6413      	str	r3, [r2, #64]	; 0x40
 8002a22:	4b20      	ldr	r3, [pc, #128]	; (8002aa4 <HAL_TIM_PWM_MspInit+0xa4>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	60fb      	str	r3, [r7, #12]
 8002a2c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_UP_CH3 Init */
    hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 8002a2e:	4b1e      	ldr	r3, [pc, #120]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a30:	4a1e      	ldr	r2, [pc, #120]	; (8002aac <HAL_TIM_PWM_MspInit+0xac>)
 8002a32:	601a      	str	r2, [r3, #0]
    hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 8002a34:	4b1c      	ldr	r3, [pc, #112]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a36:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8002a3a:	605a      	str	r2, [r3, #4]
    hdma_tim2_up_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a3c:	4b1a      	ldr	r3, [pc, #104]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a3e:	2240      	movs	r2, #64	; 0x40
 8002a40:	609a      	str	r2, [r3, #8]
    hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a42:	4b19      	ldr	r3, [pc, #100]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a44:	2200      	movs	r2, #0
 8002a46:	60da      	str	r2, [r3, #12]
    hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_ENABLE;
 8002a48:	4b17      	ldr	r3, [pc, #92]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a4a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002a4e:	611a      	str	r2, [r3, #16]
    hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002a50:	4b15      	ldr	r3, [pc, #84]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a52:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002a56:	615a      	str	r2, [r3, #20]
    hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8002a58:	4b13      	ldr	r3, [pc, #76]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a5a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002a5e:	619a      	str	r2, [r3, #24]
    hdma_tim2_up_ch3.Init.Mode = DMA_NORMAL;
 8002a60:	4b11      	ldr	r3, [pc, #68]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	61da      	str	r2, [r3, #28]
    hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_LOW;
 8002a66:	4b10      	ldr	r3, [pc, #64]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a68:	2200      	movs	r2, #0
 8002a6a:	621a      	str	r2, [r3, #32]
    hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002a6c:	4b0e      	ldr	r3, [pc, #56]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a6e:	2200      	movs	r2, #0
 8002a70:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 8002a72:	480d      	ldr	r0, [pc, #52]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a74:	f001 f88c 	bl	8003b90 <HAL_DMA_Init>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d001      	beq.n	8002a82 <HAL_TIM_PWM_MspInit+0x82>
    {
      Error_Handler();
 8002a7e:	f7fe ffcb 	bl	8001a18 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one stream to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a08      	ldr	r2, [pc, #32]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a86:	621a      	str	r2, [r3, #32]
 8002a88:	4a07      	ldr	r2, [pc, #28]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	6393      	str	r3, [r2, #56]	; 0x38
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a05      	ldr	r2, [pc, #20]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a92:	62da      	str	r2, [r3, #44]	; 0x2c
 8002a94:	4a04      	ldr	r2, [pc, #16]	; (8002aa8 <HAL_TIM_PWM_MspInit+0xa8>)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002a9a:	bf00      	nop
 8002a9c:	3710      	adds	r7, #16
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bd80      	pop	{r7, pc}
 8002aa2:	bf00      	nop
 8002aa4:	40023800 	.word	0x40023800
 8002aa8:	20000378 	.word	0x20000378
 8002aac:	40026028 	.word	0x40026028

08002ab0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b088      	sub	sp, #32
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ab8:	f107 030c 	add.w	r3, r7, #12
 8002abc:	2200      	movs	r2, #0
 8002abe:	601a      	str	r2, [r3, #0]
 8002ac0:	605a      	str	r2, [r3, #4]
 8002ac2:	609a      	str	r2, [r3, #8]
 8002ac4:	60da      	str	r2, [r3, #12]
 8002ac6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ad0:	d11e      	bne.n	8002b10 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	60bb      	str	r3, [r7, #8]
 8002ad6:	4b10      	ldr	r3, [pc, #64]	; (8002b18 <HAL_TIM_MspPostInit+0x68>)
 8002ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ada:	4a0f      	ldr	r2, [pc, #60]	; (8002b18 <HAL_TIM_MspPostInit+0x68>)
 8002adc:	f043 0302 	orr.w	r3, r3, #2
 8002ae0:	6313      	str	r3, [r2, #48]	; 0x30
 8002ae2:	4b0d      	ldr	r3, [pc, #52]	; (8002b18 <HAL_TIM_MspPostInit+0x68>)
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002ae6:	f003 0302 	and.w	r3, r3, #2
 8002aea:	60bb      	str	r3, [r7, #8]
 8002aec:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PB10     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002aee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002af2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002af4:	2302      	movs	r3, #2
 8002af6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af8:	2300      	movs	r3, #0
 8002afa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002afc:	2300      	movs	r3, #0
 8002afe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b00:	2301      	movs	r3, #1
 8002b02:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b04:	f107 030c 	add.w	r3, r7, #12
 8002b08:	4619      	mov	r1, r3
 8002b0a:	4804      	ldr	r0, [pc, #16]	; (8002b1c <HAL_TIM_MspPostInit+0x6c>)
 8002b0c:	f001 fb2a 	bl	8004164 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002b10:	bf00      	nop
 8002b12:	3720      	adds	r7, #32
 8002b14:	46bd      	mov	sp, r7
 8002b16:	bd80      	pop	{r7, pc}
 8002b18:	40023800 	.word	0x40023800
 8002b1c:	40020400 	.word	0x40020400

08002b20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b08a      	sub	sp, #40	; 0x28
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b28:	f107 0314 	add.w	r3, r7, #20
 8002b2c:	2200      	movs	r2, #0
 8002b2e:	601a      	str	r2, [r3, #0]
 8002b30:	605a      	str	r2, [r3, #4]
 8002b32:	609a      	str	r2, [r3, #8]
 8002b34:	60da      	str	r2, [r3, #12]
 8002b36:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4a19      	ldr	r2, [pc, #100]	; (8002ba4 <HAL_UART_MspInit+0x84>)
 8002b3e:	4293      	cmp	r3, r2
 8002b40:	d12b      	bne.n	8002b9a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002b42:	2300      	movs	r3, #0
 8002b44:	613b      	str	r3, [r7, #16]
 8002b46:	4b18      	ldr	r3, [pc, #96]	; (8002ba8 <HAL_UART_MspInit+0x88>)
 8002b48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b4a:	4a17      	ldr	r2, [pc, #92]	; (8002ba8 <HAL_UART_MspInit+0x88>)
 8002b4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002b50:	6413      	str	r3, [r2, #64]	; 0x40
 8002b52:	4b15      	ldr	r3, [pc, #84]	; (8002ba8 <HAL_UART_MspInit+0x88>)
 8002b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b56:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b5a:	613b      	str	r3, [r7, #16]
 8002b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b5e:	2300      	movs	r3, #0
 8002b60:	60fb      	str	r3, [r7, #12]
 8002b62:	4b11      	ldr	r3, [pc, #68]	; (8002ba8 <HAL_UART_MspInit+0x88>)
 8002b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b66:	4a10      	ldr	r2, [pc, #64]	; (8002ba8 <HAL_UART_MspInit+0x88>)
 8002b68:	f043 0301 	orr.w	r3, r3, #1
 8002b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8002b6e:	4b0e      	ldr	r3, [pc, #56]	; (8002ba8 <HAL_UART_MspInit+0x88>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b72:	f003 0301 	and.w	r3, r3, #1
 8002b76:	60fb      	str	r3, [r7, #12]
 8002b78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002b7a:	230c      	movs	r3, #12
 8002b7c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b7e:	2302      	movs	r3, #2
 8002b80:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b82:	2300      	movs	r3, #0
 8002b84:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b86:	2303      	movs	r3, #3
 8002b88:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b8a:	2307      	movs	r3, #7
 8002b8c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b8e:	f107 0314 	add.w	r3, r7, #20
 8002b92:	4619      	mov	r1, r3
 8002b94:	4805      	ldr	r0, [pc, #20]	; (8002bac <HAL_UART_MspInit+0x8c>)
 8002b96:	f001 fae5 	bl	8004164 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002b9a:	bf00      	nop
 8002b9c:	3728      	adds	r7, #40	; 0x28
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	40004400 	.word	0x40004400
 8002ba8:	40023800 	.word	0x40023800
 8002bac:	40020000 	.word	0x40020000

08002bb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002bb4:	e7fe      	b.n	8002bb4 <NMI_Handler+0x4>

08002bb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002bb6:	b480      	push	{r7}
 8002bb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002bba:	e7fe      	b.n	8002bba <HardFault_Handler+0x4>

08002bbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002bbc:	b480      	push	{r7}
 8002bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002bc0:	e7fe      	b.n	8002bc0 <MemManage_Handler+0x4>

08002bc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002bc6:	e7fe      	b.n	8002bc6 <BusFault_Handler+0x4>

08002bc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002bc8:	b480      	push	{r7}
 8002bca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002bcc:	e7fe      	b.n	8002bcc <UsageFault_Handler+0x4>

08002bce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002bce:	b480      	push	{r7}
 8002bd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002bd2:	bf00      	nop
 8002bd4:	46bd      	mov	sp, r7
 8002bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bda:	4770      	bx	lr

08002bdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002bdc:	b480      	push	{r7}
 8002bde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002be0:	bf00      	nop
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr

08002bea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002bea:	b480      	push	{r7}
 8002bec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002bee:	bf00      	nop
 8002bf0:	46bd      	mov	sp, r7
 8002bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf6:	4770      	bx	lr

08002bf8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002bf8:	b580      	push	{r7, lr}
 8002bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002bfc:	f000 f94e 	bl	8002e9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002c00:	bf00      	nop
 8002c02:	bd80      	pop	{r7, pc}

08002c04 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_up_ch3);
 8002c08:	4802      	ldr	r0, [pc, #8]	; (8002c14 <DMA1_Stream1_IRQHandler+0x10>)
 8002c0a:	f001 f86f 	bl	8003cec <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8002c0e:	bf00      	nop
 8002c10:	bd80      	pop	{r7, pc}
 8002c12:	bf00      	nop
 8002c14:	20000378 	.word	0x20000378

08002c18 <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 interrupts.
  */
void ADC_IRQHandler(void)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002c1c:	4802      	ldr	r0, [pc, #8]	; (8002c28 <ADC_IRQHandler+0x10>)
 8002c1e:	f000 fb31 	bl	8003284 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002c22:	bf00      	nop
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	20000294 	.word	0x20000294

08002c2c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002c2c:	b480      	push	{r7}
 8002c2e:	af00      	add	r7, sp, #0
  return 1;
 8002c30:	2301      	movs	r3, #1
}
 8002c32:	4618      	mov	r0, r3
 8002c34:	46bd      	mov	sp, r7
 8002c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3a:	4770      	bx	lr

08002c3c <_kill>:

int _kill(int pid, int sig)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002c46:	f005 f8a3 	bl	8007d90 <__errno>
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	2216      	movs	r2, #22
 8002c4e:	601a      	str	r2, [r3, #0]
  return -1;
 8002c50:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c54:	4618      	mov	r0, r3
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bd80      	pop	{r7, pc}

08002c5c <_exit>:

void _exit (int status)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b082      	sub	sp, #8
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002c64:	f04f 31ff 	mov.w	r1, #4294967295
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f7ff ffe7 	bl	8002c3c <_kill>
  while (1) {}    /* Make sure we hang here */
 8002c6e:	e7fe      	b.n	8002c6e <_exit+0x12>

08002c70 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b086      	sub	sp, #24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	617b      	str	r3, [r7, #20]
 8002c80:	e00a      	b.n	8002c98 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002c82:	f3af 8000 	nop.w
 8002c86:	4601      	mov	r1, r0
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	1c5a      	adds	r2, r3, #1
 8002c8c:	60ba      	str	r2, [r7, #8]
 8002c8e:	b2ca      	uxtb	r2, r1
 8002c90:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	3301      	adds	r3, #1
 8002c96:	617b      	str	r3, [r7, #20]
 8002c98:	697a      	ldr	r2, [r7, #20]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	429a      	cmp	r2, r3
 8002c9e:	dbf0      	blt.n	8002c82 <_read+0x12>
  }

  return len;
 8002ca0:	687b      	ldr	r3, [r7, #4]
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3718      	adds	r7, #24
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <_close>:
  }
  return len;
}

int _close(int file)
{
 8002caa:	b480      	push	{r7}
 8002cac:	b083      	sub	sp, #12
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002cb2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	370c      	adds	r7, #12
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cc0:	4770      	bx	lr

08002cc2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002cc2:	b480      	push	{r7}
 8002cc4:	b083      	sub	sp, #12
 8002cc6:	af00      	add	r7, sp, #0
 8002cc8:	6078      	str	r0, [r7, #4]
 8002cca:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002ccc:	683b      	ldr	r3, [r7, #0]
 8002cce:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002cd2:	605a      	str	r2, [r3, #4]
  return 0;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	370c      	adds	r7, #12
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce0:	4770      	bx	lr

08002ce2 <_isatty>:

int _isatty(int file)
{
 8002ce2:	b480      	push	{r7}
 8002ce4:	b083      	sub	sp, #12
 8002ce6:	af00      	add	r7, sp, #0
 8002ce8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002cea:	2301      	movs	r3, #1
}
 8002cec:	4618      	mov	r0, r3
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf6:	4770      	bx	lr

08002cf8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002cf8:	b480      	push	{r7}
 8002cfa:	b085      	sub	sp, #20
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	60f8      	str	r0, [r7, #12]
 8002d00:	60b9      	str	r1, [r7, #8]
 8002d02:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3714      	adds	r7, #20
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
	...

08002d14 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b086      	sub	sp, #24
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002d1c:	4a14      	ldr	r2, [pc, #80]	; (8002d70 <_sbrk+0x5c>)
 8002d1e:	4b15      	ldr	r3, [pc, #84]	; (8002d74 <_sbrk+0x60>)
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002d28:	4b13      	ldr	r3, [pc, #76]	; (8002d78 <_sbrk+0x64>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	d102      	bne.n	8002d36 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002d30:	4b11      	ldr	r3, [pc, #68]	; (8002d78 <_sbrk+0x64>)
 8002d32:	4a12      	ldr	r2, [pc, #72]	; (8002d7c <_sbrk+0x68>)
 8002d34:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002d36:	4b10      	ldr	r3, [pc, #64]	; (8002d78 <_sbrk+0x64>)
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	4413      	add	r3, r2
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	d207      	bcs.n	8002d54 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002d44:	f005 f824 	bl	8007d90 <__errno>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	220c      	movs	r2, #12
 8002d4c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002d4e:	f04f 33ff 	mov.w	r3, #4294967295
 8002d52:	e009      	b.n	8002d68 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002d54:	4b08      	ldr	r3, [pc, #32]	; (8002d78 <_sbrk+0x64>)
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d5a:	4b07      	ldr	r3, [pc, #28]	; (8002d78 <_sbrk+0x64>)
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4413      	add	r3, r2
 8002d62:	4a05      	ldr	r2, [pc, #20]	; (8002d78 <_sbrk+0x64>)
 8002d64:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d66:	68fb      	ldr	r3, [r7, #12]
}
 8002d68:	4618      	mov	r0, r3
 8002d6a:	3718      	adds	r7, #24
 8002d6c:	46bd      	mov	sp, r7
 8002d6e:	bd80      	pop	{r7, pc}
 8002d70:	20020000 	.word	0x20020000
 8002d74:	00000400 	.word	0x00000400
 8002d78:	200004c4 	.word	0x200004c4
 8002d7c:	20000618 	.word	0x20000618

08002d80 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d80:	b480      	push	{r7}
 8002d82:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d84:	4b06      	ldr	r3, [pc, #24]	; (8002da0 <SystemInit+0x20>)
 8002d86:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d8a:	4a05      	ldr	r2, [pc, #20]	; (8002da0 <SystemInit+0x20>)
 8002d8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d90:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d94:	bf00      	nop
 8002d96:	46bd      	mov	sp, r7
 8002d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9c:	4770      	bx	lr
 8002d9e:	bf00      	nop
 8002da0:	e000ed00 	.word	0xe000ed00

08002da4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002da4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002ddc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002da8:	f7ff ffea 	bl	8002d80 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002dac:	480c      	ldr	r0, [pc, #48]	; (8002de0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002dae:	490d      	ldr	r1, [pc, #52]	; (8002de4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002db0:	4a0d      	ldr	r2, [pc, #52]	; (8002de8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002db2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002db4:	e002      	b.n	8002dbc <LoopCopyDataInit>

08002db6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002db6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002db8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002dba:	3304      	adds	r3, #4

08002dbc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002dbc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002dbe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002dc0:	d3f9      	bcc.n	8002db6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002dc2:	4a0a      	ldr	r2, [pc, #40]	; (8002dec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002dc4:	4c0a      	ldr	r4, [pc, #40]	; (8002df0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002dc6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002dc8:	e001      	b.n	8002dce <LoopFillZerobss>

08002dca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002dca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002dcc:	3204      	adds	r2, #4

08002dce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002dce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002dd0:	d3fb      	bcc.n	8002dca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002dd2:	f004 ffe3 	bl	8007d9c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002dd6:	f7fe fadb 	bl	8001390 <main>
  bx  lr    
 8002dda:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002ddc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002de0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002de4:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 8002de8:	0800b348 	.word	0x0800b348
  ldr r2, =_sbss
 8002dec:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8002df0:	20000618 	.word	0x20000618

08002df4 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002df4:	e7fe      	b.n	8002df4 <CAN1_RX0_IRQHandler>
	...

08002df8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002dfc:	4b0e      	ldr	r3, [pc, #56]	; (8002e38 <HAL_Init+0x40>)
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	4a0d      	ldr	r2, [pc, #52]	; (8002e38 <HAL_Init+0x40>)
 8002e02:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002e06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002e08:	4b0b      	ldr	r3, [pc, #44]	; (8002e38 <HAL_Init+0x40>)
 8002e0a:	681b      	ldr	r3, [r3, #0]
 8002e0c:	4a0a      	ldr	r2, [pc, #40]	; (8002e38 <HAL_Init+0x40>)
 8002e0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002e12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002e14:	4b08      	ldr	r3, [pc, #32]	; (8002e38 <HAL_Init+0x40>)
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	4a07      	ldr	r2, [pc, #28]	; (8002e38 <HAL_Init+0x40>)
 8002e1a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e20:	2003      	movs	r0, #3
 8002e22:	f000 fe73 	bl	8003b0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002e26:	2000      	movs	r0, #0
 8002e28:	f000 f808 	bl	8002e3c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002e2c:	f7ff fd2c 	bl	8002888 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	40023c00 	.word	0x40023c00

08002e3c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002e3c:	b580      	push	{r7, lr}
 8002e3e:	b082      	sub	sp, #8
 8002e40:	af00      	add	r7, sp, #0
 8002e42:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002e44:	4b12      	ldr	r3, [pc, #72]	; (8002e90 <HAL_InitTick+0x54>)
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	4b12      	ldr	r3, [pc, #72]	; (8002e94 <HAL_InitTick+0x58>)
 8002e4a:	781b      	ldrb	r3, [r3, #0]
 8002e4c:	4619      	mov	r1, r3
 8002e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8002e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	f000 fe8b 	bl	8003b76 <HAL_SYSTICK_Config>
 8002e60:	4603      	mov	r3, r0
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d001      	beq.n	8002e6a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002e66:	2301      	movs	r3, #1
 8002e68:	e00e      	b.n	8002e88 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2b0f      	cmp	r3, #15
 8002e6e:	d80a      	bhi.n	8002e86 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002e70:	2200      	movs	r2, #0
 8002e72:	6879      	ldr	r1, [r7, #4]
 8002e74:	f04f 30ff 	mov.w	r0, #4294967295
 8002e78:	f000 fe53 	bl	8003b22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002e7c:	4a06      	ldr	r2, [pc, #24]	; (8002e98 <HAL_InitTick+0x5c>)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002e82:	2300      	movs	r3, #0
 8002e84:	e000      	b.n	8002e88 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002e86:	2301      	movs	r3, #1
}
 8002e88:	4618      	mov	r0, r3
 8002e8a:	3708      	adds	r7, #8
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	20000090 	.word	0x20000090
 8002e94:	20000098 	.word	0x20000098
 8002e98:	20000094 	.word	0x20000094

08002e9c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002ea0:	4b06      	ldr	r3, [pc, #24]	; (8002ebc <HAL_IncTick+0x20>)
 8002ea2:	781b      	ldrb	r3, [r3, #0]
 8002ea4:	461a      	mov	r2, r3
 8002ea6:	4b06      	ldr	r3, [pc, #24]	; (8002ec0 <HAL_IncTick+0x24>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4413      	add	r3, r2
 8002eac:	4a04      	ldr	r2, [pc, #16]	; (8002ec0 <HAL_IncTick+0x24>)
 8002eae:	6013      	str	r3, [r2, #0]
}
 8002eb0:	bf00      	nop
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb8:	4770      	bx	lr
 8002eba:	bf00      	nop
 8002ebc:	20000098 	.word	0x20000098
 8002ec0:	200004c8 	.word	0x200004c8

08002ec4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	af00      	add	r7, sp, #0
  return uwTick;
 8002ec8:	4b03      	ldr	r3, [pc, #12]	; (8002ed8 <HAL_GetTick+0x14>)
 8002eca:	681b      	ldr	r3, [r3, #0]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	46bd      	mov	sp, r7
 8002ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed4:	4770      	bx	lr
 8002ed6:	bf00      	nop
 8002ed8:	200004c8 	.word	0x200004c8

08002edc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002edc:	b580      	push	{r7, lr}
 8002ede:	b084      	sub	sp, #16
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ee4:	2300      	movs	r3, #0
 8002ee6:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d101      	bne.n	8002ef2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002eee:	2301      	movs	r3, #1
 8002ef0:	e033      	b.n	8002f5a <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	d109      	bne.n	8002f0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002efa:	6878      	ldr	r0, [r7, #4]
 8002efc:	f7ff fcec 	bl	80028d8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	2200      	movs	r2, #0
 8002f04:	645a      	str	r2, [r3, #68]	; 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2200      	movs	r2, #0
 8002f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f12:	f003 0310 	and.w	r3, r3, #16
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d118      	bne.n	8002f4c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f1e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002f22:	f023 0302 	bic.w	r3, r3, #2
 8002f26:	f043 0202 	orr.w	r2, r3, #2
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002f2e:	6878      	ldr	r0, [r7, #4]
 8002f30:	f000 fc16 	bl	8003760 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	645a      	str	r2, [r3, #68]	; 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	f023 0303 	bic.w	r3, r3, #3
 8002f42:	f043 0201 	orr.w	r2, r3, #1
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	641a      	str	r2, [r3, #64]	; 0x40
 8002f4a:	e001      	b.n	8002f50 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002f58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	3710      	adds	r7, #16
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	bd80      	pop	{r7, pc}
	...

08002f64 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b085      	sub	sp, #20
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002f6c:	2300      	movs	r3, #0
 8002f6e:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002f76:	2b01      	cmp	r3, #1
 8002f78:	d101      	bne.n	8002f7e <HAL_ADC_Start+0x1a>
 8002f7a:	2302      	movs	r3, #2
 8002f7c:	e0b2      	b.n	80030e4 <HAL_ADC_Start+0x180>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	2201      	movs	r2, #1
 8002f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	689b      	ldr	r3, [r3, #8]
 8002f8c:	f003 0301 	and.w	r3, r3, #1
 8002f90:	2b01      	cmp	r3, #1
 8002f92:	d018      	beq.n	8002fc6 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	689a      	ldr	r2, [r3, #8]
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	f042 0201 	orr.w	r2, r2, #1
 8002fa2:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002fa4:	4b52      	ldr	r3, [pc, #328]	; (80030f0 <HAL_ADC_Start+0x18c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a52      	ldr	r2, [pc, #328]	; (80030f4 <HAL_ADC_Start+0x190>)
 8002faa:	fba2 2303 	umull	r2, r3, r2, r3
 8002fae:	0c9a      	lsrs	r2, r3, #18
 8002fb0:	4613      	mov	r3, r2
 8002fb2:	005b      	lsls	r3, r3, #1
 8002fb4:	4413      	add	r3, r2
 8002fb6:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002fb8:	e002      	b.n	8002fc0 <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	3b01      	subs	r3, #1
 8002fbe:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	2b00      	cmp	r3, #0
 8002fc4:	d1f9      	bne.n	8002fba <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	689b      	ldr	r3, [r3, #8]
 8002fcc:	f003 0301 	and.w	r3, r3, #1
 8002fd0:	2b01      	cmp	r3, #1
 8002fd2:	d17a      	bne.n	80030ca <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002fd8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002fdc:	f023 0301 	bic.w	r3, r3, #1
 8002fe0:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d007      	beq.n	8003006 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffa:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002ffe:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800300a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800300e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003012:	d106      	bne.n	8003022 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003018:	f023 0206 	bic.w	r2, r3, #6
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	645a      	str	r2, [r3, #68]	; 0x44
 8003020:	e002      	b.n	8003028 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	2200      	movs	r2, #0
 800302c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003030:	4b31      	ldr	r3, [pc, #196]	; (80030f8 <HAL_ADC_Start+0x194>)
 8003032:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f06f 0222 	mvn.w	r2, #34	; 0x22
 800303c:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	685b      	ldr	r3, [r3, #4]
 8003042:	f003 031f 	and.w	r3, r3, #31
 8003046:	2b00      	cmp	r3, #0
 8003048:	d12a      	bne.n	80030a0 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a2b      	ldr	r2, [pc, #172]	; (80030fc <HAL_ADC_Start+0x198>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d015      	beq.n	8003080 <HAL_ADC_Start+0x11c>
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a29      	ldr	r2, [pc, #164]	; (8003100 <HAL_ADC_Start+0x19c>)
 800305a:	4293      	cmp	r3, r2
 800305c:	d105      	bne.n	800306a <HAL_ADC_Start+0x106>
 800305e:	4b26      	ldr	r3, [pc, #152]	; (80030f8 <HAL_ADC_Start+0x194>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	f003 031f 	and.w	r3, r3, #31
 8003066:	2b00      	cmp	r3, #0
 8003068:	d00a      	beq.n	8003080 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	4a25      	ldr	r2, [pc, #148]	; (8003104 <HAL_ADC_Start+0x1a0>)
 8003070:	4293      	cmp	r3, r2
 8003072:	d136      	bne.n	80030e2 <HAL_ADC_Start+0x17e>
 8003074:	4b20      	ldr	r3, [pc, #128]	; (80030f8 <HAL_ADC_Start+0x194>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 0310 	and.w	r3, r3, #16
 800307c:	2b00      	cmp	r3, #0
 800307e:	d130      	bne.n	80030e2 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	689b      	ldr	r3, [r3, #8]
 8003086:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d129      	bne.n	80030e2 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	689a      	ldr	r2, [r3, #8]
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800309c:	609a      	str	r2, [r3, #8]
 800309e:	e020      	b.n	80030e2 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4a15      	ldr	r2, [pc, #84]	; (80030fc <HAL_ADC_Start+0x198>)
 80030a6:	4293      	cmp	r3, r2
 80030a8:	d11b      	bne.n	80030e2 <HAL_ADC_Start+0x17e>
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	689b      	ldr	r3, [r3, #8]
 80030b0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d114      	bne.n	80030e2 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	689a      	ldr	r2, [r3, #8]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80030c6:	609a      	str	r2, [r3, #8]
 80030c8:	e00b      	b.n	80030e2 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030ce:	f043 0210 	orr.w	r2, r3, #16
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80030da:	f043 0201 	orr.w	r2, r3, #1
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Return function status */
  return HAL_OK;
 80030e2:	2300      	movs	r3, #0
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	3714      	adds	r7, #20
 80030e8:	46bd      	mov	sp, r7
 80030ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ee:	4770      	bx	lr
 80030f0:	20000090 	.word	0x20000090
 80030f4:	431bde83 	.word	0x431bde83
 80030f8:	40012300 	.word	0x40012300
 80030fc:	40012000 	.word	0x40012000
 8003100:	40012100 	.word	0x40012100
 8003104:	40012200 	.word	0x40012200

08003108 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003108:	b480      	push	{r7}
 800310a:	b083      	sub	sp, #12
 800310c:	af00      	add	r7, sp, #0
 800310e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003116:	2b01      	cmp	r3, #1
 8003118:	d101      	bne.n	800311e <HAL_ADC_Stop+0x16>
 800311a:	2302      	movs	r3, #2
 800311c:	e021      	b.n	8003162 <HAL_ADC_Stop+0x5a>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2201      	movs	r2, #1
 8003122:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	689a      	ldr	r2, [r3, #8]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	f022 0201 	bic.w	r2, r2, #1
 8003134:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	689b      	ldr	r3, [r3, #8]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d109      	bne.n	8003158 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003148:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800314c:	f023 0301 	bic.w	r3, r3, #1
 8003150:	f043 0201 	orr.w	r2, r3, #1
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2200      	movs	r2, #0
 800315c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 8003160:	2300      	movs	r3, #0
}
 8003162:	4618      	mov	r0, r3
 8003164:	370c      	adds	r7, #12
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr

0800316e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 800316e:	b580      	push	{r7, lr}
 8003170:	b084      	sub	sp, #16
 8003172:	af00      	add	r7, sp, #0
 8003174:	6078      	str	r0, [r7, #4]
 8003176:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003178:	2300      	movs	r3, #0
 800317a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	689b      	ldr	r3, [r3, #8]
 8003182:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003186:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800318a:	d113      	bne.n	80031b4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	689b      	ldr	r3, [r3, #8]
 8003192:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8003196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800319a:	d10b      	bne.n	80031b4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a0:	f043 0220 	orr.w	r2, r3, #32
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	2200      	movs	r2, #0
 80031ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80031b0:	2301      	movs	r3, #1
 80031b2:	e063      	b.n	800327c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80031b4:	f7ff fe86 	bl	8002ec4 <HAL_GetTick>
 80031b8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031ba:	e021      	b.n	8003200 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80031c2:	d01d      	beq.n	8003200 <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d007      	beq.n	80031da <HAL_ADC_PollForConversion+0x6c>
 80031ca:	f7ff fe7b 	bl	8002ec4 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	429a      	cmp	r2, r3
 80031d8:	d212      	bcs.n	8003200 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f003 0302 	and.w	r3, r3, #2
 80031e4:	2b02      	cmp	r3, #2
 80031e6:	d00b      	beq.n	8003200 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031ec:	f043 0204 	orr.w	r2, r3, #4
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_TIMEOUT;
 80031fc:	2303      	movs	r3, #3
 80031fe:	e03d      	b.n	800327c <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	f003 0302 	and.w	r3, r3, #2
 800320a:	2b02      	cmp	r3, #2
 800320c:	d1d6      	bne.n	80031bc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	f06f 0212 	mvn.w	r2, #18
 8003216:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	689b      	ldr	r3, [r3, #8]
 800322a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800322e:	2b00      	cmp	r3, #0
 8003230:	d123      	bne.n	800327a <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003236:	2b00      	cmp	r3, #0
 8003238:	d11f      	bne.n	800327a <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003240:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003244:	2b00      	cmp	r3, #0
 8003246:	d006      	beq.n	8003256 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003252:	2b00      	cmp	r3, #0
 8003254:	d111      	bne.n	800327a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800325a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	641a      	str	r2, [r3, #64]	; 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003266:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d105      	bne.n	800327a <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003272:	f043 0201 	orr.w	r2, r3, #1
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 800327a:	2300      	movs	r3, #0
}
 800327c:	4618      	mov	r0, r3
 800327e:	3710      	adds	r7, #16
 8003280:	46bd      	mov	sp, r7
 8003282:	bd80      	pop	{r7, pc}

08003284 <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	b086      	sub	sp, #24
 8003288:	af00      	add	r7, sp, #0
 800328a:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 800328c:	2300      	movs	r3, #0
 800328e:	617b      	str	r3, [r7, #20]
 8003290:	2300      	movs	r3, #0
 8003292:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	685b      	ldr	r3, [r3, #4]
 80032a2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	f003 0320 	and.w	r3, r3, #32
 80032b2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d049      	beq.n	800334e <HAL_ADC_IRQHandler+0xca>
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d046      	beq.n	800334e <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032c4:	f003 0310 	and.w	r3, r3, #16
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	d105      	bne.n	80032d8 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	689b      	ldr	r3, [r3, #8]
 80032de:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80032e2:	2b00      	cmp	r3, #0
 80032e4:	d12b      	bne.n	800333e <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d127      	bne.n	800333e <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032f4:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d006      	beq.n	800330a <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	689b      	ldr	r3, [r3, #8]
 8003302:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003306:	2b00      	cmp	r3, #0
 8003308:	d119      	bne.n	800333e <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	685a      	ldr	r2, [r3, #4]
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	f022 0220 	bic.w	r2, r2, #32
 8003318:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800332a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800332e:	2b00      	cmp	r3, #0
 8003330:	d105      	bne.n	800333e <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003336:	f043 0201 	orr.w	r2, r3, #1
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800333e:	6878      	ldr	r0, [r7, #4]
 8003340:	f000 f8bd 	bl	80034be <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f06f 0212 	mvn.w	r2, #18
 800334c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	f003 0304 	and.w	r3, r3, #4
 8003354:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800335c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 800335e:	697b      	ldr	r3, [r7, #20]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d057      	beq.n	8003414 <HAL_ADC_IRQHandler+0x190>
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d054      	beq.n	8003414 <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800336e:	f003 0310 	and.w	r3, r3, #16
 8003372:	2b00      	cmp	r3, #0
 8003374:	d105      	bne.n	8003382 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800337a:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	641a      	str	r2, [r3, #64]	; 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800338c:	2b00      	cmp	r3, #0
 800338e:	d139      	bne.n	8003404 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003396:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 800339a:	2b00      	cmp	r3, #0
 800339c:	d006      	beq.n	80033ac <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	689b      	ldr	r3, [r3, #8]
 80033a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d12b      	bne.n	8003404 <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	685b      	ldr	r3, [r3, #4]
 80033b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d124      	bne.n	8003404 <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	689b      	ldr	r3, [r3, #8]
 80033c0:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d11d      	bne.n	8003404 <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d119      	bne.n	8003404 <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	685a      	ldr	r2, [r3, #4]
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80033de:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033e4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	641a      	str	r2, [r3, #64]	; 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d105      	bne.n	8003404 <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033fc:	f043 0201 	orr.w	r2, r3, #1
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	641a      	str	r2, [r3, #64]	; 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	f000 faa7 	bl	8003958 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f06f 020c 	mvn.w	r2, #12
 8003412:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 800341c:	68bb      	ldr	r3, [r7, #8]
 800341e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003422:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8003424:	697b      	ldr	r3, [r7, #20]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d017      	beq.n	800345a <HAL_ADC_IRQHandler+0x1d6>
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	2b00      	cmp	r3, #0
 800342e:	d014      	beq.n	800345a <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b01      	cmp	r3, #1
 800343c:	d10d      	bne.n	800345a <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	641a      	str	r2, [r3, #64]	; 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f000 f841 	bl	80034d2 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f06f 0201 	mvn.w	r2, #1
 8003458:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	f003 0320 	and.w	r3, r3, #32
 8003460:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8003462:	68bb      	ldr	r3, [r7, #8]
 8003464:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003468:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 800346a:	697b      	ldr	r3, [r7, #20]
 800346c:	2b00      	cmp	r3, #0
 800346e:	d015      	beq.n	800349c <HAL_ADC_IRQHandler+0x218>
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	2b00      	cmp	r3, #0
 8003474:	d012      	beq.n	800349c <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800347a:	f043 0202 	orr.w	r2, r3, #2
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f06f 0220 	mvn.w	r2, #32
 800348a:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 800348c:	6878      	ldr	r0, [r7, #4]
 800348e:	f000 f82a 	bl	80034e6 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f06f 0220 	mvn.w	r2, #32
 800349a:	601a      	str	r2, [r3, #0]
  }
}
 800349c:	bf00      	nop
 800349e:	3718      	adds	r7, #24
 80034a0:	46bd      	mov	sp, r7
 80034a2:	bd80      	pop	{r7, pc}

080034a4 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	370c      	adds	r7, #12
 80034b6:	46bd      	mov	sp, r7
 80034b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034bc:	4770      	bx	lr

080034be <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80034be:	b480      	push	{r7}
 80034c0:	b083      	sub	sp, #12
 80034c2:	af00      	add	r7, sp, #0
 80034c4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80034c6:	bf00      	nop
 80034c8:	370c      	adds	r7, #12
 80034ca:	46bd      	mov	sp, r7
 80034cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d0:	4770      	bx	lr

080034d2 <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 80034d2:	b480      	push	{r7}
 80034d4:	b083      	sub	sp, #12
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 80034da:	bf00      	nop
 80034dc:	370c      	adds	r7, #12
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr

080034e6 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80034e6:	b480      	push	{r7}
 80034e8:	b083      	sub	sp, #12
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 80034ee:	bf00      	nop
 80034f0:	370c      	adds	r7, #12
 80034f2:	46bd      	mov	sp, r7
 80034f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f8:	4770      	bx	lr
	...

080034fc <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b085      	sub	sp, #20
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8003506:	2300      	movs	r3, #0
 8003508:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003510:	2b01      	cmp	r3, #1
 8003512:	d101      	bne.n	8003518 <HAL_ADC_ConfigChannel+0x1c>
 8003514:	2302      	movs	r3, #2
 8003516:	e113      	b.n	8003740 <HAL_ADC_ConfigChannel+0x244>
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	2201      	movs	r2, #1
 800351c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	2b09      	cmp	r3, #9
 8003526:	d925      	bls.n	8003574 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	68d9      	ldr	r1, [r3, #12]
 800352e:	683b      	ldr	r3, [r7, #0]
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	b29b      	uxth	r3, r3
 8003534:	461a      	mov	r2, r3
 8003536:	4613      	mov	r3, r2
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	4413      	add	r3, r2
 800353c:	3b1e      	subs	r3, #30
 800353e:	2207      	movs	r2, #7
 8003540:	fa02 f303 	lsl.w	r3, r2, r3
 8003544:	43da      	mvns	r2, r3
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	400a      	ands	r2, r1
 800354c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	68d9      	ldr	r1, [r3, #12]
 8003554:	683b      	ldr	r3, [r7, #0]
 8003556:	689a      	ldr	r2, [r3, #8]
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	b29b      	uxth	r3, r3
 800355e:	4618      	mov	r0, r3
 8003560:	4603      	mov	r3, r0
 8003562:	005b      	lsls	r3, r3, #1
 8003564:	4403      	add	r3, r0
 8003566:	3b1e      	subs	r3, #30
 8003568:	409a      	lsls	r2, r3
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	430a      	orrs	r2, r1
 8003570:	60da      	str	r2, [r3, #12]
 8003572:	e022      	b.n	80035ba <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	6919      	ldr	r1, [r3, #16]
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	b29b      	uxth	r3, r3
 8003580:	461a      	mov	r2, r3
 8003582:	4613      	mov	r3, r2
 8003584:	005b      	lsls	r3, r3, #1
 8003586:	4413      	add	r3, r2
 8003588:	2207      	movs	r2, #7
 800358a:	fa02 f303 	lsl.w	r3, r2, r3
 800358e:	43da      	mvns	r2, r3
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	400a      	ands	r2, r1
 8003596:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	6919      	ldr	r1, [r3, #16]
 800359e:	683b      	ldr	r3, [r7, #0]
 80035a0:	689a      	ldr	r2, [r3, #8]
 80035a2:	683b      	ldr	r3, [r7, #0]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	b29b      	uxth	r3, r3
 80035a8:	4618      	mov	r0, r3
 80035aa:	4603      	mov	r3, r0
 80035ac:	005b      	lsls	r3, r3, #1
 80035ae:	4403      	add	r3, r0
 80035b0:	409a      	lsls	r2, r3
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	430a      	orrs	r2, r1
 80035b8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80035ba:	683b      	ldr	r3, [r7, #0]
 80035bc:	685b      	ldr	r3, [r3, #4]
 80035be:	2b06      	cmp	r3, #6
 80035c0:	d824      	bhi.n	800360c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035c8:	683b      	ldr	r3, [r7, #0]
 80035ca:	685a      	ldr	r2, [r3, #4]
 80035cc:	4613      	mov	r3, r2
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	3b05      	subs	r3, #5
 80035d4:	221f      	movs	r2, #31
 80035d6:	fa02 f303 	lsl.w	r3, r2, r3
 80035da:	43da      	mvns	r2, r3
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	400a      	ands	r2, r1
 80035e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80035ea:	683b      	ldr	r3, [r7, #0]
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	4618      	mov	r0, r3
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	685a      	ldr	r2, [r3, #4]
 80035f6:	4613      	mov	r3, r2
 80035f8:	009b      	lsls	r3, r3, #2
 80035fa:	4413      	add	r3, r2
 80035fc:	3b05      	subs	r3, #5
 80035fe:	fa00 f203 	lsl.w	r2, r0, r3
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	430a      	orrs	r2, r1
 8003608:	635a      	str	r2, [r3, #52]	; 0x34
 800360a:	e04c      	b.n	80036a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	2b0c      	cmp	r3, #12
 8003612:	d824      	bhi.n	800365e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800361a:	683b      	ldr	r3, [r7, #0]
 800361c:	685a      	ldr	r2, [r3, #4]
 800361e:	4613      	mov	r3, r2
 8003620:	009b      	lsls	r3, r3, #2
 8003622:	4413      	add	r3, r2
 8003624:	3b23      	subs	r3, #35	; 0x23
 8003626:	221f      	movs	r2, #31
 8003628:	fa02 f303 	lsl.w	r3, r2, r3
 800362c:	43da      	mvns	r2, r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	400a      	ands	r2, r1
 8003634:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	b29b      	uxth	r3, r3
 8003642:	4618      	mov	r0, r3
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	685a      	ldr	r2, [r3, #4]
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	3b23      	subs	r3, #35	; 0x23
 8003650:	fa00 f203 	lsl.w	r2, r0, r3
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	430a      	orrs	r2, r1
 800365a:	631a      	str	r2, [r3, #48]	; 0x30
 800365c:	e023      	b.n	80036a6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003664:	683b      	ldr	r3, [r7, #0]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	4613      	mov	r3, r2
 800366a:	009b      	lsls	r3, r3, #2
 800366c:	4413      	add	r3, r2
 800366e:	3b41      	subs	r3, #65	; 0x41
 8003670:	221f      	movs	r2, #31
 8003672:	fa02 f303 	lsl.w	r3, r2, r3
 8003676:	43da      	mvns	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	400a      	ands	r2, r1
 800367e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003686:	683b      	ldr	r3, [r7, #0]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	b29b      	uxth	r3, r3
 800368c:	4618      	mov	r0, r3
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	4613      	mov	r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	4413      	add	r3, r2
 8003698:	3b41      	subs	r3, #65	; 0x41
 800369a:	fa00 f203 	lsl.w	r2, r0, r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	430a      	orrs	r2, r1
 80036a4:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80036a6:	4b29      	ldr	r3, [pc, #164]	; (800374c <HAL_ADC_ConfigChannel+0x250>)
 80036a8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a28      	ldr	r2, [pc, #160]	; (8003750 <HAL_ADC_ConfigChannel+0x254>)
 80036b0:	4293      	cmp	r3, r2
 80036b2:	d10f      	bne.n	80036d4 <HAL_ADC_ConfigChannel+0x1d8>
 80036b4:	683b      	ldr	r3, [r7, #0]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b12      	cmp	r3, #18
 80036ba:	d10b      	bne.n	80036d4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	685b      	ldr	r3, [r3, #4]
 80036c0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	681b      	ldr	r3, [r3, #0]
 80036d8:	4a1d      	ldr	r2, [pc, #116]	; (8003750 <HAL_ADC_ConfigChannel+0x254>)
 80036da:	4293      	cmp	r3, r2
 80036dc:	d12b      	bne.n	8003736 <HAL_ADC_ConfigChannel+0x23a>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	4a1c      	ldr	r2, [pc, #112]	; (8003754 <HAL_ADC_ConfigChannel+0x258>)
 80036e4:	4293      	cmp	r3, r2
 80036e6:	d003      	beq.n	80036f0 <HAL_ADC_ConfigChannel+0x1f4>
 80036e8:	683b      	ldr	r3, [r7, #0]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	2b11      	cmp	r3, #17
 80036ee:	d122      	bne.n	8003736 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	685b      	ldr	r3, [r3, #4]
 80036f4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8003704:	68fb      	ldr	r3, [r7, #12]
 8003706:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	4a11      	ldr	r2, [pc, #68]	; (8003754 <HAL_ADC_ConfigChannel+0x258>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d111      	bne.n	8003736 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003712:	4b11      	ldr	r3, [pc, #68]	; (8003758 <HAL_ADC_ConfigChannel+0x25c>)
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	4a11      	ldr	r2, [pc, #68]	; (800375c <HAL_ADC_ConfigChannel+0x260>)
 8003718:	fba2 2303 	umull	r2, r3, r2, r3
 800371c:	0c9a      	lsrs	r2, r3, #18
 800371e:	4613      	mov	r3, r2
 8003720:	009b      	lsls	r3, r3, #2
 8003722:	4413      	add	r3, r2
 8003724:	005b      	lsls	r3, r3, #1
 8003726:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003728:	e002      	b.n	8003730 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800372a:	68bb      	ldr	r3, [r7, #8]
 800372c:	3b01      	subs	r3, #1
 800372e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1f9      	bne.n	800372a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return HAL_OK;
 800373e:	2300      	movs	r3, #0
}
 8003740:	4618      	mov	r0, r3
 8003742:	3714      	adds	r7, #20
 8003744:	46bd      	mov	sp, r7
 8003746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800374a:	4770      	bx	lr
 800374c:	40012300 	.word	0x40012300
 8003750:	40012000 	.word	0x40012000
 8003754:	10000012 	.word	0x10000012
 8003758:	20000090 	.word	0x20000090
 800375c:	431bde83 	.word	0x431bde83

08003760 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003760:	b480      	push	{r7}
 8003762:	b085      	sub	sp, #20
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003768:	4b79      	ldr	r3, [pc, #484]	; (8003950 <ADC_Init+0x1f0>)
 800376a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	685b      	ldr	r3, [r3, #4]
 8003770:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	685b      	ldr	r3, [r3, #4]
 8003780:	431a      	orrs	r2, r3
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685a      	ldr	r2, [r3, #4]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003794:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	6859      	ldr	r1, [r3, #4]
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	691b      	ldr	r3, [r3, #16]
 80037a0:	021a      	lsls	r2, r3, #8
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	430a      	orrs	r2, r1
 80037a8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	685a      	ldr	r2, [r3, #4]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80037b8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	6859      	ldr	r1, [r3, #4]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	689a      	ldr	r2, [r3, #8]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	430a      	orrs	r2, r1
 80037ca:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	689a      	ldr	r2, [r3, #8]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80037da:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	6899      	ldr	r1, [r3, #8]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	68da      	ldr	r2, [r3, #12]
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	430a      	orrs	r2, r1
 80037ec:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80037f2:	4a58      	ldr	r2, [pc, #352]	; (8003954 <ADC_Init+0x1f4>)
 80037f4:	4293      	cmp	r3, r2
 80037f6:	d022      	beq.n	800383e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	689a      	ldr	r2, [r3, #8]
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003806:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	6899      	ldr	r1, [r3, #8]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	430a      	orrs	r2, r1
 8003818:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689a      	ldr	r2, [r3, #8]
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003828:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	6899      	ldr	r1, [r3, #8]
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	430a      	orrs	r2, r1
 800383a:	609a      	str	r2, [r3, #8]
 800383c:	e00f      	b.n	800385e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	689a      	ldr	r2, [r3, #8]
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800384c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	689a      	ldr	r2, [r3, #8]
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800385c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	689a      	ldr	r2, [r3, #8]
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	f022 0202 	bic.w	r2, r2, #2
 800386c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	6899      	ldr	r1, [r3, #8]
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	7e1b      	ldrb	r3, [r3, #24]
 8003878:	005a      	lsls	r2, r3, #1
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	430a      	orrs	r2, r1
 8003880:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003888:	2b00      	cmp	r3, #0
 800388a:	d01b      	beq.n	80038c4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	685a      	ldr	r2, [r3, #4]
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800389a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	685a      	ldr	r2, [r3, #4]
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80038aa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	6859      	ldr	r1, [r3, #4]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038b6:	3b01      	subs	r3, #1
 80038b8:	035a      	lsls	r2, r3, #13
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	430a      	orrs	r2, r1
 80038c0:	605a      	str	r2, [r3, #4]
 80038c2:	e007      	b.n	80038d4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	685a      	ldr	r2, [r3, #4]
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038d2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80038e2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	69db      	ldr	r3, [r3, #28]
 80038ee:	3b01      	subs	r3, #1
 80038f0:	051a      	lsls	r2, r3, #20
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	430a      	orrs	r2, r1
 80038f8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	689a      	ldr	r2, [r3, #8]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003908:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	6899      	ldr	r1, [r3, #8]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003916:	025a      	lsls	r2, r3, #9
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	430a      	orrs	r2, r1
 800391e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	689a      	ldr	r2, [r3, #8]
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800392e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	6899      	ldr	r1, [r3, #8]
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	695b      	ldr	r3, [r3, #20]
 800393a:	029a      	lsls	r2, r3, #10
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	430a      	orrs	r2, r1
 8003942:	609a      	str	r2, [r3, #8]
}
 8003944:	bf00      	nop
 8003946:	3714      	adds	r7, #20
 8003948:	46bd      	mov	sp, r7
 800394a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800394e:	4770      	bx	lr
 8003950:	40012300 	.word	0x40012300
 8003954:	0f000001 	.word	0x0f000001

08003958 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003958:	b480      	push	{r7}
 800395a:	b083      	sub	sp, #12
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 8003960:	bf00      	nop
 8003962:	370c      	adds	r7, #12
 8003964:	46bd      	mov	sp, r7
 8003966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396a:	4770      	bx	lr

0800396c <__NVIC_SetPriorityGrouping>:
{
 800396c:	b480      	push	{r7}
 800396e:	b085      	sub	sp, #20
 8003970:	af00      	add	r7, sp, #0
 8003972:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	f003 0307 	and.w	r3, r3, #7
 800397a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800397c:	4b0c      	ldr	r3, [pc, #48]	; (80039b0 <__NVIC_SetPriorityGrouping+0x44>)
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003982:	68ba      	ldr	r2, [r7, #8]
 8003984:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003988:	4013      	ands	r3, r2
 800398a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003994:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003998:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800399c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800399e:	4a04      	ldr	r2, [pc, #16]	; (80039b0 <__NVIC_SetPriorityGrouping+0x44>)
 80039a0:	68bb      	ldr	r3, [r7, #8]
 80039a2:	60d3      	str	r3, [r2, #12]
}
 80039a4:	bf00      	nop
 80039a6:	3714      	adds	r7, #20
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr
 80039b0:	e000ed00 	.word	0xe000ed00

080039b4 <__NVIC_GetPriorityGrouping>:
{
 80039b4:	b480      	push	{r7}
 80039b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80039b8:	4b04      	ldr	r3, [pc, #16]	; (80039cc <__NVIC_GetPriorityGrouping+0x18>)
 80039ba:	68db      	ldr	r3, [r3, #12]
 80039bc:	0a1b      	lsrs	r3, r3, #8
 80039be:	f003 0307 	and.w	r3, r3, #7
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	46bd      	mov	sp, r7
 80039c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ca:	4770      	bx	lr
 80039cc:	e000ed00 	.word	0xe000ed00

080039d0 <__NVIC_EnableIRQ>:
{
 80039d0:	b480      	push	{r7}
 80039d2:	b083      	sub	sp, #12
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	4603      	mov	r3, r0
 80039d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80039da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	db0b      	blt.n	80039fa <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80039e2:	79fb      	ldrb	r3, [r7, #7]
 80039e4:	f003 021f 	and.w	r2, r3, #31
 80039e8:	4907      	ldr	r1, [pc, #28]	; (8003a08 <__NVIC_EnableIRQ+0x38>)
 80039ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80039ee:	095b      	lsrs	r3, r3, #5
 80039f0:	2001      	movs	r0, #1
 80039f2:	fa00 f202 	lsl.w	r2, r0, r2
 80039f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80039fa:	bf00      	nop
 80039fc:	370c      	adds	r7, #12
 80039fe:	46bd      	mov	sp, r7
 8003a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a04:	4770      	bx	lr
 8003a06:	bf00      	nop
 8003a08:	e000e100 	.word	0xe000e100

08003a0c <__NVIC_SetPriority>:
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	b083      	sub	sp, #12
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	4603      	mov	r3, r0
 8003a14:	6039      	str	r1, [r7, #0]
 8003a16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	db0a      	blt.n	8003a36 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	490c      	ldr	r1, [pc, #48]	; (8003a58 <__NVIC_SetPriority+0x4c>)
 8003a26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003a2a:	0112      	lsls	r2, r2, #4
 8003a2c:	b2d2      	uxtb	r2, r2
 8003a2e:	440b      	add	r3, r1
 8003a30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003a34:	e00a      	b.n	8003a4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	4908      	ldr	r1, [pc, #32]	; (8003a5c <__NVIC_SetPriority+0x50>)
 8003a3c:	79fb      	ldrb	r3, [r7, #7]
 8003a3e:	f003 030f 	and.w	r3, r3, #15
 8003a42:	3b04      	subs	r3, #4
 8003a44:	0112      	lsls	r2, r2, #4
 8003a46:	b2d2      	uxtb	r2, r2
 8003a48:	440b      	add	r3, r1
 8003a4a:	761a      	strb	r2, [r3, #24]
}
 8003a4c:	bf00      	nop
 8003a4e:	370c      	adds	r7, #12
 8003a50:	46bd      	mov	sp, r7
 8003a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a56:	4770      	bx	lr
 8003a58:	e000e100 	.word	0xe000e100
 8003a5c:	e000ed00 	.word	0xe000ed00

08003a60 <NVIC_EncodePriority>:
{
 8003a60:	b480      	push	{r7}
 8003a62:	b089      	sub	sp, #36	; 0x24
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	60f8      	str	r0, [r7, #12]
 8003a68:	60b9      	str	r1, [r7, #8]
 8003a6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	f003 0307 	and.w	r3, r3, #7
 8003a72:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f1c3 0307 	rsb	r3, r3, #7
 8003a7a:	2b04      	cmp	r3, #4
 8003a7c:	bf28      	it	cs
 8003a7e:	2304      	movcs	r3, #4
 8003a80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003a82:	69fb      	ldr	r3, [r7, #28]
 8003a84:	3304      	adds	r3, #4
 8003a86:	2b06      	cmp	r3, #6
 8003a88:	d902      	bls.n	8003a90 <NVIC_EncodePriority+0x30>
 8003a8a:	69fb      	ldr	r3, [r7, #28]
 8003a8c:	3b03      	subs	r3, #3
 8003a8e:	e000      	b.n	8003a92 <NVIC_EncodePriority+0x32>
 8003a90:	2300      	movs	r3, #0
 8003a92:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003a94:	f04f 32ff 	mov.w	r2, #4294967295
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003a9e:	43da      	mvns	r2, r3
 8003aa0:	68bb      	ldr	r3, [r7, #8]
 8003aa2:	401a      	ands	r2, r3
 8003aa4:	697b      	ldr	r3, [r7, #20]
 8003aa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003aa8:	f04f 31ff 	mov.w	r1, #4294967295
 8003aac:	697b      	ldr	r3, [r7, #20]
 8003aae:	fa01 f303 	lsl.w	r3, r1, r3
 8003ab2:	43d9      	mvns	r1, r3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003ab8:	4313      	orrs	r3, r2
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3724      	adds	r7, #36	; 0x24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac4:	4770      	bx	lr
	...

08003ac8 <SysTick_Config>:
{
 8003ac8:	b580      	push	{r7, lr}
 8003aca:	b082      	sub	sp, #8
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	3b01      	subs	r3, #1
 8003ad4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003ad8:	d301      	bcc.n	8003ade <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8003ada:	2301      	movs	r3, #1
 8003adc:	e00f      	b.n	8003afe <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ade:	4a0a      	ldr	r2, [pc, #40]	; (8003b08 <SysTick_Config+0x40>)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003ae6:	210f      	movs	r1, #15
 8003ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8003aec:	f7ff ff8e 	bl	8003a0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003af0:	4b05      	ldr	r3, [pc, #20]	; (8003b08 <SysTick_Config+0x40>)
 8003af2:	2200      	movs	r2, #0
 8003af4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003af6:	4b04      	ldr	r3, [pc, #16]	; (8003b08 <SysTick_Config+0x40>)
 8003af8:	2207      	movs	r2, #7
 8003afa:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8003afc:	2300      	movs	r3, #0
}
 8003afe:	4618      	mov	r0, r3
 8003b00:	3708      	adds	r7, #8
 8003b02:	46bd      	mov	sp, r7
 8003b04:	bd80      	pop	{r7, pc}
 8003b06:	bf00      	nop
 8003b08:	e000e010 	.word	0xe000e010

08003b0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f7ff ff29 	bl	800396c <__NVIC_SetPriorityGrouping>
}
 8003b1a:	bf00      	nop
 8003b1c:	3708      	adds	r7, #8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b086      	sub	sp, #24
 8003b26:	af00      	add	r7, sp, #0
 8003b28:	4603      	mov	r3, r0
 8003b2a:	60b9      	str	r1, [r7, #8]
 8003b2c:	607a      	str	r2, [r7, #4]
 8003b2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003b30:	2300      	movs	r3, #0
 8003b32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003b34:	f7ff ff3e 	bl	80039b4 <__NVIC_GetPriorityGrouping>
 8003b38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	68b9      	ldr	r1, [r7, #8]
 8003b3e:	6978      	ldr	r0, [r7, #20]
 8003b40:	f7ff ff8e 	bl	8003a60 <NVIC_EncodePriority>
 8003b44:	4602      	mov	r2, r0
 8003b46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b4a:	4611      	mov	r1, r2
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f7ff ff5d 	bl	8003a0c <__NVIC_SetPriority>
}
 8003b52:	bf00      	nop
 8003b54:	3718      	adds	r7, #24
 8003b56:	46bd      	mov	sp, r7
 8003b58:	bd80      	pop	{r7, pc}

08003b5a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b5a:	b580      	push	{r7, lr}
 8003b5c:	b082      	sub	sp, #8
 8003b5e:	af00      	add	r7, sp, #0
 8003b60:	4603      	mov	r3, r0
 8003b62:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003b64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff ff31 	bl	80039d0 <__NVIC_EnableIRQ>
}
 8003b6e:	bf00      	nop
 8003b70:	3708      	adds	r7, #8
 8003b72:	46bd      	mov	sp, r7
 8003b74:	bd80      	pop	{r7, pc}

08003b76 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003b76:	b580      	push	{r7, lr}
 8003b78:	b082      	sub	sp, #8
 8003b7a:	af00      	add	r7, sp, #0
 8003b7c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003b7e:	6878      	ldr	r0, [r7, #4]
 8003b80:	f7ff ffa2 	bl	8003ac8 <SysTick_Config>
 8003b84:	4603      	mov	r3, r0
}
 8003b86:	4618      	mov	r0, r3
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b086      	sub	sp, #24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003b9c:	f7ff f992 	bl	8002ec4 <HAL_GetTick>
 8003ba0:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2b00      	cmp	r3, #0
 8003ba6:	d101      	bne.n	8003bac <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e099      	b.n	8003ce0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f022 0201 	bic.w	r2, r2, #1
 8003bca:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bcc:	e00f      	b.n	8003bee <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003bce:	f7ff f979 	bl	8002ec4 <HAL_GetTick>
 8003bd2:	4602      	mov	r2, r0
 8003bd4:	693b      	ldr	r3, [r7, #16]
 8003bd6:	1ad3      	subs	r3, r2, r3
 8003bd8:	2b05      	cmp	r3, #5
 8003bda:	d908      	bls.n	8003bee <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2220      	movs	r2, #32
 8003be0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2203      	movs	r2, #3
 8003be6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003bea:	2303      	movs	r3, #3
 8003bec:	e078      	b.n	8003ce0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d1e8      	bne.n	8003bce <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003c04:	697a      	ldr	r2, [r7, #20]
 8003c06:	4b38      	ldr	r3, [pc, #224]	; (8003ce8 <HAL_DMA_Init+0x158>)
 8003c08:	4013      	ands	r3, r2
 8003c0a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689b      	ldr	r3, [r3, #8]
 8003c14:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c1a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	691b      	ldr	r3, [r3, #16]
 8003c20:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003c26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	699b      	ldr	r3, [r3, #24]
 8003c2c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003c32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a1b      	ldr	r3, [r3, #32]
 8003c38:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003c3a:	697a      	ldr	r2, [r7, #20]
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c44:	2b04      	cmp	r3, #4
 8003c46:	d107      	bne.n	8003c58 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c50:	4313      	orrs	r3, r2
 8003c52:	697a      	ldr	r2, [r7, #20]
 8003c54:	4313      	orrs	r3, r2
 8003c56:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	697a      	ldr	r2, [r7, #20]
 8003c5e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	695b      	ldr	r3, [r3, #20]
 8003c66:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003c68:	697b      	ldr	r3, [r7, #20]
 8003c6a:	f023 0307 	bic.w	r3, r3, #7
 8003c6e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c74:	697a      	ldr	r2, [r7, #20]
 8003c76:	4313      	orrs	r3, r2
 8003c78:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d117      	bne.n	8003cb2 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c86:	697a      	ldr	r2, [r7, #20]
 8003c88:	4313      	orrs	r3, r2
 8003c8a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d00e      	beq.n	8003cb2 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f000 f9e9 	bl	800406c <DMA_CheckFifoParam>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d008      	beq.n	8003cb2 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003ca0:	687b      	ldr	r3, [r7, #4]
 8003ca2:	2240      	movs	r2, #64	; 0x40
 8003ca4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e016      	b.n	8003ce0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	697a      	ldr	r2, [r7, #20]
 8003cb8:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003cba:	6878      	ldr	r0, [r7, #4]
 8003cbc:	f000 f9a0 	bl	8004000 <DMA_CalcBaseAndBitshift>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003cc8:	223f      	movs	r2, #63	; 0x3f
 8003cca:	409a      	lsls	r2, r3
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	2201      	movs	r2, #1
 8003cda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003cde:	2300      	movs	r3, #0
}
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	3718      	adds	r7, #24
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	bd80      	pop	{r7, pc}
 8003ce8:	f010803f 	.word	0xf010803f

08003cec <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003cec:	b580      	push	{r7, lr}
 8003cee:	b086      	sub	sp, #24
 8003cf0:	af00      	add	r7, sp, #0
 8003cf2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003cf8:	4b8e      	ldr	r3, [pc, #568]	; (8003f34 <HAL_DMA_IRQHandler+0x248>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a8e      	ldr	r2, [pc, #568]	; (8003f38 <HAL_DMA_IRQHandler+0x24c>)
 8003cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8003d02:	0a9b      	lsrs	r3, r3, #10
 8003d04:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d0a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003d0c:	693b      	ldr	r3, [r7, #16]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d16:	2208      	movs	r2, #8
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d01a      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	f003 0304 	and.w	r3, r3, #4
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d013      	beq.n	8003d58 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	681a      	ldr	r2, [r3, #0]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	f022 0204 	bic.w	r2, r2, #4
 8003d3e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d44:	2208      	movs	r2, #8
 8003d46:	409a      	lsls	r2, r3
 8003d48:	693b      	ldr	r3, [r7, #16]
 8003d4a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d50:	f043 0201 	orr.w	r2, r3, #1
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	409a      	lsls	r2, r3
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	4013      	ands	r3, r2
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d012      	beq.n	8003d8e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	695b      	ldr	r3, [r3, #20]
 8003d6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d00b      	beq.n	8003d8e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	409a      	lsls	r2, r3
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d86:	f043 0202 	orr.w	r2, r3, #2
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d92:	2204      	movs	r2, #4
 8003d94:	409a      	lsls	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	4013      	ands	r3, r2
 8003d9a:	2b00      	cmp	r3, #0
 8003d9c:	d012      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0302 	and.w	r3, r3, #2
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00b      	beq.n	8003dc4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003db0:	2204      	movs	r2, #4
 8003db2:	409a      	lsls	r2, r3
 8003db4:	693b      	ldr	r3, [r7, #16]
 8003db6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dbc:	f043 0204 	orr.w	r2, r3, #4
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dc8:	2210      	movs	r2, #16
 8003dca:	409a      	lsls	r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	4013      	ands	r3, r2
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d043      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	f003 0308 	and.w	r3, r3, #8
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d03c      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003de6:	2210      	movs	r2, #16
 8003de8:	409a      	lsls	r2, r3
 8003dea:	693b      	ldr	r3, [r7, #16]
 8003dec:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d018      	beq.n	8003e2e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d108      	bne.n	8003e1c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d024      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e16:	6878      	ldr	r0, [r7, #4]
 8003e18:	4798      	blx	r3
 8003e1a:	e01f      	b.n	8003e5c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d01b      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e28:	6878      	ldr	r0, [r7, #4]
 8003e2a:	4798      	blx	r3
 8003e2c:	e016      	b.n	8003e5c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d107      	bne.n	8003e4c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	681a      	ldr	r2, [r3, #0]
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	f022 0208 	bic.w	r2, r2, #8
 8003e4a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d003      	beq.n	8003e5c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e60:	2220      	movs	r2, #32
 8003e62:	409a      	lsls	r2, r3
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	4013      	ands	r3, r2
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	f000 808f 	beq.w	8003f8c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0310 	and.w	r3, r3, #16
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	f000 8087 	beq.w	8003f8c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003e82:	2220      	movs	r2, #32
 8003e84:	409a      	lsls	r2, r3
 8003e86:	693b      	ldr	r3, [r7, #16]
 8003e88:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003e90:	b2db      	uxtb	r3, r3
 8003e92:	2b05      	cmp	r3, #5
 8003e94:	d136      	bne.n	8003f04 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	681b      	ldr	r3, [r3, #0]
 8003e9a:	681a      	ldr	r2, [r3, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f022 0216 	bic.w	r2, r2, #22
 8003ea4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	695a      	ldr	r2, [r3, #20]
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003eb4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d103      	bne.n	8003ec6 <HAL_DMA_IRQHandler+0x1da>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d007      	beq.n	8003ed6 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	681a      	ldr	r2, [r3, #0]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f022 0208 	bic.w	r2, r2, #8
 8003ed4:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003eda:	223f      	movs	r2, #63	; 0x3f
 8003edc:	409a      	lsls	r2, r3
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d07e      	beq.n	8003ff8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	4798      	blx	r3
        }
        return;
 8003f02:	e079      	b.n	8003ff8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d01d      	beq.n	8003f4e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d10d      	bne.n	8003f3c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d031      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f2c:	6878      	ldr	r0, [r7, #4]
 8003f2e:	4798      	blx	r3
 8003f30:	e02c      	b.n	8003f8c <HAL_DMA_IRQHandler+0x2a0>
 8003f32:	bf00      	nop
 8003f34:	20000090 	.word	0x20000090
 8003f38:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f40:	2b00      	cmp	r3, #0
 8003f42:	d023      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f48:	6878      	ldr	r0, [r7, #4]
 8003f4a:	4798      	blx	r3
 8003f4c:	e01e      	b.n	8003f8c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d10f      	bne.n	8003f7c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f022 0210 	bic.w	r2, r2, #16
 8003f6a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	2201      	movs	r2, #1
 8003f70:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	2200      	movs	r2, #0
 8003f78:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f7c:	687b      	ldr	r3, [r7, #4]
 8003f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d003      	beq.n	8003f8c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003f88:	6878      	ldr	r0, [r7, #4]
 8003f8a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f90:	2b00      	cmp	r3, #0
 8003f92:	d032      	beq.n	8003ffa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f98:	f003 0301 	and.w	r3, r3, #1
 8003f9c:	2b00      	cmp	r3, #0
 8003f9e:	d022      	beq.n	8003fe6 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2205      	movs	r2, #5
 8003fa4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	681a      	ldr	r2, [r3, #0]
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	f022 0201 	bic.w	r2, r2, #1
 8003fb6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	3301      	adds	r3, #1
 8003fbc:	60bb      	str	r3, [r7, #8]
 8003fbe:	697a      	ldr	r2, [r7, #20]
 8003fc0:	429a      	cmp	r2, r3
 8003fc2:	d307      	bcc.n	8003fd4 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0301 	and.w	r3, r3, #1
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d1f2      	bne.n	8003fb8 <HAL_DMA_IRQHandler+0x2cc>
 8003fd2:	e000      	b.n	8003fd6 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003fd4:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	2201      	movs	r2, #1
 8003fda:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d005      	beq.n	8003ffa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff2:	6878      	ldr	r0, [r7, #4]
 8003ff4:	4798      	blx	r3
 8003ff6:	e000      	b.n	8003ffa <HAL_DMA_IRQHandler+0x30e>
        return;
 8003ff8:	bf00      	nop
    }
  }
}
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004000:	b480      	push	{r7}
 8004002:	b085      	sub	sp, #20
 8004004:	af00      	add	r7, sp, #0
 8004006:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	b2db      	uxtb	r3, r3
 800400e:	3b10      	subs	r3, #16
 8004010:	4a14      	ldr	r2, [pc, #80]	; (8004064 <DMA_CalcBaseAndBitshift+0x64>)
 8004012:	fba2 2303 	umull	r2, r3, r2, r3
 8004016:	091b      	lsrs	r3, r3, #4
 8004018:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800401a:	4a13      	ldr	r2, [pc, #76]	; (8004068 <DMA_CalcBaseAndBitshift+0x68>)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	4413      	add	r3, r2
 8004020:	781b      	ldrb	r3, [r3, #0]
 8004022:	461a      	mov	r2, r3
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	2b03      	cmp	r3, #3
 800402c:	d909      	bls.n	8004042 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004036:	f023 0303 	bic.w	r3, r3, #3
 800403a:	1d1a      	adds	r2, r3, #4
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	659a      	str	r2, [r3, #88]	; 0x58
 8004040:	e007      	b.n	8004052 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800404a:	f023 0303 	bic.w	r3, r3, #3
 800404e:	687a      	ldr	r2, [r7, #4]
 8004050:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004056:	4618      	mov	r0, r3
 8004058:	3714      	adds	r7, #20
 800405a:	46bd      	mov	sp, r7
 800405c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004060:	4770      	bx	lr
 8004062:	bf00      	nop
 8004064:	aaaaaaab 	.word	0xaaaaaaab
 8004068:	0800af1c 	.word	0x0800af1c

0800406c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800406c:	b480      	push	{r7}
 800406e:	b085      	sub	sp, #20
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004074:	2300      	movs	r3, #0
 8004076:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800407c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	699b      	ldr	r3, [r3, #24]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d11f      	bne.n	80040c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004086:	68bb      	ldr	r3, [r7, #8]
 8004088:	2b03      	cmp	r3, #3
 800408a:	d856      	bhi.n	800413a <DMA_CheckFifoParam+0xce>
 800408c:	a201      	add	r2, pc, #4	; (adr r2, 8004094 <DMA_CheckFifoParam+0x28>)
 800408e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004092:	bf00      	nop
 8004094:	080040a5 	.word	0x080040a5
 8004098:	080040b7 	.word	0x080040b7
 800409c:	080040a5 	.word	0x080040a5
 80040a0:	0800413b 	.word	0x0800413b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d046      	beq.n	800413e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80040b0:	2301      	movs	r3, #1
 80040b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040b4:	e043      	b.n	800413e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040ba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80040be:	d140      	bne.n	8004142 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80040c0:	2301      	movs	r3, #1
 80040c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040c4:	e03d      	b.n	8004142 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80040ce:	d121      	bne.n	8004114 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80040d0:	68bb      	ldr	r3, [r7, #8]
 80040d2:	2b03      	cmp	r3, #3
 80040d4:	d837      	bhi.n	8004146 <DMA_CheckFifoParam+0xda>
 80040d6:	a201      	add	r2, pc, #4	; (adr r2, 80040dc <DMA_CheckFifoParam+0x70>)
 80040d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040dc:	080040ed 	.word	0x080040ed
 80040e0:	080040f3 	.word	0x080040f3
 80040e4:	080040ed 	.word	0x080040ed
 80040e8:	08004105 	.word	0x08004105
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	73fb      	strb	r3, [r7, #15]
      break;
 80040f0:	e030      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d025      	beq.n	800414a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
 8004100:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004102:	e022      	b.n	800414a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004108:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800410c:	d11f      	bne.n	800414e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800410e:	2301      	movs	r3, #1
 8004110:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004112:	e01c      	b.n	800414e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004114:	68bb      	ldr	r3, [r7, #8]
 8004116:	2b02      	cmp	r3, #2
 8004118:	d903      	bls.n	8004122 <DMA_CheckFifoParam+0xb6>
 800411a:	68bb      	ldr	r3, [r7, #8]
 800411c:	2b03      	cmp	r3, #3
 800411e:	d003      	beq.n	8004128 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004120:	e018      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004122:	2301      	movs	r3, #1
 8004124:	73fb      	strb	r3, [r7, #15]
      break;
 8004126:	e015      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800412c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004130:	2b00      	cmp	r3, #0
 8004132:	d00e      	beq.n	8004152 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004134:	2301      	movs	r3, #1
 8004136:	73fb      	strb	r3, [r7, #15]
      break;
 8004138:	e00b      	b.n	8004152 <DMA_CheckFifoParam+0xe6>
      break;
 800413a:	bf00      	nop
 800413c:	e00a      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
      break;
 800413e:	bf00      	nop
 8004140:	e008      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
      break;
 8004142:	bf00      	nop
 8004144:	e006      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
      break;
 8004146:	bf00      	nop
 8004148:	e004      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
      break;
 800414a:	bf00      	nop
 800414c:	e002      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
      break;   
 800414e:	bf00      	nop
 8004150:	e000      	b.n	8004154 <DMA_CheckFifoParam+0xe8>
      break;
 8004152:	bf00      	nop
    }
  } 
  
  return status; 
 8004154:	7bfb      	ldrb	r3, [r7, #15]
}
 8004156:	4618      	mov	r0, r3
 8004158:	3714      	adds	r7, #20
 800415a:	46bd      	mov	sp, r7
 800415c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004160:	4770      	bx	lr
 8004162:	bf00      	nop

08004164 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004164:	b480      	push	{r7}
 8004166:	b089      	sub	sp, #36	; 0x24
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800416e:	2300      	movs	r3, #0
 8004170:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004172:	2300      	movs	r3, #0
 8004174:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004176:	2300      	movs	r3, #0
 8004178:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800417a:	2300      	movs	r3, #0
 800417c:	61fb      	str	r3, [r7, #28]
 800417e:	e165      	b.n	800444c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004180:	2201      	movs	r2, #1
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	fa02 f303 	lsl.w	r3, r2, r3
 8004188:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800418a:	683b      	ldr	r3, [r7, #0]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	697a      	ldr	r2, [r7, #20]
 8004190:	4013      	ands	r3, r2
 8004192:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	429a      	cmp	r2, r3
 800419a:	f040 8154 	bne.w	8004446 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800419e:	683b      	ldr	r3, [r7, #0]
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f003 0303 	and.w	r3, r3, #3
 80041a6:	2b01      	cmp	r3, #1
 80041a8:	d005      	beq.n	80041b6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041aa:	683b      	ldr	r3, [r7, #0]
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d130      	bne.n	8004218 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	005b      	lsls	r3, r3, #1
 80041c0:	2203      	movs	r2, #3
 80041c2:	fa02 f303 	lsl.w	r3, r2, r3
 80041c6:	43db      	mvns	r3, r3
 80041c8:	69ba      	ldr	r2, [r7, #24]
 80041ca:	4013      	ands	r3, r2
 80041cc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	68da      	ldr	r2, [r3, #12]
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	005b      	lsls	r3, r3, #1
 80041d6:	fa02 f303 	lsl.w	r3, r2, r3
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	4313      	orrs	r3, r2
 80041de:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	69ba      	ldr	r2, [r7, #24]
 80041e4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	685b      	ldr	r3, [r3, #4]
 80041ea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80041ec:	2201      	movs	r2, #1
 80041ee:	69fb      	ldr	r3, [r7, #28]
 80041f0:	fa02 f303 	lsl.w	r3, r2, r3
 80041f4:	43db      	mvns	r3, r3
 80041f6:	69ba      	ldr	r2, [r7, #24]
 80041f8:	4013      	ands	r3, r2
 80041fa:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80041fc:	683b      	ldr	r3, [r7, #0]
 80041fe:	685b      	ldr	r3, [r3, #4]
 8004200:	091b      	lsrs	r3, r3, #4
 8004202:	f003 0201 	and.w	r2, r3, #1
 8004206:	69fb      	ldr	r3, [r7, #28]
 8004208:	fa02 f303 	lsl.w	r3, r2, r3
 800420c:	69ba      	ldr	r2, [r7, #24]
 800420e:	4313      	orrs	r3, r2
 8004210:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	69ba      	ldr	r2, [r7, #24]
 8004216:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004218:	683b      	ldr	r3, [r7, #0]
 800421a:	685b      	ldr	r3, [r3, #4]
 800421c:	f003 0303 	and.w	r3, r3, #3
 8004220:	2b03      	cmp	r3, #3
 8004222:	d017      	beq.n	8004254 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	68db      	ldr	r3, [r3, #12]
 8004228:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800422a:	69fb      	ldr	r3, [r7, #28]
 800422c:	005b      	lsls	r3, r3, #1
 800422e:	2203      	movs	r2, #3
 8004230:	fa02 f303 	lsl.w	r3, r2, r3
 8004234:	43db      	mvns	r3, r3
 8004236:	69ba      	ldr	r2, [r7, #24]
 8004238:	4013      	ands	r3, r2
 800423a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800423c:	683b      	ldr	r3, [r7, #0]
 800423e:	689a      	ldr	r2, [r3, #8]
 8004240:	69fb      	ldr	r3, [r7, #28]
 8004242:	005b      	lsls	r3, r3, #1
 8004244:	fa02 f303 	lsl.w	r3, r2, r3
 8004248:	69ba      	ldr	r2, [r7, #24]
 800424a:	4313      	orrs	r3, r2
 800424c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	69ba      	ldr	r2, [r7, #24]
 8004252:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004254:	683b      	ldr	r3, [r7, #0]
 8004256:	685b      	ldr	r3, [r3, #4]
 8004258:	f003 0303 	and.w	r3, r3, #3
 800425c:	2b02      	cmp	r3, #2
 800425e:	d123      	bne.n	80042a8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004260:	69fb      	ldr	r3, [r7, #28]
 8004262:	08da      	lsrs	r2, r3, #3
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	3208      	adds	r2, #8
 8004268:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800426c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800426e:	69fb      	ldr	r3, [r7, #28]
 8004270:	f003 0307 	and.w	r3, r3, #7
 8004274:	009b      	lsls	r3, r3, #2
 8004276:	220f      	movs	r2, #15
 8004278:	fa02 f303 	lsl.w	r3, r2, r3
 800427c:	43db      	mvns	r3, r3
 800427e:	69ba      	ldr	r2, [r7, #24]
 8004280:	4013      	ands	r3, r2
 8004282:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	691a      	ldr	r2, [r3, #16]
 8004288:	69fb      	ldr	r3, [r7, #28]
 800428a:	f003 0307 	and.w	r3, r3, #7
 800428e:	009b      	lsls	r3, r3, #2
 8004290:	fa02 f303 	lsl.w	r3, r2, r3
 8004294:	69ba      	ldr	r2, [r7, #24]
 8004296:	4313      	orrs	r3, r2
 8004298:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	08da      	lsrs	r2, r3, #3
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	3208      	adds	r2, #8
 80042a2:	69b9      	ldr	r1, [r7, #24]
 80042a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042ae:	69fb      	ldr	r3, [r7, #28]
 80042b0:	005b      	lsls	r3, r3, #1
 80042b2:	2203      	movs	r2, #3
 80042b4:	fa02 f303 	lsl.w	r3, r2, r3
 80042b8:	43db      	mvns	r3, r3
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	4013      	ands	r3, r2
 80042be:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042c0:	683b      	ldr	r3, [r7, #0]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f003 0203 	and.w	r2, r3, #3
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	005b      	lsls	r3, r3, #1
 80042cc:	fa02 f303 	lsl.w	r3, r2, r3
 80042d0:	69ba      	ldr	r2, [r7, #24]
 80042d2:	4313      	orrs	r3, r2
 80042d4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	69ba      	ldr	r2, [r7, #24]
 80042da:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80042dc:	683b      	ldr	r3, [r7, #0]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	f000 80ae 	beq.w	8004446 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80042ea:	2300      	movs	r3, #0
 80042ec:	60fb      	str	r3, [r7, #12]
 80042ee:	4b5d      	ldr	r3, [pc, #372]	; (8004464 <HAL_GPIO_Init+0x300>)
 80042f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042f2:	4a5c      	ldr	r2, [pc, #368]	; (8004464 <HAL_GPIO_Init+0x300>)
 80042f4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80042f8:	6453      	str	r3, [r2, #68]	; 0x44
 80042fa:	4b5a      	ldr	r3, [pc, #360]	; (8004464 <HAL_GPIO_Init+0x300>)
 80042fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80042fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004302:	60fb      	str	r3, [r7, #12]
 8004304:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004306:	4a58      	ldr	r2, [pc, #352]	; (8004468 <HAL_GPIO_Init+0x304>)
 8004308:	69fb      	ldr	r3, [r7, #28]
 800430a:	089b      	lsrs	r3, r3, #2
 800430c:	3302      	adds	r3, #2
 800430e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004312:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004314:	69fb      	ldr	r3, [r7, #28]
 8004316:	f003 0303 	and.w	r3, r3, #3
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	220f      	movs	r2, #15
 800431e:	fa02 f303 	lsl.w	r3, r2, r3
 8004322:	43db      	mvns	r3, r3
 8004324:	69ba      	ldr	r2, [r7, #24]
 8004326:	4013      	ands	r3, r2
 8004328:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	4a4f      	ldr	r2, [pc, #316]	; (800446c <HAL_GPIO_Init+0x308>)
 800432e:	4293      	cmp	r3, r2
 8004330:	d025      	beq.n	800437e <HAL_GPIO_Init+0x21a>
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	4a4e      	ldr	r2, [pc, #312]	; (8004470 <HAL_GPIO_Init+0x30c>)
 8004336:	4293      	cmp	r3, r2
 8004338:	d01f      	beq.n	800437a <HAL_GPIO_Init+0x216>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	4a4d      	ldr	r2, [pc, #308]	; (8004474 <HAL_GPIO_Init+0x310>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d019      	beq.n	8004376 <HAL_GPIO_Init+0x212>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	4a4c      	ldr	r2, [pc, #304]	; (8004478 <HAL_GPIO_Init+0x314>)
 8004346:	4293      	cmp	r3, r2
 8004348:	d013      	beq.n	8004372 <HAL_GPIO_Init+0x20e>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	4a4b      	ldr	r2, [pc, #300]	; (800447c <HAL_GPIO_Init+0x318>)
 800434e:	4293      	cmp	r3, r2
 8004350:	d00d      	beq.n	800436e <HAL_GPIO_Init+0x20a>
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	4a4a      	ldr	r2, [pc, #296]	; (8004480 <HAL_GPIO_Init+0x31c>)
 8004356:	4293      	cmp	r3, r2
 8004358:	d007      	beq.n	800436a <HAL_GPIO_Init+0x206>
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	4a49      	ldr	r2, [pc, #292]	; (8004484 <HAL_GPIO_Init+0x320>)
 800435e:	4293      	cmp	r3, r2
 8004360:	d101      	bne.n	8004366 <HAL_GPIO_Init+0x202>
 8004362:	2306      	movs	r3, #6
 8004364:	e00c      	b.n	8004380 <HAL_GPIO_Init+0x21c>
 8004366:	2307      	movs	r3, #7
 8004368:	e00a      	b.n	8004380 <HAL_GPIO_Init+0x21c>
 800436a:	2305      	movs	r3, #5
 800436c:	e008      	b.n	8004380 <HAL_GPIO_Init+0x21c>
 800436e:	2304      	movs	r3, #4
 8004370:	e006      	b.n	8004380 <HAL_GPIO_Init+0x21c>
 8004372:	2303      	movs	r3, #3
 8004374:	e004      	b.n	8004380 <HAL_GPIO_Init+0x21c>
 8004376:	2302      	movs	r3, #2
 8004378:	e002      	b.n	8004380 <HAL_GPIO_Init+0x21c>
 800437a:	2301      	movs	r3, #1
 800437c:	e000      	b.n	8004380 <HAL_GPIO_Init+0x21c>
 800437e:	2300      	movs	r3, #0
 8004380:	69fa      	ldr	r2, [r7, #28]
 8004382:	f002 0203 	and.w	r2, r2, #3
 8004386:	0092      	lsls	r2, r2, #2
 8004388:	4093      	lsls	r3, r2
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	4313      	orrs	r3, r2
 800438e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004390:	4935      	ldr	r1, [pc, #212]	; (8004468 <HAL_GPIO_Init+0x304>)
 8004392:	69fb      	ldr	r3, [r7, #28]
 8004394:	089b      	lsrs	r3, r3, #2
 8004396:	3302      	adds	r3, #2
 8004398:	69ba      	ldr	r2, [r7, #24]
 800439a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800439e:	4b3a      	ldr	r3, [pc, #232]	; (8004488 <HAL_GPIO_Init+0x324>)
 80043a0:	689b      	ldr	r3, [r3, #8]
 80043a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043a4:	693b      	ldr	r3, [r7, #16]
 80043a6:	43db      	mvns	r3, r3
 80043a8:	69ba      	ldr	r2, [r7, #24]
 80043aa:	4013      	ands	r3, r2
 80043ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043ae:	683b      	ldr	r3, [r7, #0]
 80043b0:	685b      	ldr	r3, [r3, #4]
 80043b2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d003      	beq.n	80043c2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80043ba:	69ba      	ldr	r2, [r7, #24]
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	4313      	orrs	r3, r2
 80043c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043c2:	4a31      	ldr	r2, [pc, #196]	; (8004488 <HAL_GPIO_Init+0x324>)
 80043c4:	69bb      	ldr	r3, [r7, #24]
 80043c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043c8:	4b2f      	ldr	r3, [pc, #188]	; (8004488 <HAL_GPIO_Init+0x324>)
 80043ca:	68db      	ldr	r3, [r3, #12]
 80043cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043ce:	693b      	ldr	r3, [r7, #16]
 80043d0:	43db      	mvns	r3, r3
 80043d2:	69ba      	ldr	r2, [r7, #24]
 80043d4:	4013      	ands	r3, r2
 80043d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	685b      	ldr	r3, [r3, #4]
 80043dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80043e0:	2b00      	cmp	r3, #0
 80043e2:	d003      	beq.n	80043ec <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	693b      	ldr	r3, [r7, #16]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80043ec:	4a26      	ldr	r2, [pc, #152]	; (8004488 <HAL_GPIO_Init+0x324>)
 80043ee:	69bb      	ldr	r3, [r7, #24]
 80043f0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80043f2:	4b25      	ldr	r3, [pc, #148]	; (8004488 <HAL_GPIO_Init+0x324>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	43db      	mvns	r3, r3
 80043fc:	69ba      	ldr	r2, [r7, #24]
 80043fe:	4013      	ands	r3, r2
 8004400:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800440a:	2b00      	cmp	r3, #0
 800440c:	d003      	beq.n	8004416 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800440e:	69ba      	ldr	r2, [r7, #24]
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	4313      	orrs	r3, r2
 8004414:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004416:	4a1c      	ldr	r2, [pc, #112]	; (8004488 <HAL_GPIO_Init+0x324>)
 8004418:	69bb      	ldr	r3, [r7, #24]
 800441a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800441c:	4b1a      	ldr	r3, [pc, #104]	; (8004488 <HAL_GPIO_Init+0x324>)
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004422:	693b      	ldr	r3, [r7, #16]
 8004424:	43db      	mvns	r3, r3
 8004426:	69ba      	ldr	r2, [r7, #24]
 8004428:	4013      	ands	r3, r2
 800442a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004434:	2b00      	cmp	r3, #0
 8004436:	d003      	beq.n	8004440 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004438:	69ba      	ldr	r2, [r7, #24]
 800443a:	693b      	ldr	r3, [r7, #16]
 800443c:	4313      	orrs	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004440:	4a11      	ldr	r2, [pc, #68]	; (8004488 <HAL_GPIO_Init+0x324>)
 8004442:	69bb      	ldr	r3, [r7, #24]
 8004444:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004446:	69fb      	ldr	r3, [r7, #28]
 8004448:	3301      	adds	r3, #1
 800444a:	61fb      	str	r3, [r7, #28]
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	2b0f      	cmp	r3, #15
 8004450:	f67f ae96 	bls.w	8004180 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004454:	bf00      	nop
 8004456:	bf00      	nop
 8004458:	3724      	adds	r7, #36	; 0x24
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr
 8004462:	bf00      	nop
 8004464:	40023800 	.word	0x40023800
 8004468:	40013800 	.word	0x40013800
 800446c:	40020000 	.word	0x40020000
 8004470:	40020400 	.word	0x40020400
 8004474:	40020800 	.word	0x40020800
 8004478:	40020c00 	.word	0x40020c00
 800447c:	40021000 	.word	0x40021000
 8004480:	40021400 	.word	0x40021400
 8004484:	40021800 	.word	0x40021800
 8004488:	40013c00 	.word	0x40013c00

0800448c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800448c:	b480      	push	{r7}
 800448e:	b083      	sub	sp, #12
 8004490:	af00      	add	r7, sp, #0
 8004492:	6078      	str	r0, [r7, #4]
 8004494:	460b      	mov	r3, r1
 8004496:	807b      	strh	r3, [r7, #2]
 8004498:	4613      	mov	r3, r2
 800449a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800449c:	787b      	ldrb	r3, [r7, #1]
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044a2:	887a      	ldrh	r2, [r7, #2]
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044a8:	e003      	b.n	80044b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044aa:	887b      	ldrh	r3, [r7, #2]
 80044ac:	041a      	lsls	r2, r3, #16
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	619a      	str	r2, [r3, #24]
}
 80044b2:	bf00      	nop
 80044b4:	370c      	adds	r7, #12
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
	...

080044c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044c0:	b580      	push	{r7, lr}
 80044c2:	b084      	sub	sp, #16
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d101      	bne.n	80044d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044ce:	2301      	movs	r3, #1
 80044d0:	e12b      	b.n	800472a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044d8:	b2db      	uxtb	r3, r3
 80044da:	2b00      	cmp	r3, #0
 80044dc:	d106      	bne.n	80044ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044e6:	6878      	ldr	r0, [r7, #4]
 80044e8:	f7fe fa42 	bl	8002970 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2224      	movs	r2, #36	; 0x24
 80044f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	681a      	ldr	r2, [r3, #0]
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	681b      	ldr	r3, [r3, #0]
 80044fe:	f022 0201 	bic.w	r2, r2, #1
 8004502:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004512:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	681a      	ldr	r2, [r3, #0]
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004522:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004524:	f001 f8e2 	bl	80056ec <HAL_RCC_GetPCLK1Freq>
 8004528:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4a81      	ldr	r2, [pc, #516]	; (8004734 <HAL_I2C_Init+0x274>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d807      	bhi.n	8004544 <HAL_I2C_Init+0x84>
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	4a80      	ldr	r2, [pc, #512]	; (8004738 <HAL_I2C_Init+0x278>)
 8004538:	4293      	cmp	r3, r2
 800453a:	bf94      	ite	ls
 800453c:	2301      	movls	r3, #1
 800453e:	2300      	movhi	r3, #0
 8004540:	b2db      	uxtb	r3, r3
 8004542:	e006      	b.n	8004552 <HAL_I2C_Init+0x92>
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	4a7d      	ldr	r2, [pc, #500]	; (800473c <HAL_I2C_Init+0x27c>)
 8004548:	4293      	cmp	r3, r2
 800454a:	bf94      	ite	ls
 800454c:	2301      	movls	r3, #1
 800454e:	2300      	movhi	r3, #0
 8004550:	b2db      	uxtb	r3, r3
 8004552:	2b00      	cmp	r3, #0
 8004554:	d001      	beq.n	800455a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004556:	2301      	movs	r3, #1
 8004558:	e0e7      	b.n	800472a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	4a78      	ldr	r2, [pc, #480]	; (8004740 <HAL_I2C_Init+0x280>)
 800455e:	fba2 2303 	umull	r2, r3, r2, r3
 8004562:	0c9b      	lsrs	r3, r3, #18
 8004564:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	685b      	ldr	r3, [r3, #4]
 800456c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68ba      	ldr	r2, [r7, #8]
 8004576:	430a      	orrs	r2, r1
 8004578:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	6a1b      	ldr	r3, [r3, #32]
 8004580:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	685b      	ldr	r3, [r3, #4]
 8004588:	4a6a      	ldr	r2, [pc, #424]	; (8004734 <HAL_I2C_Init+0x274>)
 800458a:	4293      	cmp	r3, r2
 800458c:	d802      	bhi.n	8004594 <HAL_I2C_Init+0xd4>
 800458e:	68bb      	ldr	r3, [r7, #8]
 8004590:	3301      	adds	r3, #1
 8004592:	e009      	b.n	80045a8 <HAL_I2C_Init+0xe8>
 8004594:	68bb      	ldr	r3, [r7, #8]
 8004596:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800459a:	fb02 f303 	mul.w	r3, r2, r3
 800459e:	4a69      	ldr	r2, [pc, #420]	; (8004744 <HAL_I2C_Init+0x284>)
 80045a0:	fba2 2303 	umull	r2, r3, r2, r3
 80045a4:	099b      	lsrs	r3, r3, #6
 80045a6:	3301      	adds	r3, #1
 80045a8:	687a      	ldr	r2, [r7, #4]
 80045aa:	6812      	ldr	r2, [r2, #0]
 80045ac:	430b      	orrs	r3, r1
 80045ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	69db      	ldr	r3, [r3, #28]
 80045b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80045ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	685b      	ldr	r3, [r3, #4]
 80045c2:	495c      	ldr	r1, [pc, #368]	; (8004734 <HAL_I2C_Init+0x274>)
 80045c4:	428b      	cmp	r3, r1
 80045c6:	d819      	bhi.n	80045fc <HAL_I2C_Init+0x13c>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	1e59      	subs	r1, r3, #1
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	685b      	ldr	r3, [r3, #4]
 80045d0:	005b      	lsls	r3, r3, #1
 80045d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80045d6:	1c59      	adds	r1, r3, #1
 80045d8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80045dc:	400b      	ands	r3, r1
 80045de:	2b00      	cmp	r3, #0
 80045e0:	d00a      	beq.n	80045f8 <HAL_I2C_Init+0x138>
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	1e59      	subs	r1, r3, #1
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	685b      	ldr	r3, [r3, #4]
 80045ea:	005b      	lsls	r3, r3, #1
 80045ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80045f0:	3301      	adds	r3, #1
 80045f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80045f6:	e051      	b.n	800469c <HAL_I2C_Init+0x1dc>
 80045f8:	2304      	movs	r3, #4
 80045fa:	e04f      	b.n	800469c <HAL_I2C_Init+0x1dc>
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	2b00      	cmp	r3, #0
 8004602:	d111      	bne.n	8004628 <HAL_I2C_Init+0x168>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	1e58      	subs	r0, r3, #1
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6859      	ldr	r1, [r3, #4]
 800460c:	460b      	mov	r3, r1
 800460e:	005b      	lsls	r3, r3, #1
 8004610:	440b      	add	r3, r1
 8004612:	fbb0 f3f3 	udiv	r3, r0, r3
 8004616:	3301      	adds	r3, #1
 8004618:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800461c:	2b00      	cmp	r3, #0
 800461e:	bf0c      	ite	eq
 8004620:	2301      	moveq	r3, #1
 8004622:	2300      	movne	r3, #0
 8004624:	b2db      	uxtb	r3, r3
 8004626:	e012      	b.n	800464e <HAL_I2C_Init+0x18e>
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	1e58      	subs	r0, r3, #1
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6859      	ldr	r1, [r3, #4]
 8004630:	460b      	mov	r3, r1
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	0099      	lsls	r1, r3, #2
 8004638:	440b      	add	r3, r1
 800463a:	fbb0 f3f3 	udiv	r3, r0, r3
 800463e:	3301      	adds	r3, #1
 8004640:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004644:	2b00      	cmp	r3, #0
 8004646:	bf0c      	ite	eq
 8004648:	2301      	moveq	r3, #1
 800464a:	2300      	movne	r3, #0
 800464c:	b2db      	uxtb	r3, r3
 800464e:	2b00      	cmp	r3, #0
 8004650:	d001      	beq.n	8004656 <HAL_I2C_Init+0x196>
 8004652:	2301      	movs	r3, #1
 8004654:	e022      	b.n	800469c <HAL_I2C_Init+0x1dc>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	2b00      	cmp	r3, #0
 800465c:	d10e      	bne.n	800467c <HAL_I2C_Init+0x1bc>
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	1e58      	subs	r0, r3, #1
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6859      	ldr	r1, [r3, #4]
 8004666:	460b      	mov	r3, r1
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	440b      	add	r3, r1
 800466c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004670:	3301      	adds	r3, #1
 8004672:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004676:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800467a:	e00f      	b.n	800469c <HAL_I2C_Init+0x1dc>
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	1e58      	subs	r0, r3, #1
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6859      	ldr	r1, [r3, #4]
 8004684:	460b      	mov	r3, r1
 8004686:	009b      	lsls	r3, r3, #2
 8004688:	440b      	add	r3, r1
 800468a:	0099      	lsls	r1, r3, #2
 800468c:	440b      	add	r3, r1
 800468e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004692:	3301      	adds	r3, #1
 8004694:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004698:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800469c:	6879      	ldr	r1, [r7, #4]
 800469e:	6809      	ldr	r1, [r1, #0]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	69da      	ldr	r2, [r3, #28]
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6a1b      	ldr	r3, [r3, #32]
 80046b6:	431a      	orrs	r2, r3
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	430a      	orrs	r2, r1
 80046be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80046ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80046ce:	687a      	ldr	r2, [r7, #4]
 80046d0:	6911      	ldr	r1, [r2, #16]
 80046d2:	687a      	ldr	r2, [r7, #4]
 80046d4:	68d2      	ldr	r2, [r2, #12]
 80046d6:	4311      	orrs	r1, r2
 80046d8:	687a      	ldr	r2, [r7, #4]
 80046da:	6812      	ldr	r2, [r2, #0]
 80046dc:	430b      	orrs	r3, r1
 80046de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	68db      	ldr	r3, [r3, #12]
 80046e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	695a      	ldr	r2, [r3, #20]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	699b      	ldr	r3, [r3, #24]
 80046f2:	431a      	orrs	r2, r3
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	430a      	orrs	r2, r1
 80046fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2200      	movs	r2, #0
 8004710:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	2220      	movs	r2, #32
 8004716:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	2200      	movs	r2, #0
 800471e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	2200      	movs	r2, #0
 8004724:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004728:	2300      	movs	r3, #0
}
 800472a:	4618      	mov	r0, r3
 800472c:	3710      	adds	r7, #16
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}
 8004732:	bf00      	nop
 8004734:	000186a0 	.word	0x000186a0
 8004738:	001e847f 	.word	0x001e847f
 800473c:	003d08ff 	.word	0x003d08ff
 8004740:	431bde83 	.word	0x431bde83
 8004744:	10624dd3 	.word	0x10624dd3

08004748 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004748:	b580      	push	{r7, lr}
 800474a:	b088      	sub	sp, #32
 800474c:	af02      	add	r7, sp, #8
 800474e:	60f8      	str	r0, [r7, #12]
 8004750:	4608      	mov	r0, r1
 8004752:	4611      	mov	r1, r2
 8004754:	461a      	mov	r2, r3
 8004756:	4603      	mov	r3, r0
 8004758:	817b      	strh	r3, [r7, #10]
 800475a:	460b      	mov	r3, r1
 800475c:	813b      	strh	r3, [r7, #8]
 800475e:	4613      	mov	r3, r2
 8004760:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004762:	f7fe fbaf 	bl	8002ec4 <HAL_GetTick>
 8004766:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800476e:	b2db      	uxtb	r3, r3
 8004770:	2b20      	cmp	r3, #32
 8004772:	f040 80d9 	bne.w	8004928 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004776:	697b      	ldr	r3, [r7, #20]
 8004778:	9300      	str	r3, [sp, #0]
 800477a:	2319      	movs	r3, #25
 800477c:	2201      	movs	r2, #1
 800477e:	496d      	ldr	r1, [pc, #436]	; (8004934 <HAL_I2C_Mem_Write+0x1ec>)
 8004780:	68f8      	ldr	r0, [r7, #12]
 8004782:	f000 fc8b 	bl	800509c <I2C_WaitOnFlagUntilTimeout>
 8004786:	4603      	mov	r3, r0
 8004788:	2b00      	cmp	r3, #0
 800478a:	d001      	beq.n	8004790 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800478c:	2302      	movs	r3, #2
 800478e:	e0cc      	b.n	800492a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004796:	2b01      	cmp	r3, #1
 8004798:	d101      	bne.n	800479e <HAL_I2C_Mem_Write+0x56>
 800479a:	2302      	movs	r3, #2
 800479c:	e0c5      	b.n	800492a <HAL_I2C_Mem_Write+0x1e2>
 800479e:	68fb      	ldr	r3, [r7, #12]
 80047a0:	2201      	movs	r2, #1
 80047a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	f003 0301 	and.w	r3, r3, #1
 80047b0:	2b01      	cmp	r3, #1
 80047b2:	d007      	beq.n	80047c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	681a      	ldr	r2, [r3, #0]
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f042 0201 	orr.w	r2, r2, #1
 80047c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	681a      	ldr	r2, [r3, #0]
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80047d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	2221      	movs	r2, #33	; 0x21
 80047d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	2240      	movs	r2, #64	; 0x40
 80047e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	2200      	movs	r2, #0
 80047e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6a3a      	ldr	r2, [r7, #32]
 80047ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80047f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80047fa:	b29a      	uxth	r2, r3
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	4a4d      	ldr	r2, [pc, #308]	; (8004938 <HAL_I2C_Mem_Write+0x1f0>)
 8004804:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004806:	88f8      	ldrh	r0, [r7, #6]
 8004808:	893a      	ldrh	r2, [r7, #8]
 800480a:	8979      	ldrh	r1, [r7, #10]
 800480c:	697b      	ldr	r3, [r7, #20]
 800480e:	9301      	str	r3, [sp, #4]
 8004810:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004812:	9300      	str	r3, [sp, #0]
 8004814:	4603      	mov	r3, r0
 8004816:	68f8      	ldr	r0, [r7, #12]
 8004818:	f000 fac2 	bl	8004da0 <I2C_RequestMemoryWrite>
 800481c:	4603      	mov	r3, r0
 800481e:	2b00      	cmp	r3, #0
 8004820:	d052      	beq.n	80048c8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004822:	2301      	movs	r3, #1
 8004824:	e081      	b.n	800492a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004826:	697a      	ldr	r2, [r7, #20]
 8004828:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800482a:	68f8      	ldr	r0, [r7, #12]
 800482c:	f000 fd50 	bl	80052d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004830:	4603      	mov	r3, r0
 8004832:	2b00      	cmp	r3, #0
 8004834:	d00d      	beq.n	8004852 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800483a:	2b04      	cmp	r3, #4
 800483c:	d107      	bne.n	800484e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	681a      	ldr	r2, [r3, #0]
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800484c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800484e:	2301      	movs	r3, #1
 8004850:	e06b      	b.n	800492a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004856:	781a      	ldrb	r2, [r3, #0]
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004862:	1c5a      	adds	r2, r3, #1
 8004864:	68fb      	ldr	r3, [r7, #12]
 8004866:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800486c:	3b01      	subs	r3, #1
 800486e:	b29a      	uxth	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29a      	uxth	r2, r3
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	695b      	ldr	r3, [r3, #20]
 8004888:	f003 0304 	and.w	r3, r3, #4
 800488c:	2b04      	cmp	r3, #4
 800488e:	d11b      	bne.n	80048c8 <HAL_I2C_Mem_Write+0x180>
 8004890:	68fb      	ldr	r3, [r7, #12]
 8004892:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004894:	2b00      	cmp	r3, #0
 8004896:	d017      	beq.n	80048c8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800489c:	781a      	ldrb	r2, [r3, #0]
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a8:	1c5a      	adds	r2, r3, #1
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048b2:	3b01      	subs	r3, #1
 80048b4:	b29a      	uxth	r2, r3
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80048be:	b29b      	uxth	r3, r3
 80048c0:	3b01      	subs	r3, #1
 80048c2:	b29a      	uxth	r2, r3
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d1aa      	bne.n	8004826 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80048d0:	697a      	ldr	r2, [r7, #20]
 80048d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80048d4:	68f8      	ldr	r0, [r7, #12]
 80048d6:	f000 fd43 	bl	8005360 <I2C_WaitOnBTFFlagUntilTimeout>
 80048da:	4603      	mov	r3, r0
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d00d      	beq.n	80048fc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048e4:	2b04      	cmp	r3, #4
 80048e6:	d107      	bne.n	80048f8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681a      	ldr	r2, [r3, #0]
 80048ee:	68fb      	ldr	r3, [r7, #12]
 80048f0:	681b      	ldr	r3, [r3, #0]
 80048f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80048f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e016      	b.n	800492a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	681a      	ldr	r2, [r3, #0]
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800490a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	2220      	movs	r2, #32
 8004910:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2200      	movs	r2, #0
 8004918:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	2200      	movs	r2, #0
 8004920:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004924:	2300      	movs	r3, #0
 8004926:	e000      	b.n	800492a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004928:	2302      	movs	r3, #2
  }
}
 800492a:	4618      	mov	r0, r3
 800492c:	3718      	adds	r7, #24
 800492e:	46bd      	mov	sp, r7
 8004930:	bd80      	pop	{r7, pc}
 8004932:	bf00      	nop
 8004934:	00100002 	.word	0x00100002
 8004938:	ffff0000 	.word	0xffff0000

0800493c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b08c      	sub	sp, #48	; 0x30
 8004940:	af02      	add	r7, sp, #8
 8004942:	60f8      	str	r0, [r7, #12]
 8004944:	4608      	mov	r0, r1
 8004946:	4611      	mov	r1, r2
 8004948:	461a      	mov	r2, r3
 800494a:	4603      	mov	r3, r0
 800494c:	817b      	strh	r3, [r7, #10]
 800494e:	460b      	mov	r3, r1
 8004950:	813b      	strh	r3, [r7, #8]
 8004952:	4613      	mov	r3, r2
 8004954:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004956:	f7fe fab5 	bl	8002ec4 <HAL_GetTick>
 800495a:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b20      	cmp	r3, #32
 8004966:	f040 8214 	bne.w	8004d92 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800496a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496c:	9300      	str	r3, [sp, #0]
 800496e:	2319      	movs	r3, #25
 8004970:	2201      	movs	r2, #1
 8004972:	497b      	ldr	r1, [pc, #492]	; (8004b60 <HAL_I2C_Mem_Read+0x224>)
 8004974:	68f8      	ldr	r0, [r7, #12]
 8004976:	f000 fb91 	bl	800509c <I2C_WaitOnFlagUntilTimeout>
 800497a:	4603      	mov	r3, r0
 800497c:	2b00      	cmp	r3, #0
 800497e:	d001      	beq.n	8004984 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004980:	2302      	movs	r3, #2
 8004982:	e207      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800498a:	2b01      	cmp	r3, #1
 800498c:	d101      	bne.n	8004992 <HAL_I2C_Mem_Read+0x56>
 800498e:	2302      	movs	r3, #2
 8004990:	e200      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	f003 0301 	and.w	r3, r3, #1
 80049a4:	2b01      	cmp	r3, #1
 80049a6:	d007      	beq.n	80049b8 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	681a      	ldr	r2, [r3, #0]
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f042 0201 	orr.w	r2, r2, #1
 80049b6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	681a      	ldr	r2, [r3, #0]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80049c6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	2222      	movs	r2, #34	; 0x22
 80049cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	2240      	movs	r2, #64	; 0x40
 80049d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	2200      	movs	r2, #0
 80049dc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80049e2:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80049e8:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	4a5b      	ldr	r2, [pc, #364]	; (8004b64 <HAL_I2C_Mem_Read+0x228>)
 80049f8:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80049fa:	88f8      	ldrh	r0, [r7, #6]
 80049fc:	893a      	ldrh	r2, [r7, #8]
 80049fe:	8979      	ldrh	r1, [r7, #10]
 8004a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a02:	9301      	str	r3, [sp, #4]
 8004a04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a06:	9300      	str	r3, [sp, #0]
 8004a08:	4603      	mov	r3, r0
 8004a0a:	68f8      	ldr	r0, [r7, #12]
 8004a0c:	f000 fa5e 	bl	8004ecc <I2C_RequestMemoryRead>
 8004a10:	4603      	mov	r3, r0
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d001      	beq.n	8004a1a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e1bc      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d113      	bne.n	8004a4a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a22:	2300      	movs	r3, #0
 8004a24:	623b      	str	r3, [r7, #32]
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	695b      	ldr	r3, [r3, #20]
 8004a2c:	623b      	str	r3, [r7, #32]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	699b      	ldr	r3, [r3, #24]
 8004a34:	623b      	str	r3, [r7, #32]
 8004a36:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	681a      	ldr	r2, [r3, #0]
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a46:	601a      	str	r2, [r3, #0]
 8004a48:	e190      	b.n	8004d6c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a4e:	2b01      	cmp	r3, #1
 8004a50:	d11b      	bne.n	8004a8a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	681a      	ldr	r2, [r3, #0]
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004a60:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a62:	2300      	movs	r3, #0
 8004a64:	61fb      	str	r3, [r7, #28]
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	695b      	ldr	r3, [r3, #20]
 8004a6c:	61fb      	str	r3, [r7, #28]
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	699b      	ldr	r3, [r3, #24]
 8004a74:	61fb      	str	r3, [r7, #28]
 8004a76:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	681a      	ldr	r2, [r3, #0]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a86:	601a      	str	r2, [r3, #0]
 8004a88:	e170      	b.n	8004d6c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004a8e:	2b02      	cmp	r3, #2
 8004a90:	d11b      	bne.n	8004aca <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	681a      	ldr	r2, [r3, #0]
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004aa0:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	681a      	ldr	r2, [r3, #0]
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ab0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	61bb      	str	r3, [r7, #24]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	695b      	ldr	r3, [r3, #20]
 8004abc:	61bb      	str	r3, [r7, #24]
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	699b      	ldr	r3, [r3, #24]
 8004ac4:	61bb      	str	r3, [r7, #24]
 8004ac6:	69bb      	ldr	r3, [r7, #24]
 8004ac8:	e150      	b.n	8004d6c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004aca:	2300      	movs	r3, #0
 8004acc:	617b      	str	r3, [r7, #20]
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	695b      	ldr	r3, [r3, #20]
 8004ad4:	617b      	str	r3, [r7, #20]
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	699b      	ldr	r3, [r3, #24]
 8004adc:	617b      	str	r3, [r7, #20]
 8004ade:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004ae0:	e144      	b.n	8004d6c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004ae6:	2b03      	cmp	r3, #3
 8004ae8:	f200 80f1 	bhi.w	8004cce <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d123      	bne.n	8004b3c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004af4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004af6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004af8:	68f8      	ldr	r0, [r7, #12]
 8004afa:	f000 fc79 	bl	80053f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004afe:	4603      	mov	r3, r0
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d001      	beq.n	8004b08 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004b04:	2301      	movs	r3, #1
 8004b06:	e145      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	691a      	ldr	r2, [r3, #16]
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b12:	b2d2      	uxtb	r2, r2
 8004b14:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1a:	1c5a      	adds	r2, r3, #1
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b24:	3b01      	subs	r3, #1
 8004b26:	b29a      	uxth	r2, r3
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	3b01      	subs	r3, #1
 8004b34:	b29a      	uxth	r2, r3
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004b3a:	e117      	b.n	8004d6c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b40:	2b02      	cmp	r3, #2
 8004b42:	d14e      	bne.n	8004be2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b46:	9300      	str	r3, [sp, #0]
 8004b48:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	4906      	ldr	r1, [pc, #24]	; (8004b68 <HAL_I2C_Mem_Read+0x22c>)
 8004b4e:	68f8      	ldr	r0, [r7, #12]
 8004b50:	f000 faa4 	bl	800509c <I2C_WaitOnFlagUntilTimeout>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d008      	beq.n	8004b6c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e11a      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
 8004b5e:	bf00      	nop
 8004b60:	00100002 	.word	0x00100002
 8004b64:	ffff0000 	.word	0xffff0000
 8004b68:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	691a      	ldr	r2, [r3, #16]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b86:	b2d2      	uxtb	r2, r2
 8004b88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b8e:	1c5a      	adds	r2, r3, #1
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b98:	3b01      	subs	r3, #1
 8004b9a:	b29a      	uxth	r2, r3
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	691a      	ldr	r2, [r3, #16]
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bb8:	b2d2      	uxtb	r2, r2
 8004bba:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bc0:	1c5a      	adds	r2, r3, #1
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	b29a      	uxth	r2, r3
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	3b01      	subs	r3, #1
 8004bda:	b29a      	uxth	r2, r3
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004be0:	e0c4      	b.n	8004d6c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004be4:	9300      	str	r3, [sp, #0]
 8004be6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004be8:	2200      	movs	r2, #0
 8004bea:	496c      	ldr	r1, [pc, #432]	; (8004d9c <HAL_I2C_Mem_Read+0x460>)
 8004bec:	68f8      	ldr	r0, [r7, #12]
 8004bee:	f000 fa55 	bl	800509c <I2C_WaitOnFlagUntilTimeout>
 8004bf2:	4603      	mov	r3, r0
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d001      	beq.n	8004bfc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	e0cb      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c0a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	691a      	ldr	r2, [r3, #16]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c16:	b2d2      	uxtb	r2, r2
 8004c18:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c1a:	68fb      	ldr	r3, [r7, #12]
 8004c1c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c1e:	1c5a      	adds	r2, r3, #1
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c28:	3b01      	subs	r3, #1
 8004c2a:	b29a      	uxth	r2, r3
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c34:	b29b      	uxth	r3, r3
 8004c36:	3b01      	subs	r3, #1
 8004c38:	b29a      	uxth	r2, r3
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c40:	9300      	str	r3, [sp, #0]
 8004c42:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c44:	2200      	movs	r2, #0
 8004c46:	4955      	ldr	r1, [pc, #340]	; (8004d9c <HAL_I2C_Mem_Read+0x460>)
 8004c48:	68f8      	ldr	r0, [r7, #12]
 8004c4a:	f000 fa27 	bl	800509c <I2C_WaitOnFlagUntilTimeout>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d001      	beq.n	8004c58 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e09d      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	681a      	ldr	r2, [r3, #0]
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004c66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	691a      	ldr	r2, [r3, #16]
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c72:	b2d2      	uxtb	r2, r2
 8004c74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c7a:	1c5a      	adds	r2, r3, #1
 8004c7c:	68fb      	ldr	r3, [r7, #12]
 8004c7e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c84:	3b01      	subs	r3, #1
 8004c86:	b29a      	uxth	r2, r3
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	3b01      	subs	r3, #1
 8004c94:	b29a      	uxth	r2, r3
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	691a      	ldr	r2, [r3, #16]
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ca4:	b2d2      	uxtb	r2, r2
 8004ca6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cac:	1c5a      	adds	r2, r3, #1
 8004cae:	68fb      	ldr	r3, [r7, #12]
 8004cb0:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cb6:	3b01      	subs	r3, #1
 8004cb8:	b29a      	uxth	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	3b01      	subs	r3, #1
 8004cc6:	b29a      	uxth	r2, r3
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004ccc:	e04e      	b.n	8004d6c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004cce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cd0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004cd2:	68f8      	ldr	r0, [r7, #12]
 8004cd4:	f000 fb8c 	bl	80053f0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004cd8:	4603      	mov	r3, r0
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	d001      	beq.n	8004ce2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	e058      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	691a      	ldr	r2, [r3, #16]
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cec:	b2d2      	uxtb	r2, r2
 8004cee:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004cf4:	1c5a      	adds	r2, r3, #1
 8004cf6:	68fb      	ldr	r3, [r7, #12]
 8004cf8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cfe:	3b01      	subs	r3, #1
 8004d00:	b29a      	uxth	r2, r3
 8004d02:	68fb      	ldr	r3, [r7, #12]
 8004d04:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d0a:	b29b      	uxth	r3, r3
 8004d0c:	3b01      	subs	r3, #1
 8004d0e:	b29a      	uxth	r2, r3
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	f003 0304 	and.w	r3, r3, #4
 8004d1e:	2b04      	cmp	r3, #4
 8004d20:	d124      	bne.n	8004d6c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d26:	2b03      	cmp	r3, #3
 8004d28:	d107      	bne.n	8004d3a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	681a      	ldr	r2, [r3, #0]
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d38:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	681b      	ldr	r3, [r3, #0]
 8004d3e:	691a      	ldr	r2, [r3, #16]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d44:	b2d2      	uxtb	r2, r2
 8004d46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d56:	3b01      	subs	r3, #1
 8004d58:	b29a      	uxth	r2, r3
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004d62:	b29b      	uxth	r3, r3
 8004d64:	3b01      	subs	r3, #1
 8004d66:	b29a      	uxth	r2, r3
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f47f aeb6 	bne.w	8004ae2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2220      	movs	r2, #32
 8004d7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004d7e:	68fb      	ldr	r3, [r7, #12]
 8004d80:	2200      	movs	r2, #0
 8004d82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	2200      	movs	r2, #0
 8004d8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004d8e:	2300      	movs	r3, #0
 8004d90:	e000      	b.n	8004d94 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8004d92:	2302      	movs	r3, #2
  }
}
 8004d94:	4618      	mov	r0, r3
 8004d96:	3728      	adds	r7, #40	; 0x28
 8004d98:	46bd      	mov	sp, r7
 8004d9a:	bd80      	pop	{r7, pc}
 8004d9c:	00010004 	.word	0x00010004

08004da0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b088      	sub	sp, #32
 8004da4:	af02      	add	r7, sp, #8
 8004da6:	60f8      	str	r0, [r7, #12]
 8004da8:	4608      	mov	r0, r1
 8004daa:	4611      	mov	r1, r2
 8004dac:	461a      	mov	r2, r3
 8004dae:	4603      	mov	r3, r0
 8004db0:	817b      	strh	r3, [r7, #10]
 8004db2:	460b      	mov	r3, r1
 8004db4:	813b      	strh	r3, [r7, #8]
 8004db6:	4613      	mov	r3, r2
 8004db8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	681a      	ldr	r2, [r3, #0]
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004dc8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dcc:	9300      	str	r3, [sp, #0]
 8004dce:	6a3b      	ldr	r3, [r7, #32]
 8004dd0:	2200      	movs	r2, #0
 8004dd2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004dd6:	68f8      	ldr	r0, [r7, #12]
 8004dd8:	f000 f960 	bl	800509c <I2C_WaitOnFlagUntilTimeout>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00d      	beq.n	8004dfe <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004dec:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004df0:	d103      	bne.n	8004dfa <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004df8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004dfa:	2303      	movs	r3, #3
 8004dfc:	e05f      	b.n	8004ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004dfe:	897b      	ldrh	r3, [r7, #10]
 8004e00:	b2db      	uxtb	r3, r3
 8004e02:	461a      	mov	r2, r3
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004e0c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e10:	6a3a      	ldr	r2, [r7, #32]
 8004e12:	492d      	ldr	r1, [pc, #180]	; (8004ec8 <I2C_RequestMemoryWrite+0x128>)
 8004e14:	68f8      	ldr	r0, [r7, #12]
 8004e16:	f000 f9bb 	bl	8005190 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004e1a:	4603      	mov	r3, r0
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d001      	beq.n	8004e24 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004e20:	2301      	movs	r3, #1
 8004e22:	e04c      	b.n	8004ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004e24:	2300      	movs	r3, #0
 8004e26:	617b      	str	r3, [r7, #20]
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	681b      	ldr	r3, [r3, #0]
 8004e2c:	695b      	ldr	r3, [r3, #20]
 8004e2e:	617b      	str	r3, [r7, #20]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	617b      	str	r3, [r7, #20]
 8004e38:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e3a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e3c:	6a39      	ldr	r1, [r7, #32]
 8004e3e:	68f8      	ldr	r0, [r7, #12]
 8004e40:	f000 fa46 	bl	80052d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e44:	4603      	mov	r3, r0
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d00d      	beq.n	8004e66 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e4e:	2b04      	cmp	r3, #4
 8004e50:	d107      	bne.n	8004e62 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	681a      	ldr	r2, [r3, #0]
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004e60:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004e62:	2301      	movs	r3, #1
 8004e64:	e02b      	b.n	8004ebe <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004e66:	88fb      	ldrh	r3, [r7, #6]
 8004e68:	2b01      	cmp	r3, #1
 8004e6a:	d105      	bne.n	8004e78 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004e6c:	893b      	ldrh	r3, [r7, #8]
 8004e6e:	b2da      	uxtb	r2, r3
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	611a      	str	r2, [r3, #16]
 8004e76:	e021      	b.n	8004ebc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004e78:	893b      	ldrh	r3, [r7, #8]
 8004e7a:	0a1b      	lsrs	r3, r3, #8
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	b2da      	uxtb	r2, r3
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004e86:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004e88:	6a39      	ldr	r1, [r7, #32]
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fa20 	bl	80052d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d00d      	beq.n	8004eb2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e9a:	2b04      	cmp	r3, #4
 8004e9c:	d107      	bne.n	8004eae <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	681a      	ldr	r2, [r3, #0]
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eac:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004eae:	2301      	movs	r3, #1
 8004eb0:	e005      	b.n	8004ebe <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004eb2:	893b      	ldrh	r3, [r7, #8]
 8004eb4:	b2da      	uxtb	r2, r3
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004ebc:	2300      	movs	r3, #0
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3718      	adds	r7, #24
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	00010002 	.word	0x00010002

08004ecc <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b088      	sub	sp, #32
 8004ed0:	af02      	add	r7, sp, #8
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	4608      	mov	r0, r1
 8004ed6:	4611      	mov	r1, r2
 8004ed8:	461a      	mov	r2, r3
 8004eda:	4603      	mov	r3, r0
 8004edc:	817b      	strh	r3, [r7, #10]
 8004ede:	460b      	mov	r3, r1
 8004ee0:	813b      	strh	r3, [r7, #8]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004ef4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004ef6:	68fb      	ldr	r3, [r7, #12]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	681a      	ldr	r2, [r3, #0]
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004f04:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004f06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f08:	9300      	str	r3, [sp, #0]
 8004f0a:	6a3b      	ldr	r3, [r7, #32]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f000 f8c2 	bl	800509c <I2C_WaitOnFlagUntilTimeout>
 8004f18:	4603      	mov	r3, r0
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d00d      	beq.n	8004f3a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004f28:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f2c:	d103      	bne.n	8004f36 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004f34:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e0aa      	b.n	8005090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004f3a:	897b      	ldrh	r3, [r7, #10]
 8004f3c:	b2db      	uxtb	r3, r3
 8004f3e:	461a      	mov	r2, r3
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f48:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004f4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f4c:	6a3a      	ldr	r2, [r7, #32]
 8004f4e:	4952      	ldr	r1, [pc, #328]	; (8005098 <I2C_RequestMemoryRead+0x1cc>)
 8004f50:	68f8      	ldr	r0, [r7, #12]
 8004f52:	f000 f91d 	bl	8005190 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d001      	beq.n	8004f60 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004f5c:	2301      	movs	r3, #1
 8004f5e:	e097      	b.n	8005090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f60:	2300      	movs	r3, #0
 8004f62:	617b      	str	r3, [r7, #20]
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	617b      	str	r3, [r7, #20]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	699b      	ldr	r3, [r3, #24]
 8004f72:	617b      	str	r3, [r7, #20]
 8004f74:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f76:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f78:	6a39      	ldr	r1, [r7, #32]
 8004f7a:	68f8      	ldr	r0, [r7, #12]
 8004f7c:	f000 f9a8 	bl	80052d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f80:	4603      	mov	r3, r0
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d00d      	beq.n	8004fa2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f8a:	2b04      	cmp	r3, #4
 8004f8c:	d107      	bne.n	8004f9e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	681a      	ldr	r2, [r3, #0]
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f9c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004f9e:	2301      	movs	r3, #1
 8004fa0:	e076      	b.n	8005090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004fa2:	88fb      	ldrh	r3, [r7, #6]
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	d105      	bne.n	8004fb4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fa8:	893b      	ldrh	r3, [r7, #8]
 8004faa:	b2da      	uxtb	r2, r3
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	611a      	str	r2, [r3, #16]
 8004fb2:	e021      	b.n	8004ff8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004fb4:	893b      	ldrh	r3, [r7, #8]
 8004fb6:	0a1b      	lsrs	r3, r3, #8
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	b2da      	uxtb	r2, r3
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004fc2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fc4:	6a39      	ldr	r1, [r7, #32]
 8004fc6:	68f8      	ldr	r0, [r7, #12]
 8004fc8:	f000 f982 	bl	80052d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004fcc:	4603      	mov	r3, r0
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00d      	beq.n	8004fee <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd6:	2b04      	cmp	r3, #4
 8004fd8:	d107      	bne.n	8004fea <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681a      	ldr	r2, [r3, #0]
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004fe8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004fea:	2301      	movs	r3, #1
 8004fec:	e050      	b.n	8005090 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004fee:	893b      	ldrh	r3, [r7, #8]
 8004ff0:	b2da      	uxtb	r2, r3
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ff8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ffa:	6a39      	ldr	r1, [r7, #32]
 8004ffc:	68f8      	ldr	r0, [r7, #12]
 8004ffe:	f000 f967 	bl	80052d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8005002:	4603      	mov	r3, r0
 8005004:	2b00      	cmp	r3, #0
 8005006:	d00d      	beq.n	8005024 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800500c:	2b04      	cmp	r3, #4
 800500e:	d107      	bne.n	8005020 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	681a      	ldr	r2, [r3, #0]
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800501e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e035      	b.n	8005090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	681a      	ldr	r2, [r3, #0]
 800502a:	68fb      	ldr	r3, [r7, #12]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005032:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005034:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005036:	9300      	str	r3, [sp, #0]
 8005038:	6a3b      	ldr	r3, [r7, #32]
 800503a:	2200      	movs	r2, #0
 800503c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005040:	68f8      	ldr	r0, [r7, #12]
 8005042:	f000 f82b 	bl	800509c <I2C_WaitOnFlagUntilTimeout>
 8005046:	4603      	mov	r3, r0
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00d      	beq.n	8005068 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005056:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800505a:	d103      	bne.n	8005064 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005062:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005064:	2303      	movs	r3, #3
 8005066:	e013      	b.n	8005090 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8005068:	897b      	ldrh	r3, [r7, #10]
 800506a:	b2db      	uxtb	r3, r3
 800506c:	f043 0301 	orr.w	r3, r3, #1
 8005070:	b2da      	uxtb	r2, r3
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005078:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800507a:	6a3a      	ldr	r2, [r7, #32]
 800507c:	4906      	ldr	r1, [pc, #24]	; (8005098 <I2C_RequestMemoryRead+0x1cc>)
 800507e:	68f8      	ldr	r0, [r7, #12]
 8005080:	f000 f886 	bl	8005190 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005084:	4603      	mov	r3, r0
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	e000      	b.n	8005090 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800508e:	2300      	movs	r3, #0
}
 8005090:	4618      	mov	r0, r3
 8005092:	3718      	adds	r7, #24
 8005094:	46bd      	mov	sp, r7
 8005096:	bd80      	pop	{r7, pc}
 8005098:	00010002 	.word	0x00010002

0800509c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800509c:	b580      	push	{r7, lr}
 800509e:	b084      	sub	sp, #16
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	60f8      	str	r0, [r7, #12]
 80050a4:	60b9      	str	r1, [r7, #8]
 80050a6:	603b      	str	r3, [r7, #0]
 80050a8:	4613      	mov	r3, r2
 80050aa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80050ac:	e048      	b.n	8005140 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80050ae:	683b      	ldr	r3, [r7, #0]
 80050b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050b4:	d044      	beq.n	8005140 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050b6:	f7fd ff05 	bl	8002ec4 <HAL_GetTick>
 80050ba:	4602      	mov	r2, r0
 80050bc:	69bb      	ldr	r3, [r7, #24]
 80050be:	1ad3      	subs	r3, r2, r3
 80050c0:	683a      	ldr	r2, [r7, #0]
 80050c2:	429a      	cmp	r2, r3
 80050c4:	d302      	bcc.n	80050cc <I2C_WaitOnFlagUntilTimeout+0x30>
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d139      	bne.n	8005140 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	0c1b      	lsrs	r3, r3, #16
 80050d0:	b2db      	uxtb	r3, r3
 80050d2:	2b01      	cmp	r3, #1
 80050d4:	d10d      	bne.n	80050f2 <I2C_WaitOnFlagUntilTimeout+0x56>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	695b      	ldr	r3, [r3, #20]
 80050dc:	43da      	mvns	r2, r3
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	4013      	ands	r3, r2
 80050e2:	b29b      	uxth	r3, r3
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	bf0c      	ite	eq
 80050e8:	2301      	moveq	r3, #1
 80050ea:	2300      	movne	r3, #0
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	461a      	mov	r2, r3
 80050f0:	e00c      	b.n	800510c <I2C_WaitOnFlagUntilTimeout+0x70>
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	699b      	ldr	r3, [r3, #24]
 80050f8:	43da      	mvns	r2, r3
 80050fa:	68bb      	ldr	r3, [r7, #8]
 80050fc:	4013      	ands	r3, r2
 80050fe:	b29b      	uxth	r3, r3
 8005100:	2b00      	cmp	r3, #0
 8005102:	bf0c      	ite	eq
 8005104:	2301      	moveq	r3, #1
 8005106:	2300      	movne	r3, #0
 8005108:	b2db      	uxtb	r3, r3
 800510a:	461a      	mov	r2, r3
 800510c:	79fb      	ldrb	r3, [r7, #7]
 800510e:	429a      	cmp	r2, r3
 8005110:	d116      	bne.n	8005140 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	2200      	movs	r2, #0
 8005116:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	2220      	movs	r2, #32
 800511c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	2200      	movs	r2, #0
 8005124:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800512c:	f043 0220 	orr.w	r2, r3, #32
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e023      	b.n	8005188 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	0c1b      	lsrs	r3, r3, #16
 8005144:	b2db      	uxtb	r3, r3
 8005146:	2b01      	cmp	r3, #1
 8005148:	d10d      	bne.n	8005166 <I2C_WaitOnFlagUntilTimeout+0xca>
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	695b      	ldr	r3, [r3, #20]
 8005150:	43da      	mvns	r2, r3
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	4013      	ands	r3, r2
 8005156:	b29b      	uxth	r3, r3
 8005158:	2b00      	cmp	r3, #0
 800515a:	bf0c      	ite	eq
 800515c:	2301      	moveq	r3, #1
 800515e:	2300      	movne	r3, #0
 8005160:	b2db      	uxtb	r3, r3
 8005162:	461a      	mov	r2, r3
 8005164:	e00c      	b.n	8005180 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	699b      	ldr	r3, [r3, #24]
 800516c:	43da      	mvns	r2, r3
 800516e:	68bb      	ldr	r3, [r7, #8]
 8005170:	4013      	ands	r3, r2
 8005172:	b29b      	uxth	r3, r3
 8005174:	2b00      	cmp	r3, #0
 8005176:	bf0c      	ite	eq
 8005178:	2301      	moveq	r3, #1
 800517a:	2300      	movne	r3, #0
 800517c:	b2db      	uxtb	r3, r3
 800517e:	461a      	mov	r2, r3
 8005180:	79fb      	ldrb	r3, [r7, #7]
 8005182:	429a      	cmp	r2, r3
 8005184:	d093      	beq.n	80050ae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005186:	2300      	movs	r3, #0
}
 8005188:	4618      	mov	r0, r3
 800518a:	3710      	adds	r7, #16
 800518c:	46bd      	mov	sp, r7
 800518e:	bd80      	pop	{r7, pc}

08005190 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b084      	sub	sp, #16
 8005194:	af00      	add	r7, sp, #0
 8005196:	60f8      	str	r0, [r7, #12]
 8005198:	60b9      	str	r1, [r7, #8]
 800519a:	607a      	str	r2, [r7, #4]
 800519c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800519e:	e071      	b.n	8005284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	695b      	ldr	r3, [r3, #20]
 80051a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051aa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ae:	d123      	bne.n	80051f8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051be:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80051c8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2200      	movs	r2, #0
 80051ce:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2220      	movs	r2, #32
 80051d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	2200      	movs	r2, #0
 80051dc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051e4:	f043 0204 	orr.w	r2, r3, #4
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	2200      	movs	r2, #0
 80051f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80051f4:	2301      	movs	r3, #1
 80051f6:	e067      	b.n	80052c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051fe:	d041      	beq.n	8005284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005200:	f7fd fe60 	bl	8002ec4 <HAL_GetTick>
 8005204:	4602      	mov	r2, r0
 8005206:	683b      	ldr	r3, [r7, #0]
 8005208:	1ad3      	subs	r3, r2, r3
 800520a:	687a      	ldr	r2, [r7, #4]
 800520c:	429a      	cmp	r2, r3
 800520e:	d302      	bcc.n	8005216 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d136      	bne.n	8005284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8005216:	68bb      	ldr	r3, [r7, #8]
 8005218:	0c1b      	lsrs	r3, r3, #16
 800521a:	b2db      	uxtb	r3, r3
 800521c:	2b01      	cmp	r3, #1
 800521e:	d10c      	bne.n	800523a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	695b      	ldr	r3, [r3, #20]
 8005226:	43da      	mvns	r2, r3
 8005228:	68bb      	ldr	r3, [r7, #8]
 800522a:	4013      	ands	r3, r2
 800522c:	b29b      	uxth	r3, r3
 800522e:	2b00      	cmp	r3, #0
 8005230:	bf14      	ite	ne
 8005232:	2301      	movne	r3, #1
 8005234:	2300      	moveq	r3, #0
 8005236:	b2db      	uxtb	r3, r3
 8005238:	e00b      	b.n	8005252 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	699b      	ldr	r3, [r3, #24]
 8005240:	43da      	mvns	r2, r3
 8005242:	68bb      	ldr	r3, [r7, #8]
 8005244:	4013      	ands	r3, r2
 8005246:	b29b      	uxth	r3, r3
 8005248:	2b00      	cmp	r3, #0
 800524a:	bf14      	ite	ne
 800524c:	2301      	movne	r3, #1
 800524e:	2300      	moveq	r3, #0
 8005250:	b2db      	uxtb	r3, r3
 8005252:	2b00      	cmp	r3, #0
 8005254:	d016      	beq.n	8005284 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	2200      	movs	r2, #0
 800525a:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2220      	movs	r2, #32
 8005260:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	2200      	movs	r2, #0
 8005268:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005270:	f043 0220 	orr.w	r2, r3, #32
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005280:	2301      	movs	r3, #1
 8005282:	e021      	b.n	80052c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005284:	68bb      	ldr	r3, [r7, #8]
 8005286:	0c1b      	lsrs	r3, r3, #16
 8005288:	b2db      	uxtb	r3, r3
 800528a:	2b01      	cmp	r3, #1
 800528c:	d10c      	bne.n	80052a8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	695b      	ldr	r3, [r3, #20]
 8005294:	43da      	mvns	r2, r3
 8005296:	68bb      	ldr	r3, [r7, #8]
 8005298:	4013      	ands	r3, r2
 800529a:	b29b      	uxth	r3, r3
 800529c:	2b00      	cmp	r3, #0
 800529e:	bf14      	ite	ne
 80052a0:	2301      	movne	r3, #1
 80052a2:	2300      	moveq	r3, #0
 80052a4:	b2db      	uxtb	r3, r3
 80052a6:	e00b      	b.n	80052c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	699b      	ldr	r3, [r3, #24]
 80052ae:	43da      	mvns	r2, r3
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	4013      	ands	r3, r2
 80052b4:	b29b      	uxth	r3, r3
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	bf14      	ite	ne
 80052ba:	2301      	movne	r3, #1
 80052bc:	2300      	moveq	r3, #0
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	2b00      	cmp	r3, #0
 80052c2:	f47f af6d 	bne.w	80051a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80052c6:	2300      	movs	r3, #0
}
 80052c8:	4618      	mov	r0, r3
 80052ca:	3710      	adds	r7, #16
 80052cc:	46bd      	mov	sp, r7
 80052ce:	bd80      	pop	{r7, pc}

080052d0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80052d0:	b580      	push	{r7, lr}
 80052d2:	b084      	sub	sp, #16
 80052d4:	af00      	add	r7, sp, #0
 80052d6:	60f8      	str	r0, [r7, #12]
 80052d8:	60b9      	str	r1, [r7, #8]
 80052da:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80052dc:	e034      	b.n	8005348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f000 f8e3 	bl	80054aa <I2C_IsAcknowledgeFailed>
 80052e4:	4603      	mov	r3, r0
 80052e6:	2b00      	cmp	r3, #0
 80052e8:	d001      	beq.n	80052ee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80052ea:	2301      	movs	r3, #1
 80052ec:	e034      	b.n	8005358 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052ee:	68bb      	ldr	r3, [r7, #8]
 80052f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052f4:	d028      	beq.n	8005348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052f6:	f7fd fde5 	bl	8002ec4 <HAL_GetTick>
 80052fa:	4602      	mov	r2, r0
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	1ad3      	subs	r3, r2, r3
 8005300:	68ba      	ldr	r2, [r7, #8]
 8005302:	429a      	cmp	r2, r3
 8005304:	d302      	bcc.n	800530c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8005306:	68bb      	ldr	r3, [r7, #8]
 8005308:	2b00      	cmp	r3, #0
 800530a:	d11d      	bne.n	8005348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	695b      	ldr	r3, [r3, #20]
 8005312:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005316:	2b80      	cmp	r3, #128	; 0x80
 8005318:	d016      	beq.n	8005348 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	2200      	movs	r2, #0
 800531e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	2220      	movs	r2, #32
 8005324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2200      	movs	r2, #0
 800532c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005334:	f043 0220 	orr.w	r2, r3, #32
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e007      	b.n	8005358 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	695b      	ldr	r3, [r3, #20]
 800534e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005352:	2b80      	cmp	r3, #128	; 0x80
 8005354:	d1c3      	bne.n	80052de <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3710      	adds	r7, #16
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800536c:	e034      	b.n	80053d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800536e:	68f8      	ldr	r0, [r7, #12]
 8005370:	f000 f89b 	bl	80054aa <I2C_IsAcknowledgeFailed>
 8005374:	4603      	mov	r3, r0
 8005376:	2b00      	cmp	r3, #0
 8005378:	d001      	beq.n	800537e <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800537a:	2301      	movs	r3, #1
 800537c:	e034      	b.n	80053e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005384:	d028      	beq.n	80053d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005386:	f7fd fd9d 	bl	8002ec4 <HAL_GetTick>
 800538a:	4602      	mov	r2, r0
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	1ad3      	subs	r3, r2, r3
 8005390:	68ba      	ldr	r2, [r7, #8]
 8005392:	429a      	cmp	r2, r3
 8005394:	d302      	bcc.n	800539c <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d11d      	bne.n	80053d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	695b      	ldr	r3, [r3, #20]
 80053a2:	f003 0304 	and.w	r3, r3, #4
 80053a6:	2b04      	cmp	r3, #4
 80053a8:	d016      	beq.n	80053d8 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	2200      	movs	r2, #0
 80053ae:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	2220      	movs	r2, #32
 80053b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	2200      	movs	r2, #0
 80053bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053c4:	f043 0220 	orr.w	r2, r3, #32
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e007      	b.n	80053e8 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	695b      	ldr	r3, [r3, #20]
 80053de:	f003 0304 	and.w	r3, r3, #4
 80053e2:	2b04      	cmp	r3, #4
 80053e4:	d1c3      	bne.n	800536e <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80053e6:	2300      	movs	r3, #0
}
 80053e8:	4618      	mov	r0, r3
 80053ea:	3710      	adds	r7, #16
 80053ec:	46bd      	mov	sp, r7
 80053ee:	bd80      	pop	{r7, pc}

080053f0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053f0:	b580      	push	{r7, lr}
 80053f2:	b084      	sub	sp, #16
 80053f4:	af00      	add	r7, sp, #0
 80053f6:	60f8      	str	r0, [r7, #12]
 80053f8:	60b9      	str	r1, [r7, #8]
 80053fa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80053fc:	e049      	b.n	8005492 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	695b      	ldr	r3, [r3, #20]
 8005404:	f003 0310 	and.w	r3, r3, #16
 8005408:	2b10      	cmp	r3, #16
 800540a:	d119      	bne.n	8005440 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f06f 0210 	mvn.w	r2, #16
 8005414:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	2200      	movs	r2, #0
 800541a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	2220      	movs	r2, #32
 8005420:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	2200      	movs	r2, #0
 8005428:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2200      	movs	r2, #0
 8005438:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800543c:	2301      	movs	r3, #1
 800543e:	e030      	b.n	80054a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005440:	f7fd fd40 	bl	8002ec4 <HAL_GetTick>
 8005444:	4602      	mov	r2, r0
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	68ba      	ldr	r2, [r7, #8]
 800544c:	429a      	cmp	r2, r3
 800544e:	d302      	bcc.n	8005456 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005450:	68bb      	ldr	r3, [r7, #8]
 8005452:	2b00      	cmp	r3, #0
 8005454:	d11d      	bne.n	8005492 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	695b      	ldr	r3, [r3, #20]
 800545c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005460:	2b40      	cmp	r3, #64	; 0x40
 8005462:	d016      	beq.n	8005492 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	2200      	movs	r2, #0
 8005468:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2220      	movs	r2, #32
 800546e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005472:	68fb      	ldr	r3, [r7, #12]
 8005474:	2200      	movs	r2, #0
 8005476:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547e:	f043 0220 	orr.w	r2, r3, #32
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2200      	movs	r2, #0
 800548a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800548e:	2301      	movs	r3, #1
 8005490:	e007      	b.n	80054a2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	695b      	ldr	r3, [r3, #20]
 8005498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800549c:	2b40      	cmp	r3, #64	; 0x40
 800549e:	d1ae      	bne.n	80053fe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054a0:	2300      	movs	r3, #0
}
 80054a2:	4618      	mov	r0, r3
 80054a4:	3710      	adds	r7, #16
 80054a6:	46bd      	mov	sp, r7
 80054a8:	bd80      	pop	{r7, pc}

080054aa <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80054aa:	b480      	push	{r7}
 80054ac:	b083      	sub	sp, #12
 80054ae:	af00      	add	r7, sp, #0
 80054b0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	695b      	ldr	r3, [r3, #20]
 80054b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054bc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c0:	d11b      	bne.n	80054fa <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054ca:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2200      	movs	r2, #0
 80054d0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	2220      	movs	r2, #32
 80054d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2200      	movs	r2, #0
 80054de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054e6:	f043 0204 	orr.w	r2, r3, #4
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	2200      	movs	r2, #0
 80054f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80054f6:	2301      	movs	r3, #1
 80054f8:	e000      	b.n	80054fc <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80054fa:	2300      	movs	r3, #0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	370c      	adds	r7, #12
 8005500:	46bd      	mov	sp, r7
 8005502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005506:	4770      	bx	lr

08005508 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005508:	b580      	push	{r7, lr}
 800550a:	b084      	sub	sp, #16
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]
 8005510:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2b00      	cmp	r3, #0
 8005516:	d101      	bne.n	800551c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	e0cc      	b.n	80056b6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800551c:	4b68      	ldr	r3, [pc, #416]	; (80056c0 <HAL_RCC_ClockConfig+0x1b8>)
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f003 030f 	and.w	r3, r3, #15
 8005524:	683a      	ldr	r2, [r7, #0]
 8005526:	429a      	cmp	r2, r3
 8005528:	d90c      	bls.n	8005544 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800552a:	4b65      	ldr	r3, [pc, #404]	; (80056c0 <HAL_RCC_ClockConfig+0x1b8>)
 800552c:	683a      	ldr	r2, [r7, #0]
 800552e:	b2d2      	uxtb	r2, r2
 8005530:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005532:	4b63      	ldr	r3, [pc, #396]	; (80056c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f003 030f 	and.w	r3, r3, #15
 800553a:	683a      	ldr	r2, [r7, #0]
 800553c:	429a      	cmp	r2, r3
 800553e:	d001      	beq.n	8005544 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e0b8      	b.n	80056b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0302 	and.w	r3, r3, #2
 800554c:	2b00      	cmp	r3, #0
 800554e:	d020      	beq.n	8005592 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	f003 0304 	and.w	r3, r3, #4
 8005558:	2b00      	cmp	r3, #0
 800555a:	d005      	beq.n	8005568 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800555c:	4b59      	ldr	r3, [pc, #356]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	4a58      	ldr	r2, [pc, #352]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005562:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005566:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0308 	and.w	r3, r3, #8
 8005570:	2b00      	cmp	r3, #0
 8005572:	d005      	beq.n	8005580 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005574:	4b53      	ldr	r3, [pc, #332]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	4a52      	ldr	r2, [pc, #328]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 800557a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800557e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005580:	4b50      	ldr	r3, [pc, #320]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005582:	689b      	ldr	r3, [r3, #8]
 8005584:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	494d      	ldr	r1, [pc, #308]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 800558e:	4313      	orrs	r3, r2
 8005590:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	681b      	ldr	r3, [r3, #0]
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d044      	beq.n	8005628 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d107      	bne.n	80055b6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80055a6:	4b47      	ldr	r3, [pc, #284]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d119      	bne.n	80055e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055b2:	2301      	movs	r3, #1
 80055b4:	e07f      	b.n	80056b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	685b      	ldr	r3, [r3, #4]
 80055ba:	2b02      	cmp	r3, #2
 80055bc:	d003      	beq.n	80055c6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80055c2:	2b03      	cmp	r3, #3
 80055c4:	d107      	bne.n	80055d6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80055c6:	4b3f      	ldr	r3, [pc, #252]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d109      	bne.n	80055e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e06f      	b.n	80056b6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80055d6:	4b3b      	ldr	r3, [pc, #236]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	f003 0302 	and.w	r3, r3, #2
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d101      	bne.n	80055e6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80055e2:	2301      	movs	r3, #1
 80055e4:	e067      	b.n	80056b6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80055e6:	4b37      	ldr	r3, [pc, #220]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	f023 0203 	bic.w	r2, r3, #3
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	685b      	ldr	r3, [r3, #4]
 80055f2:	4934      	ldr	r1, [pc, #208]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 80055f4:	4313      	orrs	r3, r2
 80055f6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80055f8:	f7fd fc64 	bl	8002ec4 <HAL_GetTick>
 80055fc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80055fe:	e00a      	b.n	8005616 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005600:	f7fd fc60 	bl	8002ec4 <HAL_GetTick>
 8005604:	4602      	mov	r2, r0
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	1ad3      	subs	r3, r2, r3
 800560a:	f241 3288 	movw	r2, #5000	; 0x1388
 800560e:	4293      	cmp	r3, r2
 8005610:	d901      	bls.n	8005616 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005612:	2303      	movs	r3, #3
 8005614:	e04f      	b.n	80056b6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005616:	4b2b      	ldr	r3, [pc, #172]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005618:	689b      	ldr	r3, [r3, #8]
 800561a:	f003 020c 	and.w	r2, r3, #12
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	685b      	ldr	r3, [r3, #4]
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	429a      	cmp	r2, r3
 8005626:	d1eb      	bne.n	8005600 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005628:	4b25      	ldr	r3, [pc, #148]	; (80056c0 <HAL_RCC_ClockConfig+0x1b8>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	f003 030f 	and.w	r3, r3, #15
 8005630:	683a      	ldr	r2, [r7, #0]
 8005632:	429a      	cmp	r2, r3
 8005634:	d20c      	bcs.n	8005650 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005636:	4b22      	ldr	r3, [pc, #136]	; (80056c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005638:	683a      	ldr	r2, [r7, #0]
 800563a:	b2d2      	uxtb	r2, r2
 800563c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800563e:	4b20      	ldr	r3, [pc, #128]	; (80056c0 <HAL_RCC_ClockConfig+0x1b8>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f003 030f 	and.w	r3, r3, #15
 8005646:	683a      	ldr	r2, [r7, #0]
 8005648:	429a      	cmp	r2, r3
 800564a:	d001      	beq.n	8005650 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800564c:	2301      	movs	r3, #1
 800564e:	e032      	b.n	80056b6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 0304 	and.w	r3, r3, #4
 8005658:	2b00      	cmp	r3, #0
 800565a:	d008      	beq.n	800566e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800565c:	4b19      	ldr	r3, [pc, #100]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 800565e:	689b      	ldr	r3, [r3, #8]
 8005660:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	68db      	ldr	r3, [r3, #12]
 8005668:	4916      	ldr	r1, [pc, #88]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 800566a:	4313      	orrs	r3, r2
 800566c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	f003 0308 	and.w	r3, r3, #8
 8005676:	2b00      	cmp	r3, #0
 8005678:	d009      	beq.n	800568e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800567a:	4b12      	ldr	r3, [pc, #72]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 800567c:	689b      	ldr	r3, [r3, #8]
 800567e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	691b      	ldr	r3, [r3, #16]
 8005686:	00db      	lsls	r3, r3, #3
 8005688:	490e      	ldr	r1, [pc, #56]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	4313      	orrs	r3, r2
 800568c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800568e:	f000 f855 	bl	800573c <HAL_RCC_GetSysClockFreq>
 8005692:	4602      	mov	r2, r0
 8005694:	4b0b      	ldr	r3, [pc, #44]	; (80056c4 <HAL_RCC_ClockConfig+0x1bc>)
 8005696:	689b      	ldr	r3, [r3, #8]
 8005698:	091b      	lsrs	r3, r3, #4
 800569a:	f003 030f 	and.w	r3, r3, #15
 800569e:	490a      	ldr	r1, [pc, #40]	; (80056c8 <HAL_RCC_ClockConfig+0x1c0>)
 80056a0:	5ccb      	ldrb	r3, [r1, r3]
 80056a2:	fa22 f303 	lsr.w	r3, r2, r3
 80056a6:	4a09      	ldr	r2, [pc, #36]	; (80056cc <HAL_RCC_ClockConfig+0x1c4>)
 80056a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80056aa:	4b09      	ldr	r3, [pc, #36]	; (80056d0 <HAL_RCC_ClockConfig+0x1c8>)
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	4618      	mov	r0, r3
 80056b0:	f7fd fbc4 	bl	8002e3c <HAL_InitTick>

  return HAL_OK;
 80056b4:	2300      	movs	r3, #0
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3710      	adds	r7, #16
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bd80      	pop	{r7, pc}
 80056be:	bf00      	nop
 80056c0:	40023c00 	.word	0x40023c00
 80056c4:	40023800 	.word	0x40023800
 80056c8:	0800af04 	.word	0x0800af04
 80056cc:	20000090 	.word	0x20000090
 80056d0:	20000094 	.word	0x20000094

080056d4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80056d4:	b480      	push	{r7}
 80056d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80056d8:	4b03      	ldr	r3, [pc, #12]	; (80056e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80056da:	681b      	ldr	r3, [r3, #0]
}
 80056dc:	4618      	mov	r0, r3
 80056de:	46bd      	mov	sp, r7
 80056e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056e4:	4770      	bx	lr
 80056e6:	bf00      	nop
 80056e8:	20000090 	.word	0x20000090

080056ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80056ec:	b580      	push	{r7, lr}
 80056ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80056f0:	f7ff fff0 	bl	80056d4 <HAL_RCC_GetHCLKFreq>
 80056f4:	4602      	mov	r2, r0
 80056f6:	4b05      	ldr	r3, [pc, #20]	; (800570c <HAL_RCC_GetPCLK1Freq+0x20>)
 80056f8:	689b      	ldr	r3, [r3, #8]
 80056fa:	0a9b      	lsrs	r3, r3, #10
 80056fc:	f003 0307 	and.w	r3, r3, #7
 8005700:	4903      	ldr	r1, [pc, #12]	; (8005710 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005702:	5ccb      	ldrb	r3, [r1, r3]
 8005704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005708:	4618      	mov	r0, r3
 800570a:	bd80      	pop	{r7, pc}
 800570c:	40023800 	.word	0x40023800
 8005710:	0800af14 	.word	0x0800af14

08005714 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005718:	f7ff ffdc 	bl	80056d4 <HAL_RCC_GetHCLKFreq>
 800571c:	4602      	mov	r2, r0
 800571e:	4b05      	ldr	r3, [pc, #20]	; (8005734 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	0b5b      	lsrs	r3, r3, #13
 8005724:	f003 0307 	and.w	r3, r3, #7
 8005728:	4903      	ldr	r1, [pc, #12]	; (8005738 <HAL_RCC_GetPCLK2Freq+0x24>)
 800572a:	5ccb      	ldrb	r3, [r1, r3]
 800572c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005730:	4618      	mov	r0, r3
 8005732:	bd80      	pop	{r7, pc}
 8005734:	40023800 	.word	0x40023800
 8005738:	0800af14 	.word	0x0800af14

0800573c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800573c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005740:	b0ae      	sub	sp, #184	; 0xb8
 8005742:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8005744:	2300      	movs	r3, #0
 8005746:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800574a:	2300      	movs	r3, #0
 800574c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8005750:	2300      	movs	r3, #0
 8005752:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8005756:	2300      	movs	r3, #0
 8005758:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800575c:	2300      	movs	r3, #0
 800575e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005762:	4bcb      	ldr	r3, [pc, #812]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f003 030c 	and.w	r3, r3, #12
 800576a:	2b0c      	cmp	r3, #12
 800576c:	f200 8206 	bhi.w	8005b7c <HAL_RCC_GetSysClockFreq+0x440>
 8005770:	a201      	add	r2, pc, #4	; (adr r2, 8005778 <HAL_RCC_GetSysClockFreq+0x3c>)
 8005772:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005776:	bf00      	nop
 8005778:	080057ad 	.word	0x080057ad
 800577c:	08005b7d 	.word	0x08005b7d
 8005780:	08005b7d 	.word	0x08005b7d
 8005784:	08005b7d 	.word	0x08005b7d
 8005788:	080057b5 	.word	0x080057b5
 800578c:	08005b7d 	.word	0x08005b7d
 8005790:	08005b7d 	.word	0x08005b7d
 8005794:	08005b7d 	.word	0x08005b7d
 8005798:	080057bd 	.word	0x080057bd
 800579c:	08005b7d 	.word	0x08005b7d
 80057a0:	08005b7d 	.word	0x08005b7d
 80057a4:	08005b7d 	.word	0x08005b7d
 80057a8:	080059ad 	.word	0x080059ad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80057ac:	4bb9      	ldr	r3, [pc, #740]	; (8005a94 <HAL_RCC_GetSysClockFreq+0x358>)
 80057ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80057b2:	e1e7      	b.n	8005b84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80057b4:	4bb8      	ldr	r3, [pc, #736]	; (8005a98 <HAL_RCC_GetSysClockFreq+0x35c>)
 80057b6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80057ba:	e1e3      	b.n	8005b84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80057bc:	4bb4      	ldr	r3, [pc, #720]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80057c4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80057c8:	4bb1      	ldr	r3, [pc, #708]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d071      	beq.n	80058b8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80057d4:	4bae      	ldr	r3, [pc, #696]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	099b      	lsrs	r3, r3, #6
 80057da:	2200      	movs	r2, #0
 80057dc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80057e0:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 80057e4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80057e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80057ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80057f0:	2300      	movs	r3, #0
 80057f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80057f6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 80057fa:	4622      	mov	r2, r4
 80057fc:	462b      	mov	r3, r5
 80057fe:	f04f 0000 	mov.w	r0, #0
 8005802:	f04f 0100 	mov.w	r1, #0
 8005806:	0159      	lsls	r1, r3, #5
 8005808:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800580c:	0150      	lsls	r0, r2, #5
 800580e:	4602      	mov	r2, r0
 8005810:	460b      	mov	r3, r1
 8005812:	4621      	mov	r1, r4
 8005814:	1a51      	subs	r1, r2, r1
 8005816:	6439      	str	r1, [r7, #64]	; 0x40
 8005818:	4629      	mov	r1, r5
 800581a:	eb63 0301 	sbc.w	r3, r3, r1
 800581e:	647b      	str	r3, [r7, #68]	; 0x44
 8005820:	f04f 0200 	mov.w	r2, #0
 8005824:	f04f 0300 	mov.w	r3, #0
 8005828:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800582c:	4649      	mov	r1, r9
 800582e:	018b      	lsls	r3, r1, #6
 8005830:	4641      	mov	r1, r8
 8005832:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005836:	4641      	mov	r1, r8
 8005838:	018a      	lsls	r2, r1, #6
 800583a:	4641      	mov	r1, r8
 800583c:	1a51      	subs	r1, r2, r1
 800583e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005840:	4649      	mov	r1, r9
 8005842:	eb63 0301 	sbc.w	r3, r3, r1
 8005846:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005848:	f04f 0200 	mov.w	r2, #0
 800584c:	f04f 0300 	mov.w	r3, #0
 8005850:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8005854:	4649      	mov	r1, r9
 8005856:	00cb      	lsls	r3, r1, #3
 8005858:	4641      	mov	r1, r8
 800585a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800585e:	4641      	mov	r1, r8
 8005860:	00ca      	lsls	r2, r1, #3
 8005862:	4610      	mov	r0, r2
 8005864:	4619      	mov	r1, r3
 8005866:	4603      	mov	r3, r0
 8005868:	4622      	mov	r2, r4
 800586a:	189b      	adds	r3, r3, r2
 800586c:	633b      	str	r3, [r7, #48]	; 0x30
 800586e:	462b      	mov	r3, r5
 8005870:	460a      	mov	r2, r1
 8005872:	eb42 0303 	adc.w	r3, r2, r3
 8005876:	637b      	str	r3, [r7, #52]	; 0x34
 8005878:	f04f 0200 	mov.w	r2, #0
 800587c:	f04f 0300 	mov.w	r3, #0
 8005880:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005884:	4629      	mov	r1, r5
 8005886:	024b      	lsls	r3, r1, #9
 8005888:	4621      	mov	r1, r4
 800588a:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800588e:	4621      	mov	r1, r4
 8005890:	024a      	lsls	r2, r1, #9
 8005892:	4610      	mov	r0, r2
 8005894:	4619      	mov	r1, r3
 8005896:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800589a:	2200      	movs	r2, #0
 800589c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80058a0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80058a4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80058a8:	f7fb fa0e 	bl	8000cc8 <__aeabi_uldivmod>
 80058ac:	4602      	mov	r2, r0
 80058ae:	460b      	mov	r3, r1
 80058b0:	4613      	mov	r3, r2
 80058b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80058b6:	e067      	b.n	8005988 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058b8:	4b75      	ldr	r3, [pc, #468]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80058ba:	685b      	ldr	r3, [r3, #4]
 80058bc:	099b      	lsrs	r3, r3, #6
 80058be:	2200      	movs	r2, #0
 80058c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80058c4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80058c8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80058cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80058d0:	67bb      	str	r3, [r7, #120]	; 0x78
 80058d2:	2300      	movs	r3, #0
 80058d4:	67fb      	str	r3, [r7, #124]	; 0x7c
 80058d6:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 80058da:	4622      	mov	r2, r4
 80058dc:	462b      	mov	r3, r5
 80058de:	f04f 0000 	mov.w	r0, #0
 80058e2:	f04f 0100 	mov.w	r1, #0
 80058e6:	0159      	lsls	r1, r3, #5
 80058e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80058ec:	0150      	lsls	r0, r2, #5
 80058ee:	4602      	mov	r2, r0
 80058f0:	460b      	mov	r3, r1
 80058f2:	4621      	mov	r1, r4
 80058f4:	1a51      	subs	r1, r2, r1
 80058f6:	62b9      	str	r1, [r7, #40]	; 0x28
 80058f8:	4629      	mov	r1, r5
 80058fa:	eb63 0301 	sbc.w	r3, r3, r1
 80058fe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005900:	f04f 0200 	mov.w	r2, #0
 8005904:	f04f 0300 	mov.w	r3, #0
 8005908:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800590c:	4649      	mov	r1, r9
 800590e:	018b      	lsls	r3, r1, #6
 8005910:	4641      	mov	r1, r8
 8005912:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005916:	4641      	mov	r1, r8
 8005918:	018a      	lsls	r2, r1, #6
 800591a:	4641      	mov	r1, r8
 800591c:	ebb2 0a01 	subs.w	sl, r2, r1
 8005920:	4649      	mov	r1, r9
 8005922:	eb63 0b01 	sbc.w	fp, r3, r1
 8005926:	f04f 0200 	mov.w	r2, #0
 800592a:	f04f 0300 	mov.w	r3, #0
 800592e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8005932:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8005936:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800593a:	4692      	mov	sl, r2
 800593c:	469b      	mov	fp, r3
 800593e:	4623      	mov	r3, r4
 8005940:	eb1a 0303 	adds.w	r3, sl, r3
 8005944:	623b      	str	r3, [r7, #32]
 8005946:	462b      	mov	r3, r5
 8005948:	eb4b 0303 	adc.w	r3, fp, r3
 800594c:	627b      	str	r3, [r7, #36]	; 0x24
 800594e:	f04f 0200 	mov.w	r2, #0
 8005952:	f04f 0300 	mov.w	r3, #0
 8005956:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800595a:	4629      	mov	r1, r5
 800595c:	028b      	lsls	r3, r1, #10
 800595e:	4621      	mov	r1, r4
 8005960:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005964:	4621      	mov	r1, r4
 8005966:	028a      	lsls	r2, r1, #10
 8005968:	4610      	mov	r0, r2
 800596a:	4619      	mov	r1, r3
 800596c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005970:	2200      	movs	r2, #0
 8005972:	673b      	str	r3, [r7, #112]	; 0x70
 8005974:	677a      	str	r2, [r7, #116]	; 0x74
 8005976:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800597a:	f7fb f9a5 	bl	8000cc8 <__aeabi_uldivmod>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	4613      	mov	r3, r2
 8005984:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005988:	4b41      	ldr	r3, [pc, #260]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	0c1b      	lsrs	r3, r3, #16
 800598e:	f003 0303 	and.w	r3, r3, #3
 8005992:	3301      	adds	r3, #1
 8005994:	005b      	lsls	r3, r3, #1
 8005996:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 800599a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800599e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80059a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80059a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80059aa:	e0eb      	b.n	8005b84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80059ac:	4b38      	ldr	r3, [pc, #224]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80059b4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80059b8:	4b35      	ldr	r3, [pc, #212]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d06b      	beq.n	8005a9c <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80059c4:	4b32      	ldr	r3, [pc, #200]	; (8005a90 <HAL_RCC_GetSysClockFreq+0x354>)
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	099b      	lsrs	r3, r3, #6
 80059ca:	2200      	movs	r2, #0
 80059cc:	66bb      	str	r3, [r7, #104]	; 0x68
 80059ce:	66fa      	str	r2, [r7, #108]	; 0x6c
 80059d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80059d2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80059d6:	663b      	str	r3, [r7, #96]	; 0x60
 80059d8:	2300      	movs	r3, #0
 80059da:	667b      	str	r3, [r7, #100]	; 0x64
 80059dc:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 80059e0:	4622      	mov	r2, r4
 80059e2:	462b      	mov	r3, r5
 80059e4:	f04f 0000 	mov.w	r0, #0
 80059e8:	f04f 0100 	mov.w	r1, #0
 80059ec:	0159      	lsls	r1, r3, #5
 80059ee:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80059f2:	0150      	lsls	r0, r2, #5
 80059f4:	4602      	mov	r2, r0
 80059f6:	460b      	mov	r3, r1
 80059f8:	4621      	mov	r1, r4
 80059fa:	1a51      	subs	r1, r2, r1
 80059fc:	61b9      	str	r1, [r7, #24]
 80059fe:	4629      	mov	r1, r5
 8005a00:	eb63 0301 	sbc.w	r3, r3, r1
 8005a04:	61fb      	str	r3, [r7, #28]
 8005a06:	f04f 0200 	mov.w	r2, #0
 8005a0a:	f04f 0300 	mov.w	r3, #0
 8005a0e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8005a12:	4659      	mov	r1, fp
 8005a14:	018b      	lsls	r3, r1, #6
 8005a16:	4651      	mov	r1, sl
 8005a18:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005a1c:	4651      	mov	r1, sl
 8005a1e:	018a      	lsls	r2, r1, #6
 8005a20:	4651      	mov	r1, sl
 8005a22:	ebb2 0801 	subs.w	r8, r2, r1
 8005a26:	4659      	mov	r1, fp
 8005a28:	eb63 0901 	sbc.w	r9, r3, r1
 8005a2c:	f04f 0200 	mov.w	r2, #0
 8005a30:	f04f 0300 	mov.w	r3, #0
 8005a34:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005a38:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005a3c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005a40:	4690      	mov	r8, r2
 8005a42:	4699      	mov	r9, r3
 8005a44:	4623      	mov	r3, r4
 8005a46:	eb18 0303 	adds.w	r3, r8, r3
 8005a4a:	613b      	str	r3, [r7, #16]
 8005a4c:	462b      	mov	r3, r5
 8005a4e:	eb49 0303 	adc.w	r3, r9, r3
 8005a52:	617b      	str	r3, [r7, #20]
 8005a54:	f04f 0200 	mov.w	r2, #0
 8005a58:	f04f 0300 	mov.w	r3, #0
 8005a5c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8005a60:	4629      	mov	r1, r5
 8005a62:	024b      	lsls	r3, r1, #9
 8005a64:	4621      	mov	r1, r4
 8005a66:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005a6a:	4621      	mov	r1, r4
 8005a6c:	024a      	lsls	r2, r1, #9
 8005a6e:	4610      	mov	r0, r2
 8005a70:	4619      	mov	r1, r3
 8005a72:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005a76:	2200      	movs	r2, #0
 8005a78:	65bb      	str	r3, [r7, #88]	; 0x58
 8005a7a:	65fa      	str	r2, [r7, #92]	; 0x5c
 8005a7c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005a80:	f7fb f922 	bl	8000cc8 <__aeabi_uldivmod>
 8005a84:	4602      	mov	r2, r0
 8005a86:	460b      	mov	r3, r1
 8005a88:	4613      	mov	r3, r2
 8005a8a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005a8e:	e065      	b.n	8005b5c <HAL_RCC_GetSysClockFreq+0x420>
 8005a90:	40023800 	.word	0x40023800
 8005a94:	00f42400 	.word	0x00f42400
 8005a98:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005a9c:	4b3d      	ldr	r3, [pc, #244]	; (8005b94 <HAL_RCC_GetSysClockFreq+0x458>)
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	099b      	lsrs	r3, r3, #6
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	4618      	mov	r0, r3
 8005aa6:	4611      	mov	r1, r2
 8005aa8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005aac:	653b      	str	r3, [r7, #80]	; 0x50
 8005aae:	2300      	movs	r3, #0
 8005ab0:	657b      	str	r3, [r7, #84]	; 0x54
 8005ab2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8005ab6:	4642      	mov	r2, r8
 8005ab8:	464b      	mov	r3, r9
 8005aba:	f04f 0000 	mov.w	r0, #0
 8005abe:	f04f 0100 	mov.w	r1, #0
 8005ac2:	0159      	lsls	r1, r3, #5
 8005ac4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005ac8:	0150      	lsls	r0, r2, #5
 8005aca:	4602      	mov	r2, r0
 8005acc:	460b      	mov	r3, r1
 8005ace:	4641      	mov	r1, r8
 8005ad0:	1a51      	subs	r1, r2, r1
 8005ad2:	60b9      	str	r1, [r7, #8]
 8005ad4:	4649      	mov	r1, r9
 8005ad6:	eb63 0301 	sbc.w	r3, r3, r1
 8005ada:	60fb      	str	r3, [r7, #12]
 8005adc:	f04f 0200 	mov.w	r2, #0
 8005ae0:	f04f 0300 	mov.w	r3, #0
 8005ae4:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8005ae8:	4659      	mov	r1, fp
 8005aea:	018b      	lsls	r3, r1, #6
 8005aec:	4651      	mov	r1, sl
 8005aee:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005af2:	4651      	mov	r1, sl
 8005af4:	018a      	lsls	r2, r1, #6
 8005af6:	4651      	mov	r1, sl
 8005af8:	1a54      	subs	r4, r2, r1
 8005afa:	4659      	mov	r1, fp
 8005afc:	eb63 0501 	sbc.w	r5, r3, r1
 8005b00:	f04f 0200 	mov.w	r2, #0
 8005b04:	f04f 0300 	mov.w	r3, #0
 8005b08:	00eb      	lsls	r3, r5, #3
 8005b0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005b0e:	00e2      	lsls	r2, r4, #3
 8005b10:	4614      	mov	r4, r2
 8005b12:	461d      	mov	r5, r3
 8005b14:	4643      	mov	r3, r8
 8005b16:	18e3      	adds	r3, r4, r3
 8005b18:	603b      	str	r3, [r7, #0]
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	eb45 0303 	adc.w	r3, r5, r3
 8005b20:	607b      	str	r3, [r7, #4]
 8005b22:	f04f 0200 	mov.w	r2, #0
 8005b26:	f04f 0300 	mov.w	r3, #0
 8005b2a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005b2e:	4629      	mov	r1, r5
 8005b30:	028b      	lsls	r3, r1, #10
 8005b32:	4621      	mov	r1, r4
 8005b34:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005b38:	4621      	mov	r1, r4
 8005b3a:	028a      	lsls	r2, r1, #10
 8005b3c:	4610      	mov	r0, r2
 8005b3e:	4619      	mov	r1, r3
 8005b40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005b44:	2200      	movs	r2, #0
 8005b46:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b48:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005b4a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8005b4e:	f7fb f8bb 	bl	8000cc8 <__aeabi_uldivmod>
 8005b52:	4602      	mov	r2, r0
 8005b54:	460b      	mov	r3, r1
 8005b56:	4613      	mov	r3, r2
 8005b58:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8005b5c:	4b0d      	ldr	r3, [pc, #52]	; (8005b94 <HAL_RCC_GetSysClockFreq+0x458>)
 8005b5e:	685b      	ldr	r3, [r3, #4]
 8005b60:	0f1b      	lsrs	r3, r3, #28
 8005b62:	f003 0307 	and.w	r3, r3, #7
 8005b66:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8005b6a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005b6e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8005b72:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b76:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005b7a:	e003      	b.n	8005b84 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005b7c:	4b06      	ldr	r3, [pc, #24]	; (8005b98 <HAL_RCC_GetSysClockFreq+0x45c>)
 8005b7e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8005b82:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005b84:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	37b8      	adds	r7, #184	; 0xb8
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005b92:	bf00      	nop
 8005b94:	40023800 	.word	0x40023800
 8005b98:	00f42400 	.word	0x00f42400

08005b9c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005b9c:	b580      	push	{r7, lr}
 8005b9e:	b086      	sub	sp, #24
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d101      	bne.n	8005bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005baa:	2301      	movs	r3, #1
 8005bac:	e28d      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f003 0301 	and.w	r3, r3, #1
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 8083 	beq.w	8005cc2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005bbc:	4b94      	ldr	r3, [pc, #592]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f003 030c 	and.w	r3, r3, #12
 8005bc4:	2b04      	cmp	r3, #4
 8005bc6:	d019      	beq.n	8005bfc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005bc8:	4b91      	ldr	r3, [pc, #580]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005bca:	689b      	ldr	r3, [r3, #8]
 8005bcc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8005bd0:	2b08      	cmp	r3, #8
 8005bd2:	d106      	bne.n	8005be2 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005bd4:	4b8e      	ldr	r3, [pc, #568]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005bd6:	685b      	ldr	r3, [r3, #4]
 8005bd8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bdc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005be0:	d00c      	beq.n	8005bfc <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005be2:	4b8b      	ldr	r3, [pc, #556]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005be4:	689b      	ldr	r3, [r3, #8]
 8005be6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8005bea:	2b0c      	cmp	r3, #12
 8005bec:	d112      	bne.n	8005c14 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005bee:	4b88      	ldr	r3, [pc, #544]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bf6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005bfa:	d10b      	bne.n	8005c14 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bfc:	4b84      	ldr	r3, [pc, #528]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d05b      	beq.n	8005cc0 <HAL_RCC_OscConfig+0x124>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	685b      	ldr	r3, [r3, #4]
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d157      	bne.n	8005cc0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8005c10:	2301      	movs	r3, #1
 8005c12:	e25a      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	685b      	ldr	r3, [r3, #4]
 8005c18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005c1c:	d106      	bne.n	8005c2c <HAL_RCC_OscConfig+0x90>
 8005c1e:	4b7c      	ldr	r3, [pc, #496]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	4a7b      	ldr	r2, [pc, #492]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c28:	6013      	str	r3, [r2, #0]
 8005c2a:	e01d      	b.n	8005c68 <HAL_RCC_OscConfig+0xcc>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	685b      	ldr	r3, [r3, #4]
 8005c30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005c34:	d10c      	bne.n	8005c50 <HAL_RCC_OscConfig+0xb4>
 8005c36:	4b76      	ldr	r3, [pc, #472]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	4a75      	ldr	r2, [pc, #468]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005c40:	6013      	str	r3, [r2, #0]
 8005c42:	4b73      	ldr	r3, [pc, #460]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a72      	ldr	r2, [pc, #456]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c4c:	6013      	str	r3, [r2, #0]
 8005c4e:	e00b      	b.n	8005c68 <HAL_RCC_OscConfig+0xcc>
 8005c50:	4b6f      	ldr	r3, [pc, #444]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c52:	681b      	ldr	r3, [r3, #0]
 8005c54:	4a6e      	ldr	r2, [pc, #440]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c5a:	6013      	str	r3, [r2, #0]
 8005c5c:	4b6c      	ldr	r3, [pc, #432]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a6b      	ldr	r2, [pc, #428]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	685b      	ldr	r3, [r3, #4]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d013      	beq.n	8005c98 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c70:	f7fd f928 	bl	8002ec4 <HAL_GetTick>
 8005c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c76:	e008      	b.n	8005c8a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005c78:	f7fd f924 	bl	8002ec4 <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	2b64      	cmp	r3, #100	; 0x64
 8005c84:	d901      	bls.n	8005c8a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e21f      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005c8a:	4b61      	ldr	r3, [pc, #388]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d0f0      	beq.n	8005c78 <HAL_RCC_OscConfig+0xdc>
 8005c96:	e014      	b.n	8005cc2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c98:	f7fd f914 	bl	8002ec4 <HAL_GetTick>
 8005c9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005c9e:	e008      	b.n	8005cb2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ca0:	f7fd f910 	bl	8002ec4 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	693b      	ldr	r3, [r7, #16]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	2b64      	cmp	r3, #100	; 0x64
 8005cac:	d901      	bls.n	8005cb2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8005cae:	2303      	movs	r3, #3
 8005cb0:	e20b      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005cb2:	4b57      	ldr	r3, [pc, #348]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d1f0      	bne.n	8005ca0 <HAL_RCC_OscConfig+0x104>
 8005cbe:	e000      	b.n	8005cc2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005cc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	f003 0302 	and.w	r3, r3, #2
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d06f      	beq.n	8005dae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005cce:	4b50      	ldr	r3, [pc, #320]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005cd0:	689b      	ldr	r3, [r3, #8]
 8005cd2:	f003 030c 	and.w	r3, r3, #12
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d017      	beq.n	8005d0a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005cda:	4b4d      	ldr	r3, [pc, #308]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005cdc:	689b      	ldr	r3, [r3, #8]
 8005cde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8005ce2:	2b08      	cmp	r3, #8
 8005ce4:	d105      	bne.n	8005cf2 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005ce6:	4b4a      	ldr	r3, [pc, #296]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d00b      	beq.n	8005d0a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cf2:	4b47      	ldr	r3, [pc, #284]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005cf4:	689b      	ldr	r3, [r3, #8]
 8005cf6:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8005cfa:	2b0c      	cmp	r3, #12
 8005cfc:	d11c      	bne.n	8005d38 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005cfe:	4b44      	ldr	r3, [pc, #272]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005d00:	685b      	ldr	r3, [r3, #4]
 8005d02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d116      	bne.n	8005d38 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d0a:	4b41      	ldr	r3, [pc, #260]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d005      	beq.n	8005d22 <HAL_RCC_OscConfig+0x186>
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	68db      	ldr	r3, [r3, #12]
 8005d1a:	2b01      	cmp	r3, #1
 8005d1c:	d001      	beq.n	8005d22 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8005d1e:	2301      	movs	r3, #1
 8005d20:	e1d3      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d22:	4b3b      	ldr	r3, [pc, #236]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	00db      	lsls	r3, r3, #3
 8005d30:	4937      	ldr	r1, [pc, #220]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005d32:	4313      	orrs	r3, r2
 8005d34:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005d36:	e03a      	b.n	8005dae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	68db      	ldr	r3, [r3, #12]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d020      	beq.n	8005d82 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005d40:	4b34      	ldr	r3, [pc, #208]	; (8005e14 <HAL_RCC_OscConfig+0x278>)
 8005d42:	2201      	movs	r2, #1
 8005d44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d46:	f7fd f8bd 	bl	8002ec4 <HAL_GetTick>
 8005d4a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d4c:	e008      	b.n	8005d60 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d4e:	f7fd f8b9 	bl	8002ec4 <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	2b02      	cmp	r3, #2
 8005d5a:	d901      	bls.n	8005d60 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8005d5c:	2303      	movs	r3, #3
 8005d5e:	e1b4      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d60:	4b2b      	ldr	r3, [pc, #172]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f003 0302 	and.w	r3, r3, #2
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d0f0      	beq.n	8005d4e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005d6c:	4b28      	ldr	r3, [pc, #160]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	691b      	ldr	r3, [r3, #16]
 8005d78:	00db      	lsls	r3, r3, #3
 8005d7a:	4925      	ldr	r1, [pc, #148]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005d7c:	4313      	orrs	r3, r2
 8005d7e:	600b      	str	r3, [r1, #0]
 8005d80:	e015      	b.n	8005dae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005d82:	4b24      	ldr	r3, [pc, #144]	; (8005e14 <HAL_RCC_OscConfig+0x278>)
 8005d84:	2200      	movs	r2, #0
 8005d86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d88:	f7fd f89c 	bl	8002ec4 <HAL_GetTick>
 8005d8c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005d8e:	e008      	b.n	8005da2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005d90:	f7fd f898 	bl	8002ec4 <HAL_GetTick>
 8005d94:	4602      	mov	r2, r0
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	1ad3      	subs	r3, r2, r3
 8005d9a:	2b02      	cmp	r3, #2
 8005d9c:	d901      	bls.n	8005da2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8005d9e:	2303      	movs	r3, #3
 8005da0:	e193      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005da2:	4b1b      	ldr	r3, [pc, #108]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f003 0302 	and.w	r3, r3, #2
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d1f0      	bne.n	8005d90 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 0308 	and.w	r3, r3, #8
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d036      	beq.n	8005e28 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	695b      	ldr	r3, [r3, #20]
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d016      	beq.n	8005df0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005dc2:	4b15      	ldr	r3, [pc, #84]	; (8005e18 <HAL_RCC_OscConfig+0x27c>)
 8005dc4:	2201      	movs	r2, #1
 8005dc6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005dc8:	f7fd f87c 	bl	8002ec4 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005dce:	e008      	b.n	8005de2 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005dd0:	f7fd f878 	bl	8002ec4 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e173      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005de2:	4b0b      	ldr	r3, [pc, #44]	; (8005e10 <HAL_RCC_OscConfig+0x274>)
 8005de4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005de6:	f003 0302 	and.w	r3, r3, #2
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d0f0      	beq.n	8005dd0 <HAL_RCC_OscConfig+0x234>
 8005dee:	e01b      	b.n	8005e28 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005df0:	4b09      	ldr	r3, [pc, #36]	; (8005e18 <HAL_RCC_OscConfig+0x27c>)
 8005df2:	2200      	movs	r2, #0
 8005df4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005df6:	f7fd f865 	bl	8002ec4 <HAL_GetTick>
 8005dfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005dfc:	e00e      	b.n	8005e1c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005dfe:	f7fd f861 	bl	8002ec4 <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	693b      	ldr	r3, [r7, #16]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d907      	bls.n	8005e1c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	e15c      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
 8005e10:	40023800 	.word	0x40023800
 8005e14:	42470000 	.word	0x42470000
 8005e18:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005e1c:	4b8a      	ldr	r3, [pc, #552]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005e1e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005e20:	f003 0302 	and.w	r3, r3, #2
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d1ea      	bne.n	8005dfe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f003 0304 	and.w	r3, r3, #4
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	f000 8097 	beq.w	8005f64 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005e36:	2300      	movs	r3, #0
 8005e38:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005e3a:	4b83      	ldr	r3, [pc, #524]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005e3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d10f      	bne.n	8005e66 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005e46:	2300      	movs	r3, #0
 8005e48:	60bb      	str	r3, [r7, #8]
 8005e4a:	4b7f      	ldr	r3, [pc, #508]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005e4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e4e:	4a7e      	ldr	r2, [pc, #504]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005e50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005e54:	6413      	str	r3, [r2, #64]	; 0x40
 8005e56:	4b7c      	ldr	r3, [pc, #496]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005e58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005e5e:	60bb      	str	r3, [r7, #8]
 8005e60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005e62:	2301      	movs	r3, #1
 8005e64:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e66:	4b79      	ldr	r3, [pc, #484]	; (800604c <HAL_RCC_OscConfig+0x4b0>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d118      	bne.n	8005ea4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005e72:	4b76      	ldr	r3, [pc, #472]	; (800604c <HAL_RCC_OscConfig+0x4b0>)
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	4a75      	ldr	r2, [pc, #468]	; (800604c <HAL_RCC_OscConfig+0x4b0>)
 8005e78:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005e7c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005e7e:	f7fd f821 	bl	8002ec4 <HAL_GetTick>
 8005e82:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e84:	e008      	b.n	8005e98 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005e86:	f7fd f81d 	bl	8002ec4 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	693b      	ldr	r3, [r7, #16]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	2b02      	cmp	r3, #2
 8005e92:	d901      	bls.n	8005e98 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8005e94:	2303      	movs	r3, #3
 8005e96:	e118      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005e98:	4b6c      	ldr	r3, [pc, #432]	; (800604c <HAL_RCC_OscConfig+0x4b0>)
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d0f0      	beq.n	8005e86 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	689b      	ldr	r3, [r3, #8]
 8005ea8:	2b01      	cmp	r3, #1
 8005eaa:	d106      	bne.n	8005eba <HAL_RCC_OscConfig+0x31e>
 8005eac:	4b66      	ldr	r3, [pc, #408]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005eae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eb0:	4a65      	ldr	r2, [pc, #404]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005eb2:	f043 0301 	orr.w	r3, r3, #1
 8005eb6:	6713      	str	r3, [r2, #112]	; 0x70
 8005eb8:	e01c      	b.n	8005ef4 <HAL_RCC_OscConfig+0x358>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	689b      	ldr	r3, [r3, #8]
 8005ebe:	2b05      	cmp	r3, #5
 8005ec0:	d10c      	bne.n	8005edc <HAL_RCC_OscConfig+0x340>
 8005ec2:	4b61      	ldr	r3, [pc, #388]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005ec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ec6:	4a60      	ldr	r2, [pc, #384]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005ec8:	f043 0304 	orr.w	r3, r3, #4
 8005ecc:	6713      	str	r3, [r2, #112]	; 0x70
 8005ece:	4b5e      	ldr	r3, [pc, #376]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005ed0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ed2:	4a5d      	ldr	r2, [pc, #372]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005ed4:	f043 0301 	orr.w	r3, r3, #1
 8005ed8:	6713      	str	r3, [r2, #112]	; 0x70
 8005eda:	e00b      	b.n	8005ef4 <HAL_RCC_OscConfig+0x358>
 8005edc:	4b5a      	ldr	r3, [pc, #360]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005ede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005ee0:	4a59      	ldr	r2, [pc, #356]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005ee2:	f023 0301 	bic.w	r3, r3, #1
 8005ee6:	6713      	str	r3, [r2, #112]	; 0x70
 8005ee8:	4b57      	ldr	r3, [pc, #348]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005eea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005eec:	4a56      	ldr	r2, [pc, #344]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005eee:	f023 0304 	bic.w	r3, r3, #4
 8005ef2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	689b      	ldr	r3, [r3, #8]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d015      	beq.n	8005f28 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005efc:	f7fc ffe2 	bl	8002ec4 <HAL_GetTick>
 8005f00:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f02:	e00a      	b.n	8005f1a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f04:	f7fc ffde 	bl	8002ec4 <HAL_GetTick>
 8005f08:	4602      	mov	r2, r0
 8005f0a:	693b      	ldr	r3, [r7, #16]
 8005f0c:	1ad3      	subs	r3, r2, r3
 8005f0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d901      	bls.n	8005f1a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8005f16:	2303      	movs	r3, #3
 8005f18:	e0d7      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f1a:	4b4b      	ldr	r3, [pc, #300]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f1e:	f003 0302 	and.w	r3, r3, #2
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d0ee      	beq.n	8005f04 <HAL_RCC_OscConfig+0x368>
 8005f26:	e014      	b.n	8005f52 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005f28:	f7fc ffcc 	bl	8002ec4 <HAL_GetTick>
 8005f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f2e:	e00a      	b.n	8005f46 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f30:	f7fc ffc8 	bl	8002ec4 <HAL_GetTick>
 8005f34:	4602      	mov	r2, r0
 8005f36:	693b      	ldr	r3, [r7, #16]
 8005f38:	1ad3      	subs	r3, r2, r3
 8005f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f3e:	4293      	cmp	r3, r2
 8005f40:	d901      	bls.n	8005f46 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8005f42:	2303      	movs	r3, #3
 8005f44:	e0c1      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005f46:	4b40      	ldr	r3, [pc, #256]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005f48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f4a:	f003 0302 	and.w	r3, r3, #2
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d1ee      	bne.n	8005f30 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005f52:	7dfb      	ldrb	r3, [r7, #23]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d105      	bne.n	8005f64 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005f58:	4b3b      	ldr	r3, [pc, #236]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f5c:	4a3a      	ldr	r2, [pc, #232]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005f5e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f62:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	699b      	ldr	r3, [r3, #24]
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	f000 80ad 	beq.w	80060c8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005f6e:	4b36      	ldr	r3, [pc, #216]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005f70:	689b      	ldr	r3, [r3, #8]
 8005f72:	f003 030c 	and.w	r3, r3, #12
 8005f76:	2b08      	cmp	r3, #8
 8005f78:	d060      	beq.n	800603c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	699b      	ldr	r3, [r3, #24]
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d145      	bne.n	800600e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f82:	4b33      	ldr	r3, [pc, #204]	; (8006050 <HAL_RCC_OscConfig+0x4b4>)
 8005f84:	2200      	movs	r2, #0
 8005f86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f88:	f7fc ff9c 	bl	8002ec4 <HAL_GetTick>
 8005f8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f8e:	e008      	b.n	8005fa2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005f90:	f7fc ff98 	bl	8002ec4 <HAL_GetTick>
 8005f94:	4602      	mov	r2, r0
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	1ad3      	subs	r3, r2, r3
 8005f9a:	2b02      	cmp	r3, #2
 8005f9c:	d901      	bls.n	8005fa2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8005f9e:	2303      	movs	r3, #3
 8005fa0:	e093      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005fa2:	4b29      	ldr	r3, [pc, #164]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d1f0      	bne.n	8005f90 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	69da      	ldr	r2, [r3, #28]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a1b      	ldr	r3, [r3, #32]
 8005fb6:	431a      	orrs	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fbc:	019b      	lsls	r3, r3, #6
 8005fbe:	431a      	orrs	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fc4:	085b      	lsrs	r3, r3, #1
 8005fc6:	3b01      	subs	r3, #1
 8005fc8:	041b      	lsls	r3, r3, #16
 8005fca:	431a      	orrs	r2, r3
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fd0:	061b      	lsls	r3, r3, #24
 8005fd2:	431a      	orrs	r2, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fd8:	071b      	lsls	r3, r3, #28
 8005fda:	491b      	ldr	r1, [pc, #108]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8005fdc:	4313      	orrs	r3, r2
 8005fde:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005fe0:	4b1b      	ldr	r3, [pc, #108]	; (8006050 <HAL_RCC_OscConfig+0x4b4>)
 8005fe2:	2201      	movs	r2, #1
 8005fe4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005fe6:	f7fc ff6d 	bl	8002ec4 <HAL_GetTick>
 8005fea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005fec:	e008      	b.n	8006000 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005fee:	f7fc ff69 	bl	8002ec4 <HAL_GetTick>
 8005ff2:	4602      	mov	r2, r0
 8005ff4:	693b      	ldr	r3, [r7, #16]
 8005ff6:	1ad3      	subs	r3, r2, r3
 8005ff8:	2b02      	cmp	r3, #2
 8005ffa:	d901      	bls.n	8006000 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8005ffc:	2303      	movs	r3, #3
 8005ffe:	e064      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006000:	4b11      	ldr	r3, [pc, #68]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006008:	2b00      	cmp	r3, #0
 800600a:	d0f0      	beq.n	8005fee <HAL_RCC_OscConfig+0x452>
 800600c:	e05c      	b.n	80060c8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800600e:	4b10      	ldr	r3, [pc, #64]	; (8006050 <HAL_RCC_OscConfig+0x4b4>)
 8006010:	2200      	movs	r2, #0
 8006012:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006014:	f7fc ff56 	bl	8002ec4 <HAL_GetTick>
 8006018:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800601a:	e008      	b.n	800602e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800601c:	f7fc ff52 	bl	8002ec4 <HAL_GetTick>
 8006020:	4602      	mov	r2, r0
 8006022:	693b      	ldr	r3, [r7, #16]
 8006024:	1ad3      	subs	r3, r2, r3
 8006026:	2b02      	cmp	r3, #2
 8006028:	d901      	bls.n	800602e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800602a:	2303      	movs	r3, #3
 800602c:	e04d      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800602e:	4b06      	ldr	r3, [pc, #24]	; (8006048 <HAL_RCC_OscConfig+0x4ac>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006036:	2b00      	cmp	r3, #0
 8006038:	d1f0      	bne.n	800601c <HAL_RCC_OscConfig+0x480>
 800603a:	e045      	b.n	80060c8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	699b      	ldr	r3, [r3, #24]
 8006040:	2b01      	cmp	r3, #1
 8006042:	d107      	bne.n	8006054 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8006044:	2301      	movs	r3, #1
 8006046:	e040      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
 8006048:	40023800 	.word	0x40023800
 800604c:	40007000 	.word	0x40007000
 8006050:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006054:	4b1f      	ldr	r3, [pc, #124]	; (80060d4 <HAL_RCC_OscConfig+0x538>)
 8006056:	685b      	ldr	r3, [r3, #4]
 8006058:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	699b      	ldr	r3, [r3, #24]
 800605e:	2b01      	cmp	r3, #1
 8006060:	d030      	beq.n	80060c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800606c:	429a      	cmp	r2, r3
 800606e:	d129      	bne.n	80060c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800607a:	429a      	cmp	r2, r3
 800607c:	d122      	bne.n	80060c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800607e:	68fa      	ldr	r2, [r7, #12]
 8006080:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006084:	4013      	ands	r3, r2
 8006086:	687a      	ldr	r2, [r7, #4]
 8006088:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800608a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800608c:	4293      	cmp	r3, r2
 800608e:	d119      	bne.n	80060c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800609a:	085b      	lsrs	r3, r3, #1
 800609c:	3b01      	subs	r3, #1
 800609e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80060a0:	429a      	cmp	r2, r3
 80060a2:	d10f      	bne.n	80060c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060a4:	68fb      	ldr	r3, [r7, #12]
 80060a6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80060b0:	429a      	cmp	r2, r3
 80060b2:	d107      	bne.n	80060c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80060b4:	68fb      	ldr	r3, [r7, #12]
 80060b6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060be:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80060c0:	429a      	cmp	r2, r3
 80060c2:	d001      	beq.n	80060c8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80060c4:	2301      	movs	r3, #1
 80060c6:	e000      	b.n	80060ca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3718      	adds	r7, #24
 80060ce:	46bd      	mov	sp, r7
 80060d0:	bd80      	pop	{r7, pc}
 80060d2:	bf00      	nop
 80060d4:	40023800 	.word	0x40023800

080060d8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80060d8:	b580      	push	{r7, lr}
 80060da:	b082      	sub	sp, #8
 80060dc:	af00      	add	r7, sp, #0
 80060de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d101      	bne.n	80060ea <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80060e6:	2301      	movs	r3, #1
 80060e8:	e041      	b.n	800616e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060f0:	b2db      	uxtb	r3, r3
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d106      	bne.n	8006104 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	2200      	movs	r2, #0
 80060fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80060fe:	6878      	ldr	r0, [r7, #4]
 8006100:	f7fc fc7e 	bl	8002a00 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	2202      	movs	r2, #2
 8006108:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681a      	ldr	r2, [r3, #0]
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	3304      	adds	r3, #4
 8006114:	4619      	mov	r1, r3
 8006116:	4610      	mov	r0, r2
 8006118:	f000 f9b8 	bl	800648c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	2201      	movs	r2, #1
 8006120:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	2201      	movs	r2, #1
 8006128:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	2201      	movs	r2, #1
 8006130:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	2201      	movs	r2, #1
 8006138:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	2201      	movs	r2, #1
 8006140:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	2201      	movs	r2, #1
 8006148:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2201      	movs	r2, #1
 8006150:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	2201      	movs	r2, #1
 8006158:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	2201      	movs	r2, #1
 8006160:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2201      	movs	r2, #1
 8006168:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800616c:	2300      	movs	r3, #0
}
 800616e:	4618      	mov	r0, r3
 8006170:	3708      	adds	r7, #8
 8006172:	46bd      	mov	sp, r7
 8006174:	bd80      	pop	{r7, pc}
	...

08006178 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006178:	b580      	push	{r7, lr}
 800617a:	b084      	sub	sp, #16
 800617c:	af00      	add	r7, sp, #0
 800617e:	6078      	str	r0, [r7, #4]
 8006180:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	2b00      	cmp	r3, #0
 8006186:	d109      	bne.n	800619c <HAL_TIM_PWM_Start+0x24>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800618e:	b2db      	uxtb	r3, r3
 8006190:	2b01      	cmp	r3, #1
 8006192:	bf14      	ite	ne
 8006194:	2301      	movne	r3, #1
 8006196:	2300      	moveq	r3, #0
 8006198:	b2db      	uxtb	r3, r3
 800619a:	e022      	b.n	80061e2 <HAL_TIM_PWM_Start+0x6a>
 800619c:	683b      	ldr	r3, [r7, #0]
 800619e:	2b04      	cmp	r3, #4
 80061a0:	d109      	bne.n	80061b6 <HAL_TIM_PWM_Start+0x3e>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80061a8:	b2db      	uxtb	r3, r3
 80061aa:	2b01      	cmp	r3, #1
 80061ac:	bf14      	ite	ne
 80061ae:	2301      	movne	r3, #1
 80061b0:	2300      	moveq	r3, #0
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	e015      	b.n	80061e2 <HAL_TIM_PWM_Start+0x6a>
 80061b6:	683b      	ldr	r3, [r7, #0]
 80061b8:	2b08      	cmp	r3, #8
 80061ba:	d109      	bne.n	80061d0 <HAL_TIM_PWM_Start+0x58>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	bf14      	ite	ne
 80061c8:	2301      	movne	r3, #1
 80061ca:	2300      	moveq	r3, #0
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	e008      	b.n	80061e2 <HAL_TIM_PWM_Start+0x6a>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	2b01      	cmp	r3, #1
 80061da:	bf14      	ite	ne
 80061dc:	2301      	movne	r3, #1
 80061de:	2300      	moveq	r3, #0
 80061e0:	b2db      	uxtb	r3, r3
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d001      	beq.n	80061ea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80061e6:	2301      	movs	r3, #1
 80061e8:	e07c      	b.n	80062e4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80061ea:	683b      	ldr	r3, [r7, #0]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d104      	bne.n	80061fa <HAL_TIM_PWM_Start+0x82>
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2202      	movs	r2, #2
 80061f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80061f8:	e013      	b.n	8006222 <HAL_TIM_PWM_Start+0xaa>
 80061fa:	683b      	ldr	r3, [r7, #0]
 80061fc:	2b04      	cmp	r3, #4
 80061fe:	d104      	bne.n	800620a <HAL_TIM_PWM_Start+0x92>
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2202      	movs	r2, #2
 8006204:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006208:	e00b      	b.n	8006222 <HAL_TIM_PWM_Start+0xaa>
 800620a:	683b      	ldr	r3, [r7, #0]
 800620c:	2b08      	cmp	r3, #8
 800620e:	d104      	bne.n	800621a <HAL_TIM_PWM_Start+0xa2>
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	2202      	movs	r2, #2
 8006214:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006218:	e003      	b.n	8006222 <HAL_TIM_PWM_Start+0xaa>
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2202      	movs	r2, #2
 800621e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	2201      	movs	r2, #1
 8006228:	6839      	ldr	r1, [r7, #0]
 800622a:	4618      	mov	r0, r3
 800622c:	f000 fb8a 	bl	8006944 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	4a2d      	ldr	r2, [pc, #180]	; (80062ec <HAL_TIM_PWM_Start+0x174>)
 8006236:	4293      	cmp	r3, r2
 8006238:	d004      	beq.n	8006244 <HAL_TIM_PWM_Start+0xcc>
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	4a2c      	ldr	r2, [pc, #176]	; (80062f0 <HAL_TIM_PWM_Start+0x178>)
 8006240:	4293      	cmp	r3, r2
 8006242:	d101      	bne.n	8006248 <HAL_TIM_PWM_Start+0xd0>
 8006244:	2301      	movs	r3, #1
 8006246:	e000      	b.n	800624a <HAL_TIM_PWM_Start+0xd2>
 8006248:	2300      	movs	r3, #0
 800624a:	2b00      	cmp	r3, #0
 800624c:	d007      	beq.n	800625e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	681b      	ldr	r3, [r3, #0]
 8006252:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800625c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	4a22      	ldr	r2, [pc, #136]	; (80062ec <HAL_TIM_PWM_Start+0x174>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d022      	beq.n	80062ae <HAL_TIM_PWM_Start+0x136>
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006270:	d01d      	beq.n	80062ae <HAL_TIM_PWM_Start+0x136>
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	4a1f      	ldr	r2, [pc, #124]	; (80062f4 <HAL_TIM_PWM_Start+0x17c>)
 8006278:	4293      	cmp	r3, r2
 800627a:	d018      	beq.n	80062ae <HAL_TIM_PWM_Start+0x136>
 800627c:	687b      	ldr	r3, [r7, #4]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a1d      	ldr	r2, [pc, #116]	; (80062f8 <HAL_TIM_PWM_Start+0x180>)
 8006282:	4293      	cmp	r3, r2
 8006284:	d013      	beq.n	80062ae <HAL_TIM_PWM_Start+0x136>
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	4a1c      	ldr	r2, [pc, #112]	; (80062fc <HAL_TIM_PWM_Start+0x184>)
 800628c:	4293      	cmp	r3, r2
 800628e:	d00e      	beq.n	80062ae <HAL_TIM_PWM_Start+0x136>
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4a16      	ldr	r2, [pc, #88]	; (80062f0 <HAL_TIM_PWM_Start+0x178>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d009      	beq.n	80062ae <HAL_TIM_PWM_Start+0x136>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	4a18      	ldr	r2, [pc, #96]	; (8006300 <HAL_TIM_PWM_Start+0x188>)
 80062a0:	4293      	cmp	r3, r2
 80062a2:	d004      	beq.n	80062ae <HAL_TIM_PWM_Start+0x136>
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	4a16      	ldr	r2, [pc, #88]	; (8006304 <HAL_TIM_PWM_Start+0x18c>)
 80062aa:	4293      	cmp	r3, r2
 80062ac:	d111      	bne.n	80062d2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	689b      	ldr	r3, [r3, #8]
 80062b4:	f003 0307 	and.w	r3, r3, #7
 80062b8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	2b06      	cmp	r3, #6
 80062be:	d010      	beq.n	80062e2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f042 0201 	orr.w	r2, r2, #1
 80062ce:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80062d0:	e007      	b.n	80062e2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f042 0201 	orr.w	r2, r2, #1
 80062e0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80062e2:	2300      	movs	r3, #0
}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3710      	adds	r7, #16
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}
 80062ec:	40010000 	.word	0x40010000
 80062f0:	40010400 	.word	0x40010400
 80062f4:	40000400 	.word	0x40000400
 80062f8:	40000800 	.word	0x40000800
 80062fc:	40000c00 	.word	0x40000c00
 8006300:	40014000 	.word	0x40014000
 8006304:	40001800 	.word	0x40001800

08006308 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b086      	sub	sp, #24
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006314:	2300      	movs	r3, #0
 8006316:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800631e:	2b01      	cmp	r3, #1
 8006320:	d101      	bne.n	8006326 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006322:	2302      	movs	r3, #2
 8006324:	e0ae      	b.n	8006484 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	2201      	movs	r2, #1
 800632a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	2b0c      	cmp	r3, #12
 8006332:	f200 809f 	bhi.w	8006474 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006336:	a201      	add	r2, pc, #4	; (adr r2, 800633c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006338:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800633c:	08006371 	.word	0x08006371
 8006340:	08006475 	.word	0x08006475
 8006344:	08006475 	.word	0x08006475
 8006348:	08006475 	.word	0x08006475
 800634c:	080063b1 	.word	0x080063b1
 8006350:	08006475 	.word	0x08006475
 8006354:	08006475 	.word	0x08006475
 8006358:	08006475 	.word	0x08006475
 800635c:	080063f3 	.word	0x080063f3
 8006360:	08006475 	.word	0x08006475
 8006364:	08006475 	.word	0x08006475
 8006368:	08006475 	.word	0x08006475
 800636c:	08006433 	.word	0x08006433
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	68b9      	ldr	r1, [r7, #8]
 8006376:	4618      	mov	r0, r3
 8006378:	f000 f934 	bl	80065e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	699a      	ldr	r2, [r3, #24]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f042 0208 	orr.w	r2, r2, #8
 800638a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800638c:	68fb      	ldr	r3, [r7, #12]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	699a      	ldr	r2, [r3, #24]
 8006392:	68fb      	ldr	r3, [r7, #12]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f022 0204 	bic.w	r2, r2, #4
 800639a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	6999      	ldr	r1, [r3, #24]
 80063a2:	68bb      	ldr	r3, [r7, #8]
 80063a4:	691a      	ldr	r2, [r3, #16]
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	430a      	orrs	r2, r1
 80063ac:	619a      	str	r2, [r3, #24]
      break;
 80063ae:	e064      	b.n	800647a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80063b0:	68fb      	ldr	r3, [r7, #12]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	68b9      	ldr	r1, [r7, #8]
 80063b6:	4618      	mov	r0, r3
 80063b8:	f000 f984 	bl	80066c4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80063bc:	68fb      	ldr	r3, [r7, #12]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	699a      	ldr	r2, [r3, #24]
 80063c2:	68fb      	ldr	r3, [r7, #12]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80063ca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	699a      	ldr	r2, [r3, #24]
 80063d2:	68fb      	ldr	r3, [r7, #12]
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80063da:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	6999      	ldr	r1, [r3, #24]
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	021a      	lsls	r2, r3, #8
 80063e8:	68fb      	ldr	r3, [r7, #12]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	430a      	orrs	r2, r1
 80063ee:	619a      	str	r2, [r3, #24]
      break;
 80063f0:	e043      	b.n	800647a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80063f2:	68fb      	ldr	r3, [r7, #12]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	68b9      	ldr	r1, [r7, #8]
 80063f8:	4618      	mov	r0, r3
 80063fa:	f000 f9d9 	bl	80067b0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	69da      	ldr	r2, [r3, #28]
 8006404:	68fb      	ldr	r3, [r7, #12]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f042 0208 	orr.w	r2, r2, #8
 800640c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	69da      	ldr	r2, [r3, #28]
 8006414:	68fb      	ldr	r3, [r7, #12]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f022 0204 	bic.w	r2, r2, #4
 800641c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	69d9      	ldr	r1, [r3, #28]
 8006424:	68bb      	ldr	r3, [r7, #8]
 8006426:	691a      	ldr	r2, [r3, #16]
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	430a      	orrs	r2, r1
 800642e:	61da      	str	r2, [r3, #28]
      break;
 8006430:	e023      	b.n	800647a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006432:	68fb      	ldr	r3, [r7, #12]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	68b9      	ldr	r1, [r7, #8]
 8006438:	4618      	mov	r0, r3
 800643a:	f000 fa2d 	bl	8006898 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	69da      	ldr	r2, [r3, #28]
 8006444:	68fb      	ldr	r3, [r7, #12]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800644c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	69da      	ldr	r2, [r3, #28]
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800645c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800645e:	68fb      	ldr	r3, [r7, #12]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	69d9      	ldr	r1, [r3, #28]
 8006464:	68bb      	ldr	r3, [r7, #8]
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	021a      	lsls	r2, r3, #8
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	430a      	orrs	r2, r1
 8006470:	61da      	str	r2, [r3, #28]
      break;
 8006472:	e002      	b.n	800647a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006474:	2301      	movs	r3, #1
 8006476:	75fb      	strb	r3, [r7, #23]
      break;
 8006478:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800647a:	68fb      	ldr	r3, [r7, #12]
 800647c:	2200      	movs	r2, #0
 800647e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006482:	7dfb      	ldrb	r3, [r7, #23]
}
 8006484:	4618      	mov	r0, r3
 8006486:	3718      	adds	r7, #24
 8006488:	46bd      	mov	sp, r7
 800648a:	bd80      	pop	{r7, pc}

0800648c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800648c:	b480      	push	{r7}
 800648e:	b085      	sub	sp, #20
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	4a46      	ldr	r2, [pc, #280]	; (80065b8 <TIM_Base_SetConfig+0x12c>)
 80064a0:	4293      	cmp	r3, r2
 80064a2:	d013      	beq.n	80064cc <TIM_Base_SetConfig+0x40>
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064aa:	d00f      	beq.n	80064cc <TIM_Base_SetConfig+0x40>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	4a43      	ldr	r2, [pc, #268]	; (80065bc <TIM_Base_SetConfig+0x130>)
 80064b0:	4293      	cmp	r3, r2
 80064b2:	d00b      	beq.n	80064cc <TIM_Base_SetConfig+0x40>
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	4a42      	ldr	r2, [pc, #264]	; (80065c0 <TIM_Base_SetConfig+0x134>)
 80064b8:	4293      	cmp	r3, r2
 80064ba:	d007      	beq.n	80064cc <TIM_Base_SetConfig+0x40>
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	4a41      	ldr	r2, [pc, #260]	; (80065c4 <TIM_Base_SetConfig+0x138>)
 80064c0:	4293      	cmp	r3, r2
 80064c2:	d003      	beq.n	80064cc <TIM_Base_SetConfig+0x40>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	4a40      	ldr	r2, [pc, #256]	; (80065c8 <TIM_Base_SetConfig+0x13c>)
 80064c8:	4293      	cmp	r3, r2
 80064ca:	d108      	bne.n	80064de <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80064d2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80064d4:	683b      	ldr	r3, [r7, #0]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	68fa      	ldr	r2, [r7, #12]
 80064da:	4313      	orrs	r3, r2
 80064dc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	4a35      	ldr	r2, [pc, #212]	; (80065b8 <TIM_Base_SetConfig+0x12c>)
 80064e2:	4293      	cmp	r3, r2
 80064e4:	d02b      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80064ec:	d027      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	4a32      	ldr	r2, [pc, #200]	; (80065bc <TIM_Base_SetConfig+0x130>)
 80064f2:	4293      	cmp	r3, r2
 80064f4:	d023      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	4a31      	ldr	r2, [pc, #196]	; (80065c0 <TIM_Base_SetConfig+0x134>)
 80064fa:	4293      	cmp	r3, r2
 80064fc:	d01f      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a30      	ldr	r2, [pc, #192]	; (80065c4 <TIM_Base_SetConfig+0x138>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d01b      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a2f      	ldr	r2, [pc, #188]	; (80065c8 <TIM_Base_SetConfig+0x13c>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d017      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a2e      	ldr	r2, [pc, #184]	; (80065cc <TIM_Base_SetConfig+0x140>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d013      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a2d      	ldr	r2, [pc, #180]	; (80065d0 <TIM_Base_SetConfig+0x144>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d00f      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	4a2c      	ldr	r2, [pc, #176]	; (80065d4 <TIM_Base_SetConfig+0x148>)
 8006522:	4293      	cmp	r3, r2
 8006524:	d00b      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	4a2b      	ldr	r2, [pc, #172]	; (80065d8 <TIM_Base_SetConfig+0x14c>)
 800652a:	4293      	cmp	r3, r2
 800652c:	d007      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	4a2a      	ldr	r2, [pc, #168]	; (80065dc <TIM_Base_SetConfig+0x150>)
 8006532:	4293      	cmp	r3, r2
 8006534:	d003      	beq.n	800653e <TIM_Base_SetConfig+0xb2>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	4a29      	ldr	r2, [pc, #164]	; (80065e0 <TIM_Base_SetConfig+0x154>)
 800653a:	4293      	cmp	r3, r2
 800653c:	d108      	bne.n	8006550 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006544:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	68db      	ldr	r3, [r3, #12]
 800654a:	68fa      	ldr	r2, [r7, #12]
 800654c:	4313      	orrs	r3, r2
 800654e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006556:	683b      	ldr	r3, [r7, #0]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	4313      	orrs	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	68fa      	ldr	r2, [r7, #12]
 8006562:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006564:	683b      	ldr	r3, [r7, #0]
 8006566:	689a      	ldr	r2, [r3, #8]
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800656c:	683b      	ldr	r3, [r7, #0]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	4a10      	ldr	r2, [pc, #64]	; (80065b8 <TIM_Base_SetConfig+0x12c>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d003      	beq.n	8006584 <TIM_Base_SetConfig+0xf8>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a12      	ldr	r2, [pc, #72]	; (80065c8 <TIM_Base_SetConfig+0x13c>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d103      	bne.n	800658c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006584:	683b      	ldr	r3, [r7, #0]
 8006586:	691a      	ldr	r2, [r3, #16]
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	2201      	movs	r2, #1
 8006590:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	691b      	ldr	r3, [r3, #16]
 8006596:	f003 0301 	and.w	r3, r3, #1
 800659a:	2b01      	cmp	r3, #1
 800659c:	d105      	bne.n	80065aa <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	691b      	ldr	r3, [r3, #16]
 80065a2:	f023 0201 	bic.w	r2, r3, #1
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	611a      	str	r2, [r3, #16]
  }
}
 80065aa:	bf00      	nop
 80065ac:	3714      	adds	r7, #20
 80065ae:	46bd      	mov	sp, r7
 80065b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b4:	4770      	bx	lr
 80065b6:	bf00      	nop
 80065b8:	40010000 	.word	0x40010000
 80065bc:	40000400 	.word	0x40000400
 80065c0:	40000800 	.word	0x40000800
 80065c4:	40000c00 	.word	0x40000c00
 80065c8:	40010400 	.word	0x40010400
 80065cc:	40014000 	.word	0x40014000
 80065d0:	40014400 	.word	0x40014400
 80065d4:	40014800 	.word	0x40014800
 80065d8:	40001800 	.word	0x40001800
 80065dc:	40001c00 	.word	0x40001c00
 80065e0:	40002000 	.word	0x40002000

080065e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b087      	sub	sp, #28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	6078      	str	r0, [r7, #4]
 80065ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	6a1b      	ldr	r3, [r3, #32]
 80065f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6a1b      	ldr	r3, [r3, #32]
 80065f8:	f023 0201 	bic.w	r2, r3, #1
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	685b      	ldr	r3, [r3, #4]
 8006604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	699b      	ldr	r3, [r3, #24]
 800660a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800660c:	68fb      	ldr	r3, [r7, #12]
 800660e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	f023 0303 	bic.w	r3, r3, #3
 800661a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800661c:	683b      	ldr	r3, [r7, #0]
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	68fa      	ldr	r2, [r7, #12]
 8006622:	4313      	orrs	r3, r2
 8006624:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f023 0302 	bic.w	r3, r3, #2
 800662c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800662e:	683b      	ldr	r3, [r7, #0]
 8006630:	689b      	ldr	r3, [r3, #8]
 8006632:	697a      	ldr	r2, [r7, #20]
 8006634:	4313      	orrs	r3, r2
 8006636:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	4a20      	ldr	r2, [pc, #128]	; (80066bc <TIM_OC1_SetConfig+0xd8>)
 800663c:	4293      	cmp	r3, r2
 800663e:	d003      	beq.n	8006648 <TIM_OC1_SetConfig+0x64>
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a1f      	ldr	r2, [pc, #124]	; (80066c0 <TIM_OC1_SetConfig+0xdc>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d10c      	bne.n	8006662 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f023 0308 	bic.w	r3, r3, #8
 800664e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	68db      	ldr	r3, [r3, #12]
 8006654:	697a      	ldr	r2, [r7, #20]
 8006656:	4313      	orrs	r3, r2
 8006658:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800665a:	697b      	ldr	r3, [r7, #20]
 800665c:	f023 0304 	bic.w	r3, r3, #4
 8006660:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	4a15      	ldr	r2, [pc, #84]	; (80066bc <TIM_OC1_SetConfig+0xd8>)
 8006666:	4293      	cmp	r3, r2
 8006668:	d003      	beq.n	8006672 <TIM_OC1_SetConfig+0x8e>
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	4a14      	ldr	r2, [pc, #80]	; (80066c0 <TIM_OC1_SetConfig+0xdc>)
 800666e:	4293      	cmp	r3, r2
 8006670:	d111      	bne.n	8006696 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006678:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006680:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006682:	683b      	ldr	r3, [r7, #0]
 8006684:	695b      	ldr	r3, [r3, #20]
 8006686:	693a      	ldr	r2, [r7, #16]
 8006688:	4313      	orrs	r3, r2
 800668a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	699b      	ldr	r3, [r3, #24]
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	4313      	orrs	r3, r2
 8006694:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	68fa      	ldr	r2, [r7, #12]
 80066a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	685a      	ldr	r2, [r3, #4]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	697a      	ldr	r2, [r7, #20]
 80066ae:	621a      	str	r2, [r3, #32]
}
 80066b0:	bf00      	nop
 80066b2:	371c      	adds	r7, #28
 80066b4:	46bd      	mov	sp, r7
 80066b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ba:	4770      	bx	lr
 80066bc:	40010000 	.word	0x40010000
 80066c0:	40010400 	.word	0x40010400

080066c4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066c4:	b480      	push	{r7}
 80066c6:	b087      	sub	sp, #28
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	6078      	str	r0, [r7, #4]
 80066cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	6a1b      	ldr	r3, [r3, #32]
 80066d2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a1b      	ldr	r3, [r3, #32]
 80066d8:	f023 0210 	bic.w	r2, r3, #16
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	685b      	ldr	r3, [r3, #4]
 80066e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	699b      	ldr	r3, [r3, #24]
 80066ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80066ec:	68fb      	ldr	r3, [r7, #12]
 80066ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80066f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80066f4:	68fb      	ldr	r3, [r7, #12]
 80066f6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066fa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	021b      	lsls	r3, r3, #8
 8006702:	68fa      	ldr	r2, [r7, #12]
 8006704:	4313      	orrs	r3, r2
 8006706:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006708:	697b      	ldr	r3, [r7, #20]
 800670a:	f023 0320 	bic.w	r3, r3, #32
 800670e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006710:	683b      	ldr	r3, [r7, #0]
 8006712:	689b      	ldr	r3, [r3, #8]
 8006714:	011b      	lsls	r3, r3, #4
 8006716:	697a      	ldr	r2, [r7, #20]
 8006718:	4313      	orrs	r3, r2
 800671a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	4a22      	ldr	r2, [pc, #136]	; (80067a8 <TIM_OC2_SetConfig+0xe4>)
 8006720:	4293      	cmp	r3, r2
 8006722:	d003      	beq.n	800672c <TIM_OC2_SetConfig+0x68>
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	4a21      	ldr	r2, [pc, #132]	; (80067ac <TIM_OC2_SetConfig+0xe8>)
 8006728:	4293      	cmp	r3, r2
 800672a:	d10d      	bne.n	8006748 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800672c:	697b      	ldr	r3, [r7, #20]
 800672e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006732:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	011b      	lsls	r3, r3, #4
 800673a:	697a      	ldr	r2, [r7, #20]
 800673c:	4313      	orrs	r3, r2
 800673e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006740:	697b      	ldr	r3, [r7, #20]
 8006742:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006746:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	4a17      	ldr	r2, [pc, #92]	; (80067a8 <TIM_OC2_SetConfig+0xe4>)
 800674c:	4293      	cmp	r3, r2
 800674e:	d003      	beq.n	8006758 <TIM_OC2_SetConfig+0x94>
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	4a16      	ldr	r2, [pc, #88]	; (80067ac <TIM_OC2_SetConfig+0xe8>)
 8006754:	4293      	cmp	r3, r2
 8006756:	d113      	bne.n	8006780 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006758:	693b      	ldr	r3, [r7, #16]
 800675a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800675e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006760:	693b      	ldr	r3, [r7, #16]
 8006762:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006766:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006768:	683b      	ldr	r3, [r7, #0]
 800676a:	695b      	ldr	r3, [r3, #20]
 800676c:	009b      	lsls	r3, r3, #2
 800676e:	693a      	ldr	r2, [r7, #16]
 8006770:	4313      	orrs	r3, r2
 8006772:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006774:	683b      	ldr	r3, [r7, #0]
 8006776:	699b      	ldr	r3, [r3, #24]
 8006778:	009b      	lsls	r3, r3, #2
 800677a:	693a      	ldr	r2, [r7, #16]
 800677c:	4313      	orrs	r3, r2
 800677e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	693a      	ldr	r2, [r7, #16]
 8006784:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	68fa      	ldr	r2, [r7, #12]
 800678a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	685a      	ldr	r2, [r3, #4]
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	697a      	ldr	r2, [r7, #20]
 8006798:	621a      	str	r2, [r3, #32]
}
 800679a:	bf00      	nop
 800679c:	371c      	adds	r7, #28
 800679e:	46bd      	mov	sp, r7
 80067a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067a4:	4770      	bx	lr
 80067a6:	bf00      	nop
 80067a8:	40010000 	.word	0x40010000
 80067ac:	40010400 	.word	0x40010400

080067b0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067b0:	b480      	push	{r7}
 80067b2:	b087      	sub	sp, #28
 80067b4:	af00      	add	r7, sp, #0
 80067b6:	6078      	str	r0, [r7, #4]
 80067b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a1b      	ldr	r3, [r3, #32]
 80067be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	6a1b      	ldr	r3, [r3, #32]
 80067c4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	685b      	ldr	r3, [r3, #4]
 80067d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	69db      	ldr	r3, [r3, #28]
 80067d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	f023 0303 	bic.w	r3, r3, #3
 80067e6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	68fa      	ldr	r2, [r7, #12]
 80067ee:	4313      	orrs	r3, r2
 80067f0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80067f2:	697b      	ldr	r3, [r7, #20]
 80067f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80067f8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80067fa:	683b      	ldr	r3, [r7, #0]
 80067fc:	689b      	ldr	r3, [r3, #8]
 80067fe:	021b      	lsls	r3, r3, #8
 8006800:	697a      	ldr	r2, [r7, #20]
 8006802:	4313      	orrs	r3, r2
 8006804:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	4a21      	ldr	r2, [pc, #132]	; (8006890 <TIM_OC3_SetConfig+0xe0>)
 800680a:	4293      	cmp	r3, r2
 800680c:	d003      	beq.n	8006816 <TIM_OC3_SetConfig+0x66>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	4a20      	ldr	r2, [pc, #128]	; (8006894 <TIM_OC3_SetConfig+0xe4>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d10d      	bne.n	8006832 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006816:	697b      	ldr	r3, [r7, #20]
 8006818:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800681c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800681e:	683b      	ldr	r3, [r7, #0]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	021b      	lsls	r3, r3, #8
 8006824:	697a      	ldr	r2, [r7, #20]
 8006826:	4313      	orrs	r3, r2
 8006828:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006830:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	4a16      	ldr	r2, [pc, #88]	; (8006890 <TIM_OC3_SetConfig+0xe0>)
 8006836:	4293      	cmp	r3, r2
 8006838:	d003      	beq.n	8006842 <TIM_OC3_SetConfig+0x92>
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	4a15      	ldr	r2, [pc, #84]	; (8006894 <TIM_OC3_SetConfig+0xe4>)
 800683e:	4293      	cmp	r3, r2
 8006840:	d113      	bne.n	800686a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006842:	693b      	ldr	r3, [r7, #16]
 8006844:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006848:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800684a:	693b      	ldr	r3, [r7, #16]
 800684c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006850:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006852:	683b      	ldr	r3, [r7, #0]
 8006854:	695b      	ldr	r3, [r3, #20]
 8006856:	011b      	lsls	r3, r3, #4
 8006858:	693a      	ldr	r2, [r7, #16]
 800685a:	4313      	orrs	r3, r2
 800685c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800685e:	683b      	ldr	r3, [r7, #0]
 8006860:	699b      	ldr	r3, [r3, #24]
 8006862:	011b      	lsls	r3, r3, #4
 8006864:	693a      	ldr	r2, [r7, #16]
 8006866:	4313      	orrs	r3, r2
 8006868:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	693a      	ldr	r2, [r7, #16]
 800686e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	68fa      	ldr	r2, [r7, #12]
 8006874:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006876:	683b      	ldr	r3, [r7, #0]
 8006878:	685a      	ldr	r2, [r3, #4]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	697a      	ldr	r2, [r7, #20]
 8006882:	621a      	str	r2, [r3, #32]
}
 8006884:	bf00      	nop
 8006886:	371c      	adds	r7, #28
 8006888:	46bd      	mov	sp, r7
 800688a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800688e:	4770      	bx	lr
 8006890:	40010000 	.word	0x40010000
 8006894:	40010400 	.word	0x40010400

08006898 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006898:	b480      	push	{r7}
 800689a:	b087      	sub	sp, #28
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
 80068a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	6a1b      	ldr	r3, [r3, #32]
 80068a6:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6a1b      	ldr	r3, [r3, #32]
 80068ac:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	685b      	ldr	r3, [r3, #4]
 80068b8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	69db      	ldr	r3, [r3, #28]
 80068be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80068c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80068ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80068d0:	683b      	ldr	r3, [r7, #0]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	021b      	lsls	r3, r3, #8
 80068d6:	68fa      	ldr	r2, [r7, #12]
 80068d8:	4313      	orrs	r3, r2
 80068da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80068dc:	693b      	ldr	r3, [r7, #16]
 80068de:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80068e2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	689b      	ldr	r3, [r3, #8]
 80068e8:	031b      	lsls	r3, r3, #12
 80068ea:	693a      	ldr	r2, [r7, #16]
 80068ec:	4313      	orrs	r3, r2
 80068ee:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a12      	ldr	r2, [pc, #72]	; (800693c <TIM_OC4_SetConfig+0xa4>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d003      	beq.n	8006900 <TIM_OC4_SetConfig+0x68>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a11      	ldr	r2, [pc, #68]	; (8006940 <TIM_OC4_SetConfig+0xa8>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d109      	bne.n	8006914 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006906:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006908:	683b      	ldr	r3, [r7, #0]
 800690a:	695b      	ldr	r3, [r3, #20]
 800690c:	019b      	lsls	r3, r3, #6
 800690e:	697a      	ldr	r2, [r7, #20]
 8006910:	4313      	orrs	r3, r2
 8006912:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	697a      	ldr	r2, [r7, #20]
 8006918:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	68fa      	ldr	r2, [r7, #12]
 800691e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006920:	683b      	ldr	r3, [r7, #0]
 8006922:	685a      	ldr	r2, [r3, #4]
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	693a      	ldr	r2, [r7, #16]
 800692c:	621a      	str	r2, [r3, #32]
}
 800692e:	bf00      	nop
 8006930:	371c      	adds	r7, #28
 8006932:	46bd      	mov	sp, r7
 8006934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006938:	4770      	bx	lr
 800693a:	bf00      	nop
 800693c:	40010000 	.word	0x40010000
 8006940:	40010400 	.word	0x40010400

08006944 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006944:	b480      	push	{r7}
 8006946:	b087      	sub	sp, #28
 8006948:	af00      	add	r7, sp, #0
 800694a:	60f8      	str	r0, [r7, #12]
 800694c:	60b9      	str	r1, [r7, #8]
 800694e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	f003 031f 	and.w	r3, r3, #31
 8006956:	2201      	movs	r2, #1
 8006958:	fa02 f303 	lsl.w	r3, r2, r3
 800695c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	6a1a      	ldr	r2, [r3, #32]
 8006962:	697b      	ldr	r3, [r7, #20]
 8006964:	43db      	mvns	r3, r3
 8006966:	401a      	ands	r2, r3
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800696c:	68fb      	ldr	r3, [r7, #12]
 800696e:	6a1a      	ldr	r2, [r3, #32]
 8006970:	68bb      	ldr	r3, [r7, #8]
 8006972:	f003 031f 	and.w	r3, r3, #31
 8006976:	6879      	ldr	r1, [r7, #4]
 8006978:	fa01 f303 	lsl.w	r3, r1, r3
 800697c:	431a      	orrs	r2, r3
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	621a      	str	r2, [r3, #32]
}
 8006982:	bf00      	nop
 8006984:	371c      	adds	r7, #28
 8006986:	46bd      	mov	sp, r7
 8006988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800698c:	4770      	bx	lr
	...

08006990 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006990:	b480      	push	{r7}
 8006992:	b085      	sub	sp, #20
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80069a0:	2b01      	cmp	r3, #1
 80069a2:	d101      	bne.n	80069a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069a4:	2302      	movs	r3, #2
 80069a6:	e05a      	b.n	8006a5e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2201      	movs	r2, #1
 80069ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	2202      	movs	r2, #2
 80069b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	681b      	ldr	r3, [r3, #0]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	689b      	ldr	r3, [r3, #8]
 80069c6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80069c8:	68fb      	ldr	r3, [r7, #12]
 80069ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069ce:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	4313      	orrs	r3, r2
 80069d8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	681b      	ldr	r3, [r3, #0]
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	4a21      	ldr	r2, [pc, #132]	; (8006a6c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80069e8:	4293      	cmp	r3, r2
 80069ea:	d022      	beq.n	8006a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80069f4:	d01d      	beq.n	8006a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	4a1d      	ldr	r2, [pc, #116]	; (8006a70 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80069fc:	4293      	cmp	r3, r2
 80069fe:	d018      	beq.n	8006a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	4a1b      	ldr	r2, [pc, #108]	; (8006a74 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a06:	4293      	cmp	r3, r2
 8006a08:	d013      	beq.n	8006a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	681b      	ldr	r3, [r3, #0]
 8006a0e:	4a1a      	ldr	r2, [pc, #104]	; (8006a78 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d00e      	beq.n	8006a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4a18      	ldr	r2, [pc, #96]	; (8006a7c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a1a:	4293      	cmp	r3, r2
 8006a1c:	d009      	beq.n	8006a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	681b      	ldr	r3, [r3, #0]
 8006a22:	4a17      	ldr	r2, [pc, #92]	; (8006a80 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d004      	beq.n	8006a32 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	4a15      	ldr	r2, [pc, #84]	; (8006a84 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a2e:	4293      	cmp	r3, r2
 8006a30:	d10c      	bne.n	8006a4c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006a38:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a3a:	683b      	ldr	r3, [r7, #0]
 8006a3c:	685b      	ldr	r3, [r3, #4]
 8006a3e:	68ba      	ldr	r2, [r7, #8]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	68ba      	ldr	r2, [r7, #8]
 8006a4a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006a4c:	687b      	ldr	r3, [r7, #4]
 8006a4e:	2201      	movs	r2, #1
 8006a50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	2200      	movs	r2, #0
 8006a58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006a5c:	2300      	movs	r3, #0
}
 8006a5e:	4618      	mov	r0, r3
 8006a60:	3714      	adds	r7, #20
 8006a62:	46bd      	mov	sp, r7
 8006a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a68:	4770      	bx	lr
 8006a6a:	bf00      	nop
 8006a6c:	40010000 	.word	0x40010000
 8006a70:	40000400 	.word	0x40000400
 8006a74:	40000800 	.word	0x40000800
 8006a78:	40000c00 	.word	0x40000c00
 8006a7c:	40010400 	.word	0x40010400
 8006a80:	40014000 	.word	0x40014000
 8006a84:	40001800 	.word	0x40001800

08006a88 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a88:	b580      	push	{r7, lr}
 8006a8a:	b082      	sub	sp, #8
 8006a8c:	af00      	add	r7, sp, #0
 8006a8e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d101      	bne.n	8006a9a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a96:	2301      	movs	r3, #1
 8006a98:	e042      	b.n	8006b20 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d106      	bne.n	8006ab4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7fc f836 	bl	8002b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2224      	movs	r2, #36	; 0x24
 8006ab8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	68da      	ldr	r2, [r3, #12]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006aca:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006acc:	6878      	ldr	r0, [r7, #4]
 8006ace:	f000 f82b 	bl	8006b28 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	691a      	ldr	r2, [r3, #16]
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006ae0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	695a      	ldr	r2, [r3, #20]
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006af0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	68da      	ldr	r2, [r3, #12]
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006b00:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	2200      	movs	r2, #0
 8006b06:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2220      	movs	r2, #32
 8006b0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2220      	movs	r2, #32
 8006b14:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006b1e:	2300      	movs	r3, #0
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3708      	adds	r7, #8
 8006b24:	46bd      	mov	sp, r7
 8006b26:	bd80      	pop	{r7, pc}

08006b28 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006b28:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b2c:	b0c0      	sub	sp, #256	; 0x100
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	691b      	ldr	r3, [r3, #16]
 8006b3c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006b40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b44:	68d9      	ldr	r1, [r3, #12]
 8006b46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	ea40 0301 	orr.w	r3, r0, r1
 8006b50:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006b52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b56:	689a      	ldr	r2, [r3, #8]
 8006b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b5c:	691b      	ldr	r3, [r3, #16]
 8006b5e:	431a      	orrs	r2, r3
 8006b60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b64:	695b      	ldr	r3, [r3, #20]
 8006b66:	431a      	orrs	r2, r3
 8006b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b6c:	69db      	ldr	r3, [r3, #28]
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68db      	ldr	r3, [r3, #12]
 8006b7c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006b80:	f021 010c 	bic.w	r1, r1, #12
 8006b84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b88:	681a      	ldr	r2, [r3, #0]
 8006b8a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006b8e:	430b      	orrs	r3, r1
 8006b90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006b92:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	695b      	ldr	r3, [r3, #20]
 8006b9a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006b9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba2:	6999      	ldr	r1, [r3, #24]
 8006ba4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	ea40 0301 	orr.w	r3, r0, r1
 8006bae:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006bb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	4b8f      	ldr	r3, [pc, #572]	; (8006df4 <UART_SetConfig+0x2cc>)
 8006bb8:	429a      	cmp	r2, r3
 8006bba:	d005      	beq.n	8006bc8 <UART_SetConfig+0xa0>
 8006bbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bc0:	681a      	ldr	r2, [r3, #0]
 8006bc2:	4b8d      	ldr	r3, [pc, #564]	; (8006df8 <UART_SetConfig+0x2d0>)
 8006bc4:	429a      	cmp	r2, r3
 8006bc6:	d104      	bne.n	8006bd2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006bc8:	f7fe fda4 	bl	8005714 <HAL_RCC_GetPCLK2Freq>
 8006bcc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8006bd0:	e003      	b.n	8006bda <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006bd2:	f7fe fd8b 	bl	80056ec <HAL_RCC_GetPCLK1Freq>
 8006bd6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006bda:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bde:	69db      	ldr	r3, [r3, #28]
 8006be0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006be4:	f040 810c 	bne.w	8006e00 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006be8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006bec:	2200      	movs	r2, #0
 8006bee:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006bf2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006bf6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006bfa:	4622      	mov	r2, r4
 8006bfc:	462b      	mov	r3, r5
 8006bfe:	1891      	adds	r1, r2, r2
 8006c00:	65b9      	str	r1, [r7, #88]	; 0x58
 8006c02:	415b      	adcs	r3, r3
 8006c04:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006c06:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006c0a:	4621      	mov	r1, r4
 8006c0c:	eb12 0801 	adds.w	r8, r2, r1
 8006c10:	4629      	mov	r1, r5
 8006c12:	eb43 0901 	adc.w	r9, r3, r1
 8006c16:	f04f 0200 	mov.w	r2, #0
 8006c1a:	f04f 0300 	mov.w	r3, #0
 8006c1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006c22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006c26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006c2a:	4690      	mov	r8, r2
 8006c2c:	4699      	mov	r9, r3
 8006c2e:	4623      	mov	r3, r4
 8006c30:	eb18 0303 	adds.w	r3, r8, r3
 8006c34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006c38:	462b      	mov	r3, r5
 8006c3a:	eb49 0303 	adc.w	r3, r9, r3
 8006c3e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006c42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c46:	685b      	ldr	r3, [r3, #4]
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006c4e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006c52:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006c56:	460b      	mov	r3, r1
 8006c58:	18db      	adds	r3, r3, r3
 8006c5a:	653b      	str	r3, [r7, #80]	; 0x50
 8006c5c:	4613      	mov	r3, r2
 8006c5e:	eb42 0303 	adc.w	r3, r2, r3
 8006c62:	657b      	str	r3, [r7, #84]	; 0x54
 8006c64:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006c68:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006c6c:	f7fa f82c 	bl	8000cc8 <__aeabi_uldivmod>
 8006c70:	4602      	mov	r2, r0
 8006c72:	460b      	mov	r3, r1
 8006c74:	4b61      	ldr	r3, [pc, #388]	; (8006dfc <UART_SetConfig+0x2d4>)
 8006c76:	fba3 2302 	umull	r2, r3, r3, r2
 8006c7a:	095b      	lsrs	r3, r3, #5
 8006c7c:	011c      	lsls	r4, r3, #4
 8006c7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c82:	2200      	movs	r2, #0
 8006c84:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006c88:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006c8c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006c90:	4642      	mov	r2, r8
 8006c92:	464b      	mov	r3, r9
 8006c94:	1891      	adds	r1, r2, r2
 8006c96:	64b9      	str	r1, [r7, #72]	; 0x48
 8006c98:	415b      	adcs	r3, r3
 8006c9a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006c9c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006ca0:	4641      	mov	r1, r8
 8006ca2:	eb12 0a01 	adds.w	sl, r2, r1
 8006ca6:	4649      	mov	r1, r9
 8006ca8:	eb43 0b01 	adc.w	fp, r3, r1
 8006cac:	f04f 0200 	mov.w	r2, #0
 8006cb0:	f04f 0300 	mov.w	r3, #0
 8006cb4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006cb8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006cbc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006cc0:	4692      	mov	sl, r2
 8006cc2:	469b      	mov	fp, r3
 8006cc4:	4643      	mov	r3, r8
 8006cc6:	eb1a 0303 	adds.w	r3, sl, r3
 8006cca:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006cce:	464b      	mov	r3, r9
 8006cd0:	eb4b 0303 	adc.w	r3, fp, r3
 8006cd4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006cdc:	685b      	ldr	r3, [r3, #4]
 8006cde:	2200      	movs	r2, #0
 8006ce0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006ce4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006ce8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006cec:	460b      	mov	r3, r1
 8006cee:	18db      	adds	r3, r3, r3
 8006cf0:	643b      	str	r3, [r7, #64]	; 0x40
 8006cf2:	4613      	mov	r3, r2
 8006cf4:	eb42 0303 	adc.w	r3, r2, r3
 8006cf8:	647b      	str	r3, [r7, #68]	; 0x44
 8006cfa:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006cfe:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006d02:	f7f9 ffe1 	bl	8000cc8 <__aeabi_uldivmod>
 8006d06:	4602      	mov	r2, r0
 8006d08:	460b      	mov	r3, r1
 8006d0a:	4611      	mov	r1, r2
 8006d0c:	4b3b      	ldr	r3, [pc, #236]	; (8006dfc <UART_SetConfig+0x2d4>)
 8006d0e:	fba3 2301 	umull	r2, r3, r3, r1
 8006d12:	095b      	lsrs	r3, r3, #5
 8006d14:	2264      	movs	r2, #100	; 0x64
 8006d16:	fb02 f303 	mul.w	r3, r2, r3
 8006d1a:	1acb      	subs	r3, r1, r3
 8006d1c:	00db      	lsls	r3, r3, #3
 8006d1e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006d22:	4b36      	ldr	r3, [pc, #216]	; (8006dfc <UART_SetConfig+0x2d4>)
 8006d24:	fba3 2302 	umull	r2, r3, r3, r2
 8006d28:	095b      	lsrs	r3, r3, #5
 8006d2a:	005b      	lsls	r3, r3, #1
 8006d2c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006d30:	441c      	add	r4, r3
 8006d32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d36:	2200      	movs	r2, #0
 8006d38:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006d3c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006d40:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006d44:	4642      	mov	r2, r8
 8006d46:	464b      	mov	r3, r9
 8006d48:	1891      	adds	r1, r2, r2
 8006d4a:	63b9      	str	r1, [r7, #56]	; 0x38
 8006d4c:	415b      	adcs	r3, r3
 8006d4e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006d50:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006d54:	4641      	mov	r1, r8
 8006d56:	1851      	adds	r1, r2, r1
 8006d58:	6339      	str	r1, [r7, #48]	; 0x30
 8006d5a:	4649      	mov	r1, r9
 8006d5c:	414b      	adcs	r3, r1
 8006d5e:	637b      	str	r3, [r7, #52]	; 0x34
 8006d60:	f04f 0200 	mov.w	r2, #0
 8006d64:	f04f 0300 	mov.w	r3, #0
 8006d68:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006d6c:	4659      	mov	r1, fp
 8006d6e:	00cb      	lsls	r3, r1, #3
 8006d70:	4651      	mov	r1, sl
 8006d72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d76:	4651      	mov	r1, sl
 8006d78:	00ca      	lsls	r2, r1, #3
 8006d7a:	4610      	mov	r0, r2
 8006d7c:	4619      	mov	r1, r3
 8006d7e:	4603      	mov	r3, r0
 8006d80:	4642      	mov	r2, r8
 8006d82:	189b      	adds	r3, r3, r2
 8006d84:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006d88:	464b      	mov	r3, r9
 8006d8a:	460a      	mov	r2, r1
 8006d8c:	eb42 0303 	adc.w	r3, r2, r3
 8006d90:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006d94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006da0:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006da4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006da8:	460b      	mov	r3, r1
 8006daa:	18db      	adds	r3, r3, r3
 8006dac:	62bb      	str	r3, [r7, #40]	; 0x28
 8006dae:	4613      	mov	r3, r2
 8006db0:	eb42 0303 	adc.w	r3, r2, r3
 8006db4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006db6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006dba:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006dbe:	f7f9 ff83 	bl	8000cc8 <__aeabi_uldivmod>
 8006dc2:	4602      	mov	r2, r0
 8006dc4:	460b      	mov	r3, r1
 8006dc6:	4b0d      	ldr	r3, [pc, #52]	; (8006dfc <UART_SetConfig+0x2d4>)
 8006dc8:	fba3 1302 	umull	r1, r3, r3, r2
 8006dcc:	095b      	lsrs	r3, r3, #5
 8006dce:	2164      	movs	r1, #100	; 0x64
 8006dd0:	fb01 f303 	mul.w	r3, r1, r3
 8006dd4:	1ad3      	subs	r3, r2, r3
 8006dd6:	00db      	lsls	r3, r3, #3
 8006dd8:	3332      	adds	r3, #50	; 0x32
 8006dda:	4a08      	ldr	r2, [pc, #32]	; (8006dfc <UART_SetConfig+0x2d4>)
 8006ddc:	fba2 2303 	umull	r2, r3, r2, r3
 8006de0:	095b      	lsrs	r3, r3, #5
 8006de2:	f003 0207 	and.w	r2, r3, #7
 8006de6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	4422      	add	r2, r4
 8006dee:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006df0:	e106      	b.n	8007000 <UART_SetConfig+0x4d8>
 8006df2:	bf00      	nop
 8006df4:	40011000 	.word	0x40011000
 8006df8:	40011400 	.word	0x40011400
 8006dfc:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006e00:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e04:	2200      	movs	r2, #0
 8006e06:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006e0a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006e0e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006e12:	4642      	mov	r2, r8
 8006e14:	464b      	mov	r3, r9
 8006e16:	1891      	adds	r1, r2, r2
 8006e18:	6239      	str	r1, [r7, #32]
 8006e1a:	415b      	adcs	r3, r3
 8006e1c:	627b      	str	r3, [r7, #36]	; 0x24
 8006e1e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006e22:	4641      	mov	r1, r8
 8006e24:	1854      	adds	r4, r2, r1
 8006e26:	4649      	mov	r1, r9
 8006e28:	eb43 0501 	adc.w	r5, r3, r1
 8006e2c:	f04f 0200 	mov.w	r2, #0
 8006e30:	f04f 0300 	mov.w	r3, #0
 8006e34:	00eb      	lsls	r3, r5, #3
 8006e36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006e3a:	00e2      	lsls	r2, r4, #3
 8006e3c:	4614      	mov	r4, r2
 8006e3e:	461d      	mov	r5, r3
 8006e40:	4643      	mov	r3, r8
 8006e42:	18e3      	adds	r3, r4, r3
 8006e44:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006e48:	464b      	mov	r3, r9
 8006e4a:	eb45 0303 	adc.w	r3, r5, r3
 8006e4e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006e52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e56:	685b      	ldr	r3, [r3, #4]
 8006e58:	2200      	movs	r2, #0
 8006e5a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006e5e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006e62:	f04f 0200 	mov.w	r2, #0
 8006e66:	f04f 0300 	mov.w	r3, #0
 8006e6a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006e6e:	4629      	mov	r1, r5
 8006e70:	008b      	lsls	r3, r1, #2
 8006e72:	4621      	mov	r1, r4
 8006e74:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006e78:	4621      	mov	r1, r4
 8006e7a:	008a      	lsls	r2, r1, #2
 8006e7c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006e80:	f7f9 ff22 	bl	8000cc8 <__aeabi_uldivmod>
 8006e84:	4602      	mov	r2, r0
 8006e86:	460b      	mov	r3, r1
 8006e88:	4b60      	ldr	r3, [pc, #384]	; (800700c <UART_SetConfig+0x4e4>)
 8006e8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006e8e:	095b      	lsrs	r3, r3, #5
 8006e90:	011c      	lsls	r4, r3, #4
 8006e92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006e96:	2200      	movs	r2, #0
 8006e98:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006e9c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006ea0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006ea4:	4642      	mov	r2, r8
 8006ea6:	464b      	mov	r3, r9
 8006ea8:	1891      	adds	r1, r2, r2
 8006eaa:	61b9      	str	r1, [r7, #24]
 8006eac:	415b      	adcs	r3, r3
 8006eae:	61fb      	str	r3, [r7, #28]
 8006eb0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006eb4:	4641      	mov	r1, r8
 8006eb6:	1851      	adds	r1, r2, r1
 8006eb8:	6139      	str	r1, [r7, #16]
 8006eba:	4649      	mov	r1, r9
 8006ebc:	414b      	adcs	r3, r1
 8006ebe:	617b      	str	r3, [r7, #20]
 8006ec0:	f04f 0200 	mov.w	r2, #0
 8006ec4:	f04f 0300 	mov.w	r3, #0
 8006ec8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ecc:	4659      	mov	r1, fp
 8006ece:	00cb      	lsls	r3, r1, #3
 8006ed0:	4651      	mov	r1, sl
 8006ed2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ed6:	4651      	mov	r1, sl
 8006ed8:	00ca      	lsls	r2, r1, #3
 8006eda:	4610      	mov	r0, r2
 8006edc:	4619      	mov	r1, r3
 8006ede:	4603      	mov	r3, r0
 8006ee0:	4642      	mov	r2, r8
 8006ee2:	189b      	adds	r3, r3, r2
 8006ee4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006ee8:	464b      	mov	r3, r9
 8006eea:	460a      	mov	r2, r1
 8006eec:	eb42 0303 	adc.w	r3, r2, r3
 8006ef0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006ef4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	2200      	movs	r2, #0
 8006efc:	67bb      	str	r3, [r7, #120]	; 0x78
 8006efe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006f00:	f04f 0200 	mov.w	r2, #0
 8006f04:	f04f 0300 	mov.w	r3, #0
 8006f08:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006f0c:	4649      	mov	r1, r9
 8006f0e:	008b      	lsls	r3, r1, #2
 8006f10:	4641      	mov	r1, r8
 8006f12:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006f16:	4641      	mov	r1, r8
 8006f18:	008a      	lsls	r2, r1, #2
 8006f1a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006f1e:	f7f9 fed3 	bl	8000cc8 <__aeabi_uldivmod>
 8006f22:	4602      	mov	r2, r0
 8006f24:	460b      	mov	r3, r1
 8006f26:	4611      	mov	r1, r2
 8006f28:	4b38      	ldr	r3, [pc, #224]	; (800700c <UART_SetConfig+0x4e4>)
 8006f2a:	fba3 2301 	umull	r2, r3, r3, r1
 8006f2e:	095b      	lsrs	r3, r3, #5
 8006f30:	2264      	movs	r2, #100	; 0x64
 8006f32:	fb02 f303 	mul.w	r3, r2, r3
 8006f36:	1acb      	subs	r3, r1, r3
 8006f38:	011b      	lsls	r3, r3, #4
 8006f3a:	3332      	adds	r3, #50	; 0x32
 8006f3c:	4a33      	ldr	r2, [pc, #204]	; (800700c <UART_SetConfig+0x4e4>)
 8006f3e:	fba2 2303 	umull	r2, r3, r2, r3
 8006f42:	095b      	lsrs	r3, r3, #5
 8006f44:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006f48:	441c      	add	r4, r3
 8006f4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006f4e:	2200      	movs	r2, #0
 8006f50:	673b      	str	r3, [r7, #112]	; 0x70
 8006f52:	677a      	str	r2, [r7, #116]	; 0x74
 8006f54:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006f58:	4642      	mov	r2, r8
 8006f5a:	464b      	mov	r3, r9
 8006f5c:	1891      	adds	r1, r2, r2
 8006f5e:	60b9      	str	r1, [r7, #8]
 8006f60:	415b      	adcs	r3, r3
 8006f62:	60fb      	str	r3, [r7, #12]
 8006f64:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f68:	4641      	mov	r1, r8
 8006f6a:	1851      	adds	r1, r2, r1
 8006f6c:	6039      	str	r1, [r7, #0]
 8006f6e:	4649      	mov	r1, r9
 8006f70:	414b      	adcs	r3, r1
 8006f72:	607b      	str	r3, [r7, #4]
 8006f74:	f04f 0200 	mov.w	r2, #0
 8006f78:	f04f 0300 	mov.w	r3, #0
 8006f7c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006f80:	4659      	mov	r1, fp
 8006f82:	00cb      	lsls	r3, r1, #3
 8006f84:	4651      	mov	r1, sl
 8006f86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006f8a:	4651      	mov	r1, sl
 8006f8c:	00ca      	lsls	r2, r1, #3
 8006f8e:	4610      	mov	r0, r2
 8006f90:	4619      	mov	r1, r3
 8006f92:	4603      	mov	r3, r0
 8006f94:	4642      	mov	r2, r8
 8006f96:	189b      	adds	r3, r3, r2
 8006f98:	66bb      	str	r3, [r7, #104]	; 0x68
 8006f9a:	464b      	mov	r3, r9
 8006f9c:	460a      	mov	r2, r1
 8006f9e:	eb42 0303 	adc.w	r3, r2, r3
 8006fa2:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006fa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	663b      	str	r3, [r7, #96]	; 0x60
 8006fae:	667a      	str	r2, [r7, #100]	; 0x64
 8006fb0:	f04f 0200 	mov.w	r2, #0
 8006fb4:	f04f 0300 	mov.w	r3, #0
 8006fb8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006fbc:	4649      	mov	r1, r9
 8006fbe:	008b      	lsls	r3, r1, #2
 8006fc0:	4641      	mov	r1, r8
 8006fc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006fc6:	4641      	mov	r1, r8
 8006fc8:	008a      	lsls	r2, r1, #2
 8006fca:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006fce:	f7f9 fe7b 	bl	8000cc8 <__aeabi_uldivmod>
 8006fd2:	4602      	mov	r2, r0
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	4b0d      	ldr	r3, [pc, #52]	; (800700c <UART_SetConfig+0x4e4>)
 8006fd8:	fba3 1302 	umull	r1, r3, r3, r2
 8006fdc:	095b      	lsrs	r3, r3, #5
 8006fde:	2164      	movs	r1, #100	; 0x64
 8006fe0:	fb01 f303 	mul.w	r3, r1, r3
 8006fe4:	1ad3      	subs	r3, r2, r3
 8006fe6:	011b      	lsls	r3, r3, #4
 8006fe8:	3332      	adds	r3, #50	; 0x32
 8006fea:	4a08      	ldr	r2, [pc, #32]	; (800700c <UART_SetConfig+0x4e4>)
 8006fec:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff0:	095b      	lsrs	r3, r3, #5
 8006ff2:	f003 020f 	and.w	r2, r3, #15
 8006ff6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4422      	add	r2, r4
 8006ffe:	609a      	str	r2, [r3, #8]
}
 8007000:	bf00      	nop
 8007002:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007006:	46bd      	mov	sp, r7
 8007008:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800700c:	51eb851f 	.word	0x51eb851f

08007010 <__cvt>:
 8007010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007014:	ec55 4b10 	vmov	r4, r5, d0
 8007018:	2d00      	cmp	r5, #0
 800701a:	460e      	mov	r6, r1
 800701c:	4619      	mov	r1, r3
 800701e:	462b      	mov	r3, r5
 8007020:	bfbb      	ittet	lt
 8007022:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007026:	461d      	movlt	r5, r3
 8007028:	2300      	movge	r3, #0
 800702a:	232d      	movlt	r3, #45	; 0x2d
 800702c:	700b      	strb	r3, [r1, #0]
 800702e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007030:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007034:	4691      	mov	r9, r2
 8007036:	f023 0820 	bic.w	r8, r3, #32
 800703a:	bfbc      	itt	lt
 800703c:	4622      	movlt	r2, r4
 800703e:	4614      	movlt	r4, r2
 8007040:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007044:	d005      	beq.n	8007052 <__cvt+0x42>
 8007046:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800704a:	d100      	bne.n	800704e <__cvt+0x3e>
 800704c:	3601      	adds	r6, #1
 800704e:	2102      	movs	r1, #2
 8007050:	e000      	b.n	8007054 <__cvt+0x44>
 8007052:	2103      	movs	r1, #3
 8007054:	ab03      	add	r3, sp, #12
 8007056:	9301      	str	r3, [sp, #4]
 8007058:	ab02      	add	r3, sp, #8
 800705a:	9300      	str	r3, [sp, #0]
 800705c:	ec45 4b10 	vmov	d0, r4, r5
 8007060:	4653      	mov	r3, sl
 8007062:	4632      	mov	r2, r6
 8007064:	f000 ff4c 	bl	8007f00 <_dtoa_r>
 8007068:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800706c:	4607      	mov	r7, r0
 800706e:	d102      	bne.n	8007076 <__cvt+0x66>
 8007070:	f019 0f01 	tst.w	r9, #1
 8007074:	d022      	beq.n	80070bc <__cvt+0xac>
 8007076:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800707a:	eb07 0906 	add.w	r9, r7, r6
 800707e:	d110      	bne.n	80070a2 <__cvt+0x92>
 8007080:	783b      	ldrb	r3, [r7, #0]
 8007082:	2b30      	cmp	r3, #48	; 0x30
 8007084:	d10a      	bne.n	800709c <__cvt+0x8c>
 8007086:	2200      	movs	r2, #0
 8007088:	2300      	movs	r3, #0
 800708a:	4620      	mov	r0, r4
 800708c:	4629      	mov	r1, r5
 800708e:	f7f9 fd3b 	bl	8000b08 <__aeabi_dcmpeq>
 8007092:	b918      	cbnz	r0, 800709c <__cvt+0x8c>
 8007094:	f1c6 0601 	rsb	r6, r6, #1
 8007098:	f8ca 6000 	str.w	r6, [sl]
 800709c:	f8da 3000 	ldr.w	r3, [sl]
 80070a0:	4499      	add	r9, r3
 80070a2:	2200      	movs	r2, #0
 80070a4:	2300      	movs	r3, #0
 80070a6:	4620      	mov	r0, r4
 80070a8:	4629      	mov	r1, r5
 80070aa:	f7f9 fd2d 	bl	8000b08 <__aeabi_dcmpeq>
 80070ae:	b108      	cbz	r0, 80070b4 <__cvt+0xa4>
 80070b0:	f8cd 900c 	str.w	r9, [sp, #12]
 80070b4:	2230      	movs	r2, #48	; 0x30
 80070b6:	9b03      	ldr	r3, [sp, #12]
 80070b8:	454b      	cmp	r3, r9
 80070ba:	d307      	bcc.n	80070cc <__cvt+0xbc>
 80070bc:	9b03      	ldr	r3, [sp, #12]
 80070be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80070c0:	1bdb      	subs	r3, r3, r7
 80070c2:	4638      	mov	r0, r7
 80070c4:	6013      	str	r3, [r2, #0]
 80070c6:	b004      	add	sp, #16
 80070c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80070cc:	1c59      	adds	r1, r3, #1
 80070ce:	9103      	str	r1, [sp, #12]
 80070d0:	701a      	strb	r2, [r3, #0]
 80070d2:	e7f0      	b.n	80070b6 <__cvt+0xa6>

080070d4 <__exponent>:
 80070d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80070d6:	4603      	mov	r3, r0
 80070d8:	2900      	cmp	r1, #0
 80070da:	bfb8      	it	lt
 80070dc:	4249      	neglt	r1, r1
 80070de:	f803 2b02 	strb.w	r2, [r3], #2
 80070e2:	bfb4      	ite	lt
 80070e4:	222d      	movlt	r2, #45	; 0x2d
 80070e6:	222b      	movge	r2, #43	; 0x2b
 80070e8:	2909      	cmp	r1, #9
 80070ea:	7042      	strb	r2, [r0, #1]
 80070ec:	dd2a      	ble.n	8007144 <__exponent+0x70>
 80070ee:	f10d 0207 	add.w	r2, sp, #7
 80070f2:	4617      	mov	r7, r2
 80070f4:	260a      	movs	r6, #10
 80070f6:	4694      	mov	ip, r2
 80070f8:	fb91 f5f6 	sdiv	r5, r1, r6
 80070fc:	fb06 1415 	mls	r4, r6, r5, r1
 8007100:	3430      	adds	r4, #48	; 0x30
 8007102:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8007106:	460c      	mov	r4, r1
 8007108:	2c63      	cmp	r4, #99	; 0x63
 800710a:	f102 32ff 	add.w	r2, r2, #4294967295
 800710e:	4629      	mov	r1, r5
 8007110:	dcf1      	bgt.n	80070f6 <__exponent+0x22>
 8007112:	3130      	adds	r1, #48	; 0x30
 8007114:	f1ac 0402 	sub.w	r4, ip, #2
 8007118:	f802 1c01 	strb.w	r1, [r2, #-1]
 800711c:	1c41      	adds	r1, r0, #1
 800711e:	4622      	mov	r2, r4
 8007120:	42ba      	cmp	r2, r7
 8007122:	d30a      	bcc.n	800713a <__exponent+0x66>
 8007124:	f10d 0209 	add.w	r2, sp, #9
 8007128:	eba2 020c 	sub.w	r2, r2, ip
 800712c:	42bc      	cmp	r4, r7
 800712e:	bf88      	it	hi
 8007130:	2200      	movhi	r2, #0
 8007132:	4413      	add	r3, r2
 8007134:	1a18      	subs	r0, r3, r0
 8007136:	b003      	add	sp, #12
 8007138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800713a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800713e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007142:	e7ed      	b.n	8007120 <__exponent+0x4c>
 8007144:	2330      	movs	r3, #48	; 0x30
 8007146:	3130      	adds	r1, #48	; 0x30
 8007148:	7083      	strb	r3, [r0, #2]
 800714a:	70c1      	strb	r1, [r0, #3]
 800714c:	1d03      	adds	r3, r0, #4
 800714e:	e7f1      	b.n	8007134 <__exponent+0x60>

08007150 <_printf_float>:
 8007150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007154:	ed2d 8b02 	vpush	{d8}
 8007158:	b08d      	sub	sp, #52	; 0x34
 800715a:	460c      	mov	r4, r1
 800715c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8007160:	4616      	mov	r6, r2
 8007162:	461f      	mov	r7, r3
 8007164:	4605      	mov	r5, r0
 8007166:	f000 fdc9 	bl	8007cfc <_localeconv_r>
 800716a:	f8d0 a000 	ldr.w	sl, [r0]
 800716e:	4650      	mov	r0, sl
 8007170:	f7f9 f89e 	bl	80002b0 <strlen>
 8007174:	2300      	movs	r3, #0
 8007176:	930a      	str	r3, [sp, #40]	; 0x28
 8007178:	6823      	ldr	r3, [r4, #0]
 800717a:	9305      	str	r3, [sp, #20]
 800717c:	f8d8 3000 	ldr.w	r3, [r8]
 8007180:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007184:	3307      	adds	r3, #7
 8007186:	f023 0307 	bic.w	r3, r3, #7
 800718a:	f103 0208 	add.w	r2, r3, #8
 800718e:	f8c8 2000 	str.w	r2, [r8]
 8007192:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007196:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800719a:	9307      	str	r3, [sp, #28]
 800719c:	f8cd 8018 	str.w	r8, [sp, #24]
 80071a0:	ee08 0a10 	vmov	s16, r0
 80071a4:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 80071a8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071ac:	4b9e      	ldr	r3, [pc, #632]	; (8007428 <_printf_float+0x2d8>)
 80071ae:	f04f 32ff 	mov.w	r2, #4294967295
 80071b2:	f7f9 fcdb 	bl	8000b6c <__aeabi_dcmpun>
 80071b6:	bb88      	cbnz	r0, 800721c <_printf_float+0xcc>
 80071b8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80071bc:	4b9a      	ldr	r3, [pc, #616]	; (8007428 <_printf_float+0x2d8>)
 80071be:	f04f 32ff 	mov.w	r2, #4294967295
 80071c2:	f7f9 fcb5 	bl	8000b30 <__aeabi_dcmple>
 80071c6:	bb48      	cbnz	r0, 800721c <_printf_float+0xcc>
 80071c8:	2200      	movs	r2, #0
 80071ca:	2300      	movs	r3, #0
 80071cc:	4640      	mov	r0, r8
 80071ce:	4649      	mov	r1, r9
 80071d0:	f7f9 fca4 	bl	8000b1c <__aeabi_dcmplt>
 80071d4:	b110      	cbz	r0, 80071dc <_printf_float+0x8c>
 80071d6:	232d      	movs	r3, #45	; 0x2d
 80071d8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071dc:	4a93      	ldr	r2, [pc, #588]	; (800742c <_printf_float+0x2dc>)
 80071de:	4b94      	ldr	r3, [pc, #592]	; (8007430 <_printf_float+0x2e0>)
 80071e0:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80071e4:	bf94      	ite	ls
 80071e6:	4690      	movls	r8, r2
 80071e8:	4698      	movhi	r8, r3
 80071ea:	2303      	movs	r3, #3
 80071ec:	6123      	str	r3, [r4, #16]
 80071ee:	9b05      	ldr	r3, [sp, #20]
 80071f0:	f023 0304 	bic.w	r3, r3, #4
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	f04f 0900 	mov.w	r9, #0
 80071fa:	9700      	str	r7, [sp, #0]
 80071fc:	4633      	mov	r3, r6
 80071fe:	aa0b      	add	r2, sp, #44	; 0x2c
 8007200:	4621      	mov	r1, r4
 8007202:	4628      	mov	r0, r5
 8007204:	f000 f9da 	bl	80075bc <_printf_common>
 8007208:	3001      	adds	r0, #1
 800720a:	f040 8090 	bne.w	800732e <_printf_float+0x1de>
 800720e:	f04f 30ff 	mov.w	r0, #4294967295
 8007212:	b00d      	add	sp, #52	; 0x34
 8007214:	ecbd 8b02 	vpop	{d8}
 8007218:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800721c:	4642      	mov	r2, r8
 800721e:	464b      	mov	r3, r9
 8007220:	4640      	mov	r0, r8
 8007222:	4649      	mov	r1, r9
 8007224:	f7f9 fca2 	bl	8000b6c <__aeabi_dcmpun>
 8007228:	b140      	cbz	r0, 800723c <_printf_float+0xec>
 800722a:	464b      	mov	r3, r9
 800722c:	2b00      	cmp	r3, #0
 800722e:	bfbc      	itt	lt
 8007230:	232d      	movlt	r3, #45	; 0x2d
 8007232:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007236:	4a7f      	ldr	r2, [pc, #508]	; (8007434 <_printf_float+0x2e4>)
 8007238:	4b7f      	ldr	r3, [pc, #508]	; (8007438 <_printf_float+0x2e8>)
 800723a:	e7d1      	b.n	80071e0 <_printf_float+0x90>
 800723c:	6863      	ldr	r3, [r4, #4]
 800723e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8007242:	9206      	str	r2, [sp, #24]
 8007244:	1c5a      	adds	r2, r3, #1
 8007246:	d13f      	bne.n	80072c8 <_printf_float+0x178>
 8007248:	2306      	movs	r3, #6
 800724a:	6063      	str	r3, [r4, #4]
 800724c:	9b05      	ldr	r3, [sp, #20]
 800724e:	6861      	ldr	r1, [r4, #4]
 8007250:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8007254:	2300      	movs	r3, #0
 8007256:	9303      	str	r3, [sp, #12]
 8007258:	ab0a      	add	r3, sp, #40	; 0x28
 800725a:	e9cd b301 	strd	fp, r3, [sp, #4]
 800725e:	ab09      	add	r3, sp, #36	; 0x24
 8007260:	ec49 8b10 	vmov	d0, r8, r9
 8007264:	9300      	str	r3, [sp, #0]
 8007266:	6022      	str	r2, [r4, #0]
 8007268:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800726c:	4628      	mov	r0, r5
 800726e:	f7ff fecf 	bl	8007010 <__cvt>
 8007272:	9b06      	ldr	r3, [sp, #24]
 8007274:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007276:	2b47      	cmp	r3, #71	; 0x47
 8007278:	4680      	mov	r8, r0
 800727a:	d108      	bne.n	800728e <_printf_float+0x13e>
 800727c:	1cc8      	adds	r0, r1, #3
 800727e:	db02      	blt.n	8007286 <_printf_float+0x136>
 8007280:	6863      	ldr	r3, [r4, #4]
 8007282:	4299      	cmp	r1, r3
 8007284:	dd41      	ble.n	800730a <_printf_float+0x1ba>
 8007286:	f1ab 0302 	sub.w	r3, fp, #2
 800728a:	fa5f fb83 	uxtb.w	fp, r3
 800728e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007292:	d820      	bhi.n	80072d6 <_printf_float+0x186>
 8007294:	3901      	subs	r1, #1
 8007296:	465a      	mov	r2, fp
 8007298:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800729c:	9109      	str	r1, [sp, #36]	; 0x24
 800729e:	f7ff ff19 	bl	80070d4 <__exponent>
 80072a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072a4:	1813      	adds	r3, r2, r0
 80072a6:	2a01      	cmp	r2, #1
 80072a8:	4681      	mov	r9, r0
 80072aa:	6123      	str	r3, [r4, #16]
 80072ac:	dc02      	bgt.n	80072b4 <_printf_float+0x164>
 80072ae:	6822      	ldr	r2, [r4, #0]
 80072b0:	07d2      	lsls	r2, r2, #31
 80072b2:	d501      	bpl.n	80072b8 <_printf_float+0x168>
 80072b4:	3301      	adds	r3, #1
 80072b6:	6123      	str	r3, [r4, #16]
 80072b8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d09c      	beq.n	80071fa <_printf_float+0xaa>
 80072c0:	232d      	movs	r3, #45	; 0x2d
 80072c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80072c6:	e798      	b.n	80071fa <_printf_float+0xaa>
 80072c8:	9a06      	ldr	r2, [sp, #24]
 80072ca:	2a47      	cmp	r2, #71	; 0x47
 80072cc:	d1be      	bne.n	800724c <_printf_float+0xfc>
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d1bc      	bne.n	800724c <_printf_float+0xfc>
 80072d2:	2301      	movs	r3, #1
 80072d4:	e7b9      	b.n	800724a <_printf_float+0xfa>
 80072d6:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80072da:	d118      	bne.n	800730e <_printf_float+0x1be>
 80072dc:	2900      	cmp	r1, #0
 80072de:	6863      	ldr	r3, [r4, #4]
 80072e0:	dd0b      	ble.n	80072fa <_printf_float+0x1aa>
 80072e2:	6121      	str	r1, [r4, #16]
 80072e4:	b913      	cbnz	r3, 80072ec <_printf_float+0x19c>
 80072e6:	6822      	ldr	r2, [r4, #0]
 80072e8:	07d0      	lsls	r0, r2, #31
 80072ea:	d502      	bpl.n	80072f2 <_printf_float+0x1a2>
 80072ec:	3301      	adds	r3, #1
 80072ee:	440b      	add	r3, r1
 80072f0:	6123      	str	r3, [r4, #16]
 80072f2:	65a1      	str	r1, [r4, #88]	; 0x58
 80072f4:	f04f 0900 	mov.w	r9, #0
 80072f8:	e7de      	b.n	80072b8 <_printf_float+0x168>
 80072fa:	b913      	cbnz	r3, 8007302 <_printf_float+0x1b2>
 80072fc:	6822      	ldr	r2, [r4, #0]
 80072fe:	07d2      	lsls	r2, r2, #31
 8007300:	d501      	bpl.n	8007306 <_printf_float+0x1b6>
 8007302:	3302      	adds	r3, #2
 8007304:	e7f4      	b.n	80072f0 <_printf_float+0x1a0>
 8007306:	2301      	movs	r3, #1
 8007308:	e7f2      	b.n	80072f0 <_printf_float+0x1a0>
 800730a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800730e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007310:	4299      	cmp	r1, r3
 8007312:	db05      	blt.n	8007320 <_printf_float+0x1d0>
 8007314:	6823      	ldr	r3, [r4, #0]
 8007316:	6121      	str	r1, [r4, #16]
 8007318:	07d8      	lsls	r0, r3, #31
 800731a:	d5ea      	bpl.n	80072f2 <_printf_float+0x1a2>
 800731c:	1c4b      	adds	r3, r1, #1
 800731e:	e7e7      	b.n	80072f0 <_printf_float+0x1a0>
 8007320:	2900      	cmp	r1, #0
 8007322:	bfd4      	ite	le
 8007324:	f1c1 0202 	rsble	r2, r1, #2
 8007328:	2201      	movgt	r2, #1
 800732a:	4413      	add	r3, r2
 800732c:	e7e0      	b.n	80072f0 <_printf_float+0x1a0>
 800732e:	6823      	ldr	r3, [r4, #0]
 8007330:	055a      	lsls	r2, r3, #21
 8007332:	d407      	bmi.n	8007344 <_printf_float+0x1f4>
 8007334:	6923      	ldr	r3, [r4, #16]
 8007336:	4642      	mov	r2, r8
 8007338:	4631      	mov	r1, r6
 800733a:	4628      	mov	r0, r5
 800733c:	47b8      	blx	r7
 800733e:	3001      	adds	r0, #1
 8007340:	d12c      	bne.n	800739c <_printf_float+0x24c>
 8007342:	e764      	b.n	800720e <_printf_float+0xbe>
 8007344:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007348:	f240 80e0 	bls.w	800750c <_printf_float+0x3bc>
 800734c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007350:	2200      	movs	r2, #0
 8007352:	2300      	movs	r3, #0
 8007354:	f7f9 fbd8 	bl	8000b08 <__aeabi_dcmpeq>
 8007358:	2800      	cmp	r0, #0
 800735a:	d034      	beq.n	80073c6 <_printf_float+0x276>
 800735c:	4a37      	ldr	r2, [pc, #220]	; (800743c <_printf_float+0x2ec>)
 800735e:	2301      	movs	r3, #1
 8007360:	4631      	mov	r1, r6
 8007362:	4628      	mov	r0, r5
 8007364:	47b8      	blx	r7
 8007366:	3001      	adds	r0, #1
 8007368:	f43f af51 	beq.w	800720e <_printf_float+0xbe>
 800736c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007370:	429a      	cmp	r2, r3
 8007372:	db02      	blt.n	800737a <_printf_float+0x22a>
 8007374:	6823      	ldr	r3, [r4, #0]
 8007376:	07d8      	lsls	r0, r3, #31
 8007378:	d510      	bpl.n	800739c <_printf_float+0x24c>
 800737a:	ee18 3a10 	vmov	r3, s16
 800737e:	4652      	mov	r2, sl
 8007380:	4631      	mov	r1, r6
 8007382:	4628      	mov	r0, r5
 8007384:	47b8      	blx	r7
 8007386:	3001      	adds	r0, #1
 8007388:	f43f af41 	beq.w	800720e <_printf_float+0xbe>
 800738c:	f04f 0800 	mov.w	r8, #0
 8007390:	f104 091a 	add.w	r9, r4, #26
 8007394:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007396:	3b01      	subs	r3, #1
 8007398:	4543      	cmp	r3, r8
 800739a:	dc09      	bgt.n	80073b0 <_printf_float+0x260>
 800739c:	6823      	ldr	r3, [r4, #0]
 800739e:	079b      	lsls	r3, r3, #30
 80073a0:	f100 8107 	bmi.w	80075b2 <_printf_float+0x462>
 80073a4:	68e0      	ldr	r0, [r4, #12]
 80073a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80073a8:	4298      	cmp	r0, r3
 80073aa:	bfb8      	it	lt
 80073ac:	4618      	movlt	r0, r3
 80073ae:	e730      	b.n	8007212 <_printf_float+0xc2>
 80073b0:	2301      	movs	r3, #1
 80073b2:	464a      	mov	r2, r9
 80073b4:	4631      	mov	r1, r6
 80073b6:	4628      	mov	r0, r5
 80073b8:	47b8      	blx	r7
 80073ba:	3001      	adds	r0, #1
 80073bc:	f43f af27 	beq.w	800720e <_printf_float+0xbe>
 80073c0:	f108 0801 	add.w	r8, r8, #1
 80073c4:	e7e6      	b.n	8007394 <_printf_float+0x244>
 80073c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	dc39      	bgt.n	8007440 <_printf_float+0x2f0>
 80073cc:	4a1b      	ldr	r2, [pc, #108]	; (800743c <_printf_float+0x2ec>)
 80073ce:	2301      	movs	r3, #1
 80073d0:	4631      	mov	r1, r6
 80073d2:	4628      	mov	r0, r5
 80073d4:	47b8      	blx	r7
 80073d6:	3001      	adds	r0, #1
 80073d8:	f43f af19 	beq.w	800720e <_printf_float+0xbe>
 80073dc:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80073e0:	4313      	orrs	r3, r2
 80073e2:	d102      	bne.n	80073ea <_printf_float+0x29a>
 80073e4:	6823      	ldr	r3, [r4, #0]
 80073e6:	07d9      	lsls	r1, r3, #31
 80073e8:	d5d8      	bpl.n	800739c <_printf_float+0x24c>
 80073ea:	ee18 3a10 	vmov	r3, s16
 80073ee:	4652      	mov	r2, sl
 80073f0:	4631      	mov	r1, r6
 80073f2:	4628      	mov	r0, r5
 80073f4:	47b8      	blx	r7
 80073f6:	3001      	adds	r0, #1
 80073f8:	f43f af09 	beq.w	800720e <_printf_float+0xbe>
 80073fc:	f04f 0900 	mov.w	r9, #0
 8007400:	f104 0a1a 	add.w	sl, r4, #26
 8007404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007406:	425b      	negs	r3, r3
 8007408:	454b      	cmp	r3, r9
 800740a:	dc01      	bgt.n	8007410 <_printf_float+0x2c0>
 800740c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800740e:	e792      	b.n	8007336 <_printf_float+0x1e6>
 8007410:	2301      	movs	r3, #1
 8007412:	4652      	mov	r2, sl
 8007414:	4631      	mov	r1, r6
 8007416:	4628      	mov	r0, r5
 8007418:	47b8      	blx	r7
 800741a:	3001      	adds	r0, #1
 800741c:	f43f aef7 	beq.w	800720e <_printf_float+0xbe>
 8007420:	f109 0901 	add.w	r9, r9, #1
 8007424:	e7ee      	b.n	8007404 <_printf_float+0x2b4>
 8007426:	bf00      	nop
 8007428:	7fefffff 	.word	0x7fefffff
 800742c:	0800af24 	.word	0x0800af24
 8007430:	0800af28 	.word	0x0800af28
 8007434:	0800af2c 	.word	0x0800af2c
 8007438:	0800af30 	.word	0x0800af30
 800743c:	0800af34 	.word	0x0800af34
 8007440:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007442:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007444:	429a      	cmp	r2, r3
 8007446:	bfa8      	it	ge
 8007448:	461a      	movge	r2, r3
 800744a:	2a00      	cmp	r2, #0
 800744c:	4691      	mov	r9, r2
 800744e:	dc37      	bgt.n	80074c0 <_printf_float+0x370>
 8007450:	f04f 0b00 	mov.w	fp, #0
 8007454:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007458:	f104 021a 	add.w	r2, r4, #26
 800745c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800745e:	9305      	str	r3, [sp, #20]
 8007460:	eba3 0309 	sub.w	r3, r3, r9
 8007464:	455b      	cmp	r3, fp
 8007466:	dc33      	bgt.n	80074d0 <_printf_float+0x380>
 8007468:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800746c:	429a      	cmp	r2, r3
 800746e:	db3b      	blt.n	80074e8 <_printf_float+0x398>
 8007470:	6823      	ldr	r3, [r4, #0]
 8007472:	07da      	lsls	r2, r3, #31
 8007474:	d438      	bmi.n	80074e8 <_printf_float+0x398>
 8007476:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800747a:	eba2 0903 	sub.w	r9, r2, r3
 800747e:	9b05      	ldr	r3, [sp, #20]
 8007480:	1ad2      	subs	r2, r2, r3
 8007482:	4591      	cmp	r9, r2
 8007484:	bfa8      	it	ge
 8007486:	4691      	movge	r9, r2
 8007488:	f1b9 0f00 	cmp.w	r9, #0
 800748c:	dc35      	bgt.n	80074fa <_printf_float+0x3aa>
 800748e:	f04f 0800 	mov.w	r8, #0
 8007492:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007496:	f104 0a1a 	add.w	sl, r4, #26
 800749a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800749e:	1a9b      	subs	r3, r3, r2
 80074a0:	eba3 0309 	sub.w	r3, r3, r9
 80074a4:	4543      	cmp	r3, r8
 80074a6:	f77f af79 	ble.w	800739c <_printf_float+0x24c>
 80074aa:	2301      	movs	r3, #1
 80074ac:	4652      	mov	r2, sl
 80074ae:	4631      	mov	r1, r6
 80074b0:	4628      	mov	r0, r5
 80074b2:	47b8      	blx	r7
 80074b4:	3001      	adds	r0, #1
 80074b6:	f43f aeaa 	beq.w	800720e <_printf_float+0xbe>
 80074ba:	f108 0801 	add.w	r8, r8, #1
 80074be:	e7ec      	b.n	800749a <_printf_float+0x34a>
 80074c0:	4613      	mov	r3, r2
 80074c2:	4631      	mov	r1, r6
 80074c4:	4642      	mov	r2, r8
 80074c6:	4628      	mov	r0, r5
 80074c8:	47b8      	blx	r7
 80074ca:	3001      	adds	r0, #1
 80074cc:	d1c0      	bne.n	8007450 <_printf_float+0x300>
 80074ce:	e69e      	b.n	800720e <_printf_float+0xbe>
 80074d0:	2301      	movs	r3, #1
 80074d2:	4631      	mov	r1, r6
 80074d4:	4628      	mov	r0, r5
 80074d6:	9205      	str	r2, [sp, #20]
 80074d8:	47b8      	blx	r7
 80074da:	3001      	adds	r0, #1
 80074dc:	f43f ae97 	beq.w	800720e <_printf_float+0xbe>
 80074e0:	9a05      	ldr	r2, [sp, #20]
 80074e2:	f10b 0b01 	add.w	fp, fp, #1
 80074e6:	e7b9      	b.n	800745c <_printf_float+0x30c>
 80074e8:	ee18 3a10 	vmov	r3, s16
 80074ec:	4652      	mov	r2, sl
 80074ee:	4631      	mov	r1, r6
 80074f0:	4628      	mov	r0, r5
 80074f2:	47b8      	blx	r7
 80074f4:	3001      	adds	r0, #1
 80074f6:	d1be      	bne.n	8007476 <_printf_float+0x326>
 80074f8:	e689      	b.n	800720e <_printf_float+0xbe>
 80074fa:	9a05      	ldr	r2, [sp, #20]
 80074fc:	464b      	mov	r3, r9
 80074fe:	4442      	add	r2, r8
 8007500:	4631      	mov	r1, r6
 8007502:	4628      	mov	r0, r5
 8007504:	47b8      	blx	r7
 8007506:	3001      	adds	r0, #1
 8007508:	d1c1      	bne.n	800748e <_printf_float+0x33e>
 800750a:	e680      	b.n	800720e <_printf_float+0xbe>
 800750c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800750e:	2a01      	cmp	r2, #1
 8007510:	dc01      	bgt.n	8007516 <_printf_float+0x3c6>
 8007512:	07db      	lsls	r3, r3, #31
 8007514:	d53a      	bpl.n	800758c <_printf_float+0x43c>
 8007516:	2301      	movs	r3, #1
 8007518:	4642      	mov	r2, r8
 800751a:	4631      	mov	r1, r6
 800751c:	4628      	mov	r0, r5
 800751e:	47b8      	blx	r7
 8007520:	3001      	adds	r0, #1
 8007522:	f43f ae74 	beq.w	800720e <_printf_float+0xbe>
 8007526:	ee18 3a10 	vmov	r3, s16
 800752a:	4652      	mov	r2, sl
 800752c:	4631      	mov	r1, r6
 800752e:	4628      	mov	r0, r5
 8007530:	47b8      	blx	r7
 8007532:	3001      	adds	r0, #1
 8007534:	f43f ae6b 	beq.w	800720e <_printf_float+0xbe>
 8007538:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800753c:	2200      	movs	r2, #0
 800753e:	2300      	movs	r3, #0
 8007540:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8007544:	f7f9 fae0 	bl	8000b08 <__aeabi_dcmpeq>
 8007548:	b9d8      	cbnz	r0, 8007582 <_printf_float+0x432>
 800754a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800754e:	f108 0201 	add.w	r2, r8, #1
 8007552:	4631      	mov	r1, r6
 8007554:	4628      	mov	r0, r5
 8007556:	47b8      	blx	r7
 8007558:	3001      	adds	r0, #1
 800755a:	d10e      	bne.n	800757a <_printf_float+0x42a>
 800755c:	e657      	b.n	800720e <_printf_float+0xbe>
 800755e:	2301      	movs	r3, #1
 8007560:	4652      	mov	r2, sl
 8007562:	4631      	mov	r1, r6
 8007564:	4628      	mov	r0, r5
 8007566:	47b8      	blx	r7
 8007568:	3001      	adds	r0, #1
 800756a:	f43f ae50 	beq.w	800720e <_printf_float+0xbe>
 800756e:	f108 0801 	add.w	r8, r8, #1
 8007572:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007574:	3b01      	subs	r3, #1
 8007576:	4543      	cmp	r3, r8
 8007578:	dcf1      	bgt.n	800755e <_printf_float+0x40e>
 800757a:	464b      	mov	r3, r9
 800757c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007580:	e6da      	b.n	8007338 <_printf_float+0x1e8>
 8007582:	f04f 0800 	mov.w	r8, #0
 8007586:	f104 0a1a 	add.w	sl, r4, #26
 800758a:	e7f2      	b.n	8007572 <_printf_float+0x422>
 800758c:	2301      	movs	r3, #1
 800758e:	4642      	mov	r2, r8
 8007590:	e7df      	b.n	8007552 <_printf_float+0x402>
 8007592:	2301      	movs	r3, #1
 8007594:	464a      	mov	r2, r9
 8007596:	4631      	mov	r1, r6
 8007598:	4628      	mov	r0, r5
 800759a:	47b8      	blx	r7
 800759c:	3001      	adds	r0, #1
 800759e:	f43f ae36 	beq.w	800720e <_printf_float+0xbe>
 80075a2:	f108 0801 	add.w	r8, r8, #1
 80075a6:	68e3      	ldr	r3, [r4, #12]
 80075a8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80075aa:	1a5b      	subs	r3, r3, r1
 80075ac:	4543      	cmp	r3, r8
 80075ae:	dcf0      	bgt.n	8007592 <_printf_float+0x442>
 80075b0:	e6f8      	b.n	80073a4 <_printf_float+0x254>
 80075b2:	f04f 0800 	mov.w	r8, #0
 80075b6:	f104 0919 	add.w	r9, r4, #25
 80075ba:	e7f4      	b.n	80075a6 <_printf_float+0x456>

080075bc <_printf_common>:
 80075bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80075c0:	4616      	mov	r6, r2
 80075c2:	4699      	mov	r9, r3
 80075c4:	688a      	ldr	r2, [r1, #8]
 80075c6:	690b      	ldr	r3, [r1, #16]
 80075c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80075cc:	4293      	cmp	r3, r2
 80075ce:	bfb8      	it	lt
 80075d0:	4613      	movlt	r3, r2
 80075d2:	6033      	str	r3, [r6, #0]
 80075d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80075d8:	4607      	mov	r7, r0
 80075da:	460c      	mov	r4, r1
 80075dc:	b10a      	cbz	r2, 80075e2 <_printf_common+0x26>
 80075de:	3301      	adds	r3, #1
 80075e0:	6033      	str	r3, [r6, #0]
 80075e2:	6823      	ldr	r3, [r4, #0]
 80075e4:	0699      	lsls	r1, r3, #26
 80075e6:	bf42      	ittt	mi
 80075e8:	6833      	ldrmi	r3, [r6, #0]
 80075ea:	3302      	addmi	r3, #2
 80075ec:	6033      	strmi	r3, [r6, #0]
 80075ee:	6825      	ldr	r5, [r4, #0]
 80075f0:	f015 0506 	ands.w	r5, r5, #6
 80075f4:	d106      	bne.n	8007604 <_printf_common+0x48>
 80075f6:	f104 0a19 	add.w	sl, r4, #25
 80075fa:	68e3      	ldr	r3, [r4, #12]
 80075fc:	6832      	ldr	r2, [r6, #0]
 80075fe:	1a9b      	subs	r3, r3, r2
 8007600:	42ab      	cmp	r3, r5
 8007602:	dc26      	bgt.n	8007652 <_printf_common+0x96>
 8007604:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007608:	1e13      	subs	r3, r2, #0
 800760a:	6822      	ldr	r2, [r4, #0]
 800760c:	bf18      	it	ne
 800760e:	2301      	movne	r3, #1
 8007610:	0692      	lsls	r2, r2, #26
 8007612:	d42b      	bmi.n	800766c <_printf_common+0xb0>
 8007614:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007618:	4649      	mov	r1, r9
 800761a:	4638      	mov	r0, r7
 800761c:	47c0      	blx	r8
 800761e:	3001      	adds	r0, #1
 8007620:	d01e      	beq.n	8007660 <_printf_common+0xa4>
 8007622:	6823      	ldr	r3, [r4, #0]
 8007624:	6922      	ldr	r2, [r4, #16]
 8007626:	f003 0306 	and.w	r3, r3, #6
 800762a:	2b04      	cmp	r3, #4
 800762c:	bf02      	ittt	eq
 800762e:	68e5      	ldreq	r5, [r4, #12]
 8007630:	6833      	ldreq	r3, [r6, #0]
 8007632:	1aed      	subeq	r5, r5, r3
 8007634:	68a3      	ldr	r3, [r4, #8]
 8007636:	bf0c      	ite	eq
 8007638:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800763c:	2500      	movne	r5, #0
 800763e:	4293      	cmp	r3, r2
 8007640:	bfc4      	itt	gt
 8007642:	1a9b      	subgt	r3, r3, r2
 8007644:	18ed      	addgt	r5, r5, r3
 8007646:	2600      	movs	r6, #0
 8007648:	341a      	adds	r4, #26
 800764a:	42b5      	cmp	r5, r6
 800764c:	d11a      	bne.n	8007684 <_printf_common+0xc8>
 800764e:	2000      	movs	r0, #0
 8007650:	e008      	b.n	8007664 <_printf_common+0xa8>
 8007652:	2301      	movs	r3, #1
 8007654:	4652      	mov	r2, sl
 8007656:	4649      	mov	r1, r9
 8007658:	4638      	mov	r0, r7
 800765a:	47c0      	blx	r8
 800765c:	3001      	adds	r0, #1
 800765e:	d103      	bne.n	8007668 <_printf_common+0xac>
 8007660:	f04f 30ff 	mov.w	r0, #4294967295
 8007664:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007668:	3501      	adds	r5, #1
 800766a:	e7c6      	b.n	80075fa <_printf_common+0x3e>
 800766c:	18e1      	adds	r1, r4, r3
 800766e:	1c5a      	adds	r2, r3, #1
 8007670:	2030      	movs	r0, #48	; 0x30
 8007672:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007676:	4422      	add	r2, r4
 8007678:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800767c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007680:	3302      	adds	r3, #2
 8007682:	e7c7      	b.n	8007614 <_printf_common+0x58>
 8007684:	2301      	movs	r3, #1
 8007686:	4622      	mov	r2, r4
 8007688:	4649      	mov	r1, r9
 800768a:	4638      	mov	r0, r7
 800768c:	47c0      	blx	r8
 800768e:	3001      	adds	r0, #1
 8007690:	d0e6      	beq.n	8007660 <_printf_common+0xa4>
 8007692:	3601      	adds	r6, #1
 8007694:	e7d9      	b.n	800764a <_printf_common+0x8e>
	...

08007698 <_printf_i>:
 8007698:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800769c:	7e0f      	ldrb	r7, [r1, #24]
 800769e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80076a0:	2f78      	cmp	r7, #120	; 0x78
 80076a2:	4691      	mov	r9, r2
 80076a4:	4680      	mov	r8, r0
 80076a6:	460c      	mov	r4, r1
 80076a8:	469a      	mov	sl, r3
 80076aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80076ae:	d807      	bhi.n	80076c0 <_printf_i+0x28>
 80076b0:	2f62      	cmp	r7, #98	; 0x62
 80076b2:	d80a      	bhi.n	80076ca <_printf_i+0x32>
 80076b4:	2f00      	cmp	r7, #0
 80076b6:	f000 80d4 	beq.w	8007862 <_printf_i+0x1ca>
 80076ba:	2f58      	cmp	r7, #88	; 0x58
 80076bc:	f000 80c0 	beq.w	8007840 <_printf_i+0x1a8>
 80076c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80076c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80076c8:	e03a      	b.n	8007740 <_printf_i+0xa8>
 80076ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80076ce:	2b15      	cmp	r3, #21
 80076d0:	d8f6      	bhi.n	80076c0 <_printf_i+0x28>
 80076d2:	a101      	add	r1, pc, #4	; (adr r1, 80076d8 <_printf_i+0x40>)
 80076d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80076d8:	08007731 	.word	0x08007731
 80076dc:	08007745 	.word	0x08007745
 80076e0:	080076c1 	.word	0x080076c1
 80076e4:	080076c1 	.word	0x080076c1
 80076e8:	080076c1 	.word	0x080076c1
 80076ec:	080076c1 	.word	0x080076c1
 80076f0:	08007745 	.word	0x08007745
 80076f4:	080076c1 	.word	0x080076c1
 80076f8:	080076c1 	.word	0x080076c1
 80076fc:	080076c1 	.word	0x080076c1
 8007700:	080076c1 	.word	0x080076c1
 8007704:	08007849 	.word	0x08007849
 8007708:	08007771 	.word	0x08007771
 800770c:	08007803 	.word	0x08007803
 8007710:	080076c1 	.word	0x080076c1
 8007714:	080076c1 	.word	0x080076c1
 8007718:	0800786b 	.word	0x0800786b
 800771c:	080076c1 	.word	0x080076c1
 8007720:	08007771 	.word	0x08007771
 8007724:	080076c1 	.word	0x080076c1
 8007728:	080076c1 	.word	0x080076c1
 800772c:	0800780b 	.word	0x0800780b
 8007730:	682b      	ldr	r3, [r5, #0]
 8007732:	1d1a      	adds	r2, r3, #4
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	602a      	str	r2, [r5, #0]
 8007738:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800773c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007740:	2301      	movs	r3, #1
 8007742:	e09f      	b.n	8007884 <_printf_i+0x1ec>
 8007744:	6820      	ldr	r0, [r4, #0]
 8007746:	682b      	ldr	r3, [r5, #0]
 8007748:	0607      	lsls	r7, r0, #24
 800774a:	f103 0104 	add.w	r1, r3, #4
 800774e:	6029      	str	r1, [r5, #0]
 8007750:	d501      	bpl.n	8007756 <_printf_i+0xbe>
 8007752:	681e      	ldr	r6, [r3, #0]
 8007754:	e003      	b.n	800775e <_printf_i+0xc6>
 8007756:	0646      	lsls	r6, r0, #25
 8007758:	d5fb      	bpl.n	8007752 <_printf_i+0xba>
 800775a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800775e:	2e00      	cmp	r6, #0
 8007760:	da03      	bge.n	800776a <_printf_i+0xd2>
 8007762:	232d      	movs	r3, #45	; 0x2d
 8007764:	4276      	negs	r6, r6
 8007766:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800776a:	485a      	ldr	r0, [pc, #360]	; (80078d4 <_printf_i+0x23c>)
 800776c:	230a      	movs	r3, #10
 800776e:	e012      	b.n	8007796 <_printf_i+0xfe>
 8007770:	682b      	ldr	r3, [r5, #0]
 8007772:	6820      	ldr	r0, [r4, #0]
 8007774:	1d19      	adds	r1, r3, #4
 8007776:	6029      	str	r1, [r5, #0]
 8007778:	0605      	lsls	r5, r0, #24
 800777a:	d501      	bpl.n	8007780 <_printf_i+0xe8>
 800777c:	681e      	ldr	r6, [r3, #0]
 800777e:	e002      	b.n	8007786 <_printf_i+0xee>
 8007780:	0641      	lsls	r1, r0, #25
 8007782:	d5fb      	bpl.n	800777c <_printf_i+0xe4>
 8007784:	881e      	ldrh	r6, [r3, #0]
 8007786:	4853      	ldr	r0, [pc, #332]	; (80078d4 <_printf_i+0x23c>)
 8007788:	2f6f      	cmp	r7, #111	; 0x6f
 800778a:	bf0c      	ite	eq
 800778c:	2308      	moveq	r3, #8
 800778e:	230a      	movne	r3, #10
 8007790:	2100      	movs	r1, #0
 8007792:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007796:	6865      	ldr	r5, [r4, #4]
 8007798:	60a5      	str	r5, [r4, #8]
 800779a:	2d00      	cmp	r5, #0
 800779c:	bfa2      	ittt	ge
 800779e:	6821      	ldrge	r1, [r4, #0]
 80077a0:	f021 0104 	bicge.w	r1, r1, #4
 80077a4:	6021      	strge	r1, [r4, #0]
 80077a6:	b90e      	cbnz	r6, 80077ac <_printf_i+0x114>
 80077a8:	2d00      	cmp	r5, #0
 80077aa:	d04b      	beq.n	8007844 <_printf_i+0x1ac>
 80077ac:	4615      	mov	r5, r2
 80077ae:	fbb6 f1f3 	udiv	r1, r6, r3
 80077b2:	fb03 6711 	mls	r7, r3, r1, r6
 80077b6:	5dc7      	ldrb	r7, [r0, r7]
 80077b8:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80077bc:	4637      	mov	r7, r6
 80077be:	42bb      	cmp	r3, r7
 80077c0:	460e      	mov	r6, r1
 80077c2:	d9f4      	bls.n	80077ae <_printf_i+0x116>
 80077c4:	2b08      	cmp	r3, #8
 80077c6:	d10b      	bne.n	80077e0 <_printf_i+0x148>
 80077c8:	6823      	ldr	r3, [r4, #0]
 80077ca:	07de      	lsls	r6, r3, #31
 80077cc:	d508      	bpl.n	80077e0 <_printf_i+0x148>
 80077ce:	6923      	ldr	r3, [r4, #16]
 80077d0:	6861      	ldr	r1, [r4, #4]
 80077d2:	4299      	cmp	r1, r3
 80077d4:	bfde      	ittt	le
 80077d6:	2330      	movle	r3, #48	; 0x30
 80077d8:	f805 3c01 	strble.w	r3, [r5, #-1]
 80077dc:	f105 35ff 	addle.w	r5, r5, #4294967295
 80077e0:	1b52      	subs	r2, r2, r5
 80077e2:	6122      	str	r2, [r4, #16]
 80077e4:	f8cd a000 	str.w	sl, [sp]
 80077e8:	464b      	mov	r3, r9
 80077ea:	aa03      	add	r2, sp, #12
 80077ec:	4621      	mov	r1, r4
 80077ee:	4640      	mov	r0, r8
 80077f0:	f7ff fee4 	bl	80075bc <_printf_common>
 80077f4:	3001      	adds	r0, #1
 80077f6:	d14a      	bne.n	800788e <_printf_i+0x1f6>
 80077f8:	f04f 30ff 	mov.w	r0, #4294967295
 80077fc:	b004      	add	sp, #16
 80077fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007802:	6823      	ldr	r3, [r4, #0]
 8007804:	f043 0320 	orr.w	r3, r3, #32
 8007808:	6023      	str	r3, [r4, #0]
 800780a:	4833      	ldr	r0, [pc, #204]	; (80078d8 <_printf_i+0x240>)
 800780c:	2778      	movs	r7, #120	; 0x78
 800780e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007812:	6823      	ldr	r3, [r4, #0]
 8007814:	6829      	ldr	r1, [r5, #0]
 8007816:	061f      	lsls	r7, r3, #24
 8007818:	f851 6b04 	ldr.w	r6, [r1], #4
 800781c:	d402      	bmi.n	8007824 <_printf_i+0x18c>
 800781e:	065f      	lsls	r7, r3, #25
 8007820:	bf48      	it	mi
 8007822:	b2b6      	uxthmi	r6, r6
 8007824:	07df      	lsls	r7, r3, #31
 8007826:	bf48      	it	mi
 8007828:	f043 0320 	orrmi.w	r3, r3, #32
 800782c:	6029      	str	r1, [r5, #0]
 800782e:	bf48      	it	mi
 8007830:	6023      	strmi	r3, [r4, #0]
 8007832:	b91e      	cbnz	r6, 800783c <_printf_i+0x1a4>
 8007834:	6823      	ldr	r3, [r4, #0]
 8007836:	f023 0320 	bic.w	r3, r3, #32
 800783a:	6023      	str	r3, [r4, #0]
 800783c:	2310      	movs	r3, #16
 800783e:	e7a7      	b.n	8007790 <_printf_i+0xf8>
 8007840:	4824      	ldr	r0, [pc, #144]	; (80078d4 <_printf_i+0x23c>)
 8007842:	e7e4      	b.n	800780e <_printf_i+0x176>
 8007844:	4615      	mov	r5, r2
 8007846:	e7bd      	b.n	80077c4 <_printf_i+0x12c>
 8007848:	682b      	ldr	r3, [r5, #0]
 800784a:	6826      	ldr	r6, [r4, #0]
 800784c:	6961      	ldr	r1, [r4, #20]
 800784e:	1d18      	adds	r0, r3, #4
 8007850:	6028      	str	r0, [r5, #0]
 8007852:	0635      	lsls	r5, r6, #24
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	d501      	bpl.n	800785c <_printf_i+0x1c4>
 8007858:	6019      	str	r1, [r3, #0]
 800785a:	e002      	b.n	8007862 <_printf_i+0x1ca>
 800785c:	0670      	lsls	r0, r6, #25
 800785e:	d5fb      	bpl.n	8007858 <_printf_i+0x1c0>
 8007860:	8019      	strh	r1, [r3, #0]
 8007862:	2300      	movs	r3, #0
 8007864:	6123      	str	r3, [r4, #16]
 8007866:	4615      	mov	r5, r2
 8007868:	e7bc      	b.n	80077e4 <_printf_i+0x14c>
 800786a:	682b      	ldr	r3, [r5, #0]
 800786c:	1d1a      	adds	r2, r3, #4
 800786e:	602a      	str	r2, [r5, #0]
 8007870:	681d      	ldr	r5, [r3, #0]
 8007872:	6862      	ldr	r2, [r4, #4]
 8007874:	2100      	movs	r1, #0
 8007876:	4628      	mov	r0, r5
 8007878:	f7f8 fcca 	bl	8000210 <memchr>
 800787c:	b108      	cbz	r0, 8007882 <_printf_i+0x1ea>
 800787e:	1b40      	subs	r0, r0, r5
 8007880:	6060      	str	r0, [r4, #4]
 8007882:	6863      	ldr	r3, [r4, #4]
 8007884:	6123      	str	r3, [r4, #16]
 8007886:	2300      	movs	r3, #0
 8007888:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800788c:	e7aa      	b.n	80077e4 <_printf_i+0x14c>
 800788e:	6923      	ldr	r3, [r4, #16]
 8007890:	462a      	mov	r2, r5
 8007892:	4649      	mov	r1, r9
 8007894:	4640      	mov	r0, r8
 8007896:	47d0      	blx	sl
 8007898:	3001      	adds	r0, #1
 800789a:	d0ad      	beq.n	80077f8 <_printf_i+0x160>
 800789c:	6823      	ldr	r3, [r4, #0]
 800789e:	079b      	lsls	r3, r3, #30
 80078a0:	d413      	bmi.n	80078ca <_printf_i+0x232>
 80078a2:	68e0      	ldr	r0, [r4, #12]
 80078a4:	9b03      	ldr	r3, [sp, #12]
 80078a6:	4298      	cmp	r0, r3
 80078a8:	bfb8      	it	lt
 80078aa:	4618      	movlt	r0, r3
 80078ac:	e7a6      	b.n	80077fc <_printf_i+0x164>
 80078ae:	2301      	movs	r3, #1
 80078b0:	4632      	mov	r2, r6
 80078b2:	4649      	mov	r1, r9
 80078b4:	4640      	mov	r0, r8
 80078b6:	47d0      	blx	sl
 80078b8:	3001      	adds	r0, #1
 80078ba:	d09d      	beq.n	80077f8 <_printf_i+0x160>
 80078bc:	3501      	adds	r5, #1
 80078be:	68e3      	ldr	r3, [r4, #12]
 80078c0:	9903      	ldr	r1, [sp, #12]
 80078c2:	1a5b      	subs	r3, r3, r1
 80078c4:	42ab      	cmp	r3, r5
 80078c6:	dcf2      	bgt.n	80078ae <_printf_i+0x216>
 80078c8:	e7eb      	b.n	80078a2 <_printf_i+0x20a>
 80078ca:	2500      	movs	r5, #0
 80078cc:	f104 0619 	add.w	r6, r4, #25
 80078d0:	e7f5      	b.n	80078be <_printf_i+0x226>
 80078d2:	bf00      	nop
 80078d4:	0800af36 	.word	0x0800af36
 80078d8:	0800af47 	.word	0x0800af47

080078dc <std>:
 80078dc:	2300      	movs	r3, #0
 80078de:	b510      	push	{r4, lr}
 80078e0:	4604      	mov	r4, r0
 80078e2:	e9c0 3300 	strd	r3, r3, [r0]
 80078e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80078ea:	6083      	str	r3, [r0, #8]
 80078ec:	8181      	strh	r1, [r0, #12]
 80078ee:	6643      	str	r3, [r0, #100]	; 0x64
 80078f0:	81c2      	strh	r2, [r0, #14]
 80078f2:	6183      	str	r3, [r0, #24]
 80078f4:	4619      	mov	r1, r3
 80078f6:	2208      	movs	r2, #8
 80078f8:	305c      	adds	r0, #92	; 0x5c
 80078fa:	f000 f9f7 	bl	8007cec <memset>
 80078fe:	4b0d      	ldr	r3, [pc, #52]	; (8007934 <std+0x58>)
 8007900:	6263      	str	r3, [r4, #36]	; 0x24
 8007902:	4b0d      	ldr	r3, [pc, #52]	; (8007938 <std+0x5c>)
 8007904:	62a3      	str	r3, [r4, #40]	; 0x28
 8007906:	4b0d      	ldr	r3, [pc, #52]	; (800793c <std+0x60>)
 8007908:	62e3      	str	r3, [r4, #44]	; 0x2c
 800790a:	4b0d      	ldr	r3, [pc, #52]	; (8007940 <std+0x64>)
 800790c:	6323      	str	r3, [r4, #48]	; 0x30
 800790e:	4b0d      	ldr	r3, [pc, #52]	; (8007944 <std+0x68>)
 8007910:	6224      	str	r4, [r4, #32]
 8007912:	429c      	cmp	r4, r3
 8007914:	d006      	beq.n	8007924 <std+0x48>
 8007916:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800791a:	4294      	cmp	r4, r2
 800791c:	d002      	beq.n	8007924 <std+0x48>
 800791e:	33d0      	adds	r3, #208	; 0xd0
 8007920:	429c      	cmp	r4, r3
 8007922:	d105      	bne.n	8007930 <std+0x54>
 8007924:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007928:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800792c:	f000 ba5a 	b.w	8007de4 <__retarget_lock_init_recursive>
 8007930:	bd10      	pop	{r4, pc}
 8007932:	bf00      	nop
 8007934:	08007b3d 	.word	0x08007b3d
 8007938:	08007b5f 	.word	0x08007b5f
 800793c:	08007b97 	.word	0x08007b97
 8007940:	08007bbb 	.word	0x08007bbb
 8007944:	200004cc 	.word	0x200004cc

08007948 <stdio_exit_handler>:
 8007948:	4a02      	ldr	r2, [pc, #8]	; (8007954 <stdio_exit_handler+0xc>)
 800794a:	4903      	ldr	r1, [pc, #12]	; (8007958 <stdio_exit_handler+0x10>)
 800794c:	4803      	ldr	r0, [pc, #12]	; (800795c <stdio_exit_handler+0x14>)
 800794e:	f000 b869 	b.w	8007a24 <_fwalk_sglue>
 8007952:	bf00      	nop
 8007954:	2000009c 	.word	0x2000009c
 8007958:	08009771 	.word	0x08009771
 800795c:	200000a8 	.word	0x200000a8

08007960 <cleanup_stdio>:
 8007960:	6841      	ldr	r1, [r0, #4]
 8007962:	4b0c      	ldr	r3, [pc, #48]	; (8007994 <cleanup_stdio+0x34>)
 8007964:	4299      	cmp	r1, r3
 8007966:	b510      	push	{r4, lr}
 8007968:	4604      	mov	r4, r0
 800796a:	d001      	beq.n	8007970 <cleanup_stdio+0x10>
 800796c:	f001 ff00 	bl	8009770 <_fflush_r>
 8007970:	68a1      	ldr	r1, [r4, #8]
 8007972:	4b09      	ldr	r3, [pc, #36]	; (8007998 <cleanup_stdio+0x38>)
 8007974:	4299      	cmp	r1, r3
 8007976:	d002      	beq.n	800797e <cleanup_stdio+0x1e>
 8007978:	4620      	mov	r0, r4
 800797a:	f001 fef9 	bl	8009770 <_fflush_r>
 800797e:	68e1      	ldr	r1, [r4, #12]
 8007980:	4b06      	ldr	r3, [pc, #24]	; (800799c <cleanup_stdio+0x3c>)
 8007982:	4299      	cmp	r1, r3
 8007984:	d004      	beq.n	8007990 <cleanup_stdio+0x30>
 8007986:	4620      	mov	r0, r4
 8007988:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800798c:	f001 bef0 	b.w	8009770 <_fflush_r>
 8007990:	bd10      	pop	{r4, pc}
 8007992:	bf00      	nop
 8007994:	200004cc 	.word	0x200004cc
 8007998:	20000534 	.word	0x20000534
 800799c:	2000059c 	.word	0x2000059c

080079a0 <global_stdio_init.part.0>:
 80079a0:	b510      	push	{r4, lr}
 80079a2:	4b0b      	ldr	r3, [pc, #44]	; (80079d0 <global_stdio_init.part.0+0x30>)
 80079a4:	4c0b      	ldr	r4, [pc, #44]	; (80079d4 <global_stdio_init.part.0+0x34>)
 80079a6:	4a0c      	ldr	r2, [pc, #48]	; (80079d8 <global_stdio_init.part.0+0x38>)
 80079a8:	601a      	str	r2, [r3, #0]
 80079aa:	4620      	mov	r0, r4
 80079ac:	2200      	movs	r2, #0
 80079ae:	2104      	movs	r1, #4
 80079b0:	f7ff ff94 	bl	80078dc <std>
 80079b4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80079b8:	2201      	movs	r2, #1
 80079ba:	2109      	movs	r1, #9
 80079bc:	f7ff ff8e 	bl	80078dc <std>
 80079c0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80079c4:	2202      	movs	r2, #2
 80079c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80079ca:	2112      	movs	r1, #18
 80079cc:	f7ff bf86 	b.w	80078dc <std>
 80079d0:	20000604 	.word	0x20000604
 80079d4:	200004cc 	.word	0x200004cc
 80079d8:	08007949 	.word	0x08007949

080079dc <__sfp_lock_acquire>:
 80079dc:	4801      	ldr	r0, [pc, #4]	; (80079e4 <__sfp_lock_acquire+0x8>)
 80079de:	f000 ba02 	b.w	8007de6 <__retarget_lock_acquire_recursive>
 80079e2:	bf00      	nop
 80079e4:	2000060d 	.word	0x2000060d

080079e8 <__sfp_lock_release>:
 80079e8:	4801      	ldr	r0, [pc, #4]	; (80079f0 <__sfp_lock_release+0x8>)
 80079ea:	f000 b9fd 	b.w	8007de8 <__retarget_lock_release_recursive>
 80079ee:	bf00      	nop
 80079f0:	2000060d 	.word	0x2000060d

080079f4 <__sinit>:
 80079f4:	b510      	push	{r4, lr}
 80079f6:	4604      	mov	r4, r0
 80079f8:	f7ff fff0 	bl	80079dc <__sfp_lock_acquire>
 80079fc:	6a23      	ldr	r3, [r4, #32]
 80079fe:	b11b      	cbz	r3, 8007a08 <__sinit+0x14>
 8007a00:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007a04:	f7ff bff0 	b.w	80079e8 <__sfp_lock_release>
 8007a08:	4b04      	ldr	r3, [pc, #16]	; (8007a1c <__sinit+0x28>)
 8007a0a:	6223      	str	r3, [r4, #32]
 8007a0c:	4b04      	ldr	r3, [pc, #16]	; (8007a20 <__sinit+0x2c>)
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d1f5      	bne.n	8007a00 <__sinit+0xc>
 8007a14:	f7ff ffc4 	bl	80079a0 <global_stdio_init.part.0>
 8007a18:	e7f2      	b.n	8007a00 <__sinit+0xc>
 8007a1a:	bf00      	nop
 8007a1c:	08007961 	.word	0x08007961
 8007a20:	20000604 	.word	0x20000604

08007a24 <_fwalk_sglue>:
 8007a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a28:	4607      	mov	r7, r0
 8007a2a:	4688      	mov	r8, r1
 8007a2c:	4614      	mov	r4, r2
 8007a2e:	2600      	movs	r6, #0
 8007a30:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007a34:	f1b9 0901 	subs.w	r9, r9, #1
 8007a38:	d505      	bpl.n	8007a46 <_fwalk_sglue+0x22>
 8007a3a:	6824      	ldr	r4, [r4, #0]
 8007a3c:	2c00      	cmp	r4, #0
 8007a3e:	d1f7      	bne.n	8007a30 <_fwalk_sglue+0xc>
 8007a40:	4630      	mov	r0, r6
 8007a42:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a46:	89ab      	ldrh	r3, [r5, #12]
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d907      	bls.n	8007a5c <_fwalk_sglue+0x38>
 8007a4c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007a50:	3301      	adds	r3, #1
 8007a52:	d003      	beq.n	8007a5c <_fwalk_sglue+0x38>
 8007a54:	4629      	mov	r1, r5
 8007a56:	4638      	mov	r0, r7
 8007a58:	47c0      	blx	r8
 8007a5a:	4306      	orrs	r6, r0
 8007a5c:	3568      	adds	r5, #104	; 0x68
 8007a5e:	e7e9      	b.n	8007a34 <_fwalk_sglue+0x10>

08007a60 <iprintf>:
 8007a60:	b40f      	push	{r0, r1, r2, r3}
 8007a62:	b507      	push	{r0, r1, r2, lr}
 8007a64:	4906      	ldr	r1, [pc, #24]	; (8007a80 <iprintf+0x20>)
 8007a66:	ab04      	add	r3, sp, #16
 8007a68:	6808      	ldr	r0, [r1, #0]
 8007a6a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a6e:	6881      	ldr	r1, [r0, #8]
 8007a70:	9301      	str	r3, [sp, #4]
 8007a72:	f001 fcdd 	bl	8009430 <_vfiprintf_r>
 8007a76:	b003      	add	sp, #12
 8007a78:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a7c:	b004      	add	sp, #16
 8007a7e:	4770      	bx	lr
 8007a80:	200000f4 	.word	0x200000f4

08007a84 <_puts_r>:
 8007a84:	6a03      	ldr	r3, [r0, #32]
 8007a86:	b570      	push	{r4, r5, r6, lr}
 8007a88:	6884      	ldr	r4, [r0, #8]
 8007a8a:	4605      	mov	r5, r0
 8007a8c:	460e      	mov	r6, r1
 8007a8e:	b90b      	cbnz	r3, 8007a94 <_puts_r+0x10>
 8007a90:	f7ff ffb0 	bl	80079f4 <__sinit>
 8007a94:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007a96:	07db      	lsls	r3, r3, #31
 8007a98:	d405      	bmi.n	8007aa6 <_puts_r+0x22>
 8007a9a:	89a3      	ldrh	r3, [r4, #12]
 8007a9c:	0598      	lsls	r0, r3, #22
 8007a9e:	d402      	bmi.n	8007aa6 <_puts_r+0x22>
 8007aa0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007aa2:	f000 f9a0 	bl	8007de6 <__retarget_lock_acquire_recursive>
 8007aa6:	89a3      	ldrh	r3, [r4, #12]
 8007aa8:	0719      	lsls	r1, r3, #28
 8007aaa:	d513      	bpl.n	8007ad4 <_puts_r+0x50>
 8007aac:	6923      	ldr	r3, [r4, #16]
 8007aae:	b18b      	cbz	r3, 8007ad4 <_puts_r+0x50>
 8007ab0:	3e01      	subs	r6, #1
 8007ab2:	68a3      	ldr	r3, [r4, #8]
 8007ab4:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007ab8:	3b01      	subs	r3, #1
 8007aba:	60a3      	str	r3, [r4, #8]
 8007abc:	b9e9      	cbnz	r1, 8007afa <_puts_r+0x76>
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	da2e      	bge.n	8007b20 <_puts_r+0x9c>
 8007ac2:	4622      	mov	r2, r4
 8007ac4:	210a      	movs	r1, #10
 8007ac6:	4628      	mov	r0, r5
 8007ac8:	f000 f87b 	bl	8007bc2 <__swbuf_r>
 8007acc:	3001      	adds	r0, #1
 8007ace:	d007      	beq.n	8007ae0 <_puts_r+0x5c>
 8007ad0:	250a      	movs	r5, #10
 8007ad2:	e007      	b.n	8007ae4 <_puts_r+0x60>
 8007ad4:	4621      	mov	r1, r4
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	f000 f8b0 	bl	8007c3c <__swsetup_r>
 8007adc:	2800      	cmp	r0, #0
 8007ade:	d0e7      	beq.n	8007ab0 <_puts_r+0x2c>
 8007ae0:	f04f 35ff 	mov.w	r5, #4294967295
 8007ae4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8007ae6:	07da      	lsls	r2, r3, #31
 8007ae8:	d405      	bmi.n	8007af6 <_puts_r+0x72>
 8007aea:	89a3      	ldrh	r3, [r4, #12]
 8007aec:	059b      	lsls	r3, r3, #22
 8007aee:	d402      	bmi.n	8007af6 <_puts_r+0x72>
 8007af0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8007af2:	f000 f979 	bl	8007de8 <__retarget_lock_release_recursive>
 8007af6:	4628      	mov	r0, r5
 8007af8:	bd70      	pop	{r4, r5, r6, pc}
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	da04      	bge.n	8007b08 <_puts_r+0x84>
 8007afe:	69a2      	ldr	r2, [r4, #24]
 8007b00:	429a      	cmp	r2, r3
 8007b02:	dc06      	bgt.n	8007b12 <_puts_r+0x8e>
 8007b04:	290a      	cmp	r1, #10
 8007b06:	d004      	beq.n	8007b12 <_puts_r+0x8e>
 8007b08:	6823      	ldr	r3, [r4, #0]
 8007b0a:	1c5a      	adds	r2, r3, #1
 8007b0c:	6022      	str	r2, [r4, #0]
 8007b0e:	7019      	strb	r1, [r3, #0]
 8007b10:	e7cf      	b.n	8007ab2 <_puts_r+0x2e>
 8007b12:	4622      	mov	r2, r4
 8007b14:	4628      	mov	r0, r5
 8007b16:	f000 f854 	bl	8007bc2 <__swbuf_r>
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	d1c9      	bne.n	8007ab2 <_puts_r+0x2e>
 8007b1e:	e7df      	b.n	8007ae0 <_puts_r+0x5c>
 8007b20:	6823      	ldr	r3, [r4, #0]
 8007b22:	250a      	movs	r5, #10
 8007b24:	1c5a      	adds	r2, r3, #1
 8007b26:	6022      	str	r2, [r4, #0]
 8007b28:	701d      	strb	r5, [r3, #0]
 8007b2a:	e7db      	b.n	8007ae4 <_puts_r+0x60>

08007b2c <puts>:
 8007b2c:	4b02      	ldr	r3, [pc, #8]	; (8007b38 <puts+0xc>)
 8007b2e:	4601      	mov	r1, r0
 8007b30:	6818      	ldr	r0, [r3, #0]
 8007b32:	f7ff bfa7 	b.w	8007a84 <_puts_r>
 8007b36:	bf00      	nop
 8007b38:	200000f4 	.word	0x200000f4

08007b3c <__sread>:
 8007b3c:	b510      	push	{r4, lr}
 8007b3e:	460c      	mov	r4, r1
 8007b40:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b44:	f000 f900 	bl	8007d48 <_read_r>
 8007b48:	2800      	cmp	r0, #0
 8007b4a:	bfab      	itete	ge
 8007b4c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007b4e:	89a3      	ldrhlt	r3, [r4, #12]
 8007b50:	181b      	addge	r3, r3, r0
 8007b52:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007b56:	bfac      	ite	ge
 8007b58:	6563      	strge	r3, [r4, #84]	; 0x54
 8007b5a:	81a3      	strhlt	r3, [r4, #12]
 8007b5c:	bd10      	pop	{r4, pc}

08007b5e <__swrite>:
 8007b5e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007b62:	461f      	mov	r7, r3
 8007b64:	898b      	ldrh	r3, [r1, #12]
 8007b66:	05db      	lsls	r3, r3, #23
 8007b68:	4605      	mov	r5, r0
 8007b6a:	460c      	mov	r4, r1
 8007b6c:	4616      	mov	r6, r2
 8007b6e:	d505      	bpl.n	8007b7c <__swrite+0x1e>
 8007b70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b74:	2302      	movs	r3, #2
 8007b76:	2200      	movs	r2, #0
 8007b78:	f000 f8d4 	bl	8007d24 <_lseek_r>
 8007b7c:	89a3      	ldrh	r3, [r4, #12]
 8007b7e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007b82:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007b86:	81a3      	strh	r3, [r4, #12]
 8007b88:	4632      	mov	r2, r6
 8007b8a:	463b      	mov	r3, r7
 8007b8c:	4628      	mov	r0, r5
 8007b8e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007b92:	f000 b8eb 	b.w	8007d6c <_write_r>

08007b96 <__sseek>:
 8007b96:	b510      	push	{r4, lr}
 8007b98:	460c      	mov	r4, r1
 8007b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007b9e:	f000 f8c1 	bl	8007d24 <_lseek_r>
 8007ba2:	1c43      	adds	r3, r0, #1
 8007ba4:	89a3      	ldrh	r3, [r4, #12]
 8007ba6:	bf15      	itete	ne
 8007ba8:	6560      	strne	r0, [r4, #84]	; 0x54
 8007baa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007bae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007bb2:	81a3      	strheq	r3, [r4, #12]
 8007bb4:	bf18      	it	ne
 8007bb6:	81a3      	strhne	r3, [r4, #12]
 8007bb8:	bd10      	pop	{r4, pc}

08007bba <__sclose>:
 8007bba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007bbe:	f000 b8a1 	b.w	8007d04 <_close_r>

08007bc2 <__swbuf_r>:
 8007bc2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007bc4:	460e      	mov	r6, r1
 8007bc6:	4614      	mov	r4, r2
 8007bc8:	4605      	mov	r5, r0
 8007bca:	b118      	cbz	r0, 8007bd4 <__swbuf_r+0x12>
 8007bcc:	6a03      	ldr	r3, [r0, #32]
 8007bce:	b90b      	cbnz	r3, 8007bd4 <__swbuf_r+0x12>
 8007bd0:	f7ff ff10 	bl	80079f4 <__sinit>
 8007bd4:	69a3      	ldr	r3, [r4, #24]
 8007bd6:	60a3      	str	r3, [r4, #8]
 8007bd8:	89a3      	ldrh	r3, [r4, #12]
 8007bda:	071a      	lsls	r2, r3, #28
 8007bdc:	d525      	bpl.n	8007c2a <__swbuf_r+0x68>
 8007bde:	6923      	ldr	r3, [r4, #16]
 8007be0:	b31b      	cbz	r3, 8007c2a <__swbuf_r+0x68>
 8007be2:	6823      	ldr	r3, [r4, #0]
 8007be4:	6922      	ldr	r2, [r4, #16]
 8007be6:	1a98      	subs	r0, r3, r2
 8007be8:	6963      	ldr	r3, [r4, #20]
 8007bea:	b2f6      	uxtb	r6, r6
 8007bec:	4283      	cmp	r3, r0
 8007bee:	4637      	mov	r7, r6
 8007bf0:	dc04      	bgt.n	8007bfc <__swbuf_r+0x3a>
 8007bf2:	4621      	mov	r1, r4
 8007bf4:	4628      	mov	r0, r5
 8007bf6:	f001 fdbb 	bl	8009770 <_fflush_r>
 8007bfa:	b9e0      	cbnz	r0, 8007c36 <__swbuf_r+0x74>
 8007bfc:	68a3      	ldr	r3, [r4, #8]
 8007bfe:	3b01      	subs	r3, #1
 8007c00:	60a3      	str	r3, [r4, #8]
 8007c02:	6823      	ldr	r3, [r4, #0]
 8007c04:	1c5a      	adds	r2, r3, #1
 8007c06:	6022      	str	r2, [r4, #0]
 8007c08:	701e      	strb	r6, [r3, #0]
 8007c0a:	6962      	ldr	r2, [r4, #20]
 8007c0c:	1c43      	adds	r3, r0, #1
 8007c0e:	429a      	cmp	r2, r3
 8007c10:	d004      	beq.n	8007c1c <__swbuf_r+0x5a>
 8007c12:	89a3      	ldrh	r3, [r4, #12]
 8007c14:	07db      	lsls	r3, r3, #31
 8007c16:	d506      	bpl.n	8007c26 <__swbuf_r+0x64>
 8007c18:	2e0a      	cmp	r6, #10
 8007c1a:	d104      	bne.n	8007c26 <__swbuf_r+0x64>
 8007c1c:	4621      	mov	r1, r4
 8007c1e:	4628      	mov	r0, r5
 8007c20:	f001 fda6 	bl	8009770 <_fflush_r>
 8007c24:	b938      	cbnz	r0, 8007c36 <__swbuf_r+0x74>
 8007c26:	4638      	mov	r0, r7
 8007c28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007c2a:	4621      	mov	r1, r4
 8007c2c:	4628      	mov	r0, r5
 8007c2e:	f000 f805 	bl	8007c3c <__swsetup_r>
 8007c32:	2800      	cmp	r0, #0
 8007c34:	d0d5      	beq.n	8007be2 <__swbuf_r+0x20>
 8007c36:	f04f 37ff 	mov.w	r7, #4294967295
 8007c3a:	e7f4      	b.n	8007c26 <__swbuf_r+0x64>

08007c3c <__swsetup_r>:
 8007c3c:	b538      	push	{r3, r4, r5, lr}
 8007c3e:	4b2a      	ldr	r3, [pc, #168]	; (8007ce8 <__swsetup_r+0xac>)
 8007c40:	4605      	mov	r5, r0
 8007c42:	6818      	ldr	r0, [r3, #0]
 8007c44:	460c      	mov	r4, r1
 8007c46:	b118      	cbz	r0, 8007c50 <__swsetup_r+0x14>
 8007c48:	6a03      	ldr	r3, [r0, #32]
 8007c4a:	b90b      	cbnz	r3, 8007c50 <__swsetup_r+0x14>
 8007c4c:	f7ff fed2 	bl	80079f4 <__sinit>
 8007c50:	89a3      	ldrh	r3, [r4, #12]
 8007c52:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007c56:	0718      	lsls	r0, r3, #28
 8007c58:	d422      	bmi.n	8007ca0 <__swsetup_r+0x64>
 8007c5a:	06d9      	lsls	r1, r3, #27
 8007c5c:	d407      	bmi.n	8007c6e <__swsetup_r+0x32>
 8007c5e:	2309      	movs	r3, #9
 8007c60:	602b      	str	r3, [r5, #0]
 8007c62:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007c66:	81a3      	strh	r3, [r4, #12]
 8007c68:	f04f 30ff 	mov.w	r0, #4294967295
 8007c6c:	e034      	b.n	8007cd8 <__swsetup_r+0x9c>
 8007c6e:	0758      	lsls	r0, r3, #29
 8007c70:	d512      	bpl.n	8007c98 <__swsetup_r+0x5c>
 8007c72:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007c74:	b141      	cbz	r1, 8007c88 <__swsetup_r+0x4c>
 8007c76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007c7a:	4299      	cmp	r1, r3
 8007c7c:	d002      	beq.n	8007c84 <__swsetup_r+0x48>
 8007c7e:	4628      	mov	r0, r5
 8007c80:	f000 ff30 	bl	8008ae4 <_free_r>
 8007c84:	2300      	movs	r3, #0
 8007c86:	6363      	str	r3, [r4, #52]	; 0x34
 8007c88:	89a3      	ldrh	r3, [r4, #12]
 8007c8a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8007c8e:	81a3      	strh	r3, [r4, #12]
 8007c90:	2300      	movs	r3, #0
 8007c92:	6063      	str	r3, [r4, #4]
 8007c94:	6923      	ldr	r3, [r4, #16]
 8007c96:	6023      	str	r3, [r4, #0]
 8007c98:	89a3      	ldrh	r3, [r4, #12]
 8007c9a:	f043 0308 	orr.w	r3, r3, #8
 8007c9e:	81a3      	strh	r3, [r4, #12]
 8007ca0:	6923      	ldr	r3, [r4, #16]
 8007ca2:	b94b      	cbnz	r3, 8007cb8 <__swsetup_r+0x7c>
 8007ca4:	89a3      	ldrh	r3, [r4, #12]
 8007ca6:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8007caa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007cae:	d003      	beq.n	8007cb8 <__swsetup_r+0x7c>
 8007cb0:	4621      	mov	r1, r4
 8007cb2:	4628      	mov	r0, r5
 8007cb4:	f001 fdaa 	bl	800980c <__smakebuf_r>
 8007cb8:	89a0      	ldrh	r0, [r4, #12]
 8007cba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007cbe:	f010 0301 	ands.w	r3, r0, #1
 8007cc2:	d00a      	beq.n	8007cda <__swsetup_r+0x9e>
 8007cc4:	2300      	movs	r3, #0
 8007cc6:	60a3      	str	r3, [r4, #8]
 8007cc8:	6963      	ldr	r3, [r4, #20]
 8007cca:	425b      	negs	r3, r3
 8007ccc:	61a3      	str	r3, [r4, #24]
 8007cce:	6923      	ldr	r3, [r4, #16]
 8007cd0:	b943      	cbnz	r3, 8007ce4 <__swsetup_r+0xa8>
 8007cd2:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8007cd6:	d1c4      	bne.n	8007c62 <__swsetup_r+0x26>
 8007cd8:	bd38      	pop	{r3, r4, r5, pc}
 8007cda:	0781      	lsls	r1, r0, #30
 8007cdc:	bf58      	it	pl
 8007cde:	6963      	ldrpl	r3, [r4, #20]
 8007ce0:	60a3      	str	r3, [r4, #8]
 8007ce2:	e7f4      	b.n	8007cce <__swsetup_r+0x92>
 8007ce4:	2000      	movs	r0, #0
 8007ce6:	e7f7      	b.n	8007cd8 <__swsetup_r+0x9c>
 8007ce8:	200000f4 	.word	0x200000f4

08007cec <memset>:
 8007cec:	4402      	add	r2, r0
 8007cee:	4603      	mov	r3, r0
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d100      	bne.n	8007cf6 <memset+0xa>
 8007cf4:	4770      	bx	lr
 8007cf6:	f803 1b01 	strb.w	r1, [r3], #1
 8007cfa:	e7f9      	b.n	8007cf0 <memset+0x4>

08007cfc <_localeconv_r>:
 8007cfc:	4800      	ldr	r0, [pc, #0]	; (8007d00 <_localeconv_r+0x4>)
 8007cfe:	4770      	bx	lr
 8007d00:	200001e8 	.word	0x200001e8

08007d04 <_close_r>:
 8007d04:	b538      	push	{r3, r4, r5, lr}
 8007d06:	4d06      	ldr	r5, [pc, #24]	; (8007d20 <_close_r+0x1c>)
 8007d08:	2300      	movs	r3, #0
 8007d0a:	4604      	mov	r4, r0
 8007d0c:	4608      	mov	r0, r1
 8007d0e:	602b      	str	r3, [r5, #0]
 8007d10:	f7fa ffcb 	bl	8002caa <_close>
 8007d14:	1c43      	adds	r3, r0, #1
 8007d16:	d102      	bne.n	8007d1e <_close_r+0x1a>
 8007d18:	682b      	ldr	r3, [r5, #0]
 8007d1a:	b103      	cbz	r3, 8007d1e <_close_r+0x1a>
 8007d1c:	6023      	str	r3, [r4, #0]
 8007d1e:	bd38      	pop	{r3, r4, r5, pc}
 8007d20:	20000608 	.word	0x20000608

08007d24 <_lseek_r>:
 8007d24:	b538      	push	{r3, r4, r5, lr}
 8007d26:	4d07      	ldr	r5, [pc, #28]	; (8007d44 <_lseek_r+0x20>)
 8007d28:	4604      	mov	r4, r0
 8007d2a:	4608      	mov	r0, r1
 8007d2c:	4611      	mov	r1, r2
 8007d2e:	2200      	movs	r2, #0
 8007d30:	602a      	str	r2, [r5, #0]
 8007d32:	461a      	mov	r2, r3
 8007d34:	f7fa ffe0 	bl	8002cf8 <_lseek>
 8007d38:	1c43      	adds	r3, r0, #1
 8007d3a:	d102      	bne.n	8007d42 <_lseek_r+0x1e>
 8007d3c:	682b      	ldr	r3, [r5, #0]
 8007d3e:	b103      	cbz	r3, 8007d42 <_lseek_r+0x1e>
 8007d40:	6023      	str	r3, [r4, #0]
 8007d42:	bd38      	pop	{r3, r4, r5, pc}
 8007d44:	20000608 	.word	0x20000608

08007d48 <_read_r>:
 8007d48:	b538      	push	{r3, r4, r5, lr}
 8007d4a:	4d07      	ldr	r5, [pc, #28]	; (8007d68 <_read_r+0x20>)
 8007d4c:	4604      	mov	r4, r0
 8007d4e:	4608      	mov	r0, r1
 8007d50:	4611      	mov	r1, r2
 8007d52:	2200      	movs	r2, #0
 8007d54:	602a      	str	r2, [r5, #0]
 8007d56:	461a      	mov	r2, r3
 8007d58:	f7fa ff8a 	bl	8002c70 <_read>
 8007d5c:	1c43      	adds	r3, r0, #1
 8007d5e:	d102      	bne.n	8007d66 <_read_r+0x1e>
 8007d60:	682b      	ldr	r3, [r5, #0]
 8007d62:	b103      	cbz	r3, 8007d66 <_read_r+0x1e>
 8007d64:	6023      	str	r3, [r4, #0]
 8007d66:	bd38      	pop	{r3, r4, r5, pc}
 8007d68:	20000608 	.word	0x20000608

08007d6c <_write_r>:
 8007d6c:	b538      	push	{r3, r4, r5, lr}
 8007d6e:	4d07      	ldr	r5, [pc, #28]	; (8007d8c <_write_r+0x20>)
 8007d70:	4604      	mov	r4, r0
 8007d72:	4608      	mov	r0, r1
 8007d74:	4611      	mov	r1, r2
 8007d76:	2200      	movs	r2, #0
 8007d78:	602a      	str	r2, [r5, #0]
 8007d7a:	461a      	mov	r2, r3
 8007d7c:	f7f9 fa35 	bl	80011ea <_write>
 8007d80:	1c43      	adds	r3, r0, #1
 8007d82:	d102      	bne.n	8007d8a <_write_r+0x1e>
 8007d84:	682b      	ldr	r3, [r5, #0]
 8007d86:	b103      	cbz	r3, 8007d8a <_write_r+0x1e>
 8007d88:	6023      	str	r3, [r4, #0]
 8007d8a:	bd38      	pop	{r3, r4, r5, pc}
 8007d8c:	20000608 	.word	0x20000608

08007d90 <__errno>:
 8007d90:	4b01      	ldr	r3, [pc, #4]	; (8007d98 <__errno+0x8>)
 8007d92:	6818      	ldr	r0, [r3, #0]
 8007d94:	4770      	bx	lr
 8007d96:	bf00      	nop
 8007d98:	200000f4 	.word	0x200000f4

08007d9c <__libc_init_array>:
 8007d9c:	b570      	push	{r4, r5, r6, lr}
 8007d9e:	4d0d      	ldr	r5, [pc, #52]	; (8007dd4 <__libc_init_array+0x38>)
 8007da0:	4c0d      	ldr	r4, [pc, #52]	; (8007dd8 <__libc_init_array+0x3c>)
 8007da2:	1b64      	subs	r4, r4, r5
 8007da4:	10a4      	asrs	r4, r4, #2
 8007da6:	2600      	movs	r6, #0
 8007da8:	42a6      	cmp	r6, r4
 8007daa:	d109      	bne.n	8007dc0 <__libc_init_array+0x24>
 8007dac:	4d0b      	ldr	r5, [pc, #44]	; (8007ddc <__libc_init_array+0x40>)
 8007dae:	4c0c      	ldr	r4, [pc, #48]	; (8007de0 <__libc_init_array+0x44>)
 8007db0:	f003 f874 	bl	800ae9c <_init>
 8007db4:	1b64      	subs	r4, r4, r5
 8007db6:	10a4      	asrs	r4, r4, #2
 8007db8:	2600      	movs	r6, #0
 8007dba:	42a6      	cmp	r6, r4
 8007dbc:	d105      	bne.n	8007dca <__libc_init_array+0x2e>
 8007dbe:	bd70      	pop	{r4, r5, r6, pc}
 8007dc0:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dc4:	4798      	blx	r3
 8007dc6:	3601      	adds	r6, #1
 8007dc8:	e7ee      	b.n	8007da8 <__libc_init_array+0xc>
 8007dca:	f855 3b04 	ldr.w	r3, [r5], #4
 8007dce:	4798      	blx	r3
 8007dd0:	3601      	adds	r6, #1
 8007dd2:	e7f2      	b.n	8007dba <__libc_init_array+0x1e>
 8007dd4:	0800b340 	.word	0x0800b340
 8007dd8:	0800b340 	.word	0x0800b340
 8007ddc:	0800b340 	.word	0x0800b340
 8007de0:	0800b344 	.word	0x0800b344

08007de4 <__retarget_lock_init_recursive>:
 8007de4:	4770      	bx	lr

08007de6 <__retarget_lock_acquire_recursive>:
 8007de6:	4770      	bx	lr

08007de8 <__retarget_lock_release_recursive>:
 8007de8:	4770      	bx	lr

08007dea <quorem>:
 8007dea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007dee:	6903      	ldr	r3, [r0, #16]
 8007df0:	690c      	ldr	r4, [r1, #16]
 8007df2:	42a3      	cmp	r3, r4
 8007df4:	4607      	mov	r7, r0
 8007df6:	db7e      	blt.n	8007ef6 <quorem+0x10c>
 8007df8:	3c01      	subs	r4, #1
 8007dfa:	f101 0814 	add.w	r8, r1, #20
 8007dfe:	f100 0514 	add.w	r5, r0, #20
 8007e02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007e06:	9301      	str	r3, [sp, #4]
 8007e08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007e0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007e10:	3301      	adds	r3, #1
 8007e12:	429a      	cmp	r2, r3
 8007e14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007e18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007e1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007e20:	d331      	bcc.n	8007e86 <quorem+0x9c>
 8007e22:	f04f 0e00 	mov.w	lr, #0
 8007e26:	4640      	mov	r0, r8
 8007e28:	46ac      	mov	ip, r5
 8007e2a:	46f2      	mov	sl, lr
 8007e2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007e30:	b293      	uxth	r3, r2
 8007e32:	fb06 e303 	mla	r3, r6, r3, lr
 8007e36:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007e3a:	0c1a      	lsrs	r2, r3, #16
 8007e3c:	b29b      	uxth	r3, r3
 8007e3e:	ebaa 0303 	sub.w	r3, sl, r3
 8007e42:	f8dc a000 	ldr.w	sl, [ip]
 8007e46:	fa13 f38a 	uxtah	r3, r3, sl
 8007e4a:	fb06 220e 	mla	r2, r6, lr, r2
 8007e4e:	9300      	str	r3, [sp, #0]
 8007e50:	9b00      	ldr	r3, [sp, #0]
 8007e52:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007e56:	b292      	uxth	r2, r2
 8007e58:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007e5c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007e60:	f8bd 3000 	ldrh.w	r3, [sp]
 8007e64:	4581      	cmp	r9, r0
 8007e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007e6a:	f84c 3b04 	str.w	r3, [ip], #4
 8007e6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007e72:	d2db      	bcs.n	8007e2c <quorem+0x42>
 8007e74:	f855 300b 	ldr.w	r3, [r5, fp]
 8007e78:	b92b      	cbnz	r3, 8007e86 <quorem+0x9c>
 8007e7a:	9b01      	ldr	r3, [sp, #4]
 8007e7c:	3b04      	subs	r3, #4
 8007e7e:	429d      	cmp	r5, r3
 8007e80:	461a      	mov	r2, r3
 8007e82:	d32c      	bcc.n	8007ede <quorem+0xf4>
 8007e84:	613c      	str	r4, [r7, #16]
 8007e86:	4638      	mov	r0, r7
 8007e88:	f001 f9a8 	bl	80091dc <__mcmp>
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	db22      	blt.n	8007ed6 <quorem+0xec>
 8007e90:	3601      	adds	r6, #1
 8007e92:	4629      	mov	r1, r5
 8007e94:	2000      	movs	r0, #0
 8007e96:	f858 2b04 	ldr.w	r2, [r8], #4
 8007e9a:	f8d1 c000 	ldr.w	ip, [r1]
 8007e9e:	b293      	uxth	r3, r2
 8007ea0:	1ac3      	subs	r3, r0, r3
 8007ea2:	0c12      	lsrs	r2, r2, #16
 8007ea4:	fa13 f38c 	uxtah	r3, r3, ip
 8007ea8:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007eac:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007eb6:	45c1      	cmp	r9, r8
 8007eb8:	f841 3b04 	str.w	r3, [r1], #4
 8007ebc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007ec0:	d2e9      	bcs.n	8007e96 <quorem+0xac>
 8007ec2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007ec6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007eca:	b922      	cbnz	r2, 8007ed6 <quorem+0xec>
 8007ecc:	3b04      	subs	r3, #4
 8007ece:	429d      	cmp	r5, r3
 8007ed0:	461a      	mov	r2, r3
 8007ed2:	d30a      	bcc.n	8007eea <quorem+0x100>
 8007ed4:	613c      	str	r4, [r7, #16]
 8007ed6:	4630      	mov	r0, r6
 8007ed8:	b003      	add	sp, #12
 8007eda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ede:	6812      	ldr	r2, [r2, #0]
 8007ee0:	3b04      	subs	r3, #4
 8007ee2:	2a00      	cmp	r2, #0
 8007ee4:	d1ce      	bne.n	8007e84 <quorem+0x9a>
 8007ee6:	3c01      	subs	r4, #1
 8007ee8:	e7c9      	b.n	8007e7e <quorem+0x94>
 8007eea:	6812      	ldr	r2, [r2, #0]
 8007eec:	3b04      	subs	r3, #4
 8007eee:	2a00      	cmp	r2, #0
 8007ef0:	d1f0      	bne.n	8007ed4 <quorem+0xea>
 8007ef2:	3c01      	subs	r4, #1
 8007ef4:	e7eb      	b.n	8007ece <quorem+0xe4>
 8007ef6:	2000      	movs	r0, #0
 8007ef8:	e7ee      	b.n	8007ed8 <quorem+0xee>
 8007efa:	0000      	movs	r0, r0
 8007efc:	0000      	movs	r0, r0
	...

08007f00 <_dtoa_r>:
 8007f00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f04:	ed2d 8b04 	vpush	{d8-d9}
 8007f08:	69c5      	ldr	r5, [r0, #28]
 8007f0a:	b093      	sub	sp, #76	; 0x4c
 8007f0c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007f10:	ec57 6b10 	vmov	r6, r7, d0
 8007f14:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007f18:	9107      	str	r1, [sp, #28]
 8007f1a:	4604      	mov	r4, r0
 8007f1c:	920a      	str	r2, [sp, #40]	; 0x28
 8007f1e:	930d      	str	r3, [sp, #52]	; 0x34
 8007f20:	b975      	cbnz	r5, 8007f40 <_dtoa_r+0x40>
 8007f22:	2010      	movs	r0, #16
 8007f24:	f000 fe2a 	bl	8008b7c <malloc>
 8007f28:	4602      	mov	r2, r0
 8007f2a:	61e0      	str	r0, [r4, #28]
 8007f2c:	b920      	cbnz	r0, 8007f38 <_dtoa_r+0x38>
 8007f2e:	4bae      	ldr	r3, [pc, #696]	; (80081e8 <_dtoa_r+0x2e8>)
 8007f30:	21ef      	movs	r1, #239	; 0xef
 8007f32:	48ae      	ldr	r0, [pc, #696]	; (80081ec <_dtoa_r+0x2ec>)
 8007f34:	f001 fce6 	bl	8009904 <__assert_func>
 8007f38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007f3c:	6005      	str	r5, [r0, #0]
 8007f3e:	60c5      	str	r5, [r0, #12]
 8007f40:	69e3      	ldr	r3, [r4, #28]
 8007f42:	6819      	ldr	r1, [r3, #0]
 8007f44:	b151      	cbz	r1, 8007f5c <_dtoa_r+0x5c>
 8007f46:	685a      	ldr	r2, [r3, #4]
 8007f48:	604a      	str	r2, [r1, #4]
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	4093      	lsls	r3, r2
 8007f4e:	608b      	str	r3, [r1, #8]
 8007f50:	4620      	mov	r0, r4
 8007f52:	f000 ff07 	bl	8008d64 <_Bfree>
 8007f56:	69e3      	ldr	r3, [r4, #28]
 8007f58:	2200      	movs	r2, #0
 8007f5a:	601a      	str	r2, [r3, #0]
 8007f5c:	1e3b      	subs	r3, r7, #0
 8007f5e:	bfbb      	ittet	lt
 8007f60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007f64:	9303      	strlt	r3, [sp, #12]
 8007f66:	2300      	movge	r3, #0
 8007f68:	2201      	movlt	r2, #1
 8007f6a:	bfac      	ite	ge
 8007f6c:	f8c8 3000 	strge.w	r3, [r8]
 8007f70:	f8c8 2000 	strlt.w	r2, [r8]
 8007f74:	4b9e      	ldr	r3, [pc, #632]	; (80081f0 <_dtoa_r+0x2f0>)
 8007f76:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8007f7a:	ea33 0308 	bics.w	r3, r3, r8
 8007f7e:	d11b      	bne.n	8007fb8 <_dtoa_r+0xb8>
 8007f80:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007f82:	f242 730f 	movw	r3, #9999	; 0x270f
 8007f86:	6013      	str	r3, [r2, #0]
 8007f88:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8007f8c:	4333      	orrs	r3, r6
 8007f8e:	f000 8593 	beq.w	8008ab8 <_dtoa_r+0xbb8>
 8007f92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007f94:	b963      	cbnz	r3, 8007fb0 <_dtoa_r+0xb0>
 8007f96:	4b97      	ldr	r3, [pc, #604]	; (80081f4 <_dtoa_r+0x2f4>)
 8007f98:	e027      	b.n	8007fea <_dtoa_r+0xea>
 8007f9a:	4b97      	ldr	r3, [pc, #604]	; (80081f8 <_dtoa_r+0x2f8>)
 8007f9c:	9300      	str	r3, [sp, #0]
 8007f9e:	3308      	adds	r3, #8
 8007fa0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007fa2:	6013      	str	r3, [r2, #0]
 8007fa4:	9800      	ldr	r0, [sp, #0]
 8007fa6:	b013      	add	sp, #76	; 0x4c
 8007fa8:	ecbd 8b04 	vpop	{d8-d9}
 8007fac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007fb0:	4b90      	ldr	r3, [pc, #576]	; (80081f4 <_dtoa_r+0x2f4>)
 8007fb2:	9300      	str	r3, [sp, #0]
 8007fb4:	3303      	adds	r3, #3
 8007fb6:	e7f3      	b.n	8007fa0 <_dtoa_r+0xa0>
 8007fb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007fbc:	2200      	movs	r2, #0
 8007fbe:	ec51 0b17 	vmov	r0, r1, d7
 8007fc2:	eeb0 8a47 	vmov.f32	s16, s14
 8007fc6:	eef0 8a67 	vmov.f32	s17, s15
 8007fca:	2300      	movs	r3, #0
 8007fcc:	f7f8 fd9c 	bl	8000b08 <__aeabi_dcmpeq>
 8007fd0:	4681      	mov	r9, r0
 8007fd2:	b160      	cbz	r0, 8007fee <_dtoa_r+0xee>
 8007fd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	6013      	str	r3, [r2, #0]
 8007fda:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fdc:	2b00      	cmp	r3, #0
 8007fde:	f000 8568 	beq.w	8008ab2 <_dtoa_r+0xbb2>
 8007fe2:	4b86      	ldr	r3, [pc, #536]	; (80081fc <_dtoa_r+0x2fc>)
 8007fe4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007fe6:	6013      	str	r3, [r2, #0]
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	9300      	str	r3, [sp, #0]
 8007fec:	e7da      	b.n	8007fa4 <_dtoa_r+0xa4>
 8007fee:	aa10      	add	r2, sp, #64	; 0x40
 8007ff0:	a911      	add	r1, sp, #68	; 0x44
 8007ff2:	4620      	mov	r0, r4
 8007ff4:	eeb0 0a48 	vmov.f32	s0, s16
 8007ff8:	eef0 0a68 	vmov.f32	s1, s17
 8007ffc:	f001 f994 	bl	8009328 <__d2b>
 8008000:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8008004:	4682      	mov	sl, r0
 8008006:	2d00      	cmp	r5, #0
 8008008:	d07f      	beq.n	800810a <_dtoa_r+0x20a>
 800800a:	ee18 3a90 	vmov	r3, s17
 800800e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008012:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008016:	ec51 0b18 	vmov	r0, r1, d8
 800801a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800801e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008022:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8008026:	4619      	mov	r1, r3
 8008028:	2200      	movs	r2, #0
 800802a:	4b75      	ldr	r3, [pc, #468]	; (8008200 <_dtoa_r+0x300>)
 800802c:	f7f8 f94c 	bl	80002c8 <__aeabi_dsub>
 8008030:	a367      	add	r3, pc, #412	; (adr r3, 80081d0 <_dtoa_r+0x2d0>)
 8008032:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008036:	f7f8 faff 	bl	8000638 <__aeabi_dmul>
 800803a:	a367      	add	r3, pc, #412	; (adr r3, 80081d8 <_dtoa_r+0x2d8>)
 800803c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008040:	f7f8 f944 	bl	80002cc <__adddf3>
 8008044:	4606      	mov	r6, r0
 8008046:	4628      	mov	r0, r5
 8008048:	460f      	mov	r7, r1
 800804a:	f7f8 fa8b 	bl	8000564 <__aeabi_i2d>
 800804e:	a364      	add	r3, pc, #400	; (adr r3, 80081e0 <_dtoa_r+0x2e0>)
 8008050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008054:	f7f8 faf0 	bl	8000638 <__aeabi_dmul>
 8008058:	4602      	mov	r2, r0
 800805a:	460b      	mov	r3, r1
 800805c:	4630      	mov	r0, r6
 800805e:	4639      	mov	r1, r7
 8008060:	f7f8 f934 	bl	80002cc <__adddf3>
 8008064:	4606      	mov	r6, r0
 8008066:	460f      	mov	r7, r1
 8008068:	f7f8 fd96 	bl	8000b98 <__aeabi_d2iz>
 800806c:	2200      	movs	r2, #0
 800806e:	4683      	mov	fp, r0
 8008070:	2300      	movs	r3, #0
 8008072:	4630      	mov	r0, r6
 8008074:	4639      	mov	r1, r7
 8008076:	f7f8 fd51 	bl	8000b1c <__aeabi_dcmplt>
 800807a:	b148      	cbz	r0, 8008090 <_dtoa_r+0x190>
 800807c:	4658      	mov	r0, fp
 800807e:	f7f8 fa71 	bl	8000564 <__aeabi_i2d>
 8008082:	4632      	mov	r2, r6
 8008084:	463b      	mov	r3, r7
 8008086:	f7f8 fd3f 	bl	8000b08 <__aeabi_dcmpeq>
 800808a:	b908      	cbnz	r0, 8008090 <_dtoa_r+0x190>
 800808c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008090:	f1bb 0f16 	cmp.w	fp, #22
 8008094:	d857      	bhi.n	8008146 <_dtoa_r+0x246>
 8008096:	4b5b      	ldr	r3, [pc, #364]	; (8008204 <_dtoa_r+0x304>)
 8008098:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800809c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80080a0:	ec51 0b18 	vmov	r0, r1, d8
 80080a4:	f7f8 fd3a 	bl	8000b1c <__aeabi_dcmplt>
 80080a8:	2800      	cmp	r0, #0
 80080aa:	d04e      	beq.n	800814a <_dtoa_r+0x24a>
 80080ac:	f10b 3bff 	add.w	fp, fp, #4294967295
 80080b0:	2300      	movs	r3, #0
 80080b2:	930c      	str	r3, [sp, #48]	; 0x30
 80080b4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80080b6:	1b5b      	subs	r3, r3, r5
 80080b8:	1e5a      	subs	r2, r3, #1
 80080ba:	bf45      	ittet	mi
 80080bc:	f1c3 0301 	rsbmi	r3, r3, #1
 80080c0:	9305      	strmi	r3, [sp, #20]
 80080c2:	2300      	movpl	r3, #0
 80080c4:	2300      	movmi	r3, #0
 80080c6:	9206      	str	r2, [sp, #24]
 80080c8:	bf54      	ite	pl
 80080ca:	9305      	strpl	r3, [sp, #20]
 80080cc:	9306      	strmi	r3, [sp, #24]
 80080ce:	f1bb 0f00 	cmp.w	fp, #0
 80080d2:	db3c      	blt.n	800814e <_dtoa_r+0x24e>
 80080d4:	9b06      	ldr	r3, [sp, #24]
 80080d6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80080da:	445b      	add	r3, fp
 80080dc:	9306      	str	r3, [sp, #24]
 80080de:	2300      	movs	r3, #0
 80080e0:	9308      	str	r3, [sp, #32]
 80080e2:	9b07      	ldr	r3, [sp, #28]
 80080e4:	2b09      	cmp	r3, #9
 80080e6:	d868      	bhi.n	80081ba <_dtoa_r+0x2ba>
 80080e8:	2b05      	cmp	r3, #5
 80080ea:	bfc4      	itt	gt
 80080ec:	3b04      	subgt	r3, #4
 80080ee:	9307      	strgt	r3, [sp, #28]
 80080f0:	9b07      	ldr	r3, [sp, #28]
 80080f2:	f1a3 0302 	sub.w	r3, r3, #2
 80080f6:	bfcc      	ite	gt
 80080f8:	2500      	movgt	r5, #0
 80080fa:	2501      	movle	r5, #1
 80080fc:	2b03      	cmp	r3, #3
 80080fe:	f200 8085 	bhi.w	800820c <_dtoa_r+0x30c>
 8008102:	e8df f003 	tbb	[pc, r3]
 8008106:	3b2e      	.short	0x3b2e
 8008108:	5839      	.short	0x5839
 800810a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800810e:	441d      	add	r5, r3
 8008110:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008114:	2b20      	cmp	r3, #32
 8008116:	bfc1      	itttt	gt
 8008118:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800811c:	fa08 f803 	lslgt.w	r8, r8, r3
 8008120:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8008124:	fa26 f303 	lsrgt.w	r3, r6, r3
 8008128:	bfd6      	itet	le
 800812a:	f1c3 0320 	rsble	r3, r3, #32
 800812e:	ea48 0003 	orrgt.w	r0, r8, r3
 8008132:	fa06 f003 	lslle.w	r0, r6, r3
 8008136:	f7f8 fa05 	bl	8000544 <__aeabi_ui2d>
 800813a:	2201      	movs	r2, #1
 800813c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8008140:	3d01      	subs	r5, #1
 8008142:	920e      	str	r2, [sp, #56]	; 0x38
 8008144:	e76f      	b.n	8008026 <_dtoa_r+0x126>
 8008146:	2301      	movs	r3, #1
 8008148:	e7b3      	b.n	80080b2 <_dtoa_r+0x1b2>
 800814a:	900c      	str	r0, [sp, #48]	; 0x30
 800814c:	e7b2      	b.n	80080b4 <_dtoa_r+0x1b4>
 800814e:	9b05      	ldr	r3, [sp, #20]
 8008150:	eba3 030b 	sub.w	r3, r3, fp
 8008154:	9305      	str	r3, [sp, #20]
 8008156:	f1cb 0300 	rsb	r3, fp, #0
 800815a:	9308      	str	r3, [sp, #32]
 800815c:	2300      	movs	r3, #0
 800815e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008160:	e7bf      	b.n	80080e2 <_dtoa_r+0x1e2>
 8008162:	2300      	movs	r3, #0
 8008164:	9309      	str	r3, [sp, #36]	; 0x24
 8008166:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008168:	2b00      	cmp	r3, #0
 800816a:	dc52      	bgt.n	8008212 <_dtoa_r+0x312>
 800816c:	2301      	movs	r3, #1
 800816e:	9301      	str	r3, [sp, #4]
 8008170:	9304      	str	r3, [sp, #16]
 8008172:	461a      	mov	r2, r3
 8008174:	920a      	str	r2, [sp, #40]	; 0x28
 8008176:	e00b      	b.n	8008190 <_dtoa_r+0x290>
 8008178:	2301      	movs	r3, #1
 800817a:	e7f3      	b.n	8008164 <_dtoa_r+0x264>
 800817c:	2300      	movs	r3, #0
 800817e:	9309      	str	r3, [sp, #36]	; 0x24
 8008180:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008182:	445b      	add	r3, fp
 8008184:	9301      	str	r3, [sp, #4]
 8008186:	3301      	adds	r3, #1
 8008188:	2b01      	cmp	r3, #1
 800818a:	9304      	str	r3, [sp, #16]
 800818c:	bfb8      	it	lt
 800818e:	2301      	movlt	r3, #1
 8008190:	69e0      	ldr	r0, [r4, #28]
 8008192:	2100      	movs	r1, #0
 8008194:	2204      	movs	r2, #4
 8008196:	f102 0614 	add.w	r6, r2, #20
 800819a:	429e      	cmp	r6, r3
 800819c:	d93d      	bls.n	800821a <_dtoa_r+0x31a>
 800819e:	6041      	str	r1, [r0, #4]
 80081a0:	4620      	mov	r0, r4
 80081a2:	f000 fd9f 	bl	8008ce4 <_Balloc>
 80081a6:	9000      	str	r0, [sp, #0]
 80081a8:	2800      	cmp	r0, #0
 80081aa:	d139      	bne.n	8008220 <_dtoa_r+0x320>
 80081ac:	4b16      	ldr	r3, [pc, #88]	; (8008208 <_dtoa_r+0x308>)
 80081ae:	4602      	mov	r2, r0
 80081b0:	f240 11af 	movw	r1, #431	; 0x1af
 80081b4:	e6bd      	b.n	8007f32 <_dtoa_r+0x32>
 80081b6:	2301      	movs	r3, #1
 80081b8:	e7e1      	b.n	800817e <_dtoa_r+0x27e>
 80081ba:	2501      	movs	r5, #1
 80081bc:	2300      	movs	r3, #0
 80081be:	9307      	str	r3, [sp, #28]
 80081c0:	9509      	str	r5, [sp, #36]	; 0x24
 80081c2:	f04f 33ff 	mov.w	r3, #4294967295
 80081c6:	9301      	str	r3, [sp, #4]
 80081c8:	9304      	str	r3, [sp, #16]
 80081ca:	2200      	movs	r2, #0
 80081cc:	2312      	movs	r3, #18
 80081ce:	e7d1      	b.n	8008174 <_dtoa_r+0x274>
 80081d0:	636f4361 	.word	0x636f4361
 80081d4:	3fd287a7 	.word	0x3fd287a7
 80081d8:	8b60c8b3 	.word	0x8b60c8b3
 80081dc:	3fc68a28 	.word	0x3fc68a28
 80081e0:	509f79fb 	.word	0x509f79fb
 80081e4:	3fd34413 	.word	0x3fd34413
 80081e8:	0800af65 	.word	0x0800af65
 80081ec:	0800af7c 	.word	0x0800af7c
 80081f0:	7ff00000 	.word	0x7ff00000
 80081f4:	0800af61 	.word	0x0800af61
 80081f8:	0800af58 	.word	0x0800af58
 80081fc:	0800af35 	.word	0x0800af35
 8008200:	3ff80000 	.word	0x3ff80000
 8008204:	0800b068 	.word	0x0800b068
 8008208:	0800afd4 	.word	0x0800afd4
 800820c:	2301      	movs	r3, #1
 800820e:	9309      	str	r3, [sp, #36]	; 0x24
 8008210:	e7d7      	b.n	80081c2 <_dtoa_r+0x2c2>
 8008212:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008214:	9301      	str	r3, [sp, #4]
 8008216:	9304      	str	r3, [sp, #16]
 8008218:	e7ba      	b.n	8008190 <_dtoa_r+0x290>
 800821a:	3101      	adds	r1, #1
 800821c:	0052      	lsls	r2, r2, #1
 800821e:	e7ba      	b.n	8008196 <_dtoa_r+0x296>
 8008220:	69e3      	ldr	r3, [r4, #28]
 8008222:	9a00      	ldr	r2, [sp, #0]
 8008224:	601a      	str	r2, [r3, #0]
 8008226:	9b04      	ldr	r3, [sp, #16]
 8008228:	2b0e      	cmp	r3, #14
 800822a:	f200 80a8 	bhi.w	800837e <_dtoa_r+0x47e>
 800822e:	2d00      	cmp	r5, #0
 8008230:	f000 80a5 	beq.w	800837e <_dtoa_r+0x47e>
 8008234:	f1bb 0f00 	cmp.w	fp, #0
 8008238:	dd38      	ble.n	80082ac <_dtoa_r+0x3ac>
 800823a:	4bc0      	ldr	r3, [pc, #768]	; (800853c <_dtoa_r+0x63c>)
 800823c:	f00b 020f 	and.w	r2, fp, #15
 8008240:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008244:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8008248:	e9d3 6700 	ldrd	r6, r7, [r3]
 800824c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8008250:	d019      	beq.n	8008286 <_dtoa_r+0x386>
 8008252:	4bbb      	ldr	r3, [pc, #748]	; (8008540 <_dtoa_r+0x640>)
 8008254:	ec51 0b18 	vmov	r0, r1, d8
 8008258:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800825c:	f7f8 fb16 	bl	800088c <__aeabi_ddiv>
 8008260:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008264:	f008 080f 	and.w	r8, r8, #15
 8008268:	2503      	movs	r5, #3
 800826a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8008540 <_dtoa_r+0x640>
 800826e:	f1b8 0f00 	cmp.w	r8, #0
 8008272:	d10a      	bne.n	800828a <_dtoa_r+0x38a>
 8008274:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008278:	4632      	mov	r2, r6
 800827a:	463b      	mov	r3, r7
 800827c:	f7f8 fb06 	bl	800088c <__aeabi_ddiv>
 8008280:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008284:	e02b      	b.n	80082de <_dtoa_r+0x3de>
 8008286:	2502      	movs	r5, #2
 8008288:	e7ef      	b.n	800826a <_dtoa_r+0x36a>
 800828a:	f018 0f01 	tst.w	r8, #1
 800828e:	d008      	beq.n	80082a2 <_dtoa_r+0x3a2>
 8008290:	4630      	mov	r0, r6
 8008292:	4639      	mov	r1, r7
 8008294:	e9d9 2300 	ldrd	r2, r3, [r9]
 8008298:	f7f8 f9ce 	bl	8000638 <__aeabi_dmul>
 800829c:	3501      	adds	r5, #1
 800829e:	4606      	mov	r6, r0
 80082a0:	460f      	mov	r7, r1
 80082a2:	ea4f 0868 	mov.w	r8, r8, asr #1
 80082a6:	f109 0908 	add.w	r9, r9, #8
 80082aa:	e7e0      	b.n	800826e <_dtoa_r+0x36e>
 80082ac:	f000 809f 	beq.w	80083ee <_dtoa_r+0x4ee>
 80082b0:	f1cb 0600 	rsb	r6, fp, #0
 80082b4:	4ba1      	ldr	r3, [pc, #644]	; (800853c <_dtoa_r+0x63c>)
 80082b6:	4fa2      	ldr	r7, [pc, #648]	; (8008540 <_dtoa_r+0x640>)
 80082b8:	f006 020f 	and.w	r2, r6, #15
 80082bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80082c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082c4:	ec51 0b18 	vmov	r0, r1, d8
 80082c8:	f7f8 f9b6 	bl	8000638 <__aeabi_dmul>
 80082cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80082d0:	1136      	asrs	r6, r6, #4
 80082d2:	2300      	movs	r3, #0
 80082d4:	2502      	movs	r5, #2
 80082d6:	2e00      	cmp	r6, #0
 80082d8:	d17e      	bne.n	80083d8 <_dtoa_r+0x4d8>
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1d0      	bne.n	8008280 <_dtoa_r+0x380>
 80082de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80082e0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	f000 8084 	beq.w	80083f2 <_dtoa_r+0x4f2>
 80082ea:	4b96      	ldr	r3, [pc, #600]	; (8008544 <_dtoa_r+0x644>)
 80082ec:	2200      	movs	r2, #0
 80082ee:	4640      	mov	r0, r8
 80082f0:	4649      	mov	r1, r9
 80082f2:	f7f8 fc13 	bl	8000b1c <__aeabi_dcmplt>
 80082f6:	2800      	cmp	r0, #0
 80082f8:	d07b      	beq.n	80083f2 <_dtoa_r+0x4f2>
 80082fa:	9b04      	ldr	r3, [sp, #16]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	d078      	beq.n	80083f2 <_dtoa_r+0x4f2>
 8008300:	9b01      	ldr	r3, [sp, #4]
 8008302:	2b00      	cmp	r3, #0
 8008304:	dd39      	ble.n	800837a <_dtoa_r+0x47a>
 8008306:	4b90      	ldr	r3, [pc, #576]	; (8008548 <_dtoa_r+0x648>)
 8008308:	2200      	movs	r2, #0
 800830a:	4640      	mov	r0, r8
 800830c:	4649      	mov	r1, r9
 800830e:	f7f8 f993 	bl	8000638 <__aeabi_dmul>
 8008312:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008316:	9e01      	ldr	r6, [sp, #4]
 8008318:	f10b 37ff 	add.w	r7, fp, #4294967295
 800831c:	3501      	adds	r5, #1
 800831e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8008322:	4628      	mov	r0, r5
 8008324:	f7f8 f91e 	bl	8000564 <__aeabi_i2d>
 8008328:	4642      	mov	r2, r8
 800832a:	464b      	mov	r3, r9
 800832c:	f7f8 f984 	bl	8000638 <__aeabi_dmul>
 8008330:	4b86      	ldr	r3, [pc, #536]	; (800854c <_dtoa_r+0x64c>)
 8008332:	2200      	movs	r2, #0
 8008334:	f7f7 ffca 	bl	80002cc <__adddf3>
 8008338:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800833c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008340:	9303      	str	r3, [sp, #12]
 8008342:	2e00      	cmp	r6, #0
 8008344:	d158      	bne.n	80083f8 <_dtoa_r+0x4f8>
 8008346:	4b82      	ldr	r3, [pc, #520]	; (8008550 <_dtoa_r+0x650>)
 8008348:	2200      	movs	r2, #0
 800834a:	4640      	mov	r0, r8
 800834c:	4649      	mov	r1, r9
 800834e:	f7f7 ffbb 	bl	80002c8 <__aeabi_dsub>
 8008352:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008356:	4680      	mov	r8, r0
 8008358:	4689      	mov	r9, r1
 800835a:	f7f8 fbfd 	bl	8000b58 <__aeabi_dcmpgt>
 800835e:	2800      	cmp	r0, #0
 8008360:	f040 8296 	bne.w	8008890 <_dtoa_r+0x990>
 8008364:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8008368:	4640      	mov	r0, r8
 800836a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800836e:	4649      	mov	r1, r9
 8008370:	f7f8 fbd4 	bl	8000b1c <__aeabi_dcmplt>
 8008374:	2800      	cmp	r0, #0
 8008376:	f040 8289 	bne.w	800888c <_dtoa_r+0x98c>
 800837a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800837e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008380:	2b00      	cmp	r3, #0
 8008382:	f2c0 814e 	blt.w	8008622 <_dtoa_r+0x722>
 8008386:	f1bb 0f0e 	cmp.w	fp, #14
 800838a:	f300 814a 	bgt.w	8008622 <_dtoa_r+0x722>
 800838e:	4b6b      	ldr	r3, [pc, #428]	; (800853c <_dtoa_r+0x63c>)
 8008390:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008394:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008398:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800839a:	2b00      	cmp	r3, #0
 800839c:	f280 80dc 	bge.w	8008558 <_dtoa_r+0x658>
 80083a0:	9b04      	ldr	r3, [sp, #16]
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	f300 80d8 	bgt.w	8008558 <_dtoa_r+0x658>
 80083a8:	f040 826f 	bne.w	800888a <_dtoa_r+0x98a>
 80083ac:	4b68      	ldr	r3, [pc, #416]	; (8008550 <_dtoa_r+0x650>)
 80083ae:	2200      	movs	r2, #0
 80083b0:	4640      	mov	r0, r8
 80083b2:	4649      	mov	r1, r9
 80083b4:	f7f8 f940 	bl	8000638 <__aeabi_dmul>
 80083b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80083bc:	f7f8 fbc2 	bl	8000b44 <__aeabi_dcmpge>
 80083c0:	9e04      	ldr	r6, [sp, #16]
 80083c2:	4637      	mov	r7, r6
 80083c4:	2800      	cmp	r0, #0
 80083c6:	f040 8245 	bne.w	8008854 <_dtoa_r+0x954>
 80083ca:	9d00      	ldr	r5, [sp, #0]
 80083cc:	2331      	movs	r3, #49	; 0x31
 80083ce:	f805 3b01 	strb.w	r3, [r5], #1
 80083d2:	f10b 0b01 	add.w	fp, fp, #1
 80083d6:	e241      	b.n	800885c <_dtoa_r+0x95c>
 80083d8:	07f2      	lsls	r2, r6, #31
 80083da:	d505      	bpl.n	80083e8 <_dtoa_r+0x4e8>
 80083dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80083e0:	f7f8 f92a 	bl	8000638 <__aeabi_dmul>
 80083e4:	3501      	adds	r5, #1
 80083e6:	2301      	movs	r3, #1
 80083e8:	1076      	asrs	r6, r6, #1
 80083ea:	3708      	adds	r7, #8
 80083ec:	e773      	b.n	80082d6 <_dtoa_r+0x3d6>
 80083ee:	2502      	movs	r5, #2
 80083f0:	e775      	b.n	80082de <_dtoa_r+0x3de>
 80083f2:	9e04      	ldr	r6, [sp, #16]
 80083f4:	465f      	mov	r7, fp
 80083f6:	e792      	b.n	800831e <_dtoa_r+0x41e>
 80083f8:	9900      	ldr	r1, [sp, #0]
 80083fa:	4b50      	ldr	r3, [pc, #320]	; (800853c <_dtoa_r+0x63c>)
 80083fc:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008400:	4431      	add	r1, r6
 8008402:	9102      	str	r1, [sp, #8]
 8008404:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008406:	eeb0 9a47 	vmov.f32	s18, s14
 800840a:	eef0 9a67 	vmov.f32	s19, s15
 800840e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8008412:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008416:	2900      	cmp	r1, #0
 8008418:	d044      	beq.n	80084a4 <_dtoa_r+0x5a4>
 800841a:	494e      	ldr	r1, [pc, #312]	; (8008554 <_dtoa_r+0x654>)
 800841c:	2000      	movs	r0, #0
 800841e:	f7f8 fa35 	bl	800088c <__aeabi_ddiv>
 8008422:	ec53 2b19 	vmov	r2, r3, d9
 8008426:	f7f7 ff4f 	bl	80002c8 <__aeabi_dsub>
 800842a:	9d00      	ldr	r5, [sp, #0]
 800842c:	ec41 0b19 	vmov	d9, r0, r1
 8008430:	4649      	mov	r1, r9
 8008432:	4640      	mov	r0, r8
 8008434:	f7f8 fbb0 	bl	8000b98 <__aeabi_d2iz>
 8008438:	4606      	mov	r6, r0
 800843a:	f7f8 f893 	bl	8000564 <__aeabi_i2d>
 800843e:	4602      	mov	r2, r0
 8008440:	460b      	mov	r3, r1
 8008442:	4640      	mov	r0, r8
 8008444:	4649      	mov	r1, r9
 8008446:	f7f7 ff3f 	bl	80002c8 <__aeabi_dsub>
 800844a:	3630      	adds	r6, #48	; 0x30
 800844c:	f805 6b01 	strb.w	r6, [r5], #1
 8008450:	ec53 2b19 	vmov	r2, r3, d9
 8008454:	4680      	mov	r8, r0
 8008456:	4689      	mov	r9, r1
 8008458:	f7f8 fb60 	bl	8000b1c <__aeabi_dcmplt>
 800845c:	2800      	cmp	r0, #0
 800845e:	d164      	bne.n	800852a <_dtoa_r+0x62a>
 8008460:	4642      	mov	r2, r8
 8008462:	464b      	mov	r3, r9
 8008464:	4937      	ldr	r1, [pc, #220]	; (8008544 <_dtoa_r+0x644>)
 8008466:	2000      	movs	r0, #0
 8008468:	f7f7 ff2e 	bl	80002c8 <__aeabi_dsub>
 800846c:	ec53 2b19 	vmov	r2, r3, d9
 8008470:	f7f8 fb54 	bl	8000b1c <__aeabi_dcmplt>
 8008474:	2800      	cmp	r0, #0
 8008476:	f040 80b6 	bne.w	80085e6 <_dtoa_r+0x6e6>
 800847a:	9b02      	ldr	r3, [sp, #8]
 800847c:	429d      	cmp	r5, r3
 800847e:	f43f af7c 	beq.w	800837a <_dtoa_r+0x47a>
 8008482:	4b31      	ldr	r3, [pc, #196]	; (8008548 <_dtoa_r+0x648>)
 8008484:	ec51 0b19 	vmov	r0, r1, d9
 8008488:	2200      	movs	r2, #0
 800848a:	f7f8 f8d5 	bl	8000638 <__aeabi_dmul>
 800848e:	4b2e      	ldr	r3, [pc, #184]	; (8008548 <_dtoa_r+0x648>)
 8008490:	ec41 0b19 	vmov	d9, r0, r1
 8008494:	2200      	movs	r2, #0
 8008496:	4640      	mov	r0, r8
 8008498:	4649      	mov	r1, r9
 800849a:	f7f8 f8cd 	bl	8000638 <__aeabi_dmul>
 800849e:	4680      	mov	r8, r0
 80084a0:	4689      	mov	r9, r1
 80084a2:	e7c5      	b.n	8008430 <_dtoa_r+0x530>
 80084a4:	ec51 0b17 	vmov	r0, r1, d7
 80084a8:	f7f8 f8c6 	bl	8000638 <__aeabi_dmul>
 80084ac:	9b02      	ldr	r3, [sp, #8]
 80084ae:	9d00      	ldr	r5, [sp, #0]
 80084b0:	930f      	str	r3, [sp, #60]	; 0x3c
 80084b2:	ec41 0b19 	vmov	d9, r0, r1
 80084b6:	4649      	mov	r1, r9
 80084b8:	4640      	mov	r0, r8
 80084ba:	f7f8 fb6d 	bl	8000b98 <__aeabi_d2iz>
 80084be:	4606      	mov	r6, r0
 80084c0:	f7f8 f850 	bl	8000564 <__aeabi_i2d>
 80084c4:	3630      	adds	r6, #48	; 0x30
 80084c6:	4602      	mov	r2, r0
 80084c8:	460b      	mov	r3, r1
 80084ca:	4640      	mov	r0, r8
 80084cc:	4649      	mov	r1, r9
 80084ce:	f7f7 fefb 	bl	80002c8 <__aeabi_dsub>
 80084d2:	f805 6b01 	strb.w	r6, [r5], #1
 80084d6:	9b02      	ldr	r3, [sp, #8]
 80084d8:	429d      	cmp	r5, r3
 80084da:	4680      	mov	r8, r0
 80084dc:	4689      	mov	r9, r1
 80084de:	f04f 0200 	mov.w	r2, #0
 80084e2:	d124      	bne.n	800852e <_dtoa_r+0x62e>
 80084e4:	4b1b      	ldr	r3, [pc, #108]	; (8008554 <_dtoa_r+0x654>)
 80084e6:	ec51 0b19 	vmov	r0, r1, d9
 80084ea:	f7f7 feef 	bl	80002cc <__adddf3>
 80084ee:	4602      	mov	r2, r0
 80084f0:	460b      	mov	r3, r1
 80084f2:	4640      	mov	r0, r8
 80084f4:	4649      	mov	r1, r9
 80084f6:	f7f8 fb2f 	bl	8000b58 <__aeabi_dcmpgt>
 80084fa:	2800      	cmp	r0, #0
 80084fc:	d173      	bne.n	80085e6 <_dtoa_r+0x6e6>
 80084fe:	ec53 2b19 	vmov	r2, r3, d9
 8008502:	4914      	ldr	r1, [pc, #80]	; (8008554 <_dtoa_r+0x654>)
 8008504:	2000      	movs	r0, #0
 8008506:	f7f7 fedf 	bl	80002c8 <__aeabi_dsub>
 800850a:	4602      	mov	r2, r0
 800850c:	460b      	mov	r3, r1
 800850e:	4640      	mov	r0, r8
 8008510:	4649      	mov	r1, r9
 8008512:	f7f8 fb03 	bl	8000b1c <__aeabi_dcmplt>
 8008516:	2800      	cmp	r0, #0
 8008518:	f43f af2f 	beq.w	800837a <_dtoa_r+0x47a>
 800851c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800851e:	1e6b      	subs	r3, r5, #1
 8008520:	930f      	str	r3, [sp, #60]	; 0x3c
 8008522:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008526:	2b30      	cmp	r3, #48	; 0x30
 8008528:	d0f8      	beq.n	800851c <_dtoa_r+0x61c>
 800852a:	46bb      	mov	fp, r7
 800852c:	e04a      	b.n	80085c4 <_dtoa_r+0x6c4>
 800852e:	4b06      	ldr	r3, [pc, #24]	; (8008548 <_dtoa_r+0x648>)
 8008530:	f7f8 f882 	bl	8000638 <__aeabi_dmul>
 8008534:	4680      	mov	r8, r0
 8008536:	4689      	mov	r9, r1
 8008538:	e7bd      	b.n	80084b6 <_dtoa_r+0x5b6>
 800853a:	bf00      	nop
 800853c:	0800b068 	.word	0x0800b068
 8008540:	0800b040 	.word	0x0800b040
 8008544:	3ff00000 	.word	0x3ff00000
 8008548:	40240000 	.word	0x40240000
 800854c:	401c0000 	.word	0x401c0000
 8008550:	40140000 	.word	0x40140000
 8008554:	3fe00000 	.word	0x3fe00000
 8008558:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800855c:	9d00      	ldr	r5, [sp, #0]
 800855e:	4642      	mov	r2, r8
 8008560:	464b      	mov	r3, r9
 8008562:	4630      	mov	r0, r6
 8008564:	4639      	mov	r1, r7
 8008566:	f7f8 f991 	bl	800088c <__aeabi_ddiv>
 800856a:	f7f8 fb15 	bl	8000b98 <__aeabi_d2iz>
 800856e:	9001      	str	r0, [sp, #4]
 8008570:	f7f7 fff8 	bl	8000564 <__aeabi_i2d>
 8008574:	4642      	mov	r2, r8
 8008576:	464b      	mov	r3, r9
 8008578:	f7f8 f85e 	bl	8000638 <__aeabi_dmul>
 800857c:	4602      	mov	r2, r0
 800857e:	460b      	mov	r3, r1
 8008580:	4630      	mov	r0, r6
 8008582:	4639      	mov	r1, r7
 8008584:	f7f7 fea0 	bl	80002c8 <__aeabi_dsub>
 8008588:	9e01      	ldr	r6, [sp, #4]
 800858a:	9f04      	ldr	r7, [sp, #16]
 800858c:	3630      	adds	r6, #48	; 0x30
 800858e:	f805 6b01 	strb.w	r6, [r5], #1
 8008592:	9e00      	ldr	r6, [sp, #0]
 8008594:	1bae      	subs	r6, r5, r6
 8008596:	42b7      	cmp	r7, r6
 8008598:	4602      	mov	r2, r0
 800859a:	460b      	mov	r3, r1
 800859c:	d134      	bne.n	8008608 <_dtoa_r+0x708>
 800859e:	f7f7 fe95 	bl	80002cc <__adddf3>
 80085a2:	4642      	mov	r2, r8
 80085a4:	464b      	mov	r3, r9
 80085a6:	4606      	mov	r6, r0
 80085a8:	460f      	mov	r7, r1
 80085aa:	f7f8 fad5 	bl	8000b58 <__aeabi_dcmpgt>
 80085ae:	b9c8      	cbnz	r0, 80085e4 <_dtoa_r+0x6e4>
 80085b0:	4642      	mov	r2, r8
 80085b2:	464b      	mov	r3, r9
 80085b4:	4630      	mov	r0, r6
 80085b6:	4639      	mov	r1, r7
 80085b8:	f7f8 faa6 	bl	8000b08 <__aeabi_dcmpeq>
 80085bc:	b110      	cbz	r0, 80085c4 <_dtoa_r+0x6c4>
 80085be:	9b01      	ldr	r3, [sp, #4]
 80085c0:	07db      	lsls	r3, r3, #31
 80085c2:	d40f      	bmi.n	80085e4 <_dtoa_r+0x6e4>
 80085c4:	4651      	mov	r1, sl
 80085c6:	4620      	mov	r0, r4
 80085c8:	f000 fbcc 	bl	8008d64 <_Bfree>
 80085cc:	2300      	movs	r3, #0
 80085ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80085d0:	702b      	strb	r3, [r5, #0]
 80085d2:	f10b 0301 	add.w	r3, fp, #1
 80085d6:	6013      	str	r3, [r2, #0]
 80085d8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f43f ace2 	beq.w	8007fa4 <_dtoa_r+0xa4>
 80085e0:	601d      	str	r5, [r3, #0]
 80085e2:	e4df      	b.n	8007fa4 <_dtoa_r+0xa4>
 80085e4:	465f      	mov	r7, fp
 80085e6:	462b      	mov	r3, r5
 80085e8:	461d      	mov	r5, r3
 80085ea:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80085ee:	2a39      	cmp	r2, #57	; 0x39
 80085f0:	d106      	bne.n	8008600 <_dtoa_r+0x700>
 80085f2:	9a00      	ldr	r2, [sp, #0]
 80085f4:	429a      	cmp	r2, r3
 80085f6:	d1f7      	bne.n	80085e8 <_dtoa_r+0x6e8>
 80085f8:	9900      	ldr	r1, [sp, #0]
 80085fa:	2230      	movs	r2, #48	; 0x30
 80085fc:	3701      	adds	r7, #1
 80085fe:	700a      	strb	r2, [r1, #0]
 8008600:	781a      	ldrb	r2, [r3, #0]
 8008602:	3201      	adds	r2, #1
 8008604:	701a      	strb	r2, [r3, #0]
 8008606:	e790      	b.n	800852a <_dtoa_r+0x62a>
 8008608:	4ba3      	ldr	r3, [pc, #652]	; (8008898 <_dtoa_r+0x998>)
 800860a:	2200      	movs	r2, #0
 800860c:	f7f8 f814 	bl	8000638 <__aeabi_dmul>
 8008610:	2200      	movs	r2, #0
 8008612:	2300      	movs	r3, #0
 8008614:	4606      	mov	r6, r0
 8008616:	460f      	mov	r7, r1
 8008618:	f7f8 fa76 	bl	8000b08 <__aeabi_dcmpeq>
 800861c:	2800      	cmp	r0, #0
 800861e:	d09e      	beq.n	800855e <_dtoa_r+0x65e>
 8008620:	e7d0      	b.n	80085c4 <_dtoa_r+0x6c4>
 8008622:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008624:	2a00      	cmp	r2, #0
 8008626:	f000 80ca 	beq.w	80087be <_dtoa_r+0x8be>
 800862a:	9a07      	ldr	r2, [sp, #28]
 800862c:	2a01      	cmp	r2, #1
 800862e:	f300 80ad 	bgt.w	800878c <_dtoa_r+0x88c>
 8008632:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008634:	2a00      	cmp	r2, #0
 8008636:	f000 80a5 	beq.w	8008784 <_dtoa_r+0x884>
 800863a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800863e:	9e08      	ldr	r6, [sp, #32]
 8008640:	9d05      	ldr	r5, [sp, #20]
 8008642:	9a05      	ldr	r2, [sp, #20]
 8008644:	441a      	add	r2, r3
 8008646:	9205      	str	r2, [sp, #20]
 8008648:	9a06      	ldr	r2, [sp, #24]
 800864a:	2101      	movs	r1, #1
 800864c:	441a      	add	r2, r3
 800864e:	4620      	mov	r0, r4
 8008650:	9206      	str	r2, [sp, #24]
 8008652:	f000 fc3d 	bl	8008ed0 <__i2b>
 8008656:	4607      	mov	r7, r0
 8008658:	b165      	cbz	r5, 8008674 <_dtoa_r+0x774>
 800865a:	9b06      	ldr	r3, [sp, #24]
 800865c:	2b00      	cmp	r3, #0
 800865e:	dd09      	ble.n	8008674 <_dtoa_r+0x774>
 8008660:	42ab      	cmp	r3, r5
 8008662:	9a05      	ldr	r2, [sp, #20]
 8008664:	bfa8      	it	ge
 8008666:	462b      	movge	r3, r5
 8008668:	1ad2      	subs	r2, r2, r3
 800866a:	9205      	str	r2, [sp, #20]
 800866c:	9a06      	ldr	r2, [sp, #24]
 800866e:	1aed      	subs	r5, r5, r3
 8008670:	1ad3      	subs	r3, r2, r3
 8008672:	9306      	str	r3, [sp, #24]
 8008674:	9b08      	ldr	r3, [sp, #32]
 8008676:	b1f3      	cbz	r3, 80086b6 <_dtoa_r+0x7b6>
 8008678:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800867a:	2b00      	cmp	r3, #0
 800867c:	f000 80a3 	beq.w	80087c6 <_dtoa_r+0x8c6>
 8008680:	2e00      	cmp	r6, #0
 8008682:	dd10      	ble.n	80086a6 <_dtoa_r+0x7a6>
 8008684:	4639      	mov	r1, r7
 8008686:	4632      	mov	r2, r6
 8008688:	4620      	mov	r0, r4
 800868a:	f000 fce1 	bl	8009050 <__pow5mult>
 800868e:	4652      	mov	r2, sl
 8008690:	4601      	mov	r1, r0
 8008692:	4607      	mov	r7, r0
 8008694:	4620      	mov	r0, r4
 8008696:	f000 fc31 	bl	8008efc <__multiply>
 800869a:	4651      	mov	r1, sl
 800869c:	4680      	mov	r8, r0
 800869e:	4620      	mov	r0, r4
 80086a0:	f000 fb60 	bl	8008d64 <_Bfree>
 80086a4:	46c2      	mov	sl, r8
 80086a6:	9b08      	ldr	r3, [sp, #32]
 80086a8:	1b9a      	subs	r2, r3, r6
 80086aa:	d004      	beq.n	80086b6 <_dtoa_r+0x7b6>
 80086ac:	4651      	mov	r1, sl
 80086ae:	4620      	mov	r0, r4
 80086b0:	f000 fcce 	bl	8009050 <__pow5mult>
 80086b4:	4682      	mov	sl, r0
 80086b6:	2101      	movs	r1, #1
 80086b8:	4620      	mov	r0, r4
 80086ba:	f000 fc09 	bl	8008ed0 <__i2b>
 80086be:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	4606      	mov	r6, r0
 80086c4:	f340 8081 	ble.w	80087ca <_dtoa_r+0x8ca>
 80086c8:	461a      	mov	r2, r3
 80086ca:	4601      	mov	r1, r0
 80086cc:	4620      	mov	r0, r4
 80086ce:	f000 fcbf 	bl	8009050 <__pow5mult>
 80086d2:	9b07      	ldr	r3, [sp, #28]
 80086d4:	2b01      	cmp	r3, #1
 80086d6:	4606      	mov	r6, r0
 80086d8:	dd7a      	ble.n	80087d0 <_dtoa_r+0x8d0>
 80086da:	f04f 0800 	mov.w	r8, #0
 80086de:	6933      	ldr	r3, [r6, #16]
 80086e0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80086e4:	6918      	ldr	r0, [r3, #16]
 80086e6:	f000 fba5 	bl	8008e34 <__hi0bits>
 80086ea:	f1c0 0020 	rsb	r0, r0, #32
 80086ee:	9b06      	ldr	r3, [sp, #24]
 80086f0:	4418      	add	r0, r3
 80086f2:	f010 001f 	ands.w	r0, r0, #31
 80086f6:	f000 8094 	beq.w	8008822 <_dtoa_r+0x922>
 80086fa:	f1c0 0320 	rsb	r3, r0, #32
 80086fe:	2b04      	cmp	r3, #4
 8008700:	f340 8085 	ble.w	800880e <_dtoa_r+0x90e>
 8008704:	9b05      	ldr	r3, [sp, #20]
 8008706:	f1c0 001c 	rsb	r0, r0, #28
 800870a:	4403      	add	r3, r0
 800870c:	9305      	str	r3, [sp, #20]
 800870e:	9b06      	ldr	r3, [sp, #24]
 8008710:	4403      	add	r3, r0
 8008712:	4405      	add	r5, r0
 8008714:	9306      	str	r3, [sp, #24]
 8008716:	9b05      	ldr	r3, [sp, #20]
 8008718:	2b00      	cmp	r3, #0
 800871a:	dd05      	ble.n	8008728 <_dtoa_r+0x828>
 800871c:	4651      	mov	r1, sl
 800871e:	461a      	mov	r2, r3
 8008720:	4620      	mov	r0, r4
 8008722:	f000 fcef 	bl	8009104 <__lshift>
 8008726:	4682      	mov	sl, r0
 8008728:	9b06      	ldr	r3, [sp, #24]
 800872a:	2b00      	cmp	r3, #0
 800872c:	dd05      	ble.n	800873a <_dtoa_r+0x83a>
 800872e:	4631      	mov	r1, r6
 8008730:	461a      	mov	r2, r3
 8008732:	4620      	mov	r0, r4
 8008734:	f000 fce6 	bl	8009104 <__lshift>
 8008738:	4606      	mov	r6, r0
 800873a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800873c:	2b00      	cmp	r3, #0
 800873e:	d072      	beq.n	8008826 <_dtoa_r+0x926>
 8008740:	4631      	mov	r1, r6
 8008742:	4650      	mov	r0, sl
 8008744:	f000 fd4a 	bl	80091dc <__mcmp>
 8008748:	2800      	cmp	r0, #0
 800874a:	da6c      	bge.n	8008826 <_dtoa_r+0x926>
 800874c:	2300      	movs	r3, #0
 800874e:	4651      	mov	r1, sl
 8008750:	220a      	movs	r2, #10
 8008752:	4620      	mov	r0, r4
 8008754:	f000 fb28 	bl	8008da8 <__multadd>
 8008758:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800875a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800875e:	4682      	mov	sl, r0
 8008760:	2b00      	cmp	r3, #0
 8008762:	f000 81b0 	beq.w	8008ac6 <_dtoa_r+0xbc6>
 8008766:	2300      	movs	r3, #0
 8008768:	4639      	mov	r1, r7
 800876a:	220a      	movs	r2, #10
 800876c:	4620      	mov	r0, r4
 800876e:	f000 fb1b 	bl	8008da8 <__multadd>
 8008772:	9b01      	ldr	r3, [sp, #4]
 8008774:	2b00      	cmp	r3, #0
 8008776:	4607      	mov	r7, r0
 8008778:	f300 8096 	bgt.w	80088a8 <_dtoa_r+0x9a8>
 800877c:	9b07      	ldr	r3, [sp, #28]
 800877e:	2b02      	cmp	r3, #2
 8008780:	dc59      	bgt.n	8008836 <_dtoa_r+0x936>
 8008782:	e091      	b.n	80088a8 <_dtoa_r+0x9a8>
 8008784:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008786:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800878a:	e758      	b.n	800863e <_dtoa_r+0x73e>
 800878c:	9b04      	ldr	r3, [sp, #16]
 800878e:	1e5e      	subs	r6, r3, #1
 8008790:	9b08      	ldr	r3, [sp, #32]
 8008792:	42b3      	cmp	r3, r6
 8008794:	bfbf      	itttt	lt
 8008796:	9b08      	ldrlt	r3, [sp, #32]
 8008798:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 800879a:	9608      	strlt	r6, [sp, #32]
 800879c:	1af3      	sublt	r3, r6, r3
 800879e:	bfb4      	ite	lt
 80087a0:	18d2      	addlt	r2, r2, r3
 80087a2:	1b9e      	subge	r6, r3, r6
 80087a4:	9b04      	ldr	r3, [sp, #16]
 80087a6:	bfbc      	itt	lt
 80087a8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80087aa:	2600      	movlt	r6, #0
 80087ac:	2b00      	cmp	r3, #0
 80087ae:	bfb7      	itett	lt
 80087b0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80087b4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80087b8:	1a9d      	sublt	r5, r3, r2
 80087ba:	2300      	movlt	r3, #0
 80087bc:	e741      	b.n	8008642 <_dtoa_r+0x742>
 80087be:	9e08      	ldr	r6, [sp, #32]
 80087c0:	9d05      	ldr	r5, [sp, #20]
 80087c2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80087c4:	e748      	b.n	8008658 <_dtoa_r+0x758>
 80087c6:	9a08      	ldr	r2, [sp, #32]
 80087c8:	e770      	b.n	80086ac <_dtoa_r+0x7ac>
 80087ca:	9b07      	ldr	r3, [sp, #28]
 80087cc:	2b01      	cmp	r3, #1
 80087ce:	dc19      	bgt.n	8008804 <_dtoa_r+0x904>
 80087d0:	9b02      	ldr	r3, [sp, #8]
 80087d2:	b9bb      	cbnz	r3, 8008804 <_dtoa_r+0x904>
 80087d4:	9b03      	ldr	r3, [sp, #12]
 80087d6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80087da:	b99b      	cbnz	r3, 8008804 <_dtoa_r+0x904>
 80087dc:	9b03      	ldr	r3, [sp, #12]
 80087de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80087e2:	0d1b      	lsrs	r3, r3, #20
 80087e4:	051b      	lsls	r3, r3, #20
 80087e6:	b183      	cbz	r3, 800880a <_dtoa_r+0x90a>
 80087e8:	9b05      	ldr	r3, [sp, #20]
 80087ea:	3301      	adds	r3, #1
 80087ec:	9305      	str	r3, [sp, #20]
 80087ee:	9b06      	ldr	r3, [sp, #24]
 80087f0:	3301      	adds	r3, #1
 80087f2:	9306      	str	r3, [sp, #24]
 80087f4:	f04f 0801 	mov.w	r8, #1
 80087f8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	f47f af6f 	bne.w	80086de <_dtoa_r+0x7de>
 8008800:	2001      	movs	r0, #1
 8008802:	e774      	b.n	80086ee <_dtoa_r+0x7ee>
 8008804:	f04f 0800 	mov.w	r8, #0
 8008808:	e7f6      	b.n	80087f8 <_dtoa_r+0x8f8>
 800880a:	4698      	mov	r8, r3
 800880c:	e7f4      	b.n	80087f8 <_dtoa_r+0x8f8>
 800880e:	d082      	beq.n	8008716 <_dtoa_r+0x816>
 8008810:	9a05      	ldr	r2, [sp, #20]
 8008812:	331c      	adds	r3, #28
 8008814:	441a      	add	r2, r3
 8008816:	9205      	str	r2, [sp, #20]
 8008818:	9a06      	ldr	r2, [sp, #24]
 800881a:	441a      	add	r2, r3
 800881c:	441d      	add	r5, r3
 800881e:	9206      	str	r2, [sp, #24]
 8008820:	e779      	b.n	8008716 <_dtoa_r+0x816>
 8008822:	4603      	mov	r3, r0
 8008824:	e7f4      	b.n	8008810 <_dtoa_r+0x910>
 8008826:	9b04      	ldr	r3, [sp, #16]
 8008828:	2b00      	cmp	r3, #0
 800882a:	dc37      	bgt.n	800889c <_dtoa_r+0x99c>
 800882c:	9b07      	ldr	r3, [sp, #28]
 800882e:	2b02      	cmp	r3, #2
 8008830:	dd34      	ble.n	800889c <_dtoa_r+0x99c>
 8008832:	9b04      	ldr	r3, [sp, #16]
 8008834:	9301      	str	r3, [sp, #4]
 8008836:	9b01      	ldr	r3, [sp, #4]
 8008838:	b963      	cbnz	r3, 8008854 <_dtoa_r+0x954>
 800883a:	4631      	mov	r1, r6
 800883c:	2205      	movs	r2, #5
 800883e:	4620      	mov	r0, r4
 8008840:	f000 fab2 	bl	8008da8 <__multadd>
 8008844:	4601      	mov	r1, r0
 8008846:	4606      	mov	r6, r0
 8008848:	4650      	mov	r0, sl
 800884a:	f000 fcc7 	bl	80091dc <__mcmp>
 800884e:	2800      	cmp	r0, #0
 8008850:	f73f adbb 	bgt.w	80083ca <_dtoa_r+0x4ca>
 8008854:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008856:	9d00      	ldr	r5, [sp, #0]
 8008858:	ea6f 0b03 	mvn.w	fp, r3
 800885c:	f04f 0800 	mov.w	r8, #0
 8008860:	4631      	mov	r1, r6
 8008862:	4620      	mov	r0, r4
 8008864:	f000 fa7e 	bl	8008d64 <_Bfree>
 8008868:	2f00      	cmp	r7, #0
 800886a:	f43f aeab 	beq.w	80085c4 <_dtoa_r+0x6c4>
 800886e:	f1b8 0f00 	cmp.w	r8, #0
 8008872:	d005      	beq.n	8008880 <_dtoa_r+0x980>
 8008874:	45b8      	cmp	r8, r7
 8008876:	d003      	beq.n	8008880 <_dtoa_r+0x980>
 8008878:	4641      	mov	r1, r8
 800887a:	4620      	mov	r0, r4
 800887c:	f000 fa72 	bl	8008d64 <_Bfree>
 8008880:	4639      	mov	r1, r7
 8008882:	4620      	mov	r0, r4
 8008884:	f000 fa6e 	bl	8008d64 <_Bfree>
 8008888:	e69c      	b.n	80085c4 <_dtoa_r+0x6c4>
 800888a:	2600      	movs	r6, #0
 800888c:	4637      	mov	r7, r6
 800888e:	e7e1      	b.n	8008854 <_dtoa_r+0x954>
 8008890:	46bb      	mov	fp, r7
 8008892:	4637      	mov	r7, r6
 8008894:	e599      	b.n	80083ca <_dtoa_r+0x4ca>
 8008896:	bf00      	nop
 8008898:	40240000 	.word	0x40240000
 800889c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800889e:	2b00      	cmp	r3, #0
 80088a0:	f000 80c8 	beq.w	8008a34 <_dtoa_r+0xb34>
 80088a4:	9b04      	ldr	r3, [sp, #16]
 80088a6:	9301      	str	r3, [sp, #4]
 80088a8:	2d00      	cmp	r5, #0
 80088aa:	dd05      	ble.n	80088b8 <_dtoa_r+0x9b8>
 80088ac:	4639      	mov	r1, r7
 80088ae:	462a      	mov	r2, r5
 80088b0:	4620      	mov	r0, r4
 80088b2:	f000 fc27 	bl	8009104 <__lshift>
 80088b6:	4607      	mov	r7, r0
 80088b8:	f1b8 0f00 	cmp.w	r8, #0
 80088bc:	d05b      	beq.n	8008976 <_dtoa_r+0xa76>
 80088be:	6879      	ldr	r1, [r7, #4]
 80088c0:	4620      	mov	r0, r4
 80088c2:	f000 fa0f 	bl	8008ce4 <_Balloc>
 80088c6:	4605      	mov	r5, r0
 80088c8:	b928      	cbnz	r0, 80088d6 <_dtoa_r+0x9d6>
 80088ca:	4b83      	ldr	r3, [pc, #524]	; (8008ad8 <_dtoa_r+0xbd8>)
 80088cc:	4602      	mov	r2, r0
 80088ce:	f240 21ef 	movw	r1, #751	; 0x2ef
 80088d2:	f7ff bb2e 	b.w	8007f32 <_dtoa_r+0x32>
 80088d6:	693a      	ldr	r2, [r7, #16]
 80088d8:	3202      	adds	r2, #2
 80088da:	0092      	lsls	r2, r2, #2
 80088dc:	f107 010c 	add.w	r1, r7, #12
 80088e0:	300c      	adds	r0, #12
 80088e2:	f001 f801 	bl	80098e8 <memcpy>
 80088e6:	2201      	movs	r2, #1
 80088e8:	4629      	mov	r1, r5
 80088ea:	4620      	mov	r0, r4
 80088ec:	f000 fc0a 	bl	8009104 <__lshift>
 80088f0:	9b00      	ldr	r3, [sp, #0]
 80088f2:	3301      	adds	r3, #1
 80088f4:	9304      	str	r3, [sp, #16]
 80088f6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80088fa:	4413      	add	r3, r2
 80088fc:	9308      	str	r3, [sp, #32]
 80088fe:	9b02      	ldr	r3, [sp, #8]
 8008900:	f003 0301 	and.w	r3, r3, #1
 8008904:	46b8      	mov	r8, r7
 8008906:	9306      	str	r3, [sp, #24]
 8008908:	4607      	mov	r7, r0
 800890a:	9b04      	ldr	r3, [sp, #16]
 800890c:	4631      	mov	r1, r6
 800890e:	3b01      	subs	r3, #1
 8008910:	4650      	mov	r0, sl
 8008912:	9301      	str	r3, [sp, #4]
 8008914:	f7ff fa69 	bl	8007dea <quorem>
 8008918:	4641      	mov	r1, r8
 800891a:	9002      	str	r0, [sp, #8]
 800891c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008920:	4650      	mov	r0, sl
 8008922:	f000 fc5b 	bl	80091dc <__mcmp>
 8008926:	463a      	mov	r2, r7
 8008928:	9005      	str	r0, [sp, #20]
 800892a:	4631      	mov	r1, r6
 800892c:	4620      	mov	r0, r4
 800892e:	f000 fc71 	bl	8009214 <__mdiff>
 8008932:	68c2      	ldr	r2, [r0, #12]
 8008934:	4605      	mov	r5, r0
 8008936:	bb02      	cbnz	r2, 800897a <_dtoa_r+0xa7a>
 8008938:	4601      	mov	r1, r0
 800893a:	4650      	mov	r0, sl
 800893c:	f000 fc4e 	bl	80091dc <__mcmp>
 8008940:	4602      	mov	r2, r0
 8008942:	4629      	mov	r1, r5
 8008944:	4620      	mov	r0, r4
 8008946:	9209      	str	r2, [sp, #36]	; 0x24
 8008948:	f000 fa0c 	bl	8008d64 <_Bfree>
 800894c:	9b07      	ldr	r3, [sp, #28]
 800894e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008950:	9d04      	ldr	r5, [sp, #16]
 8008952:	ea43 0102 	orr.w	r1, r3, r2
 8008956:	9b06      	ldr	r3, [sp, #24]
 8008958:	4319      	orrs	r1, r3
 800895a:	d110      	bne.n	800897e <_dtoa_r+0xa7e>
 800895c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008960:	d029      	beq.n	80089b6 <_dtoa_r+0xab6>
 8008962:	9b05      	ldr	r3, [sp, #20]
 8008964:	2b00      	cmp	r3, #0
 8008966:	dd02      	ble.n	800896e <_dtoa_r+0xa6e>
 8008968:	9b02      	ldr	r3, [sp, #8]
 800896a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800896e:	9b01      	ldr	r3, [sp, #4]
 8008970:	f883 9000 	strb.w	r9, [r3]
 8008974:	e774      	b.n	8008860 <_dtoa_r+0x960>
 8008976:	4638      	mov	r0, r7
 8008978:	e7ba      	b.n	80088f0 <_dtoa_r+0x9f0>
 800897a:	2201      	movs	r2, #1
 800897c:	e7e1      	b.n	8008942 <_dtoa_r+0xa42>
 800897e:	9b05      	ldr	r3, [sp, #20]
 8008980:	2b00      	cmp	r3, #0
 8008982:	db04      	blt.n	800898e <_dtoa_r+0xa8e>
 8008984:	9907      	ldr	r1, [sp, #28]
 8008986:	430b      	orrs	r3, r1
 8008988:	9906      	ldr	r1, [sp, #24]
 800898a:	430b      	orrs	r3, r1
 800898c:	d120      	bne.n	80089d0 <_dtoa_r+0xad0>
 800898e:	2a00      	cmp	r2, #0
 8008990:	dded      	ble.n	800896e <_dtoa_r+0xa6e>
 8008992:	4651      	mov	r1, sl
 8008994:	2201      	movs	r2, #1
 8008996:	4620      	mov	r0, r4
 8008998:	f000 fbb4 	bl	8009104 <__lshift>
 800899c:	4631      	mov	r1, r6
 800899e:	4682      	mov	sl, r0
 80089a0:	f000 fc1c 	bl	80091dc <__mcmp>
 80089a4:	2800      	cmp	r0, #0
 80089a6:	dc03      	bgt.n	80089b0 <_dtoa_r+0xab0>
 80089a8:	d1e1      	bne.n	800896e <_dtoa_r+0xa6e>
 80089aa:	f019 0f01 	tst.w	r9, #1
 80089ae:	d0de      	beq.n	800896e <_dtoa_r+0xa6e>
 80089b0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80089b4:	d1d8      	bne.n	8008968 <_dtoa_r+0xa68>
 80089b6:	9a01      	ldr	r2, [sp, #4]
 80089b8:	2339      	movs	r3, #57	; 0x39
 80089ba:	7013      	strb	r3, [r2, #0]
 80089bc:	462b      	mov	r3, r5
 80089be:	461d      	mov	r5, r3
 80089c0:	3b01      	subs	r3, #1
 80089c2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80089c6:	2a39      	cmp	r2, #57	; 0x39
 80089c8:	d06c      	beq.n	8008aa4 <_dtoa_r+0xba4>
 80089ca:	3201      	adds	r2, #1
 80089cc:	701a      	strb	r2, [r3, #0]
 80089ce:	e747      	b.n	8008860 <_dtoa_r+0x960>
 80089d0:	2a00      	cmp	r2, #0
 80089d2:	dd07      	ble.n	80089e4 <_dtoa_r+0xae4>
 80089d4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80089d8:	d0ed      	beq.n	80089b6 <_dtoa_r+0xab6>
 80089da:	9a01      	ldr	r2, [sp, #4]
 80089dc:	f109 0301 	add.w	r3, r9, #1
 80089e0:	7013      	strb	r3, [r2, #0]
 80089e2:	e73d      	b.n	8008860 <_dtoa_r+0x960>
 80089e4:	9b04      	ldr	r3, [sp, #16]
 80089e6:	9a08      	ldr	r2, [sp, #32]
 80089e8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80089ec:	4293      	cmp	r3, r2
 80089ee:	d043      	beq.n	8008a78 <_dtoa_r+0xb78>
 80089f0:	4651      	mov	r1, sl
 80089f2:	2300      	movs	r3, #0
 80089f4:	220a      	movs	r2, #10
 80089f6:	4620      	mov	r0, r4
 80089f8:	f000 f9d6 	bl	8008da8 <__multadd>
 80089fc:	45b8      	cmp	r8, r7
 80089fe:	4682      	mov	sl, r0
 8008a00:	f04f 0300 	mov.w	r3, #0
 8008a04:	f04f 020a 	mov.w	r2, #10
 8008a08:	4641      	mov	r1, r8
 8008a0a:	4620      	mov	r0, r4
 8008a0c:	d107      	bne.n	8008a1e <_dtoa_r+0xb1e>
 8008a0e:	f000 f9cb 	bl	8008da8 <__multadd>
 8008a12:	4680      	mov	r8, r0
 8008a14:	4607      	mov	r7, r0
 8008a16:	9b04      	ldr	r3, [sp, #16]
 8008a18:	3301      	adds	r3, #1
 8008a1a:	9304      	str	r3, [sp, #16]
 8008a1c:	e775      	b.n	800890a <_dtoa_r+0xa0a>
 8008a1e:	f000 f9c3 	bl	8008da8 <__multadd>
 8008a22:	4639      	mov	r1, r7
 8008a24:	4680      	mov	r8, r0
 8008a26:	2300      	movs	r3, #0
 8008a28:	220a      	movs	r2, #10
 8008a2a:	4620      	mov	r0, r4
 8008a2c:	f000 f9bc 	bl	8008da8 <__multadd>
 8008a30:	4607      	mov	r7, r0
 8008a32:	e7f0      	b.n	8008a16 <_dtoa_r+0xb16>
 8008a34:	9b04      	ldr	r3, [sp, #16]
 8008a36:	9301      	str	r3, [sp, #4]
 8008a38:	9d00      	ldr	r5, [sp, #0]
 8008a3a:	4631      	mov	r1, r6
 8008a3c:	4650      	mov	r0, sl
 8008a3e:	f7ff f9d4 	bl	8007dea <quorem>
 8008a42:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008a46:	9b00      	ldr	r3, [sp, #0]
 8008a48:	f805 9b01 	strb.w	r9, [r5], #1
 8008a4c:	1aea      	subs	r2, r5, r3
 8008a4e:	9b01      	ldr	r3, [sp, #4]
 8008a50:	4293      	cmp	r3, r2
 8008a52:	dd07      	ble.n	8008a64 <_dtoa_r+0xb64>
 8008a54:	4651      	mov	r1, sl
 8008a56:	2300      	movs	r3, #0
 8008a58:	220a      	movs	r2, #10
 8008a5a:	4620      	mov	r0, r4
 8008a5c:	f000 f9a4 	bl	8008da8 <__multadd>
 8008a60:	4682      	mov	sl, r0
 8008a62:	e7ea      	b.n	8008a3a <_dtoa_r+0xb3a>
 8008a64:	9b01      	ldr	r3, [sp, #4]
 8008a66:	2b00      	cmp	r3, #0
 8008a68:	bfc8      	it	gt
 8008a6a:	461d      	movgt	r5, r3
 8008a6c:	9b00      	ldr	r3, [sp, #0]
 8008a6e:	bfd8      	it	le
 8008a70:	2501      	movle	r5, #1
 8008a72:	441d      	add	r5, r3
 8008a74:	f04f 0800 	mov.w	r8, #0
 8008a78:	4651      	mov	r1, sl
 8008a7a:	2201      	movs	r2, #1
 8008a7c:	4620      	mov	r0, r4
 8008a7e:	f000 fb41 	bl	8009104 <__lshift>
 8008a82:	4631      	mov	r1, r6
 8008a84:	4682      	mov	sl, r0
 8008a86:	f000 fba9 	bl	80091dc <__mcmp>
 8008a8a:	2800      	cmp	r0, #0
 8008a8c:	dc96      	bgt.n	80089bc <_dtoa_r+0xabc>
 8008a8e:	d102      	bne.n	8008a96 <_dtoa_r+0xb96>
 8008a90:	f019 0f01 	tst.w	r9, #1
 8008a94:	d192      	bne.n	80089bc <_dtoa_r+0xabc>
 8008a96:	462b      	mov	r3, r5
 8008a98:	461d      	mov	r5, r3
 8008a9a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008a9e:	2a30      	cmp	r2, #48	; 0x30
 8008aa0:	d0fa      	beq.n	8008a98 <_dtoa_r+0xb98>
 8008aa2:	e6dd      	b.n	8008860 <_dtoa_r+0x960>
 8008aa4:	9a00      	ldr	r2, [sp, #0]
 8008aa6:	429a      	cmp	r2, r3
 8008aa8:	d189      	bne.n	80089be <_dtoa_r+0xabe>
 8008aaa:	f10b 0b01 	add.w	fp, fp, #1
 8008aae:	2331      	movs	r3, #49	; 0x31
 8008ab0:	e796      	b.n	80089e0 <_dtoa_r+0xae0>
 8008ab2:	4b0a      	ldr	r3, [pc, #40]	; (8008adc <_dtoa_r+0xbdc>)
 8008ab4:	f7ff ba99 	b.w	8007fea <_dtoa_r+0xea>
 8008ab8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008aba:	2b00      	cmp	r3, #0
 8008abc:	f47f aa6d 	bne.w	8007f9a <_dtoa_r+0x9a>
 8008ac0:	4b07      	ldr	r3, [pc, #28]	; (8008ae0 <_dtoa_r+0xbe0>)
 8008ac2:	f7ff ba92 	b.w	8007fea <_dtoa_r+0xea>
 8008ac6:	9b01      	ldr	r3, [sp, #4]
 8008ac8:	2b00      	cmp	r3, #0
 8008aca:	dcb5      	bgt.n	8008a38 <_dtoa_r+0xb38>
 8008acc:	9b07      	ldr	r3, [sp, #28]
 8008ace:	2b02      	cmp	r3, #2
 8008ad0:	f73f aeb1 	bgt.w	8008836 <_dtoa_r+0x936>
 8008ad4:	e7b0      	b.n	8008a38 <_dtoa_r+0xb38>
 8008ad6:	bf00      	nop
 8008ad8:	0800afd4 	.word	0x0800afd4
 8008adc:	0800af34 	.word	0x0800af34
 8008ae0:	0800af58 	.word	0x0800af58

08008ae4 <_free_r>:
 8008ae4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008ae6:	2900      	cmp	r1, #0
 8008ae8:	d044      	beq.n	8008b74 <_free_r+0x90>
 8008aea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008aee:	9001      	str	r0, [sp, #4]
 8008af0:	2b00      	cmp	r3, #0
 8008af2:	f1a1 0404 	sub.w	r4, r1, #4
 8008af6:	bfb8      	it	lt
 8008af8:	18e4      	addlt	r4, r4, r3
 8008afa:	f000 f8e7 	bl	8008ccc <__malloc_lock>
 8008afe:	4a1e      	ldr	r2, [pc, #120]	; (8008b78 <_free_r+0x94>)
 8008b00:	9801      	ldr	r0, [sp, #4]
 8008b02:	6813      	ldr	r3, [r2, #0]
 8008b04:	b933      	cbnz	r3, 8008b14 <_free_r+0x30>
 8008b06:	6063      	str	r3, [r4, #4]
 8008b08:	6014      	str	r4, [r2, #0]
 8008b0a:	b003      	add	sp, #12
 8008b0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008b10:	f000 b8e2 	b.w	8008cd8 <__malloc_unlock>
 8008b14:	42a3      	cmp	r3, r4
 8008b16:	d908      	bls.n	8008b2a <_free_r+0x46>
 8008b18:	6825      	ldr	r5, [r4, #0]
 8008b1a:	1961      	adds	r1, r4, r5
 8008b1c:	428b      	cmp	r3, r1
 8008b1e:	bf01      	itttt	eq
 8008b20:	6819      	ldreq	r1, [r3, #0]
 8008b22:	685b      	ldreq	r3, [r3, #4]
 8008b24:	1949      	addeq	r1, r1, r5
 8008b26:	6021      	streq	r1, [r4, #0]
 8008b28:	e7ed      	b.n	8008b06 <_free_r+0x22>
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	685b      	ldr	r3, [r3, #4]
 8008b2e:	b10b      	cbz	r3, 8008b34 <_free_r+0x50>
 8008b30:	42a3      	cmp	r3, r4
 8008b32:	d9fa      	bls.n	8008b2a <_free_r+0x46>
 8008b34:	6811      	ldr	r1, [r2, #0]
 8008b36:	1855      	adds	r5, r2, r1
 8008b38:	42a5      	cmp	r5, r4
 8008b3a:	d10b      	bne.n	8008b54 <_free_r+0x70>
 8008b3c:	6824      	ldr	r4, [r4, #0]
 8008b3e:	4421      	add	r1, r4
 8008b40:	1854      	adds	r4, r2, r1
 8008b42:	42a3      	cmp	r3, r4
 8008b44:	6011      	str	r1, [r2, #0]
 8008b46:	d1e0      	bne.n	8008b0a <_free_r+0x26>
 8008b48:	681c      	ldr	r4, [r3, #0]
 8008b4a:	685b      	ldr	r3, [r3, #4]
 8008b4c:	6053      	str	r3, [r2, #4]
 8008b4e:	440c      	add	r4, r1
 8008b50:	6014      	str	r4, [r2, #0]
 8008b52:	e7da      	b.n	8008b0a <_free_r+0x26>
 8008b54:	d902      	bls.n	8008b5c <_free_r+0x78>
 8008b56:	230c      	movs	r3, #12
 8008b58:	6003      	str	r3, [r0, #0]
 8008b5a:	e7d6      	b.n	8008b0a <_free_r+0x26>
 8008b5c:	6825      	ldr	r5, [r4, #0]
 8008b5e:	1961      	adds	r1, r4, r5
 8008b60:	428b      	cmp	r3, r1
 8008b62:	bf04      	itt	eq
 8008b64:	6819      	ldreq	r1, [r3, #0]
 8008b66:	685b      	ldreq	r3, [r3, #4]
 8008b68:	6063      	str	r3, [r4, #4]
 8008b6a:	bf04      	itt	eq
 8008b6c:	1949      	addeq	r1, r1, r5
 8008b6e:	6021      	streq	r1, [r4, #0]
 8008b70:	6054      	str	r4, [r2, #4]
 8008b72:	e7ca      	b.n	8008b0a <_free_r+0x26>
 8008b74:	b003      	add	sp, #12
 8008b76:	bd30      	pop	{r4, r5, pc}
 8008b78:	20000610 	.word	0x20000610

08008b7c <malloc>:
 8008b7c:	4b02      	ldr	r3, [pc, #8]	; (8008b88 <malloc+0xc>)
 8008b7e:	4601      	mov	r1, r0
 8008b80:	6818      	ldr	r0, [r3, #0]
 8008b82:	f000 b823 	b.w	8008bcc <_malloc_r>
 8008b86:	bf00      	nop
 8008b88:	200000f4 	.word	0x200000f4

08008b8c <sbrk_aligned>:
 8008b8c:	b570      	push	{r4, r5, r6, lr}
 8008b8e:	4e0e      	ldr	r6, [pc, #56]	; (8008bc8 <sbrk_aligned+0x3c>)
 8008b90:	460c      	mov	r4, r1
 8008b92:	6831      	ldr	r1, [r6, #0]
 8008b94:	4605      	mov	r5, r0
 8008b96:	b911      	cbnz	r1, 8008b9e <sbrk_aligned+0x12>
 8008b98:	f000 fe96 	bl	80098c8 <_sbrk_r>
 8008b9c:	6030      	str	r0, [r6, #0]
 8008b9e:	4621      	mov	r1, r4
 8008ba0:	4628      	mov	r0, r5
 8008ba2:	f000 fe91 	bl	80098c8 <_sbrk_r>
 8008ba6:	1c43      	adds	r3, r0, #1
 8008ba8:	d00a      	beq.n	8008bc0 <sbrk_aligned+0x34>
 8008baa:	1cc4      	adds	r4, r0, #3
 8008bac:	f024 0403 	bic.w	r4, r4, #3
 8008bb0:	42a0      	cmp	r0, r4
 8008bb2:	d007      	beq.n	8008bc4 <sbrk_aligned+0x38>
 8008bb4:	1a21      	subs	r1, r4, r0
 8008bb6:	4628      	mov	r0, r5
 8008bb8:	f000 fe86 	bl	80098c8 <_sbrk_r>
 8008bbc:	3001      	adds	r0, #1
 8008bbe:	d101      	bne.n	8008bc4 <sbrk_aligned+0x38>
 8008bc0:	f04f 34ff 	mov.w	r4, #4294967295
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	bd70      	pop	{r4, r5, r6, pc}
 8008bc8:	20000614 	.word	0x20000614

08008bcc <_malloc_r>:
 8008bcc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008bd0:	1ccd      	adds	r5, r1, #3
 8008bd2:	f025 0503 	bic.w	r5, r5, #3
 8008bd6:	3508      	adds	r5, #8
 8008bd8:	2d0c      	cmp	r5, #12
 8008bda:	bf38      	it	cc
 8008bdc:	250c      	movcc	r5, #12
 8008bde:	2d00      	cmp	r5, #0
 8008be0:	4607      	mov	r7, r0
 8008be2:	db01      	blt.n	8008be8 <_malloc_r+0x1c>
 8008be4:	42a9      	cmp	r1, r5
 8008be6:	d905      	bls.n	8008bf4 <_malloc_r+0x28>
 8008be8:	230c      	movs	r3, #12
 8008bea:	603b      	str	r3, [r7, #0]
 8008bec:	2600      	movs	r6, #0
 8008bee:	4630      	mov	r0, r6
 8008bf0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008bf4:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008cc8 <_malloc_r+0xfc>
 8008bf8:	f000 f868 	bl	8008ccc <__malloc_lock>
 8008bfc:	f8d8 3000 	ldr.w	r3, [r8]
 8008c00:	461c      	mov	r4, r3
 8008c02:	bb5c      	cbnz	r4, 8008c5c <_malloc_r+0x90>
 8008c04:	4629      	mov	r1, r5
 8008c06:	4638      	mov	r0, r7
 8008c08:	f7ff ffc0 	bl	8008b8c <sbrk_aligned>
 8008c0c:	1c43      	adds	r3, r0, #1
 8008c0e:	4604      	mov	r4, r0
 8008c10:	d155      	bne.n	8008cbe <_malloc_r+0xf2>
 8008c12:	f8d8 4000 	ldr.w	r4, [r8]
 8008c16:	4626      	mov	r6, r4
 8008c18:	2e00      	cmp	r6, #0
 8008c1a:	d145      	bne.n	8008ca8 <_malloc_r+0xdc>
 8008c1c:	2c00      	cmp	r4, #0
 8008c1e:	d048      	beq.n	8008cb2 <_malloc_r+0xe6>
 8008c20:	6823      	ldr	r3, [r4, #0]
 8008c22:	4631      	mov	r1, r6
 8008c24:	4638      	mov	r0, r7
 8008c26:	eb04 0903 	add.w	r9, r4, r3
 8008c2a:	f000 fe4d 	bl	80098c8 <_sbrk_r>
 8008c2e:	4581      	cmp	r9, r0
 8008c30:	d13f      	bne.n	8008cb2 <_malloc_r+0xe6>
 8008c32:	6821      	ldr	r1, [r4, #0]
 8008c34:	1a6d      	subs	r5, r5, r1
 8008c36:	4629      	mov	r1, r5
 8008c38:	4638      	mov	r0, r7
 8008c3a:	f7ff ffa7 	bl	8008b8c <sbrk_aligned>
 8008c3e:	3001      	adds	r0, #1
 8008c40:	d037      	beq.n	8008cb2 <_malloc_r+0xe6>
 8008c42:	6823      	ldr	r3, [r4, #0]
 8008c44:	442b      	add	r3, r5
 8008c46:	6023      	str	r3, [r4, #0]
 8008c48:	f8d8 3000 	ldr.w	r3, [r8]
 8008c4c:	2b00      	cmp	r3, #0
 8008c4e:	d038      	beq.n	8008cc2 <_malloc_r+0xf6>
 8008c50:	685a      	ldr	r2, [r3, #4]
 8008c52:	42a2      	cmp	r2, r4
 8008c54:	d12b      	bne.n	8008cae <_malloc_r+0xe2>
 8008c56:	2200      	movs	r2, #0
 8008c58:	605a      	str	r2, [r3, #4]
 8008c5a:	e00f      	b.n	8008c7c <_malloc_r+0xb0>
 8008c5c:	6822      	ldr	r2, [r4, #0]
 8008c5e:	1b52      	subs	r2, r2, r5
 8008c60:	d41f      	bmi.n	8008ca2 <_malloc_r+0xd6>
 8008c62:	2a0b      	cmp	r2, #11
 8008c64:	d917      	bls.n	8008c96 <_malloc_r+0xca>
 8008c66:	1961      	adds	r1, r4, r5
 8008c68:	42a3      	cmp	r3, r4
 8008c6a:	6025      	str	r5, [r4, #0]
 8008c6c:	bf18      	it	ne
 8008c6e:	6059      	strne	r1, [r3, #4]
 8008c70:	6863      	ldr	r3, [r4, #4]
 8008c72:	bf08      	it	eq
 8008c74:	f8c8 1000 	streq.w	r1, [r8]
 8008c78:	5162      	str	r2, [r4, r5]
 8008c7a:	604b      	str	r3, [r1, #4]
 8008c7c:	4638      	mov	r0, r7
 8008c7e:	f104 060b 	add.w	r6, r4, #11
 8008c82:	f000 f829 	bl	8008cd8 <__malloc_unlock>
 8008c86:	f026 0607 	bic.w	r6, r6, #7
 8008c8a:	1d23      	adds	r3, r4, #4
 8008c8c:	1af2      	subs	r2, r6, r3
 8008c8e:	d0ae      	beq.n	8008bee <_malloc_r+0x22>
 8008c90:	1b9b      	subs	r3, r3, r6
 8008c92:	50a3      	str	r3, [r4, r2]
 8008c94:	e7ab      	b.n	8008bee <_malloc_r+0x22>
 8008c96:	42a3      	cmp	r3, r4
 8008c98:	6862      	ldr	r2, [r4, #4]
 8008c9a:	d1dd      	bne.n	8008c58 <_malloc_r+0x8c>
 8008c9c:	f8c8 2000 	str.w	r2, [r8]
 8008ca0:	e7ec      	b.n	8008c7c <_malloc_r+0xb0>
 8008ca2:	4623      	mov	r3, r4
 8008ca4:	6864      	ldr	r4, [r4, #4]
 8008ca6:	e7ac      	b.n	8008c02 <_malloc_r+0x36>
 8008ca8:	4634      	mov	r4, r6
 8008caa:	6876      	ldr	r6, [r6, #4]
 8008cac:	e7b4      	b.n	8008c18 <_malloc_r+0x4c>
 8008cae:	4613      	mov	r3, r2
 8008cb0:	e7cc      	b.n	8008c4c <_malloc_r+0x80>
 8008cb2:	230c      	movs	r3, #12
 8008cb4:	603b      	str	r3, [r7, #0]
 8008cb6:	4638      	mov	r0, r7
 8008cb8:	f000 f80e 	bl	8008cd8 <__malloc_unlock>
 8008cbc:	e797      	b.n	8008bee <_malloc_r+0x22>
 8008cbe:	6025      	str	r5, [r4, #0]
 8008cc0:	e7dc      	b.n	8008c7c <_malloc_r+0xb0>
 8008cc2:	605b      	str	r3, [r3, #4]
 8008cc4:	deff      	udf	#255	; 0xff
 8008cc6:	bf00      	nop
 8008cc8:	20000610 	.word	0x20000610

08008ccc <__malloc_lock>:
 8008ccc:	4801      	ldr	r0, [pc, #4]	; (8008cd4 <__malloc_lock+0x8>)
 8008cce:	f7ff b88a 	b.w	8007de6 <__retarget_lock_acquire_recursive>
 8008cd2:	bf00      	nop
 8008cd4:	2000060c 	.word	0x2000060c

08008cd8 <__malloc_unlock>:
 8008cd8:	4801      	ldr	r0, [pc, #4]	; (8008ce0 <__malloc_unlock+0x8>)
 8008cda:	f7ff b885 	b.w	8007de8 <__retarget_lock_release_recursive>
 8008cde:	bf00      	nop
 8008ce0:	2000060c 	.word	0x2000060c

08008ce4 <_Balloc>:
 8008ce4:	b570      	push	{r4, r5, r6, lr}
 8008ce6:	69c6      	ldr	r6, [r0, #28]
 8008ce8:	4604      	mov	r4, r0
 8008cea:	460d      	mov	r5, r1
 8008cec:	b976      	cbnz	r6, 8008d0c <_Balloc+0x28>
 8008cee:	2010      	movs	r0, #16
 8008cf0:	f7ff ff44 	bl	8008b7c <malloc>
 8008cf4:	4602      	mov	r2, r0
 8008cf6:	61e0      	str	r0, [r4, #28]
 8008cf8:	b920      	cbnz	r0, 8008d04 <_Balloc+0x20>
 8008cfa:	4b18      	ldr	r3, [pc, #96]	; (8008d5c <_Balloc+0x78>)
 8008cfc:	4818      	ldr	r0, [pc, #96]	; (8008d60 <_Balloc+0x7c>)
 8008cfe:	216b      	movs	r1, #107	; 0x6b
 8008d00:	f000 fe00 	bl	8009904 <__assert_func>
 8008d04:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d08:	6006      	str	r6, [r0, #0]
 8008d0a:	60c6      	str	r6, [r0, #12]
 8008d0c:	69e6      	ldr	r6, [r4, #28]
 8008d0e:	68f3      	ldr	r3, [r6, #12]
 8008d10:	b183      	cbz	r3, 8008d34 <_Balloc+0x50>
 8008d12:	69e3      	ldr	r3, [r4, #28]
 8008d14:	68db      	ldr	r3, [r3, #12]
 8008d16:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d1a:	b9b8      	cbnz	r0, 8008d4c <_Balloc+0x68>
 8008d1c:	2101      	movs	r1, #1
 8008d1e:	fa01 f605 	lsl.w	r6, r1, r5
 8008d22:	1d72      	adds	r2, r6, #5
 8008d24:	0092      	lsls	r2, r2, #2
 8008d26:	4620      	mov	r0, r4
 8008d28:	f000 fe0a 	bl	8009940 <_calloc_r>
 8008d2c:	b160      	cbz	r0, 8008d48 <_Balloc+0x64>
 8008d2e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008d32:	e00e      	b.n	8008d52 <_Balloc+0x6e>
 8008d34:	2221      	movs	r2, #33	; 0x21
 8008d36:	2104      	movs	r1, #4
 8008d38:	4620      	mov	r0, r4
 8008d3a:	f000 fe01 	bl	8009940 <_calloc_r>
 8008d3e:	69e3      	ldr	r3, [r4, #28]
 8008d40:	60f0      	str	r0, [r6, #12]
 8008d42:	68db      	ldr	r3, [r3, #12]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d1e4      	bne.n	8008d12 <_Balloc+0x2e>
 8008d48:	2000      	movs	r0, #0
 8008d4a:	bd70      	pop	{r4, r5, r6, pc}
 8008d4c:	6802      	ldr	r2, [r0, #0]
 8008d4e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008d52:	2300      	movs	r3, #0
 8008d54:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008d58:	e7f7      	b.n	8008d4a <_Balloc+0x66>
 8008d5a:	bf00      	nop
 8008d5c:	0800af65 	.word	0x0800af65
 8008d60:	0800afe5 	.word	0x0800afe5

08008d64 <_Bfree>:
 8008d64:	b570      	push	{r4, r5, r6, lr}
 8008d66:	69c6      	ldr	r6, [r0, #28]
 8008d68:	4605      	mov	r5, r0
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	b976      	cbnz	r6, 8008d8c <_Bfree+0x28>
 8008d6e:	2010      	movs	r0, #16
 8008d70:	f7ff ff04 	bl	8008b7c <malloc>
 8008d74:	4602      	mov	r2, r0
 8008d76:	61e8      	str	r0, [r5, #28]
 8008d78:	b920      	cbnz	r0, 8008d84 <_Bfree+0x20>
 8008d7a:	4b09      	ldr	r3, [pc, #36]	; (8008da0 <_Bfree+0x3c>)
 8008d7c:	4809      	ldr	r0, [pc, #36]	; (8008da4 <_Bfree+0x40>)
 8008d7e:	218f      	movs	r1, #143	; 0x8f
 8008d80:	f000 fdc0 	bl	8009904 <__assert_func>
 8008d84:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d88:	6006      	str	r6, [r0, #0]
 8008d8a:	60c6      	str	r6, [r0, #12]
 8008d8c:	b13c      	cbz	r4, 8008d9e <_Bfree+0x3a>
 8008d8e:	69eb      	ldr	r3, [r5, #28]
 8008d90:	6862      	ldr	r2, [r4, #4]
 8008d92:	68db      	ldr	r3, [r3, #12]
 8008d94:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008d98:	6021      	str	r1, [r4, #0]
 8008d9a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008d9e:	bd70      	pop	{r4, r5, r6, pc}
 8008da0:	0800af65 	.word	0x0800af65
 8008da4:	0800afe5 	.word	0x0800afe5

08008da8 <__multadd>:
 8008da8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008dac:	690d      	ldr	r5, [r1, #16]
 8008dae:	4607      	mov	r7, r0
 8008db0:	460c      	mov	r4, r1
 8008db2:	461e      	mov	r6, r3
 8008db4:	f101 0c14 	add.w	ip, r1, #20
 8008db8:	2000      	movs	r0, #0
 8008dba:	f8dc 3000 	ldr.w	r3, [ip]
 8008dbe:	b299      	uxth	r1, r3
 8008dc0:	fb02 6101 	mla	r1, r2, r1, r6
 8008dc4:	0c1e      	lsrs	r6, r3, #16
 8008dc6:	0c0b      	lsrs	r3, r1, #16
 8008dc8:	fb02 3306 	mla	r3, r2, r6, r3
 8008dcc:	b289      	uxth	r1, r1
 8008dce:	3001      	adds	r0, #1
 8008dd0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008dd4:	4285      	cmp	r5, r0
 8008dd6:	f84c 1b04 	str.w	r1, [ip], #4
 8008dda:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008dde:	dcec      	bgt.n	8008dba <__multadd+0x12>
 8008de0:	b30e      	cbz	r6, 8008e26 <__multadd+0x7e>
 8008de2:	68a3      	ldr	r3, [r4, #8]
 8008de4:	42ab      	cmp	r3, r5
 8008de6:	dc19      	bgt.n	8008e1c <__multadd+0x74>
 8008de8:	6861      	ldr	r1, [r4, #4]
 8008dea:	4638      	mov	r0, r7
 8008dec:	3101      	adds	r1, #1
 8008dee:	f7ff ff79 	bl	8008ce4 <_Balloc>
 8008df2:	4680      	mov	r8, r0
 8008df4:	b928      	cbnz	r0, 8008e02 <__multadd+0x5a>
 8008df6:	4602      	mov	r2, r0
 8008df8:	4b0c      	ldr	r3, [pc, #48]	; (8008e2c <__multadd+0x84>)
 8008dfa:	480d      	ldr	r0, [pc, #52]	; (8008e30 <__multadd+0x88>)
 8008dfc:	21ba      	movs	r1, #186	; 0xba
 8008dfe:	f000 fd81 	bl	8009904 <__assert_func>
 8008e02:	6922      	ldr	r2, [r4, #16]
 8008e04:	3202      	adds	r2, #2
 8008e06:	f104 010c 	add.w	r1, r4, #12
 8008e0a:	0092      	lsls	r2, r2, #2
 8008e0c:	300c      	adds	r0, #12
 8008e0e:	f000 fd6b 	bl	80098e8 <memcpy>
 8008e12:	4621      	mov	r1, r4
 8008e14:	4638      	mov	r0, r7
 8008e16:	f7ff ffa5 	bl	8008d64 <_Bfree>
 8008e1a:	4644      	mov	r4, r8
 8008e1c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008e20:	3501      	adds	r5, #1
 8008e22:	615e      	str	r6, [r3, #20]
 8008e24:	6125      	str	r5, [r4, #16]
 8008e26:	4620      	mov	r0, r4
 8008e28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e2c:	0800afd4 	.word	0x0800afd4
 8008e30:	0800afe5 	.word	0x0800afe5

08008e34 <__hi0bits>:
 8008e34:	0c03      	lsrs	r3, r0, #16
 8008e36:	041b      	lsls	r3, r3, #16
 8008e38:	b9d3      	cbnz	r3, 8008e70 <__hi0bits+0x3c>
 8008e3a:	0400      	lsls	r0, r0, #16
 8008e3c:	2310      	movs	r3, #16
 8008e3e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008e42:	bf04      	itt	eq
 8008e44:	0200      	lsleq	r0, r0, #8
 8008e46:	3308      	addeq	r3, #8
 8008e48:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008e4c:	bf04      	itt	eq
 8008e4e:	0100      	lsleq	r0, r0, #4
 8008e50:	3304      	addeq	r3, #4
 8008e52:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008e56:	bf04      	itt	eq
 8008e58:	0080      	lsleq	r0, r0, #2
 8008e5a:	3302      	addeq	r3, #2
 8008e5c:	2800      	cmp	r0, #0
 8008e5e:	db05      	blt.n	8008e6c <__hi0bits+0x38>
 8008e60:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008e64:	f103 0301 	add.w	r3, r3, #1
 8008e68:	bf08      	it	eq
 8008e6a:	2320      	moveq	r3, #32
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	4770      	bx	lr
 8008e70:	2300      	movs	r3, #0
 8008e72:	e7e4      	b.n	8008e3e <__hi0bits+0xa>

08008e74 <__lo0bits>:
 8008e74:	6803      	ldr	r3, [r0, #0]
 8008e76:	f013 0207 	ands.w	r2, r3, #7
 8008e7a:	d00c      	beq.n	8008e96 <__lo0bits+0x22>
 8008e7c:	07d9      	lsls	r1, r3, #31
 8008e7e:	d422      	bmi.n	8008ec6 <__lo0bits+0x52>
 8008e80:	079a      	lsls	r2, r3, #30
 8008e82:	bf49      	itett	mi
 8008e84:	085b      	lsrmi	r3, r3, #1
 8008e86:	089b      	lsrpl	r3, r3, #2
 8008e88:	6003      	strmi	r3, [r0, #0]
 8008e8a:	2201      	movmi	r2, #1
 8008e8c:	bf5c      	itt	pl
 8008e8e:	6003      	strpl	r3, [r0, #0]
 8008e90:	2202      	movpl	r2, #2
 8008e92:	4610      	mov	r0, r2
 8008e94:	4770      	bx	lr
 8008e96:	b299      	uxth	r1, r3
 8008e98:	b909      	cbnz	r1, 8008e9e <__lo0bits+0x2a>
 8008e9a:	0c1b      	lsrs	r3, r3, #16
 8008e9c:	2210      	movs	r2, #16
 8008e9e:	b2d9      	uxtb	r1, r3
 8008ea0:	b909      	cbnz	r1, 8008ea6 <__lo0bits+0x32>
 8008ea2:	3208      	adds	r2, #8
 8008ea4:	0a1b      	lsrs	r3, r3, #8
 8008ea6:	0719      	lsls	r1, r3, #28
 8008ea8:	bf04      	itt	eq
 8008eaa:	091b      	lsreq	r3, r3, #4
 8008eac:	3204      	addeq	r2, #4
 8008eae:	0799      	lsls	r1, r3, #30
 8008eb0:	bf04      	itt	eq
 8008eb2:	089b      	lsreq	r3, r3, #2
 8008eb4:	3202      	addeq	r2, #2
 8008eb6:	07d9      	lsls	r1, r3, #31
 8008eb8:	d403      	bmi.n	8008ec2 <__lo0bits+0x4e>
 8008eba:	085b      	lsrs	r3, r3, #1
 8008ebc:	f102 0201 	add.w	r2, r2, #1
 8008ec0:	d003      	beq.n	8008eca <__lo0bits+0x56>
 8008ec2:	6003      	str	r3, [r0, #0]
 8008ec4:	e7e5      	b.n	8008e92 <__lo0bits+0x1e>
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	e7e3      	b.n	8008e92 <__lo0bits+0x1e>
 8008eca:	2220      	movs	r2, #32
 8008ecc:	e7e1      	b.n	8008e92 <__lo0bits+0x1e>
	...

08008ed0 <__i2b>:
 8008ed0:	b510      	push	{r4, lr}
 8008ed2:	460c      	mov	r4, r1
 8008ed4:	2101      	movs	r1, #1
 8008ed6:	f7ff ff05 	bl	8008ce4 <_Balloc>
 8008eda:	4602      	mov	r2, r0
 8008edc:	b928      	cbnz	r0, 8008eea <__i2b+0x1a>
 8008ede:	4b05      	ldr	r3, [pc, #20]	; (8008ef4 <__i2b+0x24>)
 8008ee0:	4805      	ldr	r0, [pc, #20]	; (8008ef8 <__i2b+0x28>)
 8008ee2:	f240 1145 	movw	r1, #325	; 0x145
 8008ee6:	f000 fd0d 	bl	8009904 <__assert_func>
 8008eea:	2301      	movs	r3, #1
 8008eec:	6144      	str	r4, [r0, #20]
 8008eee:	6103      	str	r3, [r0, #16]
 8008ef0:	bd10      	pop	{r4, pc}
 8008ef2:	bf00      	nop
 8008ef4:	0800afd4 	.word	0x0800afd4
 8008ef8:	0800afe5 	.word	0x0800afe5

08008efc <__multiply>:
 8008efc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f00:	4691      	mov	r9, r2
 8008f02:	690a      	ldr	r2, [r1, #16]
 8008f04:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008f08:	429a      	cmp	r2, r3
 8008f0a:	bfb8      	it	lt
 8008f0c:	460b      	movlt	r3, r1
 8008f0e:	460c      	mov	r4, r1
 8008f10:	bfbc      	itt	lt
 8008f12:	464c      	movlt	r4, r9
 8008f14:	4699      	movlt	r9, r3
 8008f16:	6927      	ldr	r7, [r4, #16]
 8008f18:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008f1c:	68a3      	ldr	r3, [r4, #8]
 8008f1e:	6861      	ldr	r1, [r4, #4]
 8008f20:	eb07 060a 	add.w	r6, r7, sl
 8008f24:	42b3      	cmp	r3, r6
 8008f26:	b085      	sub	sp, #20
 8008f28:	bfb8      	it	lt
 8008f2a:	3101      	addlt	r1, #1
 8008f2c:	f7ff feda 	bl	8008ce4 <_Balloc>
 8008f30:	b930      	cbnz	r0, 8008f40 <__multiply+0x44>
 8008f32:	4602      	mov	r2, r0
 8008f34:	4b44      	ldr	r3, [pc, #272]	; (8009048 <__multiply+0x14c>)
 8008f36:	4845      	ldr	r0, [pc, #276]	; (800904c <__multiply+0x150>)
 8008f38:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008f3c:	f000 fce2 	bl	8009904 <__assert_func>
 8008f40:	f100 0514 	add.w	r5, r0, #20
 8008f44:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008f48:	462b      	mov	r3, r5
 8008f4a:	2200      	movs	r2, #0
 8008f4c:	4543      	cmp	r3, r8
 8008f4e:	d321      	bcc.n	8008f94 <__multiply+0x98>
 8008f50:	f104 0314 	add.w	r3, r4, #20
 8008f54:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008f58:	f109 0314 	add.w	r3, r9, #20
 8008f5c:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008f60:	9202      	str	r2, [sp, #8]
 8008f62:	1b3a      	subs	r2, r7, r4
 8008f64:	3a15      	subs	r2, #21
 8008f66:	f022 0203 	bic.w	r2, r2, #3
 8008f6a:	3204      	adds	r2, #4
 8008f6c:	f104 0115 	add.w	r1, r4, #21
 8008f70:	428f      	cmp	r7, r1
 8008f72:	bf38      	it	cc
 8008f74:	2204      	movcc	r2, #4
 8008f76:	9201      	str	r2, [sp, #4]
 8008f78:	9a02      	ldr	r2, [sp, #8]
 8008f7a:	9303      	str	r3, [sp, #12]
 8008f7c:	429a      	cmp	r2, r3
 8008f7e:	d80c      	bhi.n	8008f9a <__multiply+0x9e>
 8008f80:	2e00      	cmp	r6, #0
 8008f82:	dd03      	ble.n	8008f8c <__multiply+0x90>
 8008f84:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d05b      	beq.n	8009044 <__multiply+0x148>
 8008f8c:	6106      	str	r6, [r0, #16]
 8008f8e:	b005      	add	sp, #20
 8008f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f94:	f843 2b04 	str.w	r2, [r3], #4
 8008f98:	e7d8      	b.n	8008f4c <__multiply+0x50>
 8008f9a:	f8b3 a000 	ldrh.w	sl, [r3]
 8008f9e:	f1ba 0f00 	cmp.w	sl, #0
 8008fa2:	d024      	beq.n	8008fee <__multiply+0xf2>
 8008fa4:	f104 0e14 	add.w	lr, r4, #20
 8008fa8:	46a9      	mov	r9, r5
 8008faa:	f04f 0c00 	mov.w	ip, #0
 8008fae:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008fb2:	f8d9 1000 	ldr.w	r1, [r9]
 8008fb6:	fa1f fb82 	uxth.w	fp, r2
 8008fba:	b289      	uxth	r1, r1
 8008fbc:	fb0a 110b 	mla	r1, sl, fp, r1
 8008fc0:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8008fc4:	f8d9 2000 	ldr.w	r2, [r9]
 8008fc8:	4461      	add	r1, ip
 8008fca:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008fce:	fb0a c20b 	mla	r2, sl, fp, ip
 8008fd2:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008fd6:	b289      	uxth	r1, r1
 8008fd8:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008fdc:	4577      	cmp	r7, lr
 8008fde:	f849 1b04 	str.w	r1, [r9], #4
 8008fe2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008fe6:	d8e2      	bhi.n	8008fae <__multiply+0xb2>
 8008fe8:	9a01      	ldr	r2, [sp, #4]
 8008fea:	f845 c002 	str.w	ip, [r5, r2]
 8008fee:	9a03      	ldr	r2, [sp, #12]
 8008ff0:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008ff4:	3304      	adds	r3, #4
 8008ff6:	f1b9 0f00 	cmp.w	r9, #0
 8008ffa:	d021      	beq.n	8009040 <__multiply+0x144>
 8008ffc:	6829      	ldr	r1, [r5, #0]
 8008ffe:	f104 0c14 	add.w	ip, r4, #20
 8009002:	46ae      	mov	lr, r5
 8009004:	f04f 0a00 	mov.w	sl, #0
 8009008:	f8bc b000 	ldrh.w	fp, [ip]
 800900c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009010:	fb09 220b 	mla	r2, r9, fp, r2
 8009014:	4452      	add	r2, sl
 8009016:	b289      	uxth	r1, r1
 8009018:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800901c:	f84e 1b04 	str.w	r1, [lr], #4
 8009020:	f85c 1b04 	ldr.w	r1, [ip], #4
 8009024:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009028:	f8be 1000 	ldrh.w	r1, [lr]
 800902c:	fb09 110a 	mla	r1, r9, sl, r1
 8009030:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8009034:	4567      	cmp	r7, ip
 8009036:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800903a:	d8e5      	bhi.n	8009008 <__multiply+0x10c>
 800903c:	9a01      	ldr	r2, [sp, #4]
 800903e:	50a9      	str	r1, [r5, r2]
 8009040:	3504      	adds	r5, #4
 8009042:	e799      	b.n	8008f78 <__multiply+0x7c>
 8009044:	3e01      	subs	r6, #1
 8009046:	e79b      	b.n	8008f80 <__multiply+0x84>
 8009048:	0800afd4 	.word	0x0800afd4
 800904c:	0800afe5 	.word	0x0800afe5

08009050 <__pow5mult>:
 8009050:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009054:	4615      	mov	r5, r2
 8009056:	f012 0203 	ands.w	r2, r2, #3
 800905a:	4606      	mov	r6, r0
 800905c:	460f      	mov	r7, r1
 800905e:	d007      	beq.n	8009070 <__pow5mult+0x20>
 8009060:	4c25      	ldr	r4, [pc, #148]	; (80090f8 <__pow5mult+0xa8>)
 8009062:	3a01      	subs	r2, #1
 8009064:	2300      	movs	r3, #0
 8009066:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800906a:	f7ff fe9d 	bl	8008da8 <__multadd>
 800906e:	4607      	mov	r7, r0
 8009070:	10ad      	asrs	r5, r5, #2
 8009072:	d03d      	beq.n	80090f0 <__pow5mult+0xa0>
 8009074:	69f4      	ldr	r4, [r6, #28]
 8009076:	b97c      	cbnz	r4, 8009098 <__pow5mult+0x48>
 8009078:	2010      	movs	r0, #16
 800907a:	f7ff fd7f 	bl	8008b7c <malloc>
 800907e:	4602      	mov	r2, r0
 8009080:	61f0      	str	r0, [r6, #28]
 8009082:	b928      	cbnz	r0, 8009090 <__pow5mult+0x40>
 8009084:	4b1d      	ldr	r3, [pc, #116]	; (80090fc <__pow5mult+0xac>)
 8009086:	481e      	ldr	r0, [pc, #120]	; (8009100 <__pow5mult+0xb0>)
 8009088:	f240 11b3 	movw	r1, #435	; 0x1b3
 800908c:	f000 fc3a 	bl	8009904 <__assert_func>
 8009090:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009094:	6004      	str	r4, [r0, #0]
 8009096:	60c4      	str	r4, [r0, #12]
 8009098:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800909c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80090a0:	b94c      	cbnz	r4, 80090b6 <__pow5mult+0x66>
 80090a2:	f240 2171 	movw	r1, #625	; 0x271
 80090a6:	4630      	mov	r0, r6
 80090a8:	f7ff ff12 	bl	8008ed0 <__i2b>
 80090ac:	2300      	movs	r3, #0
 80090ae:	f8c8 0008 	str.w	r0, [r8, #8]
 80090b2:	4604      	mov	r4, r0
 80090b4:	6003      	str	r3, [r0, #0]
 80090b6:	f04f 0900 	mov.w	r9, #0
 80090ba:	07eb      	lsls	r3, r5, #31
 80090bc:	d50a      	bpl.n	80090d4 <__pow5mult+0x84>
 80090be:	4639      	mov	r1, r7
 80090c0:	4622      	mov	r2, r4
 80090c2:	4630      	mov	r0, r6
 80090c4:	f7ff ff1a 	bl	8008efc <__multiply>
 80090c8:	4639      	mov	r1, r7
 80090ca:	4680      	mov	r8, r0
 80090cc:	4630      	mov	r0, r6
 80090ce:	f7ff fe49 	bl	8008d64 <_Bfree>
 80090d2:	4647      	mov	r7, r8
 80090d4:	106d      	asrs	r5, r5, #1
 80090d6:	d00b      	beq.n	80090f0 <__pow5mult+0xa0>
 80090d8:	6820      	ldr	r0, [r4, #0]
 80090da:	b938      	cbnz	r0, 80090ec <__pow5mult+0x9c>
 80090dc:	4622      	mov	r2, r4
 80090de:	4621      	mov	r1, r4
 80090e0:	4630      	mov	r0, r6
 80090e2:	f7ff ff0b 	bl	8008efc <__multiply>
 80090e6:	6020      	str	r0, [r4, #0]
 80090e8:	f8c0 9000 	str.w	r9, [r0]
 80090ec:	4604      	mov	r4, r0
 80090ee:	e7e4      	b.n	80090ba <__pow5mult+0x6a>
 80090f0:	4638      	mov	r0, r7
 80090f2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090f6:	bf00      	nop
 80090f8:	0800b130 	.word	0x0800b130
 80090fc:	0800af65 	.word	0x0800af65
 8009100:	0800afe5 	.word	0x0800afe5

08009104 <__lshift>:
 8009104:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009108:	460c      	mov	r4, r1
 800910a:	6849      	ldr	r1, [r1, #4]
 800910c:	6923      	ldr	r3, [r4, #16]
 800910e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009112:	68a3      	ldr	r3, [r4, #8]
 8009114:	4607      	mov	r7, r0
 8009116:	4691      	mov	r9, r2
 8009118:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800911c:	f108 0601 	add.w	r6, r8, #1
 8009120:	42b3      	cmp	r3, r6
 8009122:	db0b      	blt.n	800913c <__lshift+0x38>
 8009124:	4638      	mov	r0, r7
 8009126:	f7ff fddd 	bl	8008ce4 <_Balloc>
 800912a:	4605      	mov	r5, r0
 800912c:	b948      	cbnz	r0, 8009142 <__lshift+0x3e>
 800912e:	4602      	mov	r2, r0
 8009130:	4b28      	ldr	r3, [pc, #160]	; (80091d4 <__lshift+0xd0>)
 8009132:	4829      	ldr	r0, [pc, #164]	; (80091d8 <__lshift+0xd4>)
 8009134:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8009138:	f000 fbe4 	bl	8009904 <__assert_func>
 800913c:	3101      	adds	r1, #1
 800913e:	005b      	lsls	r3, r3, #1
 8009140:	e7ee      	b.n	8009120 <__lshift+0x1c>
 8009142:	2300      	movs	r3, #0
 8009144:	f100 0114 	add.w	r1, r0, #20
 8009148:	f100 0210 	add.w	r2, r0, #16
 800914c:	4618      	mov	r0, r3
 800914e:	4553      	cmp	r3, sl
 8009150:	db33      	blt.n	80091ba <__lshift+0xb6>
 8009152:	6920      	ldr	r0, [r4, #16]
 8009154:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009158:	f104 0314 	add.w	r3, r4, #20
 800915c:	f019 091f 	ands.w	r9, r9, #31
 8009160:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009164:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009168:	d02b      	beq.n	80091c2 <__lshift+0xbe>
 800916a:	f1c9 0e20 	rsb	lr, r9, #32
 800916e:	468a      	mov	sl, r1
 8009170:	2200      	movs	r2, #0
 8009172:	6818      	ldr	r0, [r3, #0]
 8009174:	fa00 f009 	lsl.w	r0, r0, r9
 8009178:	4310      	orrs	r0, r2
 800917a:	f84a 0b04 	str.w	r0, [sl], #4
 800917e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009182:	459c      	cmp	ip, r3
 8009184:	fa22 f20e 	lsr.w	r2, r2, lr
 8009188:	d8f3      	bhi.n	8009172 <__lshift+0x6e>
 800918a:	ebac 0304 	sub.w	r3, ip, r4
 800918e:	3b15      	subs	r3, #21
 8009190:	f023 0303 	bic.w	r3, r3, #3
 8009194:	3304      	adds	r3, #4
 8009196:	f104 0015 	add.w	r0, r4, #21
 800919a:	4584      	cmp	ip, r0
 800919c:	bf38      	it	cc
 800919e:	2304      	movcc	r3, #4
 80091a0:	50ca      	str	r2, [r1, r3]
 80091a2:	b10a      	cbz	r2, 80091a8 <__lshift+0xa4>
 80091a4:	f108 0602 	add.w	r6, r8, #2
 80091a8:	3e01      	subs	r6, #1
 80091aa:	4638      	mov	r0, r7
 80091ac:	612e      	str	r6, [r5, #16]
 80091ae:	4621      	mov	r1, r4
 80091b0:	f7ff fdd8 	bl	8008d64 <_Bfree>
 80091b4:	4628      	mov	r0, r5
 80091b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091ba:	f842 0f04 	str.w	r0, [r2, #4]!
 80091be:	3301      	adds	r3, #1
 80091c0:	e7c5      	b.n	800914e <__lshift+0x4a>
 80091c2:	3904      	subs	r1, #4
 80091c4:	f853 2b04 	ldr.w	r2, [r3], #4
 80091c8:	f841 2f04 	str.w	r2, [r1, #4]!
 80091cc:	459c      	cmp	ip, r3
 80091ce:	d8f9      	bhi.n	80091c4 <__lshift+0xc0>
 80091d0:	e7ea      	b.n	80091a8 <__lshift+0xa4>
 80091d2:	bf00      	nop
 80091d4:	0800afd4 	.word	0x0800afd4
 80091d8:	0800afe5 	.word	0x0800afe5

080091dc <__mcmp>:
 80091dc:	b530      	push	{r4, r5, lr}
 80091de:	6902      	ldr	r2, [r0, #16]
 80091e0:	690c      	ldr	r4, [r1, #16]
 80091e2:	1b12      	subs	r2, r2, r4
 80091e4:	d10e      	bne.n	8009204 <__mcmp+0x28>
 80091e6:	f100 0314 	add.w	r3, r0, #20
 80091ea:	3114      	adds	r1, #20
 80091ec:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 80091f0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 80091f4:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80091f8:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80091fc:	42a5      	cmp	r5, r4
 80091fe:	d003      	beq.n	8009208 <__mcmp+0x2c>
 8009200:	d305      	bcc.n	800920e <__mcmp+0x32>
 8009202:	2201      	movs	r2, #1
 8009204:	4610      	mov	r0, r2
 8009206:	bd30      	pop	{r4, r5, pc}
 8009208:	4283      	cmp	r3, r0
 800920a:	d3f3      	bcc.n	80091f4 <__mcmp+0x18>
 800920c:	e7fa      	b.n	8009204 <__mcmp+0x28>
 800920e:	f04f 32ff 	mov.w	r2, #4294967295
 8009212:	e7f7      	b.n	8009204 <__mcmp+0x28>

08009214 <__mdiff>:
 8009214:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009218:	460c      	mov	r4, r1
 800921a:	4606      	mov	r6, r0
 800921c:	4611      	mov	r1, r2
 800921e:	4620      	mov	r0, r4
 8009220:	4690      	mov	r8, r2
 8009222:	f7ff ffdb 	bl	80091dc <__mcmp>
 8009226:	1e05      	subs	r5, r0, #0
 8009228:	d110      	bne.n	800924c <__mdiff+0x38>
 800922a:	4629      	mov	r1, r5
 800922c:	4630      	mov	r0, r6
 800922e:	f7ff fd59 	bl	8008ce4 <_Balloc>
 8009232:	b930      	cbnz	r0, 8009242 <__mdiff+0x2e>
 8009234:	4b3a      	ldr	r3, [pc, #232]	; (8009320 <__mdiff+0x10c>)
 8009236:	4602      	mov	r2, r0
 8009238:	f240 2137 	movw	r1, #567	; 0x237
 800923c:	4839      	ldr	r0, [pc, #228]	; (8009324 <__mdiff+0x110>)
 800923e:	f000 fb61 	bl	8009904 <__assert_func>
 8009242:	2301      	movs	r3, #1
 8009244:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009248:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800924c:	bfa4      	itt	ge
 800924e:	4643      	movge	r3, r8
 8009250:	46a0      	movge	r8, r4
 8009252:	4630      	mov	r0, r6
 8009254:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009258:	bfa6      	itte	ge
 800925a:	461c      	movge	r4, r3
 800925c:	2500      	movge	r5, #0
 800925e:	2501      	movlt	r5, #1
 8009260:	f7ff fd40 	bl	8008ce4 <_Balloc>
 8009264:	b920      	cbnz	r0, 8009270 <__mdiff+0x5c>
 8009266:	4b2e      	ldr	r3, [pc, #184]	; (8009320 <__mdiff+0x10c>)
 8009268:	4602      	mov	r2, r0
 800926a:	f240 2145 	movw	r1, #581	; 0x245
 800926e:	e7e5      	b.n	800923c <__mdiff+0x28>
 8009270:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009274:	6926      	ldr	r6, [r4, #16]
 8009276:	60c5      	str	r5, [r0, #12]
 8009278:	f104 0914 	add.w	r9, r4, #20
 800927c:	f108 0514 	add.w	r5, r8, #20
 8009280:	f100 0e14 	add.w	lr, r0, #20
 8009284:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009288:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800928c:	f108 0210 	add.w	r2, r8, #16
 8009290:	46f2      	mov	sl, lr
 8009292:	2100      	movs	r1, #0
 8009294:	f859 3b04 	ldr.w	r3, [r9], #4
 8009298:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800929c:	fa11 f88b 	uxtah	r8, r1, fp
 80092a0:	b299      	uxth	r1, r3
 80092a2:	0c1b      	lsrs	r3, r3, #16
 80092a4:	eba8 0801 	sub.w	r8, r8, r1
 80092a8:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80092ac:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80092b0:	fa1f f888 	uxth.w	r8, r8
 80092b4:	1419      	asrs	r1, r3, #16
 80092b6:	454e      	cmp	r6, r9
 80092b8:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80092bc:	f84a 3b04 	str.w	r3, [sl], #4
 80092c0:	d8e8      	bhi.n	8009294 <__mdiff+0x80>
 80092c2:	1b33      	subs	r3, r6, r4
 80092c4:	3b15      	subs	r3, #21
 80092c6:	f023 0303 	bic.w	r3, r3, #3
 80092ca:	3304      	adds	r3, #4
 80092cc:	3415      	adds	r4, #21
 80092ce:	42a6      	cmp	r6, r4
 80092d0:	bf38      	it	cc
 80092d2:	2304      	movcc	r3, #4
 80092d4:	441d      	add	r5, r3
 80092d6:	4473      	add	r3, lr
 80092d8:	469e      	mov	lr, r3
 80092da:	462e      	mov	r6, r5
 80092dc:	4566      	cmp	r6, ip
 80092de:	d30e      	bcc.n	80092fe <__mdiff+0xea>
 80092e0:	f10c 0203 	add.w	r2, ip, #3
 80092e4:	1b52      	subs	r2, r2, r5
 80092e6:	f022 0203 	bic.w	r2, r2, #3
 80092ea:	3d03      	subs	r5, #3
 80092ec:	45ac      	cmp	ip, r5
 80092ee:	bf38      	it	cc
 80092f0:	2200      	movcc	r2, #0
 80092f2:	4413      	add	r3, r2
 80092f4:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 80092f8:	b17a      	cbz	r2, 800931a <__mdiff+0x106>
 80092fa:	6107      	str	r7, [r0, #16]
 80092fc:	e7a4      	b.n	8009248 <__mdiff+0x34>
 80092fe:	f856 8b04 	ldr.w	r8, [r6], #4
 8009302:	fa11 f288 	uxtah	r2, r1, r8
 8009306:	1414      	asrs	r4, r2, #16
 8009308:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800930c:	b292      	uxth	r2, r2
 800930e:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009312:	f84e 2b04 	str.w	r2, [lr], #4
 8009316:	1421      	asrs	r1, r4, #16
 8009318:	e7e0      	b.n	80092dc <__mdiff+0xc8>
 800931a:	3f01      	subs	r7, #1
 800931c:	e7ea      	b.n	80092f4 <__mdiff+0xe0>
 800931e:	bf00      	nop
 8009320:	0800afd4 	.word	0x0800afd4
 8009324:	0800afe5 	.word	0x0800afe5

08009328 <__d2b>:
 8009328:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800932c:	460f      	mov	r7, r1
 800932e:	2101      	movs	r1, #1
 8009330:	ec59 8b10 	vmov	r8, r9, d0
 8009334:	4616      	mov	r6, r2
 8009336:	f7ff fcd5 	bl	8008ce4 <_Balloc>
 800933a:	4604      	mov	r4, r0
 800933c:	b930      	cbnz	r0, 800934c <__d2b+0x24>
 800933e:	4602      	mov	r2, r0
 8009340:	4b24      	ldr	r3, [pc, #144]	; (80093d4 <__d2b+0xac>)
 8009342:	4825      	ldr	r0, [pc, #148]	; (80093d8 <__d2b+0xb0>)
 8009344:	f240 310f 	movw	r1, #783	; 0x30f
 8009348:	f000 fadc 	bl	8009904 <__assert_func>
 800934c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8009350:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009354:	bb2d      	cbnz	r5, 80093a2 <__d2b+0x7a>
 8009356:	9301      	str	r3, [sp, #4]
 8009358:	f1b8 0300 	subs.w	r3, r8, #0
 800935c:	d026      	beq.n	80093ac <__d2b+0x84>
 800935e:	4668      	mov	r0, sp
 8009360:	9300      	str	r3, [sp, #0]
 8009362:	f7ff fd87 	bl	8008e74 <__lo0bits>
 8009366:	e9dd 1200 	ldrd	r1, r2, [sp]
 800936a:	b1e8      	cbz	r0, 80093a8 <__d2b+0x80>
 800936c:	f1c0 0320 	rsb	r3, r0, #32
 8009370:	fa02 f303 	lsl.w	r3, r2, r3
 8009374:	430b      	orrs	r3, r1
 8009376:	40c2      	lsrs	r2, r0
 8009378:	6163      	str	r3, [r4, #20]
 800937a:	9201      	str	r2, [sp, #4]
 800937c:	9b01      	ldr	r3, [sp, #4]
 800937e:	61a3      	str	r3, [r4, #24]
 8009380:	2b00      	cmp	r3, #0
 8009382:	bf14      	ite	ne
 8009384:	2202      	movne	r2, #2
 8009386:	2201      	moveq	r2, #1
 8009388:	6122      	str	r2, [r4, #16]
 800938a:	b1bd      	cbz	r5, 80093bc <__d2b+0x94>
 800938c:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009390:	4405      	add	r5, r0
 8009392:	603d      	str	r5, [r7, #0]
 8009394:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009398:	6030      	str	r0, [r6, #0]
 800939a:	4620      	mov	r0, r4
 800939c:	b003      	add	sp, #12
 800939e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80093a2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093a6:	e7d6      	b.n	8009356 <__d2b+0x2e>
 80093a8:	6161      	str	r1, [r4, #20]
 80093aa:	e7e7      	b.n	800937c <__d2b+0x54>
 80093ac:	a801      	add	r0, sp, #4
 80093ae:	f7ff fd61 	bl	8008e74 <__lo0bits>
 80093b2:	9b01      	ldr	r3, [sp, #4]
 80093b4:	6163      	str	r3, [r4, #20]
 80093b6:	3020      	adds	r0, #32
 80093b8:	2201      	movs	r2, #1
 80093ba:	e7e5      	b.n	8009388 <__d2b+0x60>
 80093bc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80093c0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80093c4:	6038      	str	r0, [r7, #0]
 80093c6:	6918      	ldr	r0, [r3, #16]
 80093c8:	f7ff fd34 	bl	8008e34 <__hi0bits>
 80093cc:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80093d0:	e7e2      	b.n	8009398 <__d2b+0x70>
 80093d2:	bf00      	nop
 80093d4:	0800afd4 	.word	0x0800afd4
 80093d8:	0800afe5 	.word	0x0800afe5

080093dc <__sfputc_r>:
 80093dc:	6893      	ldr	r3, [r2, #8]
 80093de:	3b01      	subs	r3, #1
 80093e0:	2b00      	cmp	r3, #0
 80093e2:	b410      	push	{r4}
 80093e4:	6093      	str	r3, [r2, #8]
 80093e6:	da08      	bge.n	80093fa <__sfputc_r+0x1e>
 80093e8:	6994      	ldr	r4, [r2, #24]
 80093ea:	42a3      	cmp	r3, r4
 80093ec:	db01      	blt.n	80093f2 <__sfputc_r+0x16>
 80093ee:	290a      	cmp	r1, #10
 80093f0:	d103      	bne.n	80093fa <__sfputc_r+0x1e>
 80093f2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80093f6:	f7fe bbe4 	b.w	8007bc2 <__swbuf_r>
 80093fa:	6813      	ldr	r3, [r2, #0]
 80093fc:	1c58      	adds	r0, r3, #1
 80093fe:	6010      	str	r0, [r2, #0]
 8009400:	7019      	strb	r1, [r3, #0]
 8009402:	4608      	mov	r0, r1
 8009404:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009408:	4770      	bx	lr

0800940a <__sfputs_r>:
 800940a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800940c:	4606      	mov	r6, r0
 800940e:	460f      	mov	r7, r1
 8009410:	4614      	mov	r4, r2
 8009412:	18d5      	adds	r5, r2, r3
 8009414:	42ac      	cmp	r4, r5
 8009416:	d101      	bne.n	800941c <__sfputs_r+0x12>
 8009418:	2000      	movs	r0, #0
 800941a:	e007      	b.n	800942c <__sfputs_r+0x22>
 800941c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009420:	463a      	mov	r2, r7
 8009422:	4630      	mov	r0, r6
 8009424:	f7ff ffda 	bl	80093dc <__sfputc_r>
 8009428:	1c43      	adds	r3, r0, #1
 800942a:	d1f3      	bne.n	8009414 <__sfputs_r+0xa>
 800942c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009430 <_vfiprintf_r>:
 8009430:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009434:	460d      	mov	r5, r1
 8009436:	b09d      	sub	sp, #116	; 0x74
 8009438:	4614      	mov	r4, r2
 800943a:	4698      	mov	r8, r3
 800943c:	4606      	mov	r6, r0
 800943e:	b118      	cbz	r0, 8009448 <_vfiprintf_r+0x18>
 8009440:	6a03      	ldr	r3, [r0, #32]
 8009442:	b90b      	cbnz	r3, 8009448 <_vfiprintf_r+0x18>
 8009444:	f7fe fad6 	bl	80079f4 <__sinit>
 8009448:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800944a:	07d9      	lsls	r1, r3, #31
 800944c:	d405      	bmi.n	800945a <_vfiprintf_r+0x2a>
 800944e:	89ab      	ldrh	r3, [r5, #12]
 8009450:	059a      	lsls	r2, r3, #22
 8009452:	d402      	bmi.n	800945a <_vfiprintf_r+0x2a>
 8009454:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009456:	f7fe fcc6 	bl	8007de6 <__retarget_lock_acquire_recursive>
 800945a:	89ab      	ldrh	r3, [r5, #12]
 800945c:	071b      	lsls	r3, r3, #28
 800945e:	d501      	bpl.n	8009464 <_vfiprintf_r+0x34>
 8009460:	692b      	ldr	r3, [r5, #16]
 8009462:	b99b      	cbnz	r3, 800948c <_vfiprintf_r+0x5c>
 8009464:	4629      	mov	r1, r5
 8009466:	4630      	mov	r0, r6
 8009468:	f7fe fbe8 	bl	8007c3c <__swsetup_r>
 800946c:	b170      	cbz	r0, 800948c <_vfiprintf_r+0x5c>
 800946e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009470:	07dc      	lsls	r4, r3, #31
 8009472:	d504      	bpl.n	800947e <_vfiprintf_r+0x4e>
 8009474:	f04f 30ff 	mov.w	r0, #4294967295
 8009478:	b01d      	add	sp, #116	; 0x74
 800947a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800947e:	89ab      	ldrh	r3, [r5, #12]
 8009480:	0598      	lsls	r0, r3, #22
 8009482:	d4f7      	bmi.n	8009474 <_vfiprintf_r+0x44>
 8009484:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009486:	f7fe fcaf 	bl	8007de8 <__retarget_lock_release_recursive>
 800948a:	e7f3      	b.n	8009474 <_vfiprintf_r+0x44>
 800948c:	2300      	movs	r3, #0
 800948e:	9309      	str	r3, [sp, #36]	; 0x24
 8009490:	2320      	movs	r3, #32
 8009492:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009496:	f8cd 800c 	str.w	r8, [sp, #12]
 800949a:	2330      	movs	r3, #48	; 0x30
 800949c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8009650 <_vfiprintf_r+0x220>
 80094a0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80094a4:	f04f 0901 	mov.w	r9, #1
 80094a8:	4623      	mov	r3, r4
 80094aa:	469a      	mov	sl, r3
 80094ac:	f813 2b01 	ldrb.w	r2, [r3], #1
 80094b0:	b10a      	cbz	r2, 80094b6 <_vfiprintf_r+0x86>
 80094b2:	2a25      	cmp	r2, #37	; 0x25
 80094b4:	d1f9      	bne.n	80094aa <_vfiprintf_r+0x7a>
 80094b6:	ebba 0b04 	subs.w	fp, sl, r4
 80094ba:	d00b      	beq.n	80094d4 <_vfiprintf_r+0xa4>
 80094bc:	465b      	mov	r3, fp
 80094be:	4622      	mov	r2, r4
 80094c0:	4629      	mov	r1, r5
 80094c2:	4630      	mov	r0, r6
 80094c4:	f7ff ffa1 	bl	800940a <__sfputs_r>
 80094c8:	3001      	adds	r0, #1
 80094ca:	f000 80a9 	beq.w	8009620 <_vfiprintf_r+0x1f0>
 80094ce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80094d0:	445a      	add	r2, fp
 80094d2:	9209      	str	r2, [sp, #36]	; 0x24
 80094d4:	f89a 3000 	ldrb.w	r3, [sl]
 80094d8:	2b00      	cmp	r3, #0
 80094da:	f000 80a1 	beq.w	8009620 <_vfiprintf_r+0x1f0>
 80094de:	2300      	movs	r3, #0
 80094e0:	f04f 32ff 	mov.w	r2, #4294967295
 80094e4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80094e8:	f10a 0a01 	add.w	sl, sl, #1
 80094ec:	9304      	str	r3, [sp, #16]
 80094ee:	9307      	str	r3, [sp, #28]
 80094f0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80094f4:	931a      	str	r3, [sp, #104]	; 0x68
 80094f6:	4654      	mov	r4, sl
 80094f8:	2205      	movs	r2, #5
 80094fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80094fe:	4854      	ldr	r0, [pc, #336]	; (8009650 <_vfiprintf_r+0x220>)
 8009500:	f7f6 fe86 	bl	8000210 <memchr>
 8009504:	9a04      	ldr	r2, [sp, #16]
 8009506:	b9d8      	cbnz	r0, 8009540 <_vfiprintf_r+0x110>
 8009508:	06d1      	lsls	r1, r2, #27
 800950a:	bf44      	itt	mi
 800950c:	2320      	movmi	r3, #32
 800950e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009512:	0713      	lsls	r3, r2, #28
 8009514:	bf44      	itt	mi
 8009516:	232b      	movmi	r3, #43	; 0x2b
 8009518:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800951c:	f89a 3000 	ldrb.w	r3, [sl]
 8009520:	2b2a      	cmp	r3, #42	; 0x2a
 8009522:	d015      	beq.n	8009550 <_vfiprintf_r+0x120>
 8009524:	9a07      	ldr	r2, [sp, #28]
 8009526:	4654      	mov	r4, sl
 8009528:	2000      	movs	r0, #0
 800952a:	f04f 0c0a 	mov.w	ip, #10
 800952e:	4621      	mov	r1, r4
 8009530:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009534:	3b30      	subs	r3, #48	; 0x30
 8009536:	2b09      	cmp	r3, #9
 8009538:	d94d      	bls.n	80095d6 <_vfiprintf_r+0x1a6>
 800953a:	b1b0      	cbz	r0, 800956a <_vfiprintf_r+0x13a>
 800953c:	9207      	str	r2, [sp, #28]
 800953e:	e014      	b.n	800956a <_vfiprintf_r+0x13a>
 8009540:	eba0 0308 	sub.w	r3, r0, r8
 8009544:	fa09 f303 	lsl.w	r3, r9, r3
 8009548:	4313      	orrs	r3, r2
 800954a:	9304      	str	r3, [sp, #16]
 800954c:	46a2      	mov	sl, r4
 800954e:	e7d2      	b.n	80094f6 <_vfiprintf_r+0xc6>
 8009550:	9b03      	ldr	r3, [sp, #12]
 8009552:	1d19      	adds	r1, r3, #4
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	9103      	str	r1, [sp, #12]
 8009558:	2b00      	cmp	r3, #0
 800955a:	bfbb      	ittet	lt
 800955c:	425b      	neglt	r3, r3
 800955e:	f042 0202 	orrlt.w	r2, r2, #2
 8009562:	9307      	strge	r3, [sp, #28]
 8009564:	9307      	strlt	r3, [sp, #28]
 8009566:	bfb8      	it	lt
 8009568:	9204      	strlt	r2, [sp, #16]
 800956a:	7823      	ldrb	r3, [r4, #0]
 800956c:	2b2e      	cmp	r3, #46	; 0x2e
 800956e:	d10c      	bne.n	800958a <_vfiprintf_r+0x15a>
 8009570:	7863      	ldrb	r3, [r4, #1]
 8009572:	2b2a      	cmp	r3, #42	; 0x2a
 8009574:	d134      	bne.n	80095e0 <_vfiprintf_r+0x1b0>
 8009576:	9b03      	ldr	r3, [sp, #12]
 8009578:	1d1a      	adds	r2, r3, #4
 800957a:	681b      	ldr	r3, [r3, #0]
 800957c:	9203      	str	r2, [sp, #12]
 800957e:	2b00      	cmp	r3, #0
 8009580:	bfb8      	it	lt
 8009582:	f04f 33ff 	movlt.w	r3, #4294967295
 8009586:	3402      	adds	r4, #2
 8009588:	9305      	str	r3, [sp, #20]
 800958a:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 8009660 <_vfiprintf_r+0x230>
 800958e:	7821      	ldrb	r1, [r4, #0]
 8009590:	2203      	movs	r2, #3
 8009592:	4650      	mov	r0, sl
 8009594:	f7f6 fe3c 	bl	8000210 <memchr>
 8009598:	b138      	cbz	r0, 80095aa <_vfiprintf_r+0x17a>
 800959a:	9b04      	ldr	r3, [sp, #16]
 800959c:	eba0 000a 	sub.w	r0, r0, sl
 80095a0:	2240      	movs	r2, #64	; 0x40
 80095a2:	4082      	lsls	r2, r0
 80095a4:	4313      	orrs	r3, r2
 80095a6:	3401      	adds	r4, #1
 80095a8:	9304      	str	r3, [sp, #16]
 80095aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80095ae:	4829      	ldr	r0, [pc, #164]	; (8009654 <_vfiprintf_r+0x224>)
 80095b0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80095b4:	2206      	movs	r2, #6
 80095b6:	f7f6 fe2b 	bl	8000210 <memchr>
 80095ba:	2800      	cmp	r0, #0
 80095bc:	d03f      	beq.n	800963e <_vfiprintf_r+0x20e>
 80095be:	4b26      	ldr	r3, [pc, #152]	; (8009658 <_vfiprintf_r+0x228>)
 80095c0:	bb1b      	cbnz	r3, 800960a <_vfiprintf_r+0x1da>
 80095c2:	9b03      	ldr	r3, [sp, #12]
 80095c4:	3307      	adds	r3, #7
 80095c6:	f023 0307 	bic.w	r3, r3, #7
 80095ca:	3308      	adds	r3, #8
 80095cc:	9303      	str	r3, [sp, #12]
 80095ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d0:	443b      	add	r3, r7
 80095d2:	9309      	str	r3, [sp, #36]	; 0x24
 80095d4:	e768      	b.n	80094a8 <_vfiprintf_r+0x78>
 80095d6:	fb0c 3202 	mla	r2, ip, r2, r3
 80095da:	460c      	mov	r4, r1
 80095dc:	2001      	movs	r0, #1
 80095de:	e7a6      	b.n	800952e <_vfiprintf_r+0xfe>
 80095e0:	2300      	movs	r3, #0
 80095e2:	3401      	adds	r4, #1
 80095e4:	9305      	str	r3, [sp, #20]
 80095e6:	4619      	mov	r1, r3
 80095e8:	f04f 0c0a 	mov.w	ip, #10
 80095ec:	4620      	mov	r0, r4
 80095ee:	f810 2b01 	ldrb.w	r2, [r0], #1
 80095f2:	3a30      	subs	r2, #48	; 0x30
 80095f4:	2a09      	cmp	r2, #9
 80095f6:	d903      	bls.n	8009600 <_vfiprintf_r+0x1d0>
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d0c6      	beq.n	800958a <_vfiprintf_r+0x15a>
 80095fc:	9105      	str	r1, [sp, #20]
 80095fe:	e7c4      	b.n	800958a <_vfiprintf_r+0x15a>
 8009600:	fb0c 2101 	mla	r1, ip, r1, r2
 8009604:	4604      	mov	r4, r0
 8009606:	2301      	movs	r3, #1
 8009608:	e7f0      	b.n	80095ec <_vfiprintf_r+0x1bc>
 800960a:	ab03      	add	r3, sp, #12
 800960c:	9300      	str	r3, [sp, #0]
 800960e:	462a      	mov	r2, r5
 8009610:	4b12      	ldr	r3, [pc, #72]	; (800965c <_vfiprintf_r+0x22c>)
 8009612:	a904      	add	r1, sp, #16
 8009614:	4630      	mov	r0, r6
 8009616:	f7fd fd9b 	bl	8007150 <_printf_float>
 800961a:	4607      	mov	r7, r0
 800961c:	1c78      	adds	r0, r7, #1
 800961e:	d1d6      	bne.n	80095ce <_vfiprintf_r+0x19e>
 8009620:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009622:	07d9      	lsls	r1, r3, #31
 8009624:	d405      	bmi.n	8009632 <_vfiprintf_r+0x202>
 8009626:	89ab      	ldrh	r3, [r5, #12]
 8009628:	059a      	lsls	r2, r3, #22
 800962a:	d402      	bmi.n	8009632 <_vfiprintf_r+0x202>
 800962c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800962e:	f7fe fbdb 	bl	8007de8 <__retarget_lock_release_recursive>
 8009632:	89ab      	ldrh	r3, [r5, #12]
 8009634:	065b      	lsls	r3, r3, #25
 8009636:	f53f af1d 	bmi.w	8009474 <_vfiprintf_r+0x44>
 800963a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800963c:	e71c      	b.n	8009478 <_vfiprintf_r+0x48>
 800963e:	ab03      	add	r3, sp, #12
 8009640:	9300      	str	r3, [sp, #0]
 8009642:	462a      	mov	r2, r5
 8009644:	4b05      	ldr	r3, [pc, #20]	; (800965c <_vfiprintf_r+0x22c>)
 8009646:	a904      	add	r1, sp, #16
 8009648:	4630      	mov	r0, r6
 800964a:	f7fe f825 	bl	8007698 <_printf_i>
 800964e:	e7e4      	b.n	800961a <_vfiprintf_r+0x1ea>
 8009650:	0800b13c 	.word	0x0800b13c
 8009654:	0800b146 	.word	0x0800b146
 8009658:	08007151 	.word	0x08007151
 800965c:	0800940b 	.word	0x0800940b
 8009660:	0800b142 	.word	0x0800b142

08009664 <__sflush_r>:
 8009664:	898a      	ldrh	r2, [r1, #12]
 8009666:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800966a:	4605      	mov	r5, r0
 800966c:	0710      	lsls	r0, r2, #28
 800966e:	460c      	mov	r4, r1
 8009670:	d458      	bmi.n	8009724 <__sflush_r+0xc0>
 8009672:	684b      	ldr	r3, [r1, #4]
 8009674:	2b00      	cmp	r3, #0
 8009676:	dc05      	bgt.n	8009684 <__sflush_r+0x20>
 8009678:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800967a:	2b00      	cmp	r3, #0
 800967c:	dc02      	bgt.n	8009684 <__sflush_r+0x20>
 800967e:	2000      	movs	r0, #0
 8009680:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009684:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009686:	2e00      	cmp	r6, #0
 8009688:	d0f9      	beq.n	800967e <__sflush_r+0x1a>
 800968a:	2300      	movs	r3, #0
 800968c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009690:	682f      	ldr	r7, [r5, #0]
 8009692:	6a21      	ldr	r1, [r4, #32]
 8009694:	602b      	str	r3, [r5, #0]
 8009696:	d032      	beq.n	80096fe <__sflush_r+0x9a>
 8009698:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800969a:	89a3      	ldrh	r3, [r4, #12]
 800969c:	075a      	lsls	r2, r3, #29
 800969e:	d505      	bpl.n	80096ac <__sflush_r+0x48>
 80096a0:	6863      	ldr	r3, [r4, #4]
 80096a2:	1ac0      	subs	r0, r0, r3
 80096a4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80096a6:	b10b      	cbz	r3, 80096ac <__sflush_r+0x48>
 80096a8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80096aa:	1ac0      	subs	r0, r0, r3
 80096ac:	2300      	movs	r3, #0
 80096ae:	4602      	mov	r2, r0
 80096b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80096b2:	6a21      	ldr	r1, [r4, #32]
 80096b4:	4628      	mov	r0, r5
 80096b6:	47b0      	blx	r6
 80096b8:	1c43      	adds	r3, r0, #1
 80096ba:	89a3      	ldrh	r3, [r4, #12]
 80096bc:	d106      	bne.n	80096cc <__sflush_r+0x68>
 80096be:	6829      	ldr	r1, [r5, #0]
 80096c0:	291d      	cmp	r1, #29
 80096c2:	d82b      	bhi.n	800971c <__sflush_r+0xb8>
 80096c4:	4a29      	ldr	r2, [pc, #164]	; (800976c <__sflush_r+0x108>)
 80096c6:	410a      	asrs	r2, r1
 80096c8:	07d6      	lsls	r6, r2, #31
 80096ca:	d427      	bmi.n	800971c <__sflush_r+0xb8>
 80096cc:	2200      	movs	r2, #0
 80096ce:	6062      	str	r2, [r4, #4]
 80096d0:	04d9      	lsls	r1, r3, #19
 80096d2:	6922      	ldr	r2, [r4, #16]
 80096d4:	6022      	str	r2, [r4, #0]
 80096d6:	d504      	bpl.n	80096e2 <__sflush_r+0x7e>
 80096d8:	1c42      	adds	r2, r0, #1
 80096da:	d101      	bne.n	80096e0 <__sflush_r+0x7c>
 80096dc:	682b      	ldr	r3, [r5, #0]
 80096de:	b903      	cbnz	r3, 80096e2 <__sflush_r+0x7e>
 80096e0:	6560      	str	r0, [r4, #84]	; 0x54
 80096e2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80096e4:	602f      	str	r7, [r5, #0]
 80096e6:	2900      	cmp	r1, #0
 80096e8:	d0c9      	beq.n	800967e <__sflush_r+0x1a>
 80096ea:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80096ee:	4299      	cmp	r1, r3
 80096f0:	d002      	beq.n	80096f8 <__sflush_r+0x94>
 80096f2:	4628      	mov	r0, r5
 80096f4:	f7ff f9f6 	bl	8008ae4 <_free_r>
 80096f8:	2000      	movs	r0, #0
 80096fa:	6360      	str	r0, [r4, #52]	; 0x34
 80096fc:	e7c0      	b.n	8009680 <__sflush_r+0x1c>
 80096fe:	2301      	movs	r3, #1
 8009700:	4628      	mov	r0, r5
 8009702:	47b0      	blx	r6
 8009704:	1c41      	adds	r1, r0, #1
 8009706:	d1c8      	bne.n	800969a <__sflush_r+0x36>
 8009708:	682b      	ldr	r3, [r5, #0]
 800970a:	2b00      	cmp	r3, #0
 800970c:	d0c5      	beq.n	800969a <__sflush_r+0x36>
 800970e:	2b1d      	cmp	r3, #29
 8009710:	d001      	beq.n	8009716 <__sflush_r+0xb2>
 8009712:	2b16      	cmp	r3, #22
 8009714:	d101      	bne.n	800971a <__sflush_r+0xb6>
 8009716:	602f      	str	r7, [r5, #0]
 8009718:	e7b1      	b.n	800967e <__sflush_r+0x1a>
 800971a:	89a3      	ldrh	r3, [r4, #12]
 800971c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009720:	81a3      	strh	r3, [r4, #12]
 8009722:	e7ad      	b.n	8009680 <__sflush_r+0x1c>
 8009724:	690f      	ldr	r7, [r1, #16]
 8009726:	2f00      	cmp	r7, #0
 8009728:	d0a9      	beq.n	800967e <__sflush_r+0x1a>
 800972a:	0793      	lsls	r3, r2, #30
 800972c:	680e      	ldr	r6, [r1, #0]
 800972e:	bf08      	it	eq
 8009730:	694b      	ldreq	r3, [r1, #20]
 8009732:	600f      	str	r7, [r1, #0]
 8009734:	bf18      	it	ne
 8009736:	2300      	movne	r3, #0
 8009738:	eba6 0807 	sub.w	r8, r6, r7
 800973c:	608b      	str	r3, [r1, #8]
 800973e:	f1b8 0f00 	cmp.w	r8, #0
 8009742:	dd9c      	ble.n	800967e <__sflush_r+0x1a>
 8009744:	6a21      	ldr	r1, [r4, #32]
 8009746:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009748:	4643      	mov	r3, r8
 800974a:	463a      	mov	r2, r7
 800974c:	4628      	mov	r0, r5
 800974e:	47b0      	blx	r6
 8009750:	2800      	cmp	r0, #0
 8009752:	dc06      	bgt.n	8009762 <__sflush_r+0xfe>
 8009754:	89a3      	ldrh	r3, [r4, #12]
 8009756:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800975a:	81a3      	strh	r3, [r4, #12]
 800975c:	f04f 30ff 	mov.w	r0, #4294967295
 8009760:	e78e      	b.n	8009680 <__sflush_r+0x1c>
 8009762:	4407      	add	r7, r0
 8009764:	eba8 0800 	sub.w	r8, r8, r0
 8009768:	e7e9      	b.n	800973e <__sflush_r+0xda>
 800976a:	bf00      	nop
 800976c:	dfbffffe 	.word	0xdfbffffe

08009770 <_fflush_r>:
 8009770:	b538      	push	{r3, r4, r5, lr}
 8009772:	690b      	ldr	r3, [r1, #16]
 8009774:	4605      	mov	r5, r0
 8009776:	460c      	mov	r4, r1
 8009778:	b913      	cbnz	r3, 8009780 <_fflush_r+0x10>
 800977a:	2500      	movs	r5, #0
 800977c:	4628      	mov	r0, r5
 800977e:	bd38      	pop	{r3, r4, r5, pc}
 8009780:	b118      	cbz	r0, 800978a <_fflush_r+0x1a>
 8009782:	6a03      	ldr	r3, [r0, #32]
 8009784:	b90b      	cbnz	r3, 800978a <_fflush_r+0x1a>
 8009786:	f7fe f935 	bl	80079f4 <__sinit>
 800978a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d0f3      	beq.n	800977a <_fflush_r+0xa>
 8009792:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009794:	07d0      	lsls	r0, r2, #31
 8009796:	d404      	bmi.n	80097a2 <_fflush_r+0x32>
 8009798:	0599      	lsls	r1, r3, #22
 800979a:	d402      	bmi.n	80097a2 <_fflush_r+0x32>
 800979c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800979e:	f7fe fb22 	bl	8007de6 <__retarget_lock_acquire_recursive>
 80097a2:	4628      	mov	r0, r5
 80097a4:	4621      	mov	r1, r4
 80097a6:	f7ff ff5d 	bl	8009664 <__sflush_r>
 80097aa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80097ac:	07da      	lsls	r2, r3, #31
 80097ae:	4605      	mov	r5, r0
 80097b0:	d4e4      	bmi.n	800977c <_fflush_r+0xc>
 80097b2:	89a3      	ldrh	r3, [r4, #12]
 80097b4:	059b      	lsls	r3, r3, #22
 80097b6:	d4e1      	bmi.n	800977c <_fflush_r+0xc>
 80097b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80097ba:	f7fe fb15 	bl	8007de8 <__retarget_lock_release_recursive>
 80097be:	e7dd      	b.n	800977c <_fflush_r+0xc>

080097c0 <__swhatbuf_r>:
 80097c0:	b570      	push	{r4, r5, r6, lr}
 80097c2:	460c      	mov	r4, r1
 80097c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80097c8:	2900      	cmp	r1, #0
 80097ca:	b096      	sub	sp, #88	; 0x58
 80097cc:	4615      	mov	r5, r2
 80097ce:	461e      	mov	r6, r3
 80097d0:	da0d      	bge.n	80097ee <__swhatbuf_r+0x2e>
 80097d2:	89a3      	ldrh	r3, [r4, #12]
 80097d4:	f013 0f80 	tst.w	r3, #128	; 0x80
 80097d8:	f04f 0100 	mov.w	r1, #0
 80097dc:	bf0c      	ite	eq
 80097de:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80097e2:	2340      	movne	r3, #64	; 0x40
 80097e4:	2000      	movs	r0, #0
 80097e6:	6031      	str	r1, [r6, #0]
 80097e8:	602b      	str	r3, [r5, #0]
 80097ea:	b016      	add	sp, #88	; 0x58
 80097ec:	bd70      	pop	{r4, r5, r6, pc}
 80097ee:	466a      	mov	r2, sp
 80097f0:	f000 f848 	bl	8009884 <_fstat_r>
 80097f4:	2800      	cmp	r0, #0
 80097f6:	dbec      	blt.n	80097d2 <__swhatbuf_r+0x12>
 80097f8:	9901      	ldr	r1, [sp, #4]
 80097fa:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80097fe:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009802:	4259      	negs	r1, r3
 8009804:	4159      	adcs	r1, r3
 8009806:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800980a:	e7eb      	b.n	80097e4 <__swhatbuf_r+0x24>

0800980c <__smakebuf_r>:
 800980c:	898b      	ldrh	r3, [r1, #12]
 800980e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009810:	079d      	lsls	r5, r3, #30
 8009812:	4606      	mov	r6, r0
 8009814:	460c      	mov	r4, r1
 8009816:	d507      	bpl.n	8009828 <__smakebuf_r+0x1c>
 8009818:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800981c:	6023      	str	r3, [r4, #0]
 800981e:	6123      	str	r3, [r4, #16]
 8009820:	2301      	movs	r3, #1
 8009822:	6163      	str	r3, [r4, #20]
 8009824:	b002      	add	sp, #8
 8009826:	bd70      	pop	{r4, r5, r6, pc}
 8009828:	ab01      	add	r3, sp, #4
 800982a:	466a      	mov	r2, sp
 800982c:	f7ff ffc8 	bl	80097c0 <__swhatbuf_r>
 8009830:	9900      	ldr	r1, [sp, #0]
 8009832:	4605      	mov	r5, r0
 8009834:	4630      	mov	r0, r6
 8009836:	f7ff f9c9 	bl	8008bcc <_malloc_r>
 800983a:	b948      	cbnz	r0, 8009850 <__smakebuf_r+0x44>
 800983c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009840:	059a      	lsls	r2, r3, #22
 8009842:	d4ef      	bmi.n	8009824 <__smakebuf_r+0x18>
 8009844:	f023 0303 	bic.w	r3, r3, #3
 8009848:	f043 0302 	orr.w	r3, r3, #2
 800984c:	81a3      	strh	r3, [r4, #12]
 800984e:	e7e3      	b.n	8009818 <__smakebuf_r+0xc>
 8009850:	89a3      	ldrh	r3, [r4, #12]
 8009852:	6020      	str	r0, [r4, #0]
 8009854:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009858:	81a3      	strh	r3, [r4, #12]
 800985a:	9b00      	ldr	r3, [sp, #0]
 800985c:	6163      	str	r3, [r4, #20]
 800985e:	9b01      	ldr	r3, [sp, #4]
 8009860:	6120      	str	r0, [r4, #16]
 8009862:	b15b      	cbz	r3, 800987c <__smakebuf_r+0x70>
 8009864:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009868:	4630      	mov	r0, r6
 800986a:	f000 f81d 	bl	80098a8 <_isatty_r>
 800986e:	b128      	cbz	r0, 800987c <__smakebuf_r+0x70>
 8009870:	89a3      	ldrh	r3, [r4, #12]
 8009872:	f023 0303 	bic.w	r3, r3, #3
 8009876:	f043 0301 	orr.w	r3, r3, #1
 800987a:	81a3      	strh	r3, [r4, #12]
 800987c:	89a3      	ldrh	r3, [r4, #12]
 800987e:	431d      	orrs	r5, r3
 8009880:	81a5      	strh	r5, [r4, #12]
 8009882:	e7cf      	b.n	8009824 <__smakebuf_r+0x18>

08009884 <_fstat_r>:
 8009884:	b538      	push	{r3, r4, r5, lr}
 8009886:	4d07      	ldr	r5, [pc, #28]	; (80098a4 <_fstat_r+0x20>)
 8009888:	2300      	movs	r3, #0
 800988a:	4604      	mov	r4, r0
 800988c:	4608      	mov	r0, r1
 800988e:	4611      	mov	r1, r2
 8009890:	602b      	str	r3, [r5, #0]
 8009892:	f7f9 fa16 	bl	8002cc2 <_fstat>
 8009896:	1c43      	adds	r3, r0, #1
 8009898:	d102      	bne.n	80098a0 <_fstat_r+0x1c>
 800989a:	682b      	ldr	r3, [r5, #0]
 800989c:	b103      	cbz	r3, 80098a0 <_fstat_r+0x1c>
 800989e:	6023      	str	r3, [r4, #0]
 80098a0:	bd38      	pop	{r3, r4, r5, pc}
 80098a2:	bf00      	nop
 80098a4:	20000608 	.word	0x20000608

080098a8 <_isatty_r>:
 80098a8:	b538      	push	{r3, r4, r5, lr}
 80098aa:	4d06      	ldr	r5, [pc, #24]	; (80098c4 <_isatty_r+0x1c>)
 80098ac:	2300      	movs	r3, #0
 80098ae:	4604      	mov	r4, r0
 80098b0:	4608      	mov	r0, r1
 80098b2:	602b      	str	r3, [r5, #0]
 80098b4:	f7f9 fa15 	bl	8002ce2 <_isatty>
 80098b8:	1c43      	adds	r3, r0, #1
 80098ba:	d102      	bne.n	80098c2 <_isatty_r+0x1a>
 80098bc:	682b      	ldr	r3, [r5, #0]
 80098be:	b103      	cbz	r3, 80098c2 <_isatty_r+0x1a>
 80098c0:	6023      	str	r3, [r4, #0]
 80098c2:	bd38      	pop	{r3, r4, r5, pc}
 80098c4:	20000608 	.word	0x20000608

080098c8 <_sbrk_r>:
 80098c8:	b538      	push	{r3, r4, r5, lr}
 80098ca:	4d06      	ldr	r5, [pc, #24]	; (80098e4 <_sbrk_r+0x1c>)
 80098cc:	2300      	movs	r3, #0
 80098ce:	4604      	mov	r4, r0
 80098d0:	4608      	mov	r0, r1
 80098d2:	602b      	str	r3, [r5, #0]
 80098d4:	f7f9 fa1e 	bl	8002d14 <_sbrk>
 80098d8:	1c43      	adds	r3, r0, #1
 80098da:	d102      	bne.n	80098e2 <_sbrk_r+0x1a>
 80098dc:	682b      	ldr	r3, [r5, #0]
 80098de:	b103      	cbz	r3, 80098e2 <_sbrk_r+0x1a>
 80098e0:	6023      	str	r3, [r4, #0]
 80098e2:	bd38      	pop	{r3, r4, r5, pc}
 80098e4:	20000608 	.word	0x20000608

080098e8 <memcpy>:
 80098e8:	440a      	add	r2, r1
 80098ea:	4291      	cmp	r1, r2
 80098ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80098f0:	d100      	bne.n	80098f4 <memcpy+0xc>
 80098f2:	4770      	bx	lr
 80098f4:	b510      	push	{r4, lr}
 80098f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80098fa:	f803 4f01 	strb.w	r4, [r3, #1]!
 80098fe:	4291      	cmp	r1, r2
 8009900:	d1f9      	bne.n	80098f6 <memcpy+0xe>
 8009902:	bd10      	pop	{r4, pc}

08009904 <__assert_func>:
 8009904:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009906:	4614      	mov	r4, r2
 8009908:	461a      	mov	r2, r3
 800990a:	4b09      	ldr	r3, [pc, #36]	; (8009930 <__assert_func+0x2c>)
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	4605      	mov	r5, r0
 8009910:	68d8      	ldr	r0, [r3, #12]
 8009912:	b14c      	cbz	r4, 8009928 <__assert_func+0x24>
 8009914:	4b07      	ldr	r3, [pc, #28]	; (8009934 <__assert_func+0x30>)
 8009916:	9100      	str	r1, [sp, #0]
 8009918:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800991c:	4906      	ldr	r1, [pc, #24]	; (8009938 <__assert_func+0x34>)
 800991e:	462b      	mov	r3, r5
 8009920:	f000 f844 	bl	80099ac <fiprintf>
 8009924:	f000 f854 	bl	80099d0 <abort>
 8009928:	4b04      	ldr	r3, [pc, #16]	; (800993c <__assert_func+0x38>)
 800992a:	461c      	mov	r4, r3
 800992c:	e7f3      	b.n	8009916 <__assert_func+0x12>
 800992e:	bf00      	nop
 8009930:	200000f4 	.word	0x200000f4
 8009934:	0800b157 	.word	0x0800b157
 8009938:	0800b164 	.word	0x0800b164
 800993c:	0800b192 	.word	0x0800b192

08009940 <_calloc_r>:
 8009940:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009942:	fba1 2402 	umull	r2, r4, r1, r2
 8009946:	b94c      	cbnz	r4, 800995c <_calloc_r+0x1c>
 8009948:	4611      	mov	r1, r2
 800994a:	9201      	str	r2, [sp, #4]
 800994c:	f7ff f93e 	bl	8008bcc <_malloc_r>
 8009950:	9a01      	ldr	r2, [sp, #4]
 8009952:	4605      	mov	r5, r0
 8009954:	b930      	cbnz	r0, 8009964 <_calloc_r+0x24>
 8009956:	4628      	mov	r0, r5
 8009958:	b003      	add	sp, #12
 800995a:	bd30      	pop	{r4, r5, pc}
 800995c:	220c      	movs	r2, #12
 800995e:	6002      	str	r2, [r0, #0]
 8009960:	2500      	movs	r5, #0
 8009962:	e7f8      	b.n	8009956 <_calloc_r+0x16>
 8009964:	4621      	mov	r1, r4
 8009966:	f7fe f9c1 	bl	8007cec <memset>
 800996a:	e7f4      	b.n	8009956 <_calloc_r+0x16>

0800996c <__ascii_mbtowc>:
 800996c:	b082      	sub	sp, #8
 800996e:	b901      	cbnz	r1, 8009972 <__ascii_mbtowc+0x6>
 8009970:	a901      	add	r1, sp, #4
 8009972:	b142      	cbz	r2, 8009986 <__ascii_mbtowc+0x1a>
 8009974:	b14b      	cbz	r3, 800998a <__ascii_mbtowc+0x1e>
 8009976:	7813      	ldrb	r3, [r2, #0]
 8009978:	600b      	str	r3, [r1, #0]
 800997a:	7812      	ldrb	r2, [r2, #0]
 800997c:	1e10      	subs	r0, r2, #0
 800997e:	bf18      	it	ne
 8009980:	2001      	movne	r0, #1
 8009982:	b002      	add	sp, #8
 8009984:	4770      	bx	lr
 8009986:	4610      	mov	r0, r2
 8009988:	e7fb      	b.n	8009982 <__ascii_mbtowc+0x16>
 800998a:	f06f 0001 	mvn.w	r0, #1
 800998e:	e7f8      	b.n	8009982 <__ascii_mbtowc+0x16>

08009990 <__ascii_wctomb>:
 8009990:	b149      	cbz	r1, 80099a6 <__ascii_wctomb+0x16>
 8009992:	2aff      	cmp	r2, #255	; 0xff
 8009994:	bf85      	ittet	hi
 8009996:	238a      	movhi	r3, #138	; 0x8a
 8009998:	6003      	strhi	r3, [r0, #0]
 800999a:	700a      	strbls	r2, [r1, #0]
 800999c:	f04f 30ff 	movhi.w	r0, #4294967295
 80099a0:	bf98      	it	ls
 80099a2:	2001      	movls	r0, #1
 80099a4:	4770      	bx	lr
 80099a6:	4608      	mov	r0, r1
 80099a8:	4770      	bx	lr
	...

080099ac <fiprintf>:
 80099ac:	b40e      	push	{r1, r2, r3}
 80099ae:	b503      	push	{r0, r1, lr}
 80099b0:	4601      	mov	r1, r0
 80099b2:	ab03      	add	r3, sp, #12
 80099b4:	4805      	ldr	r0, [pc, #20]	; (80099cc <fiprintf+0x20>)
 80099b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80099ba:	6800      	ldr	r0, [r0, #0]
 80099bc:	9301      	str	r3, [sp, #4]
 80099be:	f7ff fd37 	bl	8009430 <_vfiprintf_r>
 80099c2:	b002      	add	sp, #8
 80099c4:	f85d eb04 	ldr.w	lr, [sp], #4
 80099c8:	b003      	add	sp, #12
 80099ca:	4770      	bx	lr
 80099cc:	200000f4 	.word	0x200000f4

080099d0 <abort>:
 80099d0:	b508      	push	{r3, lr}
 80099d2:	2006      	movs	r0, #6
 80099d4:	f000 f82c 	bl	8009a30 <raise>
 80099d8:	2001      	movs	r0, #1
 80099da:	f7f9 f93f 	bl	8002c5c <_exit>

080099de <_raise_r>:
 80099de:	291f      	cmp	r1, #31
 80099e0:	b538      	push	{r3, r4, r5, lr}
 80099e2:	4604      	mov	r4, r0
 80099e4:	460d      	mov	r5, r1
 80099e6:	d904      	bls.n	80099f2 <_raise_r+0x14>
 80099e8:	2316      	movs	r3, #22
 80099ea:	6003      	str	r3, [r0, #0]
 80099ec:	f04f 30ff 	mov.w	r0, #4294967295
 80099f0:	bd38      	pop	{r3, r4, r5, pc}
 80099f2:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80099f4:	b112      	cbz	r2, 80099fc <_raise_r+0x1e>
 80099f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099fa:	b94b      	cbnz	r3, 8009a10 <_raise_r+0x32>
 80099fc:	4620      	mov	r0, r4
 80099fe:	f000 f831 	bl	8009a64 <_getpid_r>
 8009a02:	462a      	mov	r2, r5
 8009a04:	4601      	mov	r1, r0
 8009a06:	4620      	mov	r0, r4
 8009a08:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a0c:	f000 b818 	b.w	8009a40 <_kill_r>
 8009a10:	2b01      	cmp	r3, #1
 8009a12:	d00a      	beq.n	8009a2a <_raise_r+0x4c>
 8009a14:	1c59      	adds	r1, r3, #1
 8009a16:	d103      	bne.n	8009a20 <_raise_r+0x42>
 8009a18:	2316      	movs	r3, #22
 8009a1a:	6003      	str	r3, [r0, #0]
 8009a1c:	2001      	movs	r0, #1
 8009a1e:	e7e7      	b.n	80099f0 <_raise_r+0x12>
 8009a20:	2400      	movs	r4, #0
 8009a22:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a26:	4628      	mov	r0, r5
 8009a28:	4798      	blx	r3
 8009a2a:	2000      	movs	r0, #0
 8009a2c:	e7e0      	b.n	80099f0 <_raise_r+0x12>
	...

08009a30 <raise>:
 8009a30:	4b02      	ldr	r3, [pc, #8]	; (8009a3c <raise+0xc>)
 8009a32:	4601      	mov	r1, r0
 8009a34:	6818      	ldr	r0, [r3, #0]
 8009a36:	f7ff bfd2 	b.w	80099de <_raise_r>
 8009a3a:	bf00      	nop
 8009a3c:	200000f4 	.word	0x200000f4

08009a40 <_kill_r>:
 8009a40:	b538      	push	{r3, r4, r5, lr}
 8009a42:	4d07      	ldr	r5, [pc, #28]	; (8009a60 <_kill_r+0x20>)
 8009a44:	2300      	movs	r3, #0
 8009a46:	4604      	mov	r4, r0
 8009a48:	4608      	mov	r0, r1
 8009a4a:	4611      	mov	r1, r2
 8009a4c:	602b      	str	r3, [r5, #0]
 8009a4e:	f7f9 f8f5 	bl	8002c3c <_kill>
 8009a52:	1c43      	adds	r3, r0, #1
 8009a54:	d102      	bne.n	8009a5c <_kill_r+0x1c>
 8009a56:	682b      	ldr	r3, [r5, #0]
 8009a58:	b103      	cbz	r3, 8009a5c <_kill_r+0x1c>
 8009a5a:	6023      	str	r3, [r4, #0]
 8009a5c:	bd38      	pop	{r3, r4, r5, pc}
 8009a5e:	bf00      	nop
 8009a60:	20000608 	.word	0x20000608

08009a64 <_getpid_r>:
 8009a64:	f7f9 b8e2 	b.w	8002c2c <_getpid>

08009a68 <atan2>:
 8009a68:	f000 bb76 	b.w	800a158 <__ieee754_atan2>

08009a6c <pow>:
 8009a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a6e:	ed2d 8b02 	vpush	{d8}
 8009a72:	eeb0 8a40 	vmov.f32	s16, s0
 8009a76:	eef0 8a60 	vmov.f32	s17, s1
 8009a7a:	ec55 4b11 	vmov	r4, r5, d1
 8009a7e:	f000 fc33 	bl	800a2e8 <__ieee754_pow>
 8009a82:	4622      	mov	r2, r4
 8009a84:	462b      	mov	r3, r5
 8009a86:	4620      	mov	r0, r4
 8009a88:	4629      	mov	r1, r5
 8009a8a:	ec57 6b10 	vmov	r6, r7, d0
 8009a8e:	f7f7 f86d 	bl	8000b6c <__aeabi_dcmpun>
 8009a92:	2800      	cmp	r0, #0
 8009a94:	d13b      	bne.n	8009b0e <pow+0xa2>
 8009a96:	ec51 0b18 	vmov	r0, r1, d8
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	f7f7 f833 	bl	8000b08 <__aeabi_dcmpeq>
 8009aa2:	b1b8      	cbz	r0, 8009ad4 <pow+0x68>
 8009aa4:	2200      	movs	r2, #0
 8009aa6:	2300      	movs	r3, #0
 8009aa8:	4620      	mov	r0, r4
 8009aaa:	4629      	mov	r1, r5
 8009aac:	f7f7 f82c 	bl	8000b08 <__aeabi_dcmpeq>
 8009ab0:	2800      	cmp	r0, #0
 8009ab2:	d146      	bne.n	8009b42 <pow+0xd6>
 8009ab4:	ec45 4b10 	vmov	d0, r4, r5
 8009ab8:	f000 fa1f 	bl	8009efa <finite>
 8009abc:	b338      	cbz	r0, 8009b0e <pow+0xa2>
 8009abe:	2200      	movs	r2, #0
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	4620      	mov	r0, r4
 8009ac4:	4629      	mov	r1, r5
 8009ac6:	f7f7 f829 	bl	8000b1c <__aeabi_dcmplt>
 8009aca:	b300      	cbz	r0, 8009b0e <pow+0xa2>
 8009acc:	f7fe f960 	bl	8007d90 <__errno>
 8009ad0:	2322      	movs	r3, #34	; 0x22
 8009ad2:	e01b      	b.n	8009b0c <pow+0xa0>
 8009ad4:	ec47 6b10 	vmov	d0, r6, r7
 8009ad8:	f000 fa0f 	bl	8009efa <finite>
 8009adc:	b9e0      	cbnz	r0, 8009b18 <pow+0xac>
 8009ade:	eeb0 0a48 	vmov.f32	s0, s16
 8009ae2:	eef0 0a68 	vmov.f32	s1, s17
 8009ae6:	f000 fa08 	bl	8009efa <finite>
 8009aea:	b1a8      	cbz	r0, 8009b18 <pow+0xac>
 8009aec:	ec45 4b10 	vmov	d0, r4, r5
 8009af0:	f000 fa03 	bl	8009efa <finite>
 8009af4:	b180      	cbz	r0, 8009b18 <pow+0xac>
 8009af6:	4632      	mov	r2, r6
 8009af8:	463b      	mov	r3, r7
 8009afa:	4630      	mov	r0, r6
 8009afc:	4639      	mov	r1, r7
 8009afe:	f7f7 f835 	bl	8000b6c <__aeabi_dcmpun>
 8009b02:	2800      	cmp	r0, #0
 8009b04:	d0e2      	beq.n	8009acc <pow+0x60>
 8009b06:	f7fe f943 	bl	8007d90 <__errno>
 8009b0a:	2321      	movs	r3, #33	; 0x21
 8009b0c:	6003      	str	r3, [r0, #0]
 8009b0e:	ecbd 8b02 	vpop	{d8}
 8009b12:	ec47 6b10 	vmov	d0, r6, r7
 8009b16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009b18:	2200      	movs	r2, #0
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	4630      	mov	r0, r6
 8009b1e:	4639      	mov	r1, r7
 8009b20:	f7f6 fff2 	bl	8000b08 <__aeabi_dcmpeq>
 8009b24:	2800      	cmp	r0, #0
 8009b26:	d0f2      	beq.n	8009b0e <pow+0xa2>
 8009b28:	eeb0 0a48 	vmov.f32	s0, s16
 8009b2c:	eef0 0a68 	vmov.f32	s1, s17
 8009b30:	f000 f9e3 	bl	8009efa <finite>
 8009b34:	2800      	cmp	r0, #0
 8009b36:	d0ea      	beq.n	8009b0e <pow+0xa2>
 8009b38:	ec45 4b10 	vmov	d0, r4, r5
 8009b3c:	f000 f9dd 	bl	8009efa <finite>
 8009b40:	e7c3      	b.n	8009aca <pow+0x5e>
 8009b42:	4f01      	ldr	r7, [pc, #4]	; (8009b48 <pow+0xdc>)
 8009b44:	2600      	movs	r6, #0
 8009b46:	e7e2      	b.n	8009b0e <pow+0xa2>
 8009b48:	3ff00000 	.word	0x3ff00000

08009b4c <sqrt>:
 8009b4c:	b538      	push	{r3, r4, r5, lr}
 8009b4e:	ed2d 8b02 	vpush	{d8}
 8009b52:	ec55 4b10 	vmov	r4, r5, d0
 8009b56:	f000 f9db 	bl	8009f10 <__ieee754_sqrt>
 8009b5a:	4622      	mov	r2, r4
 8009b5c:	462b      	mov	r3, r5
 8009b5e:	4620      	mov	r0, r4
 8009b60:	4629      	mov	r1, r5
 8009b62:	eeb0 8a40 	vmov.f32	s16, s0
 8009b66:	eef0 8a60 	vmov.f32	s17, s1
 8009b6a:	f7f6 ffff 	bl	8000b6c <__aeabi_dcmpun>
 8009b6e:	b990      	cbnz	r0, 8009b96 <sqrt+0x4a>
 8009b70:	2200      	movs	r2, #0
 8009b72:	2300      	movs	r3, #0
 8009b74:	4620      	mov	r0, r4
 8009b76:	4629      	mov	r1, r5
 8009b78:	f7f6 ffd0 	bl	8000b1c <__aeabi_dcmplt>
 8009b7c:	b158      	cbz	r0, 8009b96 <sqrt+0x4a>
 8009b7e:	f7fe f907 	bl	8007d90 <__errno>
 8009b82:	2321      	movs	r3, #33	; 0x21
 8009b84:	6003      	str	r3, [r0, #0]
 8009b86:	2200      	movs	r2, #0
 8009b88:	2300      	movs	r3, #0
 8009b8a:	4610      	mov	r0, r2
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	f7f6 fe7d 	bl	800088c <__aeabi_ddiv>
 8009b92:	ec41 0b18 	vmov	d8, r0, r1
 8009b96:	eeb0 0a48 	vmov.f32	s0, s16
 8009b9a:	eef0 0a68 	vmov.f32	s1, s17
 8009b9e:	ecbd 8b02 	vpop	{d8}
 8009ba2:	bd38      	pop	{r3, r4, r5, pc}
 8009ba4:	0000      	movs	r0, r0
	...

08009ba8 <atan>:
 8009ba8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bac:	ec55 4b10 	vmov	r4, r5, d0
 8009bb0:	4bc3      	ldr	r3, [pc, #780]	; (8009ec0 <atan+0x318>)
 8009bb2:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009bb6:	429e      	cmp	r6, r3
 8009bb8:	46ab      	mov	fp, r5
 8009bba:	dd18      	ble.n	8009bee <atan+0x46>
 8009bbc:	4bc1      	ldr	r3, [pc, #772]	; (8009ec4 <atan+0x31c>)
 8009bbe:	429e      	cmp	r6, r3
 8009bc0:	dc01      	bgt.n	8009bc6 <atan+0x1e>
 8009bc2:	d109      	bne.n	8009bd8 <atan+0x30>
 8009bc4:	b144      	cbz	r4, 8009bd8 <atan+0x30>
 8009bc6:	4622      	mov	r2, r4
 8009bc8:	462b      	mov	r3, r5
 8009bca:	4620      	mov	r0, r4
 8009bcc:	4629      	mov	r1, r5
 8009bce:	f7f6 fb7d 	bl	80002cc <__adddf3>
 8009bd2:	4604      	mov	r4, r0
 8009bd4:	460d      	mov	r5, r1
 8009bd6:	e006      	b.n	8009be6 <atan+0x3e>
 8009bd8:	f1bb 0f00 	cmp.w	fp, #0
 8009bdc:	f300 8131 	bgt.w	8009e42 <atan+0x29a>
 8009be0:	a59b      	add	r5, pc, #620	; (adr r5, 8009e50 <atan+0x2a8>)
 8009be2:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009be6:	ec45 4b10 	vmov	d0, r4, r5
 8009bea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009bee:	4bb6      	ldr	r3, [pc, #728]	; (8009ec8 <atan+0x320>)
 8009bf0:	429e      	cmp	r6, r3
 8009bf2:	dc14      	bgt.n	8009c1e <atan+0x76>
 8009bf4:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009bf8:	429e      	cmp	r6, r3
 8009bfa:	dc0d      	bgt.n	8009c18 <atan+0x70>
 8009bfc:	a396      	add	r3, pc, #600	; (adr r3, 8009e58 <atan+0x2b0>)
 8009bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c02:	ee10 0a10 	vmov	r0, s0
 8009c06:	4629      	mov	r1, r5
 8009c08:	f7f6 fb60 	bl	80002cc <__adddf3>
 8009c0c:	4baf      	ldr	r3, [pc, #700]	; (8009ecc <atan+0x324>)
 8009c0e:	2200      	movs	r2, #0
 8009c10:	f7f6 ffa2 	bl	8000b58 <__aeabi_dcmpgt>
 8009c14:	2800      	cmp	r0, #0
 8009c16:	d1e6      	bne.n	8009be6 <atan+0x3e>
 8009c18:	f04f 3aff 	mov.w	sl, #4294967295
 8009c1c:	e02b      	b.n	8009c76 <atan+0xce>
 8009c1e:	f000 f963 	bl	8009ee8 <fabs>
 8009c22:	4bab      	ldr	r3, [pc, #684]	; (8009ed0 <atan+0x328>)
 8009c24:	429e      	cmp	r6, r3
 8009c26:	ec55 4b10 	vmov	r4, r5, d0
 8009c2a:	f300 80bf 	bgt.w	8009dac <atan+0x204>
 8009c2e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 8009c32:	429e      	cmp	r6, r3
 8009c34:	f300 80a0 	bgt.w	8009d78 <atan+0x1d0>
 8009c38:	ee10 2a10 	vmov	r2, s0
 8009c3c:	ee10 0a10 	vmov	r0, s0
 8009c40:	462b      	mov	r3, r5
 8009c42:	4629      	mov	r1, r5
 8009c44:	f7f6 fb42 	bl	80002cc <__adddf3>
 8009c48:	4ba0      	ldr	r3, [pc, #640]	; (8009ecc <atan+0x324>)
 8009c4a:	2200      	movs	r2, #0
 8009c4c:	f7f6 fb3c 	bl	80002c8 <__aeabi_dsub>
 8009c50:	2200      	movs	r2, #0
 8009c52:	4606      	mov	r6, r0
 8009c54:	460f      	mov	r7, r1
 8009c56:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009c5a:	4620      	mov	r0, r4
 8009c5c:	4629      	mov	r1, r5
 8009c5e:	f7f6 fb35 	bl	80002cc <__adddf3>
 8009c62:	4602      	mov	r2, r0
 8009c64:	460b      	mov	r3, r1
 8009c66:	4630      	mov	r0, r6
 8009c68:	4639      	mov	r1, r7
 8009c6a:	f7f6 fe0f 	bl	800088c <__aeabi_ddiv>
 8009c6e:	f04f 0a00 	mov.w	sl, #0
 8009c72:	4604      	mov	r4, r0
 8009c74:	460d      	mov	r5, r1
 8009c76:	4622      	mov	r2, r4
 8009c78:	462b      	mov	r3, r5
 8009c7a:	4620      	mov	r0, r4
 8009c7c:	4629      	mov	r1, r5
 8009c7e:	f7f6 fcdb 	bl	8000638 <__aeabi_dmul>
 8009c82:	4602      	mov	r2, r0
 8009c84:	460b      	mov	r3, r1
 8009c86:	4680      	mov	r8, r0
 8009c88:	4689      	mov	r9, r1
 8009c8a:	f7f6 fcd5 	bl	8000638 <__aeabi_dmul>
 8009c8e:	a374      	add	r3, pc, #464	; (adr r3, 8009e60 <atan+0x2b8>)
 8009c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c94:	4606      	mov	r6, r0
 8009c96:	460f      	mov	r7, r1
 8009c98:	f7f6 fcce 	bl	8000638 <__aeabi_dmul>
 8009c9c:	a372      	add	r3, pc, #456	; (adr r3, 8009e68 <atan+0x2c0>)
 8009c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ca2:	f7f6 fb13 	bl	80002cc <__adddf3>
 8009ca6:	4632      	mov	r2, r6
 8009ca8:	463b      	mov	r3, r7
 8009caa:	f7f6 fcc5 	bl	8000638 <__aeabi_dmul>
 8009cae:	a370      	add	r3, pc, #448	; (adr r3, 8009e70 <atan+0x2c8>)
 8009cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cb4:	f7f6 fb0a 	bl	80002cc <__adddf3>
 8009cb8:	4632      	mov	r2, r6
 8009cba:	463b      	mov	r3, r7
 8009cbc:	f7f6 fcbc 	bl	8000638 <__aeabi_dmul>
 8009cc0:	a36d      	add	r3, pc, #436	; (adr r3, 8009e78 <atan+0x2d0>)
 8009cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cc6:	f7f6 fb01 	bl	80002cc <__adddf3>
 8009cca:	4632      	mov	r2, r6
 8009ccc:	463b      	mov	r3, r7
 8009cce:	f7f6 fcb3 	bl	8000638 <__aeabi_dmul>
 8009cd2:	a36b      	add	r3, pc, #428	; (adr r3, 8009e80 <atan+0x2d8>)
 8009cd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cd8:	f7f6 faf8 	bl	80002cc <__adddf3>
 8009cdc:	4632      	mov	r2, r6
 8009cde:	463b      	mov	r3, r7
 8009ce0:	f7f6 fcaa 	bl	8000638 <__aeabi_dmul>
 8009ce4:	a368      	add	r3, pc, #416	; (adr r3, 8009e88 <atan+0x2e0>)
 8009ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cea:	f7f6 faef 	bl	80002cc <__adddf3>
 8009cee:	4642      	mov	r2, r8
 8009cf0:	464b      	mov	r3, r9
 8009cf2:	f7f6 fca1 	bl	8000638 <__aeabi_dmul>
 8009cf6:	a366      	add	r3, pc, #408	; (adr r3, 8009e90 <atan+0x2e8>)
 8009cf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cfc:	4680      	mov	r8, r0
 8009cfe:	4689      	mov	r9, r1
 8009d00:	4630      	mov	r0, r6
 8009d02:	4639      	mov	r1, r7
 8009d04:	f7f6 fc98 	bl	8000638 <__aeabi_dmul>
 8009d08:	a363      	add	r3, pc, #396	; (adr r3, 8009e98 <atan+0x2f0>)
 8009d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d0e:	f7f6 fadb 	bl	80002c8 <__aeabi_dsub>
 8009d12:	4632      	mov	r2, r6
 8009d14:	463b      	mov	r3, r7
 8009d16:	f7f6 fc8f 	bl	8000638 <__aeabi_dmul>
 8009d1a:	a361      	add	r3, pc, #388	; (adr r3, 8009ea0 <atan+0x2f8>)
 8009d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d20:	f7f6 fad2 	bl	80002c8 <__aeabi_dsub>
 8009d24:	4632      	mov	r2, r6
 8009d26:	463b      	mov	r3, r7
 8009d28:	f7f6 fc86 	bl	8000638 <__aeabi_dmul>
 8009d2c:	a35e      	add	r3, pc, #376	; (adr r3, 8009ea8 <atan+0x300>)
 8009d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d32:	f7f6 fac9 	bl	80002c8 <__aeabi_dsub>
 8009d36:	4632      	mov	r2, r6
 8009d38:	463b      	mov	r3, r7
 8009d3a:	f7f6 fc7d 	bl	8000638 <__aeabi_dmul>
 8009d3e:	a35c      	add	r3, pc, #368	; (adr r3, 8009eb0 <atan+0x308>)
 8009d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d44:	f7f6 fac0 	bl	80002c8 <__aeabi_dsub>
 8009d48:	4632      	mov	r2, r6
 8009d4a:	463b      	mov	r3, r7
 8009d4c:	f7f6 fc74 	bl	8000638 <__aeabi_dmul>
 8009d50:	4602      	mov	r2, r0
 8009d52:	460b      	mov	r3, r1
 8009d54:	4640      	mov	r0, r8
 8009d56:	4649      	mov	r1, r9
 8009d58:	f7f6 fab8 	bl	80002cc <__adddf3>
 8009d5c:	4622      	mov	r2, r4
 8009d5e:	462b      	mov	r3, r5
 8009d60:	f7f6 fc6a 	bl	8000638 <__aeabi_dmul>
 8009d64:	f1ba 3fff 	cmp.w	sl, #4294967295
 8009d68:	4602      	mov	r2, r0
 8009d6a:	460b      	mov	r3, r1
 8009d6c:	d14b      	bne.n	8009e06 <atan+0x25e>
 8009d6e:	4620      	mov	r0, r4
 8009d70:	4629      	mov	r1, r5
 8009d72:	f7f6 faa9 	bl	80002c8 <__aeabi_dsub>
 8009d76:	e72c      	b.n	8009bd2 <atan+0x2a>
 8009d78:	ee10 0a10 	vmov	r0, s0
 8009d7c:	4b53      	ldr	r3, [pc, #332]	; (8009ecc <atan+0x324>)
 8009d7e:	2200      	movs	r2, #0
 8009d80:	4629      	mov	r1, r5
 8009d82:	f7f6 faa1 	bl	80002c8 <__aeabi_dsub>
 8009d86:	4b51      	ldr	r3, [pc, #324]	; (8009ecc <atan+0x324>)
 8009d88:	4606      	mov	r6, r0
 8009d8a:	460f      	mov	r7, r1
 8009d8c:	2200      	movs	r2, #0
 8009d8e:	4620      	mov	r0, r4
 8009d90:	4629      	mov	r1, r5
 8009d92:	f7f6 fa9b 	bl	80002cc <__adddf3>
 8009d96:	4602      	mov	r2, r0
 8009d98:	460b      	mov	r3, r1
 8009d9a:	4630      	mov	r0, r6
 8009d9c:	4639      	mov	r1, r7
 8009d9e:	f7f6 fd75 	bl	800088c <__aeabi_ddiv>
 8009da2:	f04f 0a01 	mov.w	sl, #1
 8009da6:	4604      	mov	r4, r0
 8009da8:	460d      	mov	r5, r1
 8009daa:	e764      	b.n	8009c76 <atan+0xce>
 8009dac:	4b49      	ldr	r3, [pc, #292]	; (8009ed4 <atan+0x32c>)
 8009dae:	429e      	cmp	r6, r3
 8009db0:	da1d      	bge.n	8009dee <atan+0x246>
 8009db2:	ee10 0a10 	vmov	r0, s0
 8009db6:	4b48      	ldr	r3, [pc, #288]	; (8009ed8 <atan+0x330>)
 8009db8:	2200      	movs	r2, #0
 8009dba:	4629      	mov	r1, r5
 8009dbc:	f7f6 fa84 	bl	80002c8 <__aeabi_dsub>
 8009dc0:	4b45      	ldr	r3, [pc, #276]	; (8009ed8 <atan+0x330>)
 8009dc2:	4606      	mov	r6, r0
 8009dc4:	460f      	mov	r7, r1
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	4620      	mov	r0, r4
 8009dca:	4629      	mov	r1, r5
 8009dcc:	f7f6 fc34 	bl	8000638 <__aeabi_dmul>
 8009dd0:	4b3e      	ldr	r3, [pc, #248]	; (8009ecc <atan+0x324>)
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	f7f6 fa7a 	bl	80002cc <__adddf3>
 8009dd8:	4602      	mov	r2, r0
 8009dda:	460b      	mov	r3, r1
 8009ddc:	4630      	mov	r0, r6
 8009dde:	4639      	mov	r1, r7
 8009de0:	f7f6 fd54 	bl	800088c <__aeabi_ddiv>
 8009de4:	f04f 0a02 	mov.w	sl, #2
 8009de8:	4604      	mov	r4, r0
 8009dea:	460d      	mov	r5, r1
 8009dec:	e743      	b.n	8009c76 <atan+0xce>
 8009dee:	462b      	mov	r3, r5
 8009df0:	ee10 2a10 	vmov	r2, s0
 8009df4:	4939      	ldr	r1, [pc, #228]	; (8009edc <atan+0x334>)
 8009df6:	2000      	movs	r0, #0
 8009df8:	f7f6 fd48 	bl	800088c <__aeabi_ddiv>
 8009dfc:	f04f 0a03 	mov.w	sl, #3
 8009e00:	4604      	mov	r4, r0
 8009e02:	460d      	mov	r5, r1
 8009e04:	e737      	b.n	8009c76 <atan+0xce>
 8009e06:	4b36      	ldr	r3, [pc, #216]	; (8009ee0 <atan+0x338>)
 8009e08:	4e36      	ldr	r6, [pc, #216]	; (8009ee4 <atan+0x33c>)
 8009e0a:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e12:	f7f6 fa59 	bl	80002c8 <__aeabi_dsub>
 8009e16:	4622      	mov	r2, r4
 8009e18:	462b      	mov	r3, r5
 8009e1a:	f7f6 fa55 	bl	80002c8 <__aeabi_dsub>
 8009e1e:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 8009e22:	4602      	mov	r2, r0
 8009e24:	460b      	mov	r3, r1
 8009e26:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009e2a:	f7f6 fa4d 	bl	80002c8 <__aeabi_dsub>
 8009e2e:	f1bb 0f00 	cmp.w	fp, #0
 8009e32:	4604      	mov	r4, r0
 8009e34:	460d      	mov	r5, r1
 8009e36:	f6bf aed6 	bge.w	8009be6 <atan+0x3e>
 8009e3a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009e3e:	461d      	mov	r5, r3
 8009e40:	e6d1      	b.n	8009be6 <atan+0x3e>
 8009e42:	a51d      	add	r5, pc, #116	; (adr r5, 8009eb8 <atan+0x310>)
 8009e44:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e48:	e6cd      	b.n	8009be6 <atan+0x3e>
 8009e4a:	bf00      	nop
 8009e4c:	f3af 8000 	nop.w
 8009e50:	54442d18 	.word	0x54442d18
 8009e54:	bff921fb 	.word	0xbff921fb
 8009e58:	8800759c 	.word	0x8800759c
 8009e5c:	7e37e43c 	.word	0x7e37e43c
 8009e60:	e322da11 	.word	0xe322da11
 8009e64:	3f90ad3a 	.word	0x3f90ad3a
 8009e68:	24760deb 	.word	0x24760deb
 8009e6c:	3fa97b4b 	.word	0x3fa97b4b
 8009e70:	a0d03d51 	.word	0xa0d03d51
 8009e74:	3fb10d66 	.word	0x3fb10d66
 8009e78:	c54c206e 	.word	0xc54c206e
 8009e7c:	3fb745cd 	.word	0x3fb745cd
 8009e80:	920083ff 	.word	0x920083ff
 8009e84:	3fc24924 	.word	0x3fc24924
 8009e88:	5555550d 	.word	0x5555550d
 8009e8c:	3fd55555 	.word	0x3fd55555
 8009e90:	2c6a6c2f 	.word	0x2c6a6c2f
 8009e94:	bfa2b444 	.word	0xbfa2b444
 8009e98:	52defd9a 	.word	0x52defd9a
 8009e9c:	3fadde2d 	.word	0x3fadde2d
 8009ea0:	af749a6d 	.word	0xaf749a6d
 8009ea4:	3fb3b0f2 	.word	0x3fb3b0f2
 8009ea8:	fe231671 	.word	0xfe231671
 8009eac:	3fbc71c6 	.word	0x3fbc71c6
 8009eb0:	9998ebc4 	.word	0x9998ebc4
 8009eb4:	3fc99999 	.word	0x3fc99999
 8009eb8:	54442d18 	.word	0x54442d18
 8009ebc:	3ff921fb 	.word	0x3ff921fb
 8009ec0:	440fffff 	.word	0x440fffff
 8009ec4:	7ff00000 	.word	0x7ff00000
 8009ec8:	3fdbffff 	.word	0x3fdbffff
 8009ecc:	3ff00000 	.word	0x3ff00000
 8009ed0:	3ff2ffff 	.word	0x3ff2ffff
 8009ed4:	40038000 	.word	0x40038000
 8009ed8:	3ff80000 	.word	0x3ff80000
 8009edc:	bff00000 	.word	0xbff00000
 8009ee0:	0800b2b8 	.word	0x0800b2b8
 8009ee4:	0800b298 	.word	0x0800b298

08009ee8 <fabs>:
 8009ee8:	ec51 0b10 	vmov	r0, r1, d0
 8009eec:	ee10 2a10 	vmov	r2, s0
 8009ef0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009ef4:	ec43 2b10 	vmov	d0, r2, r3
 8009ef8:	4770      	bx	lr

08009efa <finite>:
 8009efa:	b082      	sub	sp, #8
 8009efc:	ed8d 0b00 	vstr	d0, [sp]
 8009f00:	9801      	ldr	r0, [sp, #4]
 8009f02:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8009f06:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009f0a:	0fc0      	lsrs	r0, r0, #31
 8009f0c:	b002      	add	sp, #8
 8009f0e:	4770      	bx	lr

08009f10 <__ieee754_sqrt>:
 8009f10:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009f14:	ec55 4b10 	vmov	r4, r5, d0
 8009f18:	4e67      	ldr	r6, [pc, #412]	; (800a0b8 <__ieee754_sqrt+0x1a8>)
 8009f1a:	43ae      	bics	r6, r5
 8009f1c:	ee10 0a10 	vmov	r0, s0
 8009f20:	ee10 2a10 	vmov	r2, s0
 8009f24:	4629      	mov	r1, r5
 8009f26:	462b      	mov	r3, r5
 8009f28:	d10d      	bne.n	8009f46 <__ieee754_sqrt+0x36>
 8009f2a:	f7f6 fb85 	bl	8000638 <__aeabi_dmul>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	460b      	mov	r3, r1
 8009f32:	4620      	mov	r0, r4
 8009f34:	4629      	mov	r1, r5
 8009f36:	f7f6 f9c9 	bl	80002cc <__adddf3>
 8009f3a:	4604      	mov	r4, r0
 8009f3c:	460d      	mov	r5, r1
 8009f3e:	ec45 4b10 	vmov	d0, r4, r5
 8009f42:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f46:	2d00      	cmp	r5, #0
 8009f48:	dc0b      	bgt.n	8009f62 <__ieee754_sqrt+0x52>
 8009f4a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009f4e:	4326      	orrs	r6, r4
 8009f50:	d0f5      	beq.n	8009f3e <__ieee754_sqrt+0x2e>
 8009f52:	b135      	cbz	r5, 8009f62 <__ieee754_sqrt+0x52>
 8009f54:	f7f6 f9b8 	bl	80002c8 <__aeabi_dsub>
 8009f58:	4602      	mov	r2, r0
 8009f5a:	460b      	mov	r3, r1
 8009f5c:	f7f6 fc96 	bl	800088c <__aeabi_ddiv>
 8009f60:	e7eb      	b.n	8009f3a <__ieee754_sqrt+0x2a>
 8009f62:	1509      	asrs	r1, r1, #20
 8009f64:	f000 808d 	beq.w	800a082 <__ieee754_sqrt+0x172>
 8009f68:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009f6c:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 8009f70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009f74:	07c9      	lsls	r1, r1, #31
 8009f76:	bf5c      	itt	pl
 8009f78:	005b      	lslpl	r3, r3, #1
 8009f7a:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 8009f7e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009f82:	bf58      	it	pl
 8009f84:	0052      	lslpl	r2, r2, #1
 8009f86:	2500      	movs	r5, #0
 8009f88:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009f8c:	1076      	asrs	r6, r6, #1
 8009f8e:	0052      	lsls	r2, r2, #1
 8009f90:	f04f 0e16 	mov.w	lr, #22
 8009f94:	46ac      	mov	ip, r5
 8009f96:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8009f9a:	eb0c 0001 	add.w	r0, ip, r1
 8009f9e:	4298      	cmp	r0, r3
 8009fa0:	bfde      	ittt	le
 8009fa2:	1a1b      	suble	r3, r3, r0
 8009fa4:	eb00 0c01 	addle.w	ip, r0, r1
 8009fa8:	186d      	addle	r5, r5, r1
 8009faa:	005b      	lsls	r3, r3, #1
 8009fac:	f1be 0e01 	subs.w	lr, lr, #1
 8009fb0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 8009fb4:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8009fb8:	ea4f 0242 	mov.w	r2, r2, lsl #1
 8009fbc:	d1ed      	bne.n	8009f9a <__ieee754_sqrt+0x8a>
 8009fbe:	4674      	mov	r4, lr
 8009fc0:	2720      	movs	r7, #32
 8009fc2:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8009fc6:	4563      	cmp	r3, ip
 8009fc8:	eb01 000e 	add.w	r0, r1, lr
 8009fcc:	dc02      	bgt.n	8009fd4 <__ieee754_sqrt+0xc4>
 8009fce:	d113      	bne.n	8009ff8 <__ieee754_sqrt+0xe8>
 8009fd0:	4290      	cmp	r0, r2
 8009fd2:	d811      	bhi.n	8009ff8 <__ieee754_sqrt+0xe8>
 8009fd4:	2800      	cmp	r0, #0
 8009fd6:	eb00 0e01 	add.w	lr, r0, r1
 8009fda:	da57      	bge.n	800a08c <__ieee754_sqrt+0x17c>
 8009fdc:	f1be 0f00 	cmp.w	lr, #0
 8009fe0:	db54      	blt.n	800a08c <__ieee754_sqrt+0x17c>
 8009fe2:	f10c 0801 	add.w	r8, ip, #1
 8009fe6:	eba3 030c 	sub.w	r3, r3, ip
 8009fea:	4290      	cmp	r0, r2
 8009fec:	bf88      	it	hi
 8009fee:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009ff2:	1a12      	subs	r2, r2, r0
 8009ff4:	440c      	add	r4, r1
 8009ff6:	46c4      	mov	ip, r8
 8009ff8:	005b      	lsls	r3, r3, #1
 8009ffa:	3f01      	subs	r7, #1
 8009ffc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800a000:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a004:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800a008:	d1dd      	bne.n	8009fc6 <__ieee754_sqrt+0xb6>
 800a00a:	4313      	orrs	r3, r2
 800a00c:	d01b      	beq.n	800a046 <__ieee754_sqrt+0x136>
 800a00e:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800a0bc <__ieee754_sqrt+0x1ac>
 800a012:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800a0c0 <__ieee754_sqrt+0x1b0>
 800a016:	e9da 0100 	ldrd	r0, r1, [sl]
 800a01a:	e9db 2300 	ldrd	r2, r3, [fp]
 800a01e:	f7f6 f953 	bl	80002c8 <__aeabi_dsub>
 800a022:	e9da 8900 	ldrd	r8, r9, [sl]
 800a026:	4602      	mov	r2, r0
 800a028:	460b      	mov	r3, r1
 800a02a:	4640      	mov	r0, r8
 800a02c:	4649      	mov	r1, r9
 800a02e:	f7f6 fd7f 	bl	8000b30 <__aeabi_dcmple>
 800a032:	b140      	cbz	r0, 800a046 <__ieee754_sqrt+0x136>
 800a034:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a038:	e9da 0100 	ldrd	r0, r1, [sl]
 800a03c:	e9db 2300 	ldrd	r2, r3, [fp]
 800a040:	d126      	bne.n	800a090 <__ieee754_sqrt+0x180>
 800a042:	3501      	adds	r5, #1
 800a044:	463c      	mov	r4, r7
 800a046:	106a      	asrs	r2, r5, #1
 800a048:	0863      	lsrs	r3, r4, #1
 800a04a:	07e9      	lsls	r1, r5, #31
 800a04c:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a050:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a054:	bf48      	it	mi
 800a056:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a05a:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800a05e:	461c      	mov	r4, r3
 800a060:	e76d      	b.n	8009f3e <__ieee754_sqrt+0x2e>
 800a062:	0ad3      	lsrs	r3, r2, #11
 800a064:	3815      	subs	r0, #21
 800a066:	0552      	lsls	r2, r2, #21
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d0fa      	beq.n	800a062 <__ieee754_sqrt+0x152>
 800a06c:	02dc      	lsls	r4, r3, #11
 800a06e:	d50a      	bpl.n	800a086 <__ieee754_sqrt+0x176>
 800a070:	f1c1 0420 	rsb	r4, r1, #32
 800a074:	fa22 f404 	lsr.w	r4, r2, r4
 800a078:	1e4d      	subs	r5, r1, #1
 800a07a:	408a      	lsls	r2, r1
 800a07c:	4323      	orrs	r3, r4
 800a07e:	1b41      	subs	r1, r0, r5
 800a080:	e772      	b.n	8009f68 <__ieee754_sqrt+0x58>
 800a082:	4608      	mov	r0, r1
 800a084:	e7f0      	b.n	800a068 <__ieee754_sqrt+0x158>
 800a086:	005b      	lsls	r3, r3, #1
 800a088:	3101      	adds	r1, #1
 800a08a:	e7ef      	b.n	800a06c <__ieee754_sqrt+0x15c>
 800a08c:	46e0      	mov	r8, ip
 800a08e:	e7aa      	b.n	8009fe6 <__ieee754_sqrt+0xd6>
 800a090:	f7f6 f91c 	bl	80002cc <__adddf3>
 800a094:	e9da 8900 	ldrd	r8, r9, [sl]
 800a098:	4602      	mov	r2, r0
 800a09a:	460b      	mov	r3, r1
 800a09c:	4640      	mov	r0, r8
 800a09e:	4649      	mov	r1, r9
 800a0a0:	f7f6 fd3c 	bl	8000b1c <__aeabi_dcmplt>
 800a0a4:	b120      	cbz	r0, 800a0b0 <__ieee754_sqrt+0x1a0>
 800a0a6:	1ca0      	adds	r0, r4, #2
 800a0a8:	bf08      	it	eq
 800a0aa:	3501      	addeq	r5, #1
 800a0ac:	3402      	adds	r4, #2
 800a0ae:	e7ca      	b.n	800a046 <__ieee754_sqrt+0x136>
 800a0b0:	3401      	adds	r4, #1
 800a0b2:	f024 0401 	bic.w	r4, r4, #1
 800a0b6:	e7c6      	b.n	800a046 <__ieee754_sqrt+0x136>
 800a0b8:	7ff00000 	.word	0x7ff00000
 800a0bc:	20000268 	.word	0x20000268
 800a0c0:	20000270 	.word	0x20000270

0800a0c4 <round>:
 800a0c4:	ec53 2b10 	vmov	r2, r3, d0
 800a0c8:	b570      	push	{r4, r5, r6, lr}
 800a0ca:	f3c3 540a 	ubfx	r4, r3, #20, #11
 800a0ce:	f2a4 30ff 	subw	r0, r4, #1023	; 0x3ff
 800a0d2:	2813      	cmp	r0, #19
 800a0d4:	ee10 5a10 	vmov	r5, s0
 800a0d8:	4619      	mov	r1, r3
 800a0da:	dc18      	bgt.n	800a10e <round+0x4a>
 800a0dc:	2800      	cmp	r0, #0
 800a0de:	da09      	bge.n	800a0f4 <round+0x30>
 800a0e0:	3001      	adds	r0, #1
 800a0e2:	f003 4100 	and.w	r1, r3, #2147483648	; 0x80000000
 800a0e6:	d103      	bne.n	800a0f0 <round+0x2c>
 800a0e8:	f041 517f 	orr.w	r1, r1, #1069547520	; 0x3fc00000
 800a0ec:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800a0f0:	2300      	movs	r3, #0
 800a0f2:	e02a      	b.n	800a14a <round+0x86>
 800a0f4:	4c16      	ldr	r4, [pc, #88]	; (800a150 <round+0x8c>)
 800a0f6:	4104      	asrs	r4, r0
 800a0f8:	ea03 0604 	and.w	r6, r3, r4
 800a0fc:	4316      	orrs	r6, r2
 800a0fe:	d011      	beq.n	800a124 <round+0x60>
 800a100:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a104:	4103      	asrs	r3, r0
 800a106:	440b      	add	r3, r1
 800a108:	ea23 0104 	bic.w	r1, r3, r4
 800a10c:	e7f0      	b.n	800a0f0 <round+0x2c>
 800a10e:	2833      	cmp	r0, #51	; 0x33
 800a110:	dd0b      	ble.n	800a12a <round+0x66>
 800a112:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800a116:	d105      	bne.n	800a124 <round+0x60>
 800a118:	ee10 0a10 	vmov	r0, s0
 800a11c:	f7f6 f8d6 	bl	80002cc <__adddf3>
 800a120:	4602      	mov	r2, r0
 800a122:	460b      	mov	r3, r1
 800a124:	ec43 2b10 	vmov	d0, r2, r3
 800a128:	bd70      	pop	{r4, r5, r6, pc}
 800a12a:	f2a4 4613 	subw	r6, r4, #1043	; 0x413
 800a12e:	f04f 34ff 	mov.w	r4, #4294967295
 800a132:	40f4      	lsrs	r4, r6
 800a134:	4214      	tst	r4, r2
 800a136:	d0f5      	beq.n	800a124 <round+0x60>
 800a138:	f1c0 0033 	rsb	r0, r0, #51	; 0x33
 800a13c:	2301      	movs	r3, #1
 800a13e:	4083      	lsls	r3, r0
 800a140:	195b      	adds	r3, r3, r5
 800a142:	bf28      	it	cs
 800a144:	3101      	addcs	r1, #1
 800a146:	ea23 0304 	bic.w	r3, r3, r4
 800a14a:	461a      	mov	r2, r3
 800a14c:	460b      	mov	r3, r1
 800a14e:	e7e9      	b.n	800a124 <round+0x60>
 800a150:	000fffff 	.word	0x000fffff
 800a154:	00000000 	.word	0x00000000

0800a158 <__ieee754_atan2>:
 800a158:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a15c:	ec57 6b11 	vmov	r6, r7, d1
 800a160:	4273      	negs	r3, r6
 800a162:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800a2e0 <__ieee754_atan2+0x188>
 800a166:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800a16a:	4333      	orrs	r3, r6
 800a16c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a170:	4543      	cmp	r3, r8
 800a172:	ec51 0b10 	vmov	r0, r1, d0
 800a176:	ee11 5a10 	vmov	r5, s2
 800a17a:	d80a      	bhi.n	800a192 <__ieee754_atan2+0x3a>
 800a17c:	4244      	negs	r4, r0
 800a17e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a182:	4304      	orrs	r4, r0
 800a184:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800a188:	4544      	cmp	r4, r8
 800a18a:	ee10 9a10 	vmov	r9, s0
 800a18e:	468e      	mov	lr, r1
 800a190:	d907      	bls.n	800a1a2 <__ieee754_atan2+0x4a>
 800a192:	4632      	mov	r2, r6
 800a194:	463b      	mov	r3, r7
 800a196:	f7f6 f899 	bl	80002cc <__adddf3>
 800a19a:	ec41 0b10 	vmov	d0, r0, r1
 800a19e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a1a2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800a1a6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a1aa:	4334      	orrs	r4, r6
 800a1ac:	d103      	bne.n	800a1b6 <__ieee754_atan2+0x5e>
 800a1ae:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a1b2:	f7ff bcf9 	b.w	8009ba8 <atan>
 800a1b6:	17bc      	asrs	r4, r7, #30
 800a1b8:	f004 0402 	and.w	r4, r4, #2
 800a1bc:	ea53 0909 	orrs.w	r9, r3, r9
 800a1c0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800a1c4:	d107      	bne.n	800a1d6 <__ieee754_atan2+0x7e>
 800a1c6:	2c02      	cmp	r4, #2
 800a1c8:	d05f      	beq.n	800a28a <__ieee754_atan2+0x132>
 800a1ca:	2c03      	cmp	r4, #3
 800a1cc:	d1e5      	bne.n	800a19a <__ieee754_atan2+0x42>
 800a1ce:	a140      	add	r1, pc, #256	; (adr r1, 800a2d0 <__ieee754_atan2+0x178>)
 800a1d0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1d4:	e7e1      	b.n	800a19a <__ieee754_atan2+0x42>
 800a1d6:	4315      	orrs	r5, r2
 800a1d8:	d106      	bne.n	800a1e8 <__ieee754_atan2+0x90>
 800a1da:	f1be 0f00 	cmp.w	lr, #0
 800a1de:	da5f      	bge.n	800a2a0 <__ieee754_atan2+0x148>
 800a1e0:	a13d      	add	r1, pc, #244	; (adr r1, 800a2d8 <__ieee754_atan2+0x180>)
 800a1e2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a1e6:	e7d8      	b.n	800a19a <__ieee754_atan2+0x42>
 800a1e8:	4542      	cmp	r2, r8
 800a1ea:	d10f      	bne.n	800a20c <__ieee754_atan2+0xb4>
 800a1ec:	4293      	cmp	r3, r2
 800a1ee:	f104 34ff 	add.w	r4, r4, #4294967295
 800a1f2:	d107      	bne.n	800a204 <__ieee754_atan2+0xac>
 800a1f4:	2c02      	cmp	r4, #2
 800a1f6:	d84c      	bhi.n	800a292 <__ieee754_atan2+0x13a>
 800a1f8:	4b33      	ldr	r3, [pc, #204]	; (800a2c8 <__ieee754_atan2+0x170>)
 800a1fa:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a1fe:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a202:	e7ca      	b.n	800a19a <__ieee754_atan2+0x42>
 800a204:	2c02      	cmp	r4, #2
 800a206:	d848      	bhi.n	800a29a <__ieee754_atan2+0x142>
 800a208:	4b30      	ldr	r3, [pc, #192]	; (800a2cc <__ieee754_atan2+0x174>)
 800a20a:	e7f6      	b.n	800a1fa <__ieee754_atan2+0xa2>
 800a20c:	4543      	cmp	r3, r8
 800a20e:	d0e4      	beq.n	800a1da <__ieee754_atan2+0x82>
 800a210:	1a9b      	subs	r3, r3, r2
 800a212:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800a216:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a21a:	da1e      	bge.n	800a25a <__ieee754_atan2+0x102>
 800a21c:	2f00      	cmp	r7, #0
 800a21e:	da01      	bge.n	800a224 <__ieee754_atan2+0xcc>
 800a220:	323c      	adds	r2, #60	; 0x3c
 800a222:	db1e      	blt.n	800a262 <__ieee754_atan2+0x10a>
 800a224:	4632      	mov	r2, r6
 800a226:	463b      	mov	r3, r7
 800a228:	f7f6 fb30 	bl	800088c <__aeabi_ddiv>
 800a22c:	ec41 0b10 	vmov	d0, r0, r1
 800a230:	f7ff fe5a 	bl	8009ee8 <fabs>
 800a234:	f7ff fcb8 	bl	8009ba8 <atan>
 800a238:	ec51 0b10 	vmov	r0, r1, d0
 800a23c:	2c01      	cmp	r4, #1
 800a23e:	d013      	beq.n	800a268 <__ieee754_atan2+0x110>
 800a240:	2c02      	cmp	r4, #2
 800a242:	d015      	beq.n	800a270 <__ieee754_atan2+0x118>
 800a244:	2c00      	cmp	r4, #0
 800a246:	d0a8      	beq.n	800a19a <__ieee754_atan2+0x42>
 800a248:	a317      	add	r3, pc, #92	; (adr r3, 800a2a8 <__ieee754_atan2+0x150>)
 800a24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24e:	f7f6 f83b 	bl	80002c8 <__aeabi_dsub>
 800a252:	a317      	add	r3, pc, #92	; (adr r3, 800a2b0 <__ieee754_atan2+0x158>)
 800a254:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a258:	e014      	b.n	800a284 <__ieee754_atan2+0x12c>
 800a25a:	a117      	add	r1, pc, #92	; (adr r1, 800a2b8 <__ieee754_atan2+0x160>)
 800a25c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a260:	e7ec      	b.n	800a23c <__ieee754_atan2+0xe4>
 800a262:	2000      	movs	r0, #0
 800a264:	2100      	movs	r1, #0
 800a266:	e7e9      	b.n	800a23c <__ieee754_atan2+0xe4>
 800a268:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a26c:	4619      	mov	r1, r3
 800a26e:	e794      	b.n	800a19a <__ieee754_atan2+0x42>
 800a270:	a30d      	add	r3, pc, #52	; (adr r3, 800a2a8 <__ieee754_atan2+0x150>)
 800a272:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a276:	f7f6 f827 	bl	80002c8 <__aeabi_dsub>
 800a27a:	4602      	mov	r2, r0
 800a27c:	460b      	mov	r3, r1
 800a27e:	a10c      	add	r1, pc, #48	; (adr r1, 800a2b0 <__ieee754_atan2+0x158>)
 800a280:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a284:	f7f6 f820 	bl	80002c8 <__aeabi_dsub>
 800a288:	e787      	b.n	800a19a <__ieee754_atan2+0x42>
 800a28a:	a109      	add	r1, pc, #36	; (adr r1, 800a2b0 <__ieee754_atan2+0x158>)
 800a28c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a290:	e783      	b.n	800a19a <__ieee754_atan2+0x42>
 800a292:	a10b      	add	r1, pc, #44	; (adr r1, 800a2c0 <__ieee754_atan2+0x168>)
 800a294:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a298:	e77f      	b.n	800a19a <__ieee754_atan2+0x42>
 800a29a:	2000      	movs	r0, #0
 800a29c:	2100      	movs	r1, #0
 800a29e:	e77c      	b.n	800a19a <__ieee754_atan2+0x42>
 800a2a0:	a105      	add	r1, pc, #20	; (adr r1, 800a2b8 <__ieee754_atan2+0x160>)
 800a2a2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2a6:	e778      	b.n	800a19a <__ieee754_atan2+0x42>
 800a2a8:	33145c07 	.word	0x33145c07
 800a2ac:	3ca1a626 	.word	0x3ca1a626
 800a2b0:	54442d18 	.word	0x54442d18
 800a2b4:	400921fb 	.word	0x400921fb
 800a2b8:	54442d18 	.word	0x54442d18
 800a2bc:	3ff921fb 	.word	0x3ff921fb
 800a2c0:	54442d18 	.word	0x54442d18
 800a2c4:	3fe921fb 	.word	0x3fe921fb
 800a2c8:	0800b2d8 	.word	0x0800b2d8
 800a2cc:	0800b2f0 	.word	0x0800b2f0
 800a2d0:	54442d18 	.word	0x54442d18
 800a2d4:	c00921fb 	.word	0xc00921fb
 800a2d8:	54442d18 	.word	0x54442d18
 800a2dc:	bff921fb 	.word	0xbff921fb
 800a2e0:	7ff00000 	.word	0x7ff00000
 800a2e4:	00000000 	.word	0x00000000

0800a2e8 <__ieee754_pow>:
 800a2e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a2ec:	ed2d 8b06 	vpush	{d8-d10}
 800a2f0:	b089      	sub	sp, #36	; 0x24
 800a2f2:	ed8d 1b00 	vstr	d1, [sp]
 800a2f6:	e9dd 2900 	ldrd	r2, r9, [sp]
 800a2fa:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 800a2fe:	ea58 0102 	orrs.w	r1, r8, r2
 800a302:	ec57 6b10 	vmov	r6, r7, d0
 800a306:	d115      	bne.n	800a334 <__ieee754_pow+0x4c>
 800a308:	19b3      	adds	r3, r6, r6
 800a30a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 800a30e:	4152      	adcs	r2, r2
 800a310:	4299      	cmp	r1, r3
 800a312:	4b89      	ldr	r3, [pc, #548]	; (800a538 <__ieee754_pow+0x250>)
 800a314:	4193      	sbcs	r3, r2
 800a316:	f080 84d1 	bcs.w	800acbc <__ieee754_pow+0x9d4>
 800a31a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a31e:	4630      	mov	r0, r6
 800a320:	4639      	mov	r1, r7
 800a322:	f7f5 ffd3 	bl	80002cc <__adddf3>
 800a326:	ec41 0b10 	vmov	d0, r0, r1
 800a32a:	b009      	add	sp, #36	; 0x24
 800a32c:	ecbd 8b06 	vpop	{d8-d10}
 800a330:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a334:	4b81      	ldr	r3, [pc, #516]	; (800a53c <__ieee754_pow+0x254>)
 800a336:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 800a33a:	429c      	cmp	r4, r3
 800a33c:	ee10 aa10 	vmov	sl, s0
 800a340:	463d      	mov	r5, r7
 800a342:	dc06      	bgt.n	800a352 <__ieee754_pow+0x6a>
 800a344:	d101      	bne.n	800a34a <__ieee754_pow+0x62>
 800a346:	2e00      	cmp	r6, #0
 800a348:	d1e7      	bne.n	800a31a <__ieee754_pow+0x32>
 800a34a:	4598      	cmp	r8, r3
 800a34c:	dc01      	bgt.n	800a352 <__ieee754_pow+0x6a>
 800a34e:	d10f      	bne.n	800a370 <__ieee754_pow+0x88>
 800a350:	b172      	cbz	r2, 800a370 <__ieee754_pow+0x88>
 800a352:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 800a356:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 800a35a:	ea55 050a 	orrs.w	r5, r5, sl
 800a35e:	d1dc      	bne.n	800a31a <__ieee754_pow+0x32>
 800a360:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a364:	18db      	adds	r3, r3, r3
 800a366:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 800a36a:	4152      	adcs	r2, r2
 800a36c:	429d      	cmp	r5, r3
 800a36e:	e7d0      	b.n	800a312 <__ieee754_pow+0x2a>
 800a370:	2d00      	cmp	r5, #0
 800a372:	da3b      	bge.n	800a3ec <__ieee754_pow+0x104>
 800a374:	4b72      	ldr	r3, [pc, #456]	; (800a540 <__ieee754_pow+0x258>)
 800a376:	4598      	cmp	r8, r3
 800a378:	dc51      	bgt.n	800a41e <__ieee754_pow+0x136>
 800a37a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800a37e:	4598      	cmp	r8, r3
 800a380:	f340 84ab 	ble.w	800acda <__ieee754_pow+0x9f2>
 800a384:	ea4f 5328 	mov.w	r3, r8, asr #20
 800a388:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a38c:	2b14      	cmp	r3, #20
 800a38e:	dd0f      	ble.n	800a3b0 <__ieee754_pow+0xc8>
 800a390:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 800a394:	fa22 f103 	lsr.w	r1, r2, r3
 800a398:	fa01 f303 	lsl.w	r3, r1, r3
 800a39c:	4293      	cmp	r3, r2
 800a39e:	f040 849c 	bne.w	800acda <__ieee754_pow+0x9f2>
 800a3a2:	f001 0101 	and.w	r1, r1, #1
 800a3a6:	f1c1 0302 	rsb	r3, r1, #2
 800a3aa:	9304      	str	r3, [sp, #16]
 800a3ac:	b182      	cbz	r2, 800a3d0 <__ieee754_pow+0xe8>
 800a3ae:	e05f      	b.n	800a470 <__ieee754_pow+0x188>
 800a3b0:	2a00      	cmp	r2, #0
 800a3b2:	d15b      	bne.n	800a46c <__ieee754_pow+0x184>
 800a3b4:	f1c3 0314 	rsb	r3, r3, #20
 800a3b8:	fa48 f103 	asr.w	r1, r8, r3
 800a3bc:	fa01 f303 	lsl.w	r3, r1, r3
 800a3c0:	4543      	cmp	r3, r8
 800a3c2:	f040 8487 	bne.w	800acd4 <__ieee754_pow+0x9ec>
 800a3c6:	f001 0101 	and.w	r1, r1, #1
 800a3ca:	f1c1 0302 	rsb	r3, r1, #2
 800a3ce:	9304      	str	r3, [sp, #16]
 800a3d0:	4b5c      	ldr	r3, [pc, #368]	; (800a544 <__ieee754_pow+0x25c>)
 800a3d2:	4598      	cmp	r8, r3
 800a3d4:	d132      	bne.n	800a43c <__ieee754_pow+0x154>
 800a3d6:	f1b9 0f00 	cmp.w	r9, #0
 800a3da:	f280 8477 	bge.w	800accc <__ieee754_pow+0x9e4>
 800a3de:	4959      	ldr	r1, [pc, #356]	; (800a544 <__ieee754_pow+0x25c>)
 800a3e0:	4632      	mov	r2, r6
 800a3e2:	463b      	mov	r3, r7
 800a3e4:	2000      	movs	r0, #0
 800a3e6:	f7f6 fa51 	bl	800088c <__aeabi_ddiv>
 800a3ea:	e79c      	b.n	800a326 <__ieee754_pow+0x3e>
 800a3ec:	2300      	movs	r3, #0
 800a3ee:	9304      	str	r3, [sp, #16]
 800a3f0:	2a00      	cmp	r2, #0
 800a3f2:	d13d      	bne.n	800a470 <__ieee754_pow+0x188>
 800a3f4:	4b51      	ldr	r3, [pc, #324]	; (800a53c <__ieee754_pow+0x254>)
 800a3f6:	4598      	cmp	r8, r3
 800a3f8:	d1ea      	bne.n	800a3d0 <__ieee754_pow+0xe8>
 800a3fa:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 800a3fe:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800a402:	ea53 030a 	orrs.w	r3, r3, sl
 800a406:	f000 8459 	beq.w	800acbc <__ieee754_pow+0x9d4>
 800a40a:	4b4f      	ldr	r3, [pc, #316]	; (800a548 <__ieee754_pow+0x260>)
 800a40c:	429c      	cmp	r4, r3
 800a40e:	dd08      	ble.n	800a422 <__ieee754_pow+0x13a>
 800a410:	f1b9 0f00 	cmp.w	r9, #0
 800a414:	f2c0 8456 	blt.w	800acc4 <__ieee754_pow+0x9dc>
 800a418:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a41c:	e783      	b.n	800a326 <__ieee754_pow+0x3e>
 800a41e:	2302      	movs	r3, #2
 800a420:	e7e5      	b.n	800a3ee <__ieee754_pow+0x106>
 800a422:	f1b9 0f00 	cmp.w	r9, #0
 800a426:	f04f 0000 	mov.w	r0, #0
 800a42a:	f04f 0100 	mov.w	r1, #0
 800a42e:	f6bf af7a 	bge.w	800a326 <__ieee754_pow+0x3e>
 800a432:	e9dd 0300 	ldrd	r0, r3, [sp]
 800a436:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800a43a:	e774      	b.n	800a326 <__ieee754_pow+0x3e>
 800a43c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 800a440:	d106      	bne.n	800a450 <__ieee754_pow+0x168>
 800a442:	4632      	mov	r2, r6
 800a444:	463b      	mov	r3, r7
 800a446:	4630      	mov	r0, r6
 800a448:	4639      	mov	r1, r7
 800a44a:	f7f6 f8f5 	bl	8000638 <__aeabi_dmul>
 800a44e:	e76a      	b.n	800a326 <__ieee754_pow+0x3e>
 800a450:	4b3e      	ldr	r3, [pc, #248]	; (800a54c <__ieee754_pow+0x264>)
 800a452:	4599      	cmp	r9, r3
 800a454:	d10c      	bne.n	800a470 <__ieee754_pow+0x188>
 800a456:	2d00      	cmp	r5, #0
 800a458:	db0a      	blt.n	800a470 <__ieee754_pow+0x188>
 800a45a:	ec47 6b10 	vmov	d0, r6, r7
 800a45e:	b009      	add	sp, #36	; 0x24
 800a460:	ecbd 8b06 	vpop	{d8-d10}
 800a464:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a468:	f7ff bd52 	b.w	8009f10 <__ieee754_sqrt>
 800a46c:	2300      	movs	r3, #0
 800a46e:	9304      	str	r3, [sp, #16]
 800a470:	ec47 6b10 	vmov	d0, r6, r7
 800a474:	f7ff fd38 	bl	8009ee8 <fabs>
 800a478:	ec51 0b10 	vmov	r0, r1, d0
 800a47c:	f1ba 0f00 	cmp.w	sl, #0
 800a480:	d129      	bne.n	800a4d6 <__ieee754_pow+0x1ee>
 800a482:	b124      	cbz	r4, 800a48e <__ieee754_pow+0x1a6>
 800a484:	4b2f      	ldr	r3, [pc, #188]	; (800a544 <__ieee754_pow+0x25c>)
 800a486:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800a48a:	429a      	cmp	r2, r3
 800a48c:	d123      	bne.n	800a4d6 <__ieee754_pow+0x1ee>
 800a48e:	f1b9 0f00 	cmp.w	r9, #0
 800a492:	da05      	bge.n	800a4a0 <__ieee754_pow+0x1b8>
 800a494:	4602      	mov	r2, r0
 800a496:	460b      	mov	r3, r1
 800a498:	2000      	movs	r0, #0
 800a49a:	492a      	ldr	r1, [pc, #168]	; (800a544 <__ieee754_pow+0x25c>)
 800a49c:	f7f6 f9f6 	bl	800088c <__aeabi_ddiv>
 800a4a0:	2d00      	cmp	r5, #0
 800a4a2:	f6bf af40 	bge.w	800a326 <__ieee754_pow+0x3e>
 800a4a6:	9b04      	ldr	r3, [sp, #16]
 800a4a8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 800a4ac:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a4b0:	431c      	orrs	r4, r3
 800a4b2:	d108      	bne.n	800a4c6 <__ieee754_pow+0x1de>
 800a4b4:	4602      	mov	r2, r0
 800a4b6:	460b      	mov	r3, r1
 800a4b8:	4610      	mov	r0, r2
 800a4ba:	4619      	mov	r1, r3
 800a4bc:	f7f5 ff04 	bl	80002c8 <__aeabi_dsub>
 800a4c0:	4602      	mov	r2, r0
 800a4c2:	460b      	mov	r3, r1
 800a4c4:	e78f      	b.n	800a3e6 <__ieee754_pow+0xfe>
 800a4c6:	9b04      	ldr	r3, [sp, #16]
 800a4c8:	2b01      	cmp	r3, #1
 800a4ca:	f47f af2c 	bne.w	800a326 <__ieee754_pow+0x3e>
 800a4ce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a4d2:	4619      	mov	r1, r3
 800a4d4:	e727      	b.n	800a326 <__ieee754_pow+0x3e>
 800a4d6:	0feb      	lsrs	r3, r5, #31
 800a4d8:	3b01      	subs	r3, #1
 800a4da:	9306      	str	r3, [sp, #24]
 800a4dc:	9a06      	ldr	r2, [sp, #24]
 800a4de:	9b04      	ldr	r3, [sp, #16]
 800a4e0:	4313      	orrs	r3, r2
 800a4e2:	d102      	bne.n	800a4ea <__ieee754_pow+0x202>
 800a4e4:	4632      	mov	r2, r6
 800a4e6:	463b      	mov	r3, r7
 800a4e8:	e7e6      	b.n	800a4b8 <__ieee754_pow+0x1d0>
 800a4ea:	4b19      	ldr	r3, [pc, #100]	; (800a550 <__ieee754_pow+0x268>)
 800a4ec:	4598      	cmp	r8, r3
 800a4ee:	f340 80fb 	ble.w	800a6e8 <__ieee754_pow+0x400>
 800a4f2:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800a4f6:	4598      	cmp	r8, r3
 800a4f8:	4b13      	ldr	r3, [pc, #76]	; (800a548 <__ieee754_pow+0x260>)
 800a4fa:	dd0c      	ble.n	800a516 <__ieee754_pow+0x22e>
 800a4fc:	429c      	cmp	r4, r3
 800a4fe:	dc0f      	bgt.n	800a520 <__ieee754_pow+0x238>
 800a500:	f1b9 0f00 	cmp.w	r9, #0
 800a504:	da0f      	bge.n	800a526 <__ieee754_pow+0x23e>
 800a506:	2000      	movs	r0, #0
 800a508:	b009      	add	sp, #36	; 0x24
 800a50a:	ecbd 8b06 	vpop	{d8-d10}
 800a50e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a512:	f000 bcba 	b.w	800ae8a <__math_oflow>
 800a516:	429c      	cmp	r4, r3
 800a518:	dbf2      	blt.n	800a500 <__ieee754_pow+0x218>
 800a51a:	4b0a      	ldr	r3, [pc, #40]	; (800a544 <__ieee754_pow+0x25c>)
 800a51c:	429c      	cmp	r4, r3
 800a51e:	dd19      	ble.n	800a554 <__ieee754_pow+0x26c>
 800a520:	f1b9 0f00 	cmp.w	r9, #0
 800a524:	dcef      	bgt.n	800a506 <__ieee754_pow+0x21e>
 800a526:	2000      	movs	r0, #0
 800a528:	b009      	add	sp, #36	; 0x24
 800a52a:	ecbd 8b06 	vpop	{d8-d10}
 800a52e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a532:	f000 bca1 	b.w	800ae78 <__math_uflow>
 800a536:	bf00      	nop
 800a538:	fff00000 	.word	0xfff00000
 800a53c:	7ff00000 	.word	0x7ff00000
 800a540:	433fffff 	.word	0x433fffff
 800a544:	3ff00000 	.word	0x3ff00000
 800a548:	3fefffff 	.word	0x3fefffff
 800a54c:	3fe00000 	.word	0x3fe00000
 800a550:	41e00000 	.word	0x41e00000
 800a554:	4b60      	ldr	r3, [pc, #384]	; (800a6d8 <__ieee754_pow+0x3f0>)
 800a556:	2200      	movs	r2, #0
 800a558:	f7f5 feb6 	bl	80002c8 <__aeabi_dsub>
 800a55c:	a354      	add	r3, pc, #336	; (adr r3, 800a6b0 <__ieee754_pow+0x3c8>)
 800a55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a562:	4604      	mov	r4, r0
 800a564:	460d      	mov	r5, r1
 800a566:	f7f6 f867 	bl	8000638 <__aeabi_dmul>
 800a56a:	a353      	add	r3, pc, #332	; (adr r3, 800a6b8 <__ieee754_pow+0x3d0>)
 800a56c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a570:	4606      	mov	r6, r0
 800a572:	460f      	mov	r7, r1
 800a574:	4620      	mov	r0, r4
 800a576:	4629      	mov	r1, r5
 800a578:	f7f6 f85e 	bl	8000638 <__aeabi_dmul>
 800a57c:	4b57      	ldr	r3, [pc, #348]	; (800a6dc <__ieee754_pow+0x3f4>)
 800a57e:	4682      	mov	sl, r0
 800a580:	468b      	mov	fp, r1
 800a582:	2200      	movs	r2, #0
 800a584:	4620      	mov	r0, r4
 800a586:	4629      	mov	r1, r5
 800a588:	f7f6 f856 	bl	8000638 <__aeabi_dmul>
 800a58c:	4602      	mov	r2, r0
 800a58e:	460b      	mov	r3, r1
 800a590:	a14b      	add	r1, pc, #300	; (adr r1, 800a6c0 <__ieee754_pow+0x3d8>)
 800a592:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a596:	f7f5 fe97 	bl	80002c8 <__aeabi_dsub>
 800a59a:	4622      	mov	r2, r4
 800a59c:	462b      	mov	r3, r5
 800a59e:	f7f6 f84b 	bl	8000638 <__aeabi_dmul>
 800a5a2:	4602      	mov	r2, r0
 800a5a4:	460b      	mov	r3, r1
 800a5a6:	2000      	movs	r0, #0
 800a5a8:	494d      	ldr	r1, [pc, #308]	; (800a6e0 <__ieee754_pow+0x3f8>)
 800a5aa:	f7f5 fe8d 	bl	80002c8 <__aeabi_dsub>
 800a5ae:	4622      	mov	r2, r4
 800a5b0:	4680      	mov	r8, r0
 800a5b2:	4689      	mov	r9, r1
 800a5b4:	462b      	mov	r3, r5
 800a5b6:	4620      	mov	r0, r4
 800a5b8:	4629      	mov	r1, r5
 800a5ba:	f7f6 f83d 	bl	8000638 <__aeabi_dmul>
 800a5be:	4602      	mov	r2, r0
 800a5c0:	460b      	mov	r3, r1
 800a5c2:	4640      	mov	r0, r8
 800a5c4:	4649      	mov	r1, r9
 800a5c6:	f7f6 f837 	bl	8000638 <__aeabi_dmul>
 800a5ca:	a33f      	add	r3, pc, #252	; (adr r3, 800a6c8 <__ieee754_pow+0x3e0>)
 800a5cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a5d0:	f7f6 f832 	bl	8000638 <__aeabi_dmul>
 800a5d4:	4602      	mov	r2, r0
 800a5d6:	460b      	mov	r3, r1
 800a5d8:	4650      	mov	r0, sl
 800a5da:	4659      	mov	r1, fp
 800a5dc:	f7f5 fe74 	bl	80002c8 <__aeabi_dsub>
 800a5e0:	4602      	mov	r2, r0
 800a5e2:	460b      	mov	r3, r1
 800a5e4:	4680      	mov	r8, r0
 800a5e6:	4689      	mov	r9, r1
 800a5e8:	4630      	mov	r0, r6
 800a5ea:	4639      	mov	r1, r7
 800a5ec:	f7f5 fe6e 	bl	80002cc <__adddf3>
 800a5f0:	2000      	movs	r0, #0
 800a5f2:	4632      	mov	r2, r6
 800a5f4:	463b      	mov	r3, r7
 800a5f6:	4604      	mov	r4, r0
 800a5f8:	460d      	mov	r5, r1
 800a5fa:	f7f5 fe65 	bl	80002c8 <__aeabi_dsub>
 800a5fe:	4602      	mov	r2, r0
 800a600:	460b      	mov	r3, r1
 800a602:	4640      	mov	r0, r8
 800a604:	4649      	mov	r1, r9
 800a606:	f7f5 fe5f 	bl	80002c8 <__aeabi_dsub>
 800a60a:	9b04      	ldr	r3, [sp, #16]
 800a60c:	9a06      	ldr	r2, [sp, #24]
 800a60e:	3b01      	subs	r3, #1
 800a610:	4313      	orrs	r3, r2
 800a612:	4682      	mov	sl, r0
 800a614:	468b      	mov	fp, r1
 800a616:	f040 81e7 	bne.w	800a9e8 <__ieee754_pow+0x700>
 800a61a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 800a6d0 <__ieee754_pow+0x3e8>
 800a61e:	eeb0 8a47 	vmov.f32	s16, s14
 800a622:	eef0 8a67 	vmov.f32	s17, s15
 800a626:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a62a:	2600      	movs	r6, #0
 800a62c:	4632      	mov	r2, r6
 800a62e:	463b      	mov	r3, r7
 800a630:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a634:	f7f5 fe48 	bl	80002c8 <__aeabi_dsub>
 800a638:	4622      	mov	r2, r4
 800a63a:	462b      	mov	r3, r5
 800a63c:	f7f5 fffc 	bl	8000638 <__aeabi_dmul>
 800a640:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a644:	4680      	mov	r8, r0
 800a646:	4689      	mov	r9, r1
 800a648:	4650      	mov	r0, sl
 800a64a:	4659      	mov	r1, fp
 800a64c:	f7f5 fff4 	bl	8000638 <__aeabi_dmul>
 800a650:	4602      	mov	r2, r0
 800a652:	460b      	mov	r3, r1
 800a654:	4640      	mov	r0, r8
 800a656:	4649      	mov	r1, r9
 800a658:	f7f5 fe38 	bl	80002cc <__adddf3>
 800a65c:	4632      	mov	r2, r6
 800a65e:	463b      	mov	r3, r7
 800a660:	4680      	mov	r8, r0
 800a662:	4689      	mov	r9, r1
 800a664:	4620      	mov	r0, r4
 800a666:	4629      	mov	r1, r5
 800a668:	f7f5 ffe6 	bl	8000638 <__aeabi_dmul>
 800a66c:	460b      	mov	r3, r1
 800a66e:	4604      	mov	r4, r0
 800a670:	460d      	mov	r5, r1
 800a672:	4602      	mov	r2, r0
 800a674:	4649      	mov	r1, r9
 800a676:	4640      	mov	r0, r8
 800a678:	f7f5 fe28 	bl	80002cc <__adddf3>
 800a67c:	4b19      	ldr	r3, [pc, #100]	; (800a6e4 <__ieee754_pow+0x3fc>)
 800a67e:	4299      	cmp	r1, r3
 800a680:	ec45 4b19 	vmov	d9, r4, r5
 800a684:	4606      	mov	r6, r0
 800a686:	460f      	mov	r7, r1
 800a688:	468b      	mov	fp, r1
 800a68a:	f340 82f0 	ble.w	800ac6e <__ieee754_pow+0x986>
 800a68e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 800a692:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 800a696:	4303      	orrs	r3, r0
 800a698:	f000 81e4 	beq.w	800aa64 <__ieee754_pow+0x77c>
 800a69c:	ec51 0b18 	vmov	r0, r1, d8
 800a6a0:	2200      	movs	r2, #0
 800a6a2:	2300      	movs	r3, #0
 800a6a4:	f7f6 fa3a 	bl	8000b1c <__aeabi_dcmplt>
 800a6a8:	3800      	subs	r0, #0
 800a6aa:	bf18      	it	ne
 800a6ac:	2001      	movne	r0, #1
 800a6ae:	e72b      	b.n	800a508 <__ieee754_pow+0x220>
 800a6b0:	60000000 	.word	0x60000000
 800a6b4:	3ff71547 	.word	0x3ff71547
 800a6b8:	f85ddf44 	.word	0xf85ddf44
 800a6bc:	3e54ae0b 	.word	0x3e54ae0b
 800a6c0:	55555555 	.word	0x55555555
 800a6c4:	3fd55555 	.word	0x3fd55555
 800a6c8:	652b82fe 	.word	0x652b82fe
 800a6cc:	3ff71547 	.word	0x3ff71547
 800a6d0:	00000000 	.word	0x00000000
 800a6d4:	bff00000 	.word	0xbff00000
 800a6d8:	3ff00000 	.word	0x3ff00000
 800a6dc:	3fd00000 	.word	0x3fd00000
 800a6e0:	3fe00000 	.word	0x3fe00000
 800a6e4:	408fffff 	.word	0x408fffff
 800a6e8:	4bd5      	ldr	r3, [pc, #852]	; (800aa40 <__ieee754_pow+0x758>)
 800a6ea:	402b      	ands	r3, r5
 800a6ec:	2200      	movs	r2, #0
 800a6ee:	b92b      	cbnz	r3, 800a6fc <__ieee754_pow+0x414>
 800a6f0:	4bd4      	ldr	r3, [pc, #848]	; (800aa44 <__ieee754_pow+0x75c>)
 800a6f2:	f7f5 ffa1 	bl	8000638 <__aeabi_dmul>
 800a6f6:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a6fa:	460c      	mov	r4, r1
 800a6fc:	1523      	asrs	r3, r4, #20
 800a6fe:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a702:	4413      	add	r3, r2
 800a704:	9305      	str	r3, [sp, #20]
 800a706:	4bd0      	ldr	r3, [pc, #832]	; (800aa48 <__ieee754_pow+0x760>)
 800a708:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a70c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a710:	429c      	cmp	r4, r3
 800a712:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a716:	dd08      	ble.n	800a72a <__ieee754_pow+0x442>
 800a718:	4bcc      	ldr	r3, [pc, #816]	; (800aa4c <__ieee754_pow+0x764>)
 800a71a:	429c      	cmp	r4, r3
 800a71c:	f340 8162 	ble.w	800a9e4 <__ieee754_pow+0x6fc>
 800a720:	9b05      	ldr	r3, [sp, #20]
 800a722:	3301      	adds	r3, #1
 800a724:	9305      	str	r3, [sp, #20]
 800a726:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a72a:	2400      	movs	r4, #0
 800a72c:	00e3      	lsls	r3, r4, #3
 800a72e:	9307      	str	r3, [sp, #28]
 800a730:	4bc7      	ldr	r3, [pc, #796]	; (800aa50 <__ieee754_pow+0x768>)
 800a732:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a736:	ed93 7b00 	vldr	d7, [r3]
 800a73a:	4629      	mov	r1, r5
 800a73c:	ec53 2b17 	vmov	r2, r3, d7
 800a740:	eeb0 9a47 	vmov.f32	s18, s14
 800a744:	eef0 9a67 	vmov.f32	s19, s15
 800a748:	4682      	mov	sl, r0
 800a74a:	f7f5 fdbd 	bl	80002c8 <__aeabi_dsub>
 800a74e:	4652      	mov	r2, sl
 800a750:	4606      	mov	r6, r0
 800a752:	460f      	mov	r7, r1
 800a754:	462b      	mov	r3, r5
 800a756:	ec51 0b19 	vmov	r0, r1, d9
 800a75a:	f7f5 fdb7 	bl	80002cc <__adddf3>
 800a75e:	4602      	mov	r2, r0
 800a760:	460b      	mov	r3, r1
 800a762:	2000      	movs	r0, #0
 800a764:	49bb      	ldr	r1, [pc, #748]	; (800aa54 <__ieee754_pow+0x76c>)
 800a766:	f7f6 f891 	bl	800088c <__aeabi_ddiv>
 800a76a:	ec41 0b1a 	vmov	d10, r0, r1
 800a76e:	4602      	mov	r2, r0
 800a770:	460b      	mov	r3, r1
 800a772:	4630      	mov	r0, r6
 800a774:	4639      	mov	r1, r7
 800a776:	f7f5 ff5f 	bl	8000638 <__aeabi_dmul>
 800a77a:	2300      	movs	r3, #0
 800a77c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a780:	9302      	str	r3, [sp, #8]
 800a782:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a786:	46ab      	mov	fp, r5
 800a788:	106d      	asrs	r5, r5, #1
 800a78a:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a78e:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a792:	ec41 0b18 	vmov	d8, r0, r1
 800a796:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a79a:	2200      	movs	r2, #0
 800a79c:	4640      	mov	r0, r8
 800a79e:	4649      	mov	r1, r9
 800a7a0:	4614      	mov	r4, r2
 800a7a2:	461d      	mov	r5, r3
 800a7a4:	f7f5 ff48 	bl	8000638 <__aeabi_dmul>
 800a7a8:	4602      	mov	r2, r0
 800a7aa:	460b      	mov	r3, r1
 800a7ac:	4630      	mov	r0, r6
 800a7ae:	4639      	mov	r1, r7
 800a7b0:	f7f5 fd8a 	bl	80002c8 <__aeabi_dsub>
 800a7b4:	ec53 2b19 	vmov	r2, r3, d9
 800a7b8:	4606      	mov	r6, r0
 800a7ba:	460f      	mov	r7, r1
 800a7bc:	4620      	mov	r0, r4
 800a7be:	4629      	mov	r1, r5
 800a7c0:	f7f5 fd82 	bl	80002c8 <__aeabi_dsub>
 800a7c4:	4602      	mov	r2, r0
 800a7c6:	460b      	mov	r3, r1
 800a7c8:	4650      	mov	r0, sl
 800a7ca:	4659      	mov	r1, fp
 800a7cc:	f7f5 fd7c 	bl	80002c8 <__aeabi_dsub>
 800a7d0:	4642      	mov	r2, r8
 800a7d2:	464b      	mov	r3, r9
 800a7d4:	f7f5 ff30 	bl	8000638 <__aeabi_dmul>
 800a7d8:	4602      	mov	r2, r0
 800a7da:	460b      	mov	r3, r1
 800a7dc:	4630      	mov	r0, r6
 800a7de:	4639      	mov	r1, r7
 800a7e0:	f7f5 fd72 	bl	80002c8 <__aeabi_dsub>
 800a7e4:	ec53 2b1a 	vmov	r2, r3, d10
 800a7e8:	f7f5 ff26 	bl	8000638 <__aeabi_dmul>
 800a7ec:	ec53 2b18 	vmov	r2, r3, d8
 800a7f0:	ec41 0b19 	vmov	d9, r0, r1
 800a7f4:	ec51 0b18 	vmov	r0, r1, d8
 800a7f8:	f7f5 ff1e 	bl	8000638 <__aeabi_dmul>
 800a7fc:	a37c      	add	r3, pc, #496	; (adr r3, 800a9f0 <__ieee754_pow+0x708>)
 800a7fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a802:	4604      	mov	r4, r0
 800a804:	460d      	mov	r5, r1
 800a806:	f7f5 ff17 	bl	8000638 <__aeabi_dmul>
 800a80a:	a37b      	add	r3, pc, #492	; (adr r3, 800a9f8 <__ieee754_pow+0x710>)
 800a80c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a810:	f7f5 fd5c 	bl	80002cc <__adddf3>
 800a814:	4622      	mov	r2, r4
 800a816:	462b      	mov	r3, r5
 800a818:	f7f5 ff0e 	bl	8000638 <__aeabi_dmul>
 800a81c:	a378      	add	r3, pc, #480	; (adr r3, 800aa00 <__ieee754_pow+0x718>)
 800a81e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a822:	f7f5 fd53 	bl	80002cc <__adddf3>
 800a826:	4622      	mov	r2, r4
 800a828:	462b      	mov	r3, r5
 800a82a:	f7f5 ff05 	bl	8000638 <__aeabi_dmul>
 800a82e:	a376      	add	r3, pc, #472	; (adr r3, 800aa08 <__ieee754_pow+0x720>)
 800a830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a834:	f7f5 fd4a 	bl	80002cc <__adddf3>
 800a838:	4622      	mov	r2, r4
 800a83a:	462b      	mov	r3, r5
 800a83c:	f7f5 fefc 	bl	8000638 <__aeabi_dmul>
 800a840:	a373      	add	r3, pc, #460	; (adr r3, 800aa10 <__ieee754_pow+0x728>)
 800a842:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a846:	f7f5 fd41 	bl	80002cc <__adddf3>
 800a84a:	4622      	mov	r2, r4
 800a84c:	462b      	mov	r3, r5
 800a84e:	f7f5 fef3 	bl	8000638 <__aeabi_dmul>
 800a852:	a371      	add	r3, pc, #452	; (adr r3, 800aa18 <__ieee754_pow+0x730>)
 800a854:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a858:	f7f5 fd38 	bl	80002cc <__adddf3>
 800a85c:	4622      	mov	r2, r4
 800a85e:	4606      	mov	r6, r0
 800a860:	460f      	mov	r7, r1
 800a862:	462b      	mov	r3, r5
 800a864:	4620      	mov	r0, r4
 800a866:	4629      	mov	r1, r5
 800a868:	f7f5 fee6 	bl	8000638 <__aeabi_dmul>
 800a86c:	4602      	mov	r2, r0
 800a86e:	460b      	mov	r3, r1
 800a870:	4630      	mov	r0, r6
 800a872:	4639      	mov	r1, r7
 800a874:	f7f5 fee0 	bl	8000638 <__aeabi_dmul>
 800a878:	4642      	mov	r2, r8
 800a87a:	4604      	mov	r4, r0
 800a87c:	460d      	mov	r5, r1
 800a87e:	464b      	mov	r3, r9
 800a880:	ec51 0b18 	vmov	r0, r1, d8
 800a884:	f7f5 fd22 	bl	80002cc <__adddf3>
 800a888:	ec53 2b19 	vmov	r2, r3, d9
 800a88c:	f7f5 fed4 	bl	8000638 <__aeabi_dmul>
 800a890:	4622      	mov	r2, r4
 800a892:	462b      	mov	r3, r5
 800a894:	f7f5 fd1a 	bl	80002cc <__adddf3>
 800a898:	4642      	mov	r2, r8
 800a89a:	4682      	mov	sl, r0
 800a89c:	468b      	mov	fp, r1
 800a89e:	464b      	mov	r3, r9
 800a8a0:	4640      	mov	r0, r8
 800a8a2:	4649      	mov	r1, r9
 800a8a4:	f7f5 fec8 	bl	8000638 <__aeabi_dmul>
 800a8a8:	4b6b      	ldr	r3, [pc, #428]	; (800aa58 <__ieee754_pow+0x770>)
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	4606      	mov	r6, r0
 800a8ae:	460f      	mov	r7, r1
 800a8b0:	f7f5 fd0c 	bl	80002cc <__adddf3>
 800a8b4:	4652      	mov	r2, sl
 800a8b6:	465b      	mov	r3, fp
 800a8b8:	f7f5 fd08 	bl	80002cc <__adddf3>
 800a8bc:	2000      	movs	r0, #0
 800a8be:	4604      	mov	r4, r0
 800a8c0:	460d      	mov	r5, r1
 800a8c2:	4602      	mov	r2, r0
 800a8c4:	460b      	mov	r3, r1
 800a8c6:	4640      	mov	r0, r8
 800a8c8:	4649      	mov	r1, r9
 800a8ca:	f7f5 feb5 	bl	8000638 <__aeabi_dmul>
 800a8ce:	4b62      	ldr	r3, [pc, #392]	; (800aa58 <__ieee754_pow+0x770>)
 800a8d0:	4680      	mov	r8, r0
 800a8d2:	4689      	mov	r9, r1
 800a8d4:	2200      	movs	r2, #0
 800a8d6:	4620      	mov	r0, r4
 800a8d8:	4629      	mov	r1, r5
 800a8da:	f7f5 fcf5 	bl	80002c8 <__aeabi_dsub>
 800a8de:	4632      	mov	r2, r6
 800a8e0:	463b      	mov	r3, r7
 800a8e2:	f7f5 fcf1 	bl	80002c8 <__aeabi_dsub>
 800a8e6:	4602      	mov	r2, r0
 800a8e8:	460b      	mov	r3, r1
 800a8ea:	4650      	mov	r0, sl
 800a8ec:	4659      	mov	r1, fp
 800a8ee:	f7f5 fceb 	bl	80002c8 <__aeabi_dsub>
 800a8f2:	ec53 2b18 	vmov	r2, r3, d8
 800a8f6:	f7f5 fe9f 	bl	8000638 <__aeabi_dmul>
 800a8fa:	4622      	mov	r2, r4
 800a8fc:	4606      	mov	r6, r0
 800a8fe:	460f      	mov	r7, r1
 800a900:	462b      	mov	r3, r5
 800a902:	ec51 0b19 	vmov	r0, r1, d9
 800a906:	f7f5 fe97 	bl	8000638 <__aeabi_dmul>
 800a90a:	4602      	mov	r2, r0
 800a90c:	460b      	mov	r3, r1
 800a90e:	4630      	mov	r0, r6
 800a910:	4639      	mov	r1, r7
 800a912:	f7f5 fcdb 	bl	80002cc <__adddf3>
 800a916:	4606      	mov	r6, r0
 800a918:	460f      	mov	r7, r1
 800a91a:	4602      	mov	r2, r0
 800a91c:	460b      	mov	r3, r1
 800a91e:	4640      	mov	r0, r8
 800a920:	4649      	mov	r1, r9
 800a922:	f7f5 fcd3 	bl	80002cc <__adddf3>
 800a926:	a33e      	add	r3, pc, #248	; (adr r3, 800aa20 <__ieee754_pow+0x738>)
 800a928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a92c:	2000      	movs	r0, #0
 800a92e:	4604      	mov	r4, r0
 800a930:	460d      	mov	r5, r1
 800a932:	f7f5 fe81 	bl	8000638 <__aeabi_dmul>
 800a936:	4642      	mov	r2, r8
 800a938:	ec41 0b18 	vmov	d8, r0, r1
 800a93c:	464b      	mov	r3, r9
 800a93e:	4620      	mov	r0, r4
 800a940:	4629      	mov	r1, r5
 800a942:	f7f5 fcc1 	bl	80002c8 <__aeabi_dsub>
 800a946:	4602      	mov	r2, r0
 800a948:	460b      	mov	r3, r1
 800a94a:	4630      	mov	r0, r6
 800a94c:	4639      	mov	r1, r7
 800a94e:	f7f5 fcbb 	bl	80002c8 <__aeabi_dsub>
 800a952:	a335      	add	r3, pc, #212	; (adr r3, 800aa28 <__ieee754_pow+0x740>)
 800a954:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a958:	f7f5 fe6e 	bl	8000638 <__aeabi_dmul>
 800a95c:	a334      	add	r3, pc, #208	; (adr r3, 800aa30 <__ieee754_pow+0x748>)
 800a95e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a962:	4606      	mov	r6, r0
 800a964:	460f      	mov	r7, r1
 800a966:	4620      	mov	r0, r4
 800a968:	4629      	mov	r1, r5
 800a96a:	f7f5 fe65 	bl	8000638 <__aeabi_dmul>
 800a96e:	4602      	mov	r2, r0
 800a970:	460b      	mov	r3, r1
 800a972:	4630      	mov	r0, r6
 800a974:	4639      	mov	r1, r7
 800a976:	f7f5 fca9 	bl	80002cc <__adddf3>
 800a97a:	9a07      	ldr	r2, [sp, #28]
 800a97c:	4b37      	ldr	r3, [pc, #220]	; (800aa5c <__ieee754_pow+0x774>)
 800a97e:	4413      	add	r3, r2
 800a980:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a984:	f7f5 fca2 	bl	80002cc <__adddf3>
 800a988:	4682      	mov	sl, r0
 800a98a:	9805      	ldr	r0, [sp, #20]
 800a98c:	468b      	mov	fp, r1
 800a98e:	f7f5 fde9 	bl	8000564 <__aeabi_i2d>
 800a992:	9a07      	ldr	r2, [sp, #28]
 800a994:	4b32      	ldr	r3, [pc, #200]	; (800aa60 <__ieee754_pow+0x778>)
 800a996:	4413      	add	r3, r2
 800a998:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a99c:	4606      	mov	r6, r0
 800a99e:	460f      	mov	r7, r1
 800a9a0:	4652      	mov	r2, sl
 800a9a2:	465b      	mov	r3, fp
 800a9a4:	ec51 0b18 	vmov	r0, r1, d8
 800a9a8:	f7f5 fc90 	bl	80002cc <__adddf3>
 800a9ac:	4642      	mov	r2, r8
 800a9ae:	464b      	mov	r3, r9
 800a9b0:	f7f5 fc8c 	bl	80002cc <__adddf3>
 800a9b4:	4632      	mov	r2, r6
 800a9b6:	463b      	mov	r3, r7
 800a9b8:	f7f5 fc88 	bl	80002cc <__adddf3>
 800a9bc:	2000      	movs	r0, #0
 800a9be:	4632      	mov	r2, r6
 800a9c0:	463b      	mov	r3, r7
 800a9c2:	4604      	mov	r4, r0
 800a9c4:	460d      	mov	r5, r1
 800a9c6:	f7f5 fc7f 	bl	80002c8 <__aeabi_dsub>
 800a9ca:	4642      	mov	r2, r8
 800a9cc:	464b      	mov	r3, r9
 800a9ce:	f7f5 fc7b 	bl	80002c8 <__aeabi_dsub>
 800a9d2:	ec53 2b18 	vmov	r2, r3, d8
 800a9d6:	f7f5 fc77 	bl	80002c8 <__aeabi_dsub>
 800a9da:	4602      	mov	r2, r0
 800a9dc:	460b      	mov	r3, r1
 800a9de:	4650      	mov	r0, sl
 800a9e0:	4659      	mov	r1, fp
 800a9e2:	e610      	b.n	800a606 <__ieee754_pow+0x31e>
 800a9e4:	2401      	movs	r4, #1
 800a9e6:	e6a1      	b.n	800a72c <__ieee754_pow+0x444>
 800a9e8:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800aa38 <__ieee754_pow+0x750>
 800a9ec:	e617      	b.n	800a61e <__ieee754_pow+0x336>
 800a9ee:	bf00      	nop
 800a9f0:	4a454eef 	.word	0x4a454eef
 800a9f4:	3fca7e28 	.word	0x3fca7e28
 800a9f8:	93c9db65 	.word	0x93c9db65
 800a9fc:	3fcd864a 	.word	0x3fcd864a
 800aa00:	a91d4101 	.word	0xa91d4101
 800aa04:	3fd17460 	.word	0x3fd17460
 800aa08:	518f264d 	.word	0x518f264d
 800aa0c:	3fd55555 	.word	0x3fd55555
 800aa10:	db6fabff 	.word	0xdb6fabff
 800aa14:	3fdb6db6 	.word	0x3fdb6db6
 800aa18:	33333303 	.word	0x33333303
 800aa1c:	3fe33333 	.word	0x3fe33333
 800aa20:	e0000000 	.word	0xe0000000
 800aa24:	3feec709 	.word	0x3feec709
 800aa28:	dc3a03fd 	.word	0xdc3a03fd
 800aa2c:	3feec709 	.word	0x3feec709
 800aa30:	145b01f5 	.word	0x145b01f5
 800aa34:	be3e2fe0 	.word	0xbe3e2fe0
 800aa38:	00000000 	.word	0x00000000
 800aa3c:	3ff00000 	.word	0x3ff00000
 800aa40:	7ff00000 	.word	0x7ff00000
 800aa44:	43400000 	.word	0x43400000
 800aa48:	0003988e 	.word	0x0003988e
 800aa4c:	000bb679 	.word	0x000bb679
 800aa50:	0800b308 	.word	0x0800b308
 800aa54:	3ff00000 	.word	0x3ff00000
 800aa58:	40080000 	.word	0x40080000
 800aa5c:	0800b328 	.word	0x0800b328
 800aa60:	0800b318 	.word	0x0800b318
 800aa64:	a3b3      	add	r3, pc, #716	; (adr r3, 800ad34 <__ieee754_pow+0xa4c>)
 800aa66:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6a:	4640      	mov	r0, r8
 800aa6c:	4649      	mov	r1, r9
 800aa6e:	f7f5 fc2d 	bl	80002cc <__adddf3>
 800aa72:	4622      	mov	r2, r4
 800aa74:	ec41 0b1a 	vmov	d10, r0, r1
 800aa78:	462b      	mov	r3, r5
 800aa7a:	4630      	mov	r0, r6
 800aa7c:	4639      	mov	r1, r7
 800aa7e:	f7f5 fc23 	bl	80002c8 <__aeabi_dsub>
 800aa82:	4602      	mov	r2, r0
 800aa84:	460b      	mov	r3, r1
 800aa86:	ec51 0b1a 	vmov	r0, r1, d10
 800aa8a:	f7f6 f865 	bl	8000b58 <__aeabi_dcmpgt>
 800aa8e:	2800      	cmp	r0, #0
 800aa90:	f47f ae04 	bne.w	800a69c <__ieee754_pow+0x3b4>
 800aa94:	4aa2      	ldr	r2, [pc, #648]	; (800ad20 <__ieee754_pow+0xa38>)
 800aa96:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800aa9a:	4293      	cmp	r3, r2
 800aa9c:	f340 8107 	ble.w	800acae <__ieee754_pow+0x9c6>
 800aaa0:	151b      	asrs	r3, r3, #20
 800aaa2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800aaa6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800aaaa:	fa4a fa03 	asr.w	sl, sl, r3
 800aaae:	44da      	add	sl, fp
 800aab0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800aab4:	489b      	ldr	r0, [pc, #620]	; (800ad24 <__ieee754_pow+0xa3c>)
 800aab6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800aaba:	4108      	asrs	r0, r1
 800aabc:	ea00 030a 	and.w	r3, r0, sl
 800aac0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800aac4:	f1c1 0114 	rsb	r1, r1, #20
 800aac8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800aacc:	fa4a fa01 	asr.w	sl, sl, r1
 800aad0:	f1bb 0f00 	cmp.w	fp, #0
 800aad4:	f04f 0200 	mov.w	r2, #0
 800aad8:	4620      	mov	r0, r4
 800aada:	4629      	mov	r1, r5
 800aadc:	bfb8      	it	lt
 800aade:	f1ca 0a00 	rsblt	sl, sl, #0
 800aae2:	f7f5 fbf1 	bl	80002c8 <__aeabi_dsub>
 800aae6:	ec41 0b19 	vmov	d9, r0, r1
 800aaea:	4642      	mov	r2, r8
 800aaec:	464b      	mov	r3, r9
 800aaee:	ec51 0b19 	vmov	r0, r1, d9
 800aaf2:	f7f5 fbeb 	bl	80002cc <__adddf3>
 800aaf6:	a37a      	add	r3, pc, #488	; (adr r3, 800ace0 <__ieee754_pow+0x9f8>)
 800aaf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aafc:	2000      	movs	r0, #0
 800aafe:	4604      	mov	r4, r0
 800ab00:	460d      	mov	r5, r1
 800ab02:	f7f5 fd99 	bl	8000638 <__aeabi_dmul>
 800ab06:	ec53 2b19 	vmov	r2, r3, d9
 800ab0a:	4606      	mov	r6, r0
 800ab0c:	460f      	mov	r7, r1
 800ab0e:	4620      	mov	r0, r4
 800ab10:	4629      	mov	r1, r5
 800ab12:	f7f5 fbd9 	bl	80002c8 <__aeabi_dsub>
 800ab16:	4602      	mov	r2, r0
 800ab18:	460b      	mov	r3, r1
 800ab1a:	4640      	mov	r0, r8
 800ab1c:	4649      	mov	r1, r9
 800ab1e:	f7f5 fbd3 	bl	80002c8 <__aeabi_dsub>
 800ab22:	a371      	add	r3, pc, #452	; (adr r3, 800ace8 <__ieee754_pow+0xa00>)
 800ab24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab28:	f7f5 fd86 	bl	8000638 <__aeabi_dmul>
 800ab2c:	a370      	add	r3, pc, #448	; (adr r3, 800acf0 <__ieee754_pow+0xa08>)
 800ab2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab32:	4680      	mov	r8, r0
 800ab34:	4689      	mov	r9, r1
 800ab36:	4620      	mov	r0, r4
 800ab38:	4629      	mov	r1, r5
 800ab3a:	f7f5 fd7d 	bl	8000638 <__aeabi_dmul>
 800ab3e:	4602      	mov	r2, r0
 800ab40:	460b      	mov	r3, r1
 800ab42:	4640      	mov	r0, r8
 800ab44:	4649      	mov	r1, r9
 800ab46:	f7f5 fbc1 	bl	80002cc <__adddf3>
 800ab4a:	4604      	mov	r4, r0
 800ab4c:	460d      	mov	r5, r1
 800ab4e:	4602      	mov	r2, r0
 800ab50:	460b      	mov	r3, r1
 800ab52:	4630      	mov	r0, r6
 800ab54:	4639      	mov	r1, r7
 800ab56:	f7f5 fbb9 	bl	80002cc <__adddf3>
 800ab5a:	4632      	mov	r2, r6
 800ab5c:	463b      	mov	r3, r7
 800ab5e:	4680      	mov	r8, r0
 800ab60:	4689      	mov	r9, r1
 800ab62:	f7f5 fbb1 	bl	80002c8 <__aeabi_dsub>
 800ab66:	4602      	mov	r2, r0
 800ab68:	460b      	mov	r3, r1
 800ab6a:	4620      	mov	r0, r4
 800ab6c:	4629      	mov	r1, r5
 800ab6e:	f7f5 fbab 	bl	80002c8 <__aeabi_dsub>
 800ab72:	4642      	mov	r2, r8
 800ab74:	4606      	mov	r6, r0
 800ab76:	460f      	mov	r7, r1
 800ab78:	464b      	mov	r3, r9
 800ab7a:	4640      	mov	r0, r8
 800ab7c:	4649      	mov	r1, r9
 800ab7e:	f7f5 fd5b 	bl	8000638 <__aeabi_dmul>
 800ab82:	a35d      	add	r3, pc, #372	; (adr r3, 800acf8 <__ieee754_pow+0xa10>)
 800ab84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab88:	4604      	mov	r4, r0
 800ab8a:	460d      	mov	r5, r1
 800ab8c:	f7f5 fd54 	bl	8000638 <__aeabi_dmul>
 800ab90:	a35b      	add	r3, pc, #364	; (adr r3, 800ad00 <__ieee754_pow+0xa18>)
 800ab92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab96:	f7f5 fb97 	bl	80002c8 <__aeabi_dsub>
 800ab9a:	4622      	mov	r2, r4
 800ab9c:	462b      	mov	r3, r5
 800ab9e:	f7f5 fd4b 	bl	8000638 <__aeabi_dmul>
 800aba2:	a359      	add	r3, pc, #356	; (adr r3, 800ad08 <__ieee754_pow+0xa20>)
 800aba4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aba8:	f7f5 fb90 	bl	80002cc <__adddf3>
 800abac:	4622      	mov	r2, r4
 800abae:	462b      	mov	r3, r5
 800abb0:	f7f5 fd42 	bl	8000638 <__aeabi_dmul>
 800abb4:	a356      	add	r3, pc, #344	; (adr r3, 800ad10 <__ieee754_pow+0xa28>)
 800abb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abba:	f7f5 fb85 	bl	80002c8 <__aeabi_dsub>
 800abbe:	4622      	mov	r2, r4
 800abc0:	462b      	mov	r3, r5
 800abc2:	f7f5 fd39 	bl	8000638 <__aeabi_dmul>
 800abc6:	a354      	add	r3, pc, #336	; (adr r3, 800ad18 <__ieee754_pow+0xa30>)
 800abc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abcc:	f7f5 fb7e 	bl	80002cc <__adddf3>
 800abd0:	4622      	mov	r2, r4
 800abd2:	462b      	mov	r3, r5
 800abd4:	f7f5 fd30 	bl	8000638 <__aeabi_dmul>
 800abd8:	4602      	mov	r2, r0
 800abda:	460b      	mov	r3, r1
 800abdc:	4640      	mov	r0, r8
 800abde:	4649      	mov	r1, r9
 800abe0:	f7f5 fb72 	bl	80002c8 <__aeabi_dsub>
 800abe4:	4604      	mov	r4, r0
 800abe6:	460d      	mov	r5, r1
 800abe8:	4602      	mov	r2, r0
 800abea:	460b      	mov	r3, r1
 800abec:	4640      	mov	r0, r8
 800abee:	4649      	mov	r1, r9
 800abf0:	f7f5 fd22 	bl	8000638 <__aeabi_dmul>
 800abf4:	2200      	movs	r2, #0
 800abf6:	ec41 0b19 	vmov	d9, r0, r1
 800abfa:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800abfe:	4620      	mov	r0, r4
 800ac00:	4629      	mov	r1, r5
 800ac02:	f7f5 fb61 	bl	80002c8 <__aeabi_dsub>
 800ac06:	4602      	mov	r2, r0
 800ac08:	460b      	mov	r3, r1
 800ac0a:	ec51 0b19 	vmov	r0, r1, d9
 800ac0e:	f7f5 fe3d 	bl	800088c <__aeabi_ddiv>
 800ac12:	4632      	mov	r2, r6
 800ac14:	4604      	mov	r4, r0
 800ac16:	460d      	mov	r5, r1
 800ac18:	463b      	mov	r3, r7
 800ac1a:	4640      	mov	r0, r8
 800ac1c:	4649      	mov	r1, r9
 800ac1e:	f7f5 fd0b 	bl	8000638 <__aeabi_dmul>
 800ac22:	4632      	mov	r2, r6
 800ac24:	463b      	mov	r3, r7
 800ac26:	f7f5 fb51 	bl	80002cc <__adddf3>
 800ac2a:	4602      	mov	r2, r0
 800ac2c:	460b      	mov	r3, r1
 800ac2e:	4620      	mov	r0, r4
 800ac30:	4629      	mov	r1, r5
 800ac32:	f7f5 fb49 	bl	80002c8 <__aeabi_dsub>
 800ac36:	4642      	mov	r2, r8
 800ac38:	464b      	mov	r3, r9
 800ac3a:	f7f5 fb45 	bl	80002c8 <__aeabi_dsub>
 800ac3e:	460b      	mov	r3, r1
 800ac40:	4602      	mov	r2, r0
 800ac42:	4939      	ldr	r1, [pc, #228]	; (800ad28 <__ieee754_pow+0xa40>)
 800ac44:	2000      	movs	r0, #0
 800ac46:	f7f5 fb3f 	bl	80002c8 <__aeabi_dsub>
 800ac4a:	ec41 0b10 	vmov	d0, r0, r1
 800ac4e:	ee10 3a90 	vmov	r3, s1
 800ac52:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800ac56:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ac5a:	da2b      	bge.n	800acb4 <__ieee754_pow+0x9cc>
 800ac5c:	4650      	mov	r0, sl
 800ac5e:	f000 f86f 	bl	800ad40 <scalbn>
 800ac62:	ec51 0b10 	vmov	r0, r1, d0
 800ac66:	ec53 2b18 	vmov	r2, r3, d8
 800ac6a:	f7ff bbee 	b.w	800a44a <__ieee754_pow+0x162>
 800ac6e:	4b2f      	ldr	r3, [pc, #188]	; (800ad2c <__ieee754_pow+0xa44>)
 800ac70:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800ac74:	429e      	cmp	r6, r3
 800ac76:	f77f af0d 	ble.w	800aa94 <__ieee754_pow+0x7ac>
 800ac7a:	4b2d      	ldr	r3, [pc, #180]	; (800ad30 <__ieee754_pow+0xa48>)
 800ac7c:	440b      	add	r3, r1
 800ac7e:	4303      	orrs	r3, r0
 800ac80:	d009      	beq.n	800ac96 <__ieee754_pow+0x9ae>
 800ac82:	ec51 0b18 	vmov	r0, r1, d8
 800ac86:	2200      	movs	r2, #0
 800ac88:	2300      	movs	r3, #0
 800ac8a:	f7f5 ff47 	bl	8000b1c <__aeabi_dcmplt>
 800ac8e:	3800      	subs	r0, #0
 800ac90:	bf18      	it	ne
 800ac92:	2001      	movne	r0, #1
 800ac94:	e448      	b.n	800a528 <__ieee754_pow+0x240>
 800ac96:	4622      	mov	r2, r4
 800ac98:	462b      	mov	r3, r5
 800ac9a:	f7f5 fb15 	bl	80002c8 <__aeabi_dsub>
 800ac9e:	4642      	mov	r2, r8
 800aca0:	464b      	mov	r3, r9
 800aca2:	f7f5 ff4f 	bl	8000b44 <__aeabi_dcmpge>
 800aca6:	2800      	cmp	r0, #0
 800aca8:	f43f aef4 	beq.w	800aa94 <__ieee754_pow+0x7ac>
 800acac:	e7e9      	b.n	800ac82 <__ieee754_pow+0x99a>
 800acae:	f04f 0a00 	mov.w	sl, #0
 800acb2:	e71a      	b.n	800aaea <__ieee754_pow+0x802>
 800acb4:	ec51 0b10 	vmov	r0, r1, d0
 800acb8:	4619      	mov	r1, r3
 800acba:	e7d4      	b.n	800ac66 <__ieee754_pow+0x97e>
 800acbc:	491a      	ldr	r1, [pc, #104]	; (800ad28 <__ieee754_pow+0xa40>)
 800acbe:	2000      	movs	r0, #0
 800acc0:	f7ff bb31 	b.w	800a326 <__ieee754_pow+0x3e>
 800acc4:	2000      	movs	r0, #0
 800acc6:	2100      	movs	r1, #0
 800acc8:	f7ff bb2d 	b.w	800a326 <__ieee754_pow+0x3e>
 800accc:	4630      	mov	r0, r6
 800acce:	4639      	mov	r1, r7
 800acd0:	f7ff bb29 	b.w	800a326 <__ieee754_pow+0x3e>
 800acd4:	9204      	str	r2, [sp, #16]
 800acd6:	f7ff bb7b 	b.w	800a3d0 <__ieee754_pow+0xe8>
 800acda:	2300      	movs	r3, #0
 800acdc:	f7ff bb65 	b.w	800a3aa <__ieee754_pow+0xc2>
 800ace0:	00000000 	.word	0x00000000
 800ace4:	3fe62e43 	.word	0x3fe62e43
 800ace8:	fefa39ef 	.word	0xfefa39ef
 800acec:	3fe62e42 	.word	0x3fe62e42
 800acf0:	0ca86c39 	.word	0x0ca86c39
 800acf4:	be205c61 	.word	0xbe205c61
 800acf8:	72bea4d0 	.word	0x72bea4d0
 800acfc:	3e663769 	.word	0x3e663769
 800ad00:	c5d26bf1 	.word	0xc5d26bf1
 800ad04:	3ebbbd41 	.word	0x3ebbbd41
 800ad08:	af25de2c 	.word	0xaf25de2c
 800ad0c:	3f11566a 	.word	0x3f11566a
 800ad10:	16bebd93 	.word	0x16bebd93
 800ad14:	3f66c16c 	.word	0x3f66c16c
 800ad18:	5555553e 	.word	0x5555553e
 800ad1c:	3fc55555 	.word	0x3fc55555
 800ad20:	3fe00000 	.word	0x3fe00000
 800ad24:	fff00000 	.word	0xfff00000
 800ad28:	3ff00000 	.word	0x3ff00000
 800ad2c:	4090cbff 	.word	0x4090cbff
 800ad30:	3f6f3400 	.word	0x3f6f3400
 800ad34:	652b82fe 	.word	0x652b82fe
 800ad38:	3c971547 	.word	0x3c971547
 800ad3c:	00000000 	.word	0x00000000

0800ad40 <scalbn>:
 800ad40:	b570      	push	{r4, r5, r6, lr}
 800ad42:	ec55 4b10 	vmov	r4, r5, d0
 800ad46:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ad4a:	4606      	mov	r6, r0
 800ad4c:	462b      	mov	r3, r5
 800ad4e:	b999      	cbnz	r1, 800ad78 <scalbn+0x38>
 800ad50:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ad54:	4323      	orrs	r3, r4
 800ad56:	d03f      	beq.n	800add8 <scalbn+0x98>
 800ad58:	4b35      	ldr	r3, [pc, #212]	; (800ae30 <scalbn+0xf0>)
 800ad5a:	4629      	mov	r1, r5
 800ad5c:	ee10 0a10 	vmov	r0, s0
 800ad60:	2200      	movs	r2, #0
 800ad62:	f7f5 fc69 	bl	8000638 <__aeabi_dmul>
 800ad66:	4b33      	ldr	r3, [pc, #204]	; (800ae34 <scalbn+0xf4>)
 800ad68:	429e      	cmp	r6, r3
 800ad6a:	4604      	mov	r4, r0
 800ad6c:	460d      	mov	r5, r1
 800ad6e:	da10      	bge.n	800ad92 <scalbn+0x52>
 800ad70:	a327      	add	r3, pc, #156	; (adr r3, 800ae10 <scalbn+0xd0>)
 800ad72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad76:	e01f      	b.n	800adb8 <scalbn+0x78>
 800ad78:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800ad7c:	4291      	cmp	r1, r2
 800ad7e:	d10c      	bne.n	800ad9a <scalbn+0x5a>
 800ad80:	ee10 2a10 	vmov	r2, s0
 800ad84:	4620      	mov	r0, r4
 800ad86:	4629      	mov	r1, r5
 800ad88:	f7f5 faa0 	bl	80002cc <__adddf3>
 800ad8c:	4604      	mov	r4, r0
 800ad8e:	460d      	mov	r5, r1
 800ad90:	e022      	b.n	800add8 <scalbn+0x98>
 800ad92:	460b      	mov	r3, r1
 800ad94:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ad98:	3936      	subs	r1, #54	; 0x36
 800ad9a:	f24c 3250 	movw	r2, #50000	; 0xc350
 800ad9e:	4296      	cmp	r6, r2
 800ada0:	dd0d      	ble.n	800adbe <scalbn+0x7e>
 800ada2:	2d00      	cmp	r5, #0
 800ada4:	a11c      	add	r1, pc, #112	; (adr r1, 800ae18 <scalbn+0xd8>)
 800ada6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adaa:	da02      	bge.n	800adb2 <scalbn+0x72>
 800adac:	a11c      	add	r1, pc, #112	; (adr r1, 800ae20 <scalbn+0xe0>)
 800adae:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adb2:	a319      	add	r3, pc, #100	; (adr r3, 800ae18 <scalbn+0xd8>)
 800adb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800adb8:	f7f5 fc3e 	bl	8000638 <__aeabi_dmul>
 800adbc:	e7e6      	b.n	800ad8c <scalbn+0x4c>
 800adbe:	1872      	adds	r2, r6, r1
 800adc0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800adc4:	428a      	cmp	r2, r1
 800adc6:	dcec      	bgt.n	800ada2 <scalbn+0x62>
 800adc8:	2a00      	cmp	r2, #0
 800adca:	dd08      	ble.n	800adde <scalbn+0x9e>
 800adcc:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800add0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800add4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800add8:	ec45 4b10 	vmov	d0, r4, r5
 800addc:	bd70      	pop	{r4, r5, r6, pc}
 800adde:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800ade2:	da08      	bge.n	800adf6 <scalbn+0xb6>
 800ade4:	2d00      	cmp	r5, #0
 800ade6:	a10a      	add	r1, pc, #40	; (adr r1, 800ae10 <scalbn+0xd0>)
 800ade8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adec:	dac0      	bge.n	800ad70 <scalbn+0x30>
 800adee:	a10e      	add	r1, pc, #56	; (adr r1, 800ae28 <scalbn+0xe8>)
 800adf0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800adf4:	e7bc      	b.n	800ad70 <scalbn+0x30>
 800adf6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800adfa:	3236      	adds	r2, #54	; 0x36
 800adfc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800ae00:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800ae04:	4620      	mov	r0, r4
 800ae06:	4b0c      	ldr	r3, [pc, #48]	; (800ae38 <scalbn+0xf8>)
 800ae08:	2200      	movs	r2, #0
 800ae0a:	e7d5      	b.n	800adb8 <scalbn+0x78>
 800ae0c:	f3af 8000 	nop.w
 800ae10:	c2f8f359 	.word	0xc2f8f359
 800ae14:	01a56e1f 	.word	0x01a56e1f
 800ae18:	8800759c 	.word	0x8800759c
 800ae1c:	7e37e43c 	.word	0x7e37e43c
 800ae20:	8800759c 	.word	0x8800759c
 800ae24:	fe37e43c 	.word	0xfe37e43c
 800ae28:	c2f8f359 	.word	0xc2f8f359
 800ae2c:	81a56e1f 	.word	0x81a56e1f
 800ae30:	43500000 	.word	0x43500000
 800ae34:	ffff3cb0 	.word	0xffff3cb0
 800ae38:	3c900000 	.word	0x3c900000

0800ae3c <with_errno>:
 800ae3c:	b570      	push	{r4, r5, r6, lr}
 800ae3e:	4604      	mov	r4, r0
 800ae40:	460d      	mov	r5, r1
 800ae42:	4616      	mov	r6, r2
 800ae44:	f7fc ffa4 	bl	8007d90 <__errno>
 800ae48:	4629      	mov	r1, r5
 800ae4a:	6006      	str	r6, [r0, #0]
 800ae4c:	4620      	mov	r0, r4
 800ae4e:	bd70      	pop	{r4, r5, r6, pc}

0800ae50 <xflow>:
 800ae50:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ae52:	4614      	mov	r4, r2
 800ae54:	461d      	mov	r5, r3
 800ae56:	b108      	cbz	r0, 800ae5c <xflow+0xc>
 800ae58:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ae5c:	e9cd 2300 	strd	r2, r3, [sp]
 800ae60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae64:	4620      	mov	r0, r4
 800ae66:	4629      	mov	r1, r5
 800ae68:	f7f5 fbe6 	bl	8000638 <__aeabi_dmul>
 800ae6c:	2222      	movs	r2, #34	; 0x22
 800ae6e:	b003      	add	sp, #12
 800ae70:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ae74:	f7ff bfe2 	b.w	800ae3c <with_errno>

0800ae78 <__math_uflow>:
 800ae78:	b508      	push	{r3, lr}
 800ae7a:	2200      	movs	r2, #0
 800ae7c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800ae80:	f7ff ffe6 	bl	800ae50 <xflow>
 800ae84:	ec41 0b10 	vmov	d0, r0, r1
 800ae88:	bd08      	pop	{r3, pc}

0800ae8a <__math_oflow>:
 800ae8a:	b508      	push	{r3, lr}
 800ae8c:	2200      	movs	r2, #0
 800ae8e:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800ae92:	f7ff ffdd 	bl	800ae50 <xflow>
 800ae96:	ec41 0b10 	vmov	d0, r0, r1
 800ae9a:	bd08      	pop	{r3, pc}

0800ae9c <_init>:
 800ae9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae9e:	bf00      	nop
 800aea0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aea2:	bc08      	pop	{r3}
 800aea4:	469e      	mov	lr, r3
 800aea6:	4770      	bx	lr

0800aea8 <_fini>:
 800aea8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aeaa:	bf00      	nop
 800aeac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800aeae:	bc08      	pop	{r3}
 800aeb0:	469e      	mov	lr, r3
 800aeb2:	4770      	bx	lr
