m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/simulation
<<<<<<< HEAD
w1692971709
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
dC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
Z4 =======
Z5 w1692977152
R1
R2
R3
Z6 dC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/simulation
Z7 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
Z8 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd
<<<<<<< HEAD
!s110 1692972097
!i10b 1
!s108 1692972097.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R4
Z9 !s110 1692979058
!i10b 1
Z10 !s108 1692979058.000000
Z11 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
Z12 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master.vhd|
R0
<<<<<<< HEAD
DEx4 work 10 spi_master 0 22 ]ONe<EIlkR@8J8[1ZLYO`3
l68
L51
Vg6fdo;K@N5[1gK:Bha<::1
!s100 bQPV75oRBNhWOT<FK6jbU2
R4
Z13 DEx4 work 10 spi_master 0 22 kd:07Yo9WF_hK1WKJNSSl0
l69
L52
VId[2TX7NnRRgbN`L^0LkG1
!s100 ?@Y^aSFh9oDR<Q5OcX5`@1
R0
<<<<<<< HEAD
R5
R4
w1692972633
R0
<<<<<<< HEAD
8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R4
Z14 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
Z15 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd
R0
<<<<<<< HEAD
Z16 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R4
Z17 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
Z18 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/SPI_Master_CS.vhd|
R0
<<<<<<< HEAD
R16
R4
R0
<<<<<<< HEAD
R5
R4
w1692979028
R0
<<<<<<< HEAD
Z19 8C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R4
Z20 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
Z21 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd
R0
<<<<<<< HEAD
Z22 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
!s107 C:/Users/david/Desktop/WiFiHeadstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R4
Z23 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
Z24 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_CS_tb.vhd|
R0
<<<<<<< HEAD
Z25 DEx4 work 16 spi_master_cs_tb 0 22 NoQmJM;]NL9^aPUB<Sd:W1
l73
L36
VJOH64dlNz_IV6iE[@MAkm0
!s100 Yc4fA;Kd2fZlF`h<0j4We1
Z26 OW;C;10.5c;63
33
R9
!i10b 1
R10
R22
R23
R4
R25
l73
L36
VENNJ:T^Jd_YBTXJQ7RHem0
!s100 KmjOEnOD0<hPnh07]6G_K2
R26
33
!s110 1692978893
!i10b 1
!s108 1692978893.000000
R23
R24
R0
<<<<<<< HEAD
w1692910126
R1
R2
R3
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd
R4
w1692978271
R1
R2
R3
R6
Z27 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
Z28 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd
<<<<<<< HEAD
!s110 1692912444
!i10b 1
Z29 !s108 1692912444.000000
Z30 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
Z31 !s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_tb.vhd|
R4
Z32 !s110 1692978321
!i10b 1
Z33 !s108 1692978321.000000
Z34 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
Z35 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/SPI_Master_tb.vhd|
R0
<<<<<<< HEAD
R35
!i10b 1
R29
R30
R31
R4
R32
!i10b 1
R33
R34
R35
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L23
Vkd:07Yo9WF_hK1WKJNSSl0
!s100 2X1NAAgV;e]BhH7g5Gh?42
R26
33
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
Z36 o-2008 -explicit -work presynth -O0
Z37 tCvgOpt 0
R0
Artl
R1
R2
R3
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R26
33
R9
!i10b 1
R10
R11
R12
!i113 1
R36
R37
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R1
R2
R3
R6
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L45
V=]m`<BMdz_b<h5[oi6SoR2
!s100 X`A5KFc_dG<VAO`z1>Sk>1
R26
33
R9
!i10b 1
R10
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
R0
Artl
R13
R1
R2
R3
Z38 DEx4 work 13 spi_master_cs 0 22 =]m`<BMdz_b<h5[oi6SoR2
l87
L77
V=dZ9aHDMZhd_E@0B3L<DE0
!s100 GD]g]?45[46aPn:G<SRDn3
R26
33
R9
!i10b 1
R10
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R17
R18
!i113 1
R36
R37
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
R1
R2
R3
R6
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
VNoQmJM;]NL9^aPUB<Sd:W1
!s100 nz=WAG_8jPJQ7=F<gL@U73
R26
33
R9
!i10b 1
R10
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
R0
Atb
R19
R1
R2
R3
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
w1692978861
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
l0
L33
Z39 VC8_3JE?YTjdD`TFhjKR`J2
Z40 !s100 P;IGG0oj9>n6@k4f2h^EV1
R26
33
R0
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
R0
Atb
R13
R1
R2
R3
Z41 DEx4 work 13 spi_master_tb 0 22 C8_3JE?YTjdD`TFhjKR`J2
l71
L36
Vn>5N:8^m;9^WOG8k[?Yja0
!s100 KKUC<=KSz1o2TR=60HLhR2
R26
33
>>>>>>> c656511fdb31e2785184546732a954d6fef53a10
!i113 1
R36
R37
R0
Econtroller
Z42 w1694101216
R1
R2
R3
R6
Z43 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd
Z44 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd
l0
L6
V]?a]iE<<l4K`><mX[F1^U3
!s100 cNPVlKVnkef6U]ISQ6`T01
R26
33
Z45 !s110 1694101232
!i10b 1
Z46 !s108 1694101232.000000
Z47 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd|
Z48 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller.vhd|
!i113 1
R36
R37
Artl
Z49 DEx4 work 4 fifo 0 22 CYz=fc7P;;J]cEOeI2dOK0
R1
R2
R3
DEx4 work 10 controller 0 22 ]?a]iE<<l4K`><mX[F1^U3
l117
L48
V9_GNondReUMh;7W<d?T9S0
!s100 2JNoDz@F^BWgdDYbJG4<L1
R26
33
R45
!i10b 1
R46
R47
R48
!i113 1
R36
R37
Aarchitecture_controller
R49
R38
R1
R2
R3
Z50 DEx4 work 10 controller 0 22 0PN[=QecIldOVkTRn7nL`1
l92
L66
Va@;=hfOM:zO<hTn16>?MO0
!s100 0zWII_N]Bk<?z=U;i`2Tk0
R26
33
Z51 !s110 1693598361
!i10b 1
Z52 !s108 1693598361.000000
R47
R48
!i113 1
R36
R37
w1693598948
Econtroller_dual_spi
Z53 w1696624571
R1
R2
R3
R6
Z54 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Dual_SPI.vhd
Z55 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Dual_SPI.vhd
l0
L5
VhM>5d746n35OV;;Q`>Gde0
!s100 5Dj;8oSCHgTo<9YFoRIU92
R26
33
Z56 !s110 1696627391
!i10b 1
Z57 !s108 1696627391.000000
Z58 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Dual_SPI.vhd|
Z59 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Dual_SPI.vhd|
!i113 1
R36
R37
Artl
R1
R2
R3
Z60 DEx4 work 19 controller_dual_spi 0 22 hM>5d746n35OV;;Q`>Gde0
l54
L30
VNaI4[7SKJUTQ:[BjX^U]g0
!s100 UKQ?Jldf2DnL:8zKZ10R63
R26
33
R56
!i10b 1
R57
R58
R59
!i113 1
R36
R37
Econtroller_dual_spi_tb
Z61 w1696627378
R2
R3
R6
Z62 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd
Z63 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd
l0
L21
V8<YUH<?lQE7aE=MKN4Dfd0
!s100 @_eZUYc?gP8B8Y3RzQ25>3
R26
33
R56
!i10b 1
R57
Z64 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd|
Z65 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Dual_SPI_tb.vhd|
!i113 1
R36
R37
Atb
R1
R60
R2
R3
Z66 DEx4 work 22 controller_dual_spi_tb 0 22 8<YUH<?lQE7aE=MKN4Dfd0
l49
L24
VLMCX[BGMB=Fbnh3nH]8;N3
!s100 Oi17:Jm^hm5CJSD7`Lie[2
R26
33
R56
!i10b 1
R57
R64
R65
!i113 1
R36
R37
Econtroller_headstage
Z67 w1696627316
R1
R2
R3
R6
Z68 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Headstage.vhd
Z69 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Headstage.vhd
l0
L5
VKIcMQl`>P<LV5i<;KzakP1
!s100 z8Y=dl?KO@mNe^A3N9`=c2
R26
33
R56
!i10b 1
R57
Z70 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Headstage.vhd|
Z71 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_Headstage.vhd|
!i113 1
R36
R37
Artl
Z72 DEx4 work 13 spi_master_cs 0 22 RS[O^>[e]zoj^1<[TKK_G3
Z73 DEx4 work 16 controller_rhd64 0 22 6lJcUC^`]dk?VSe<b=_4B1
R1
R2
R3
DEx4 work 20 controller_headstage 0 22 KIcMQl`>P<LV5i<;KzakP1
l166
L63
VBERE[zeNfQ[^g7kCQZHMd1
!s100 `kd;2flm]j^16k=lT@=Q`1
R26
33
R56
!i10b 1
R57
R70
R71
!i113 1
R36
R37
Econtroller_headstage_tb
Z74 w1696620806
R1
R2
R3
R6
Z75 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd
Z76 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd
l0
L5
Vj3VNcQbD^9YAjYj_1o<D40
!s100 HYFgPn_H5_ETKK0KY4f4]1
R26
33
Z77 !s110 1696620817
!i10b 1
Z78 !s108 1696620817.000000
Z79 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd|
Z80 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd|
!i113 1
R36
R37
Atestbench
DEx4 work 20 controller_headstage 0 22 iPO_O5zzFI;^GF8GjgS060
R1
R2
R3
Z81 DEx4 work 23 controller_headstage_tb 0 22 j3VNcQbD^9YAjYj_1o<D40
l59
L8
VL41YmHVVaAbR57VZaD^CT1
!s100 X;dllg=ZBfXY1ML0UVgo>0
R26
33
R77
!i10b 1
R78
R79
R80
!i113 1
R36
R37
Atb_arch
R1
R2
R3
R81
l127
L8
V:kJamPfMP0@5If?V4m<9d1
!s100 kPAk]l[mGSz;>WnNBlnAn0
R26
33
!s110 1694111794
!i10b 1
!s108 1694111794.000000
!s90 -2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_Headstage_tb.vhd|
R80
!i113 1
R36
R37
w1694111780
Econtroller_rhd64
Z82 w1696615885
R1
R2
R3
R6
Z83 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd
Z84 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd
l0
L6
V6lJcUC^`]dk?VSe<b=_4B1
!s100 4@dMSS06mlDETbml3kI4G3
R26
33
R56
!i10b 1
R57
Z85 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd|
Z86 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/hdl/Controller_RHD64.vhd|
!i113 1
R36
R37
Artl
R49
R1
R2
R3
R73
l115
L47
V3I2SaEQ8DJ7oOoEYe2O`l3
!s100 QY`57dQa^mEGIhA9?2AiB3
R26
33
R56
!i10b 1
R57
R85
R86
!i113 1
R36
R37
Econtroller_rhd64_tb
Z87 w1696618781
R1
R2
R3
R6
Z88 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
Z89 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd
l0
L6
V5naLUm:2XXZU1^GGn^;FL1
!s100 79N^?Bg86KlNnP22CooUl2
R26
33
Z90 !s110 1696618802
!i10b 1
Z91 !s108 1696618802.000000
Z92 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd|
Z93 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_RHD64_tb.vhd|
!i113 1
R36
R37
Asim
R73
R1
R2
R3
DEx4 work 19 controller_rhd64_tb 0 22 5naLUm:2XXZU1^GGn^;FL1
l61
L9
VA1d`APVO8OC?gmZ5:>oaO1
!s100 CTfikc^kf^LeRTMAmkhZ?0
R26
33
R90
!i10b 1
R91
R92
R93
!i113 1
R36
R37
Econtroller_tb
Z94 w1694113292
R1
R2
R3
R6
Z95 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
Z96 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd
l0
L6
VFBdiZ=a6:lP5O[jiz8cle1
!s100 D8:k9ab6oJZQ<IL[C@Z?C2
R26
33
Z97 !s110 1696515153
!i10b 1
Z98 !s108 1696515153.000000
Z99 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd|
Z100 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/Controller_tb.vhd|
!i113 1
R36
R37
Asim
DEx4 work 16 controller_rhd64 0 22 Lb7F8DLS;OBZBz69Fg:703
R1
R2
R3
DEx4 work 13 controller_tb 0 22 FBdiZ=a6:lP5O[jiz8cle1
l61
L9
Vk7MAKeZ2^mbd8nYWnmRF11
!s100 Voh8il?]N8A9g@:aD3T5V2
R26
33
R97
!i10b 1
R98
R99
R100
!i113 1
R36
R37
Atb_arch
R1
R2
R3
DEx4 work 13 controller_tb 0 22 nNNDJA8Tz7<Lm@8H[`YL10
l80
L8
V2o34AX`;_8SU1MXfYLnf12
!s100 Sag^KEoQ3<dVh@@fX]G?>2
R26
33
!s110 1694021335
!i10b 1
!s108 1694021335.000000
R99
R100
!i113 1
R36
R37
w1694021310
Atb_architecture
R50
R1
R2
R3
DEx4 work 13 controller_tb 0 22 <lD_l@8]e2P3LSjF3JeQT3
l41
L8
VNPImHii=<4gOO6O@l5l]83
!s100 9AEBEz=TS08nhLXlP`ZaW1
R26
33
R51
!i10b 1
R52
R99
R100
!i113 1
R36
R37
w1693596786
Aarchitecture_controller_tb
R1
DEx4 work 10 controller 0 22 Q`k;9eLoc5;Dl<OE_1Gl=2
R2
R3
DEx4 work 13 controller_tb 0 22 U5Ebfgd?;YXOOO`J_c^UN1
l79
L26
V>f0aQg9Q_6O]dG1P44K>D1
!s100 VbPDbK7o]LNGYlDF5dZA?0
R26
33
!s110 1693587216
!i10b 1
!s108 1693587216.000000
R99
R100
!i113 1
R36
R37
w1693587184
Efifo
Z101 w1694098844
R2
R3
R6
Z102 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
Z103 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd
l0
L8
VCYz=fc7P;;J]cEOeI2dOK0
!s100 l@`iM8=5_ggA`<Bae>dzl0
R26
33
R56
!i10b 1
R57
Z104 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
Z105 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/smartgen/FIFO/FIFO.vhd|
!i113 1
R36
R37
Adef_arch
R2
R3
R49
l161
L25
V;ZHg2?>nODnTWn:S1:>??2
!s100 []oW92iFoR1KoakaiL9MF1
R26
33
R56
!i10b 1
R57
R104
R105
!i113 1
R36
R37
Efifo_tb
Z106 w1694099420
R1
R2
R3
R6
Z107 8C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
Z108 FC:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd
l0
L33
VfSnX`[[H;We89Vdi?Y28l3
!s100 lb;ECVfFf>[X9Q:F;K5bE2
R26
33
Z109 !s110 1694100948
!i10b 1
Z110 !s108 1694100948.000000
Z111 !s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
Z112 !s107 C:/Users/David/Desktop/WiFi Headstage GIT/WiFiHeadstage/WiFiHeadstage Roussel/FPGA_Controller/stimulus/FIFO_tb.vhd|
!i113 1
R36
R37
Abehave
R49
R1
R2
R3
DEx4 work 7 fifo_tb 0 22 fSnX`[[H;We89Vdi?Y28l3
l67
L36
V0VnEi=S<:O4G5?jdMLadT1
!s100 9KB3>BT:c?Ghj6bU[nnol0
R26
33
R109
!i10b 1
R110
R111
R112
!i113 1
R36
R37
Espi_master
Z113 w1696607563
Z114 DPx4 ieee 9 math_real 0 22 Sk6CSihbPL<f[^Shm]=KX0
R1
R2
R3
R6
R7
R8
l0
L7
V_k@_UhZSYWjc=<>oo3RM=2
!s100 J>><Pk^:=O>[G^=Q:bZcl3
R26
33
R56
!i10b 1
R57
R11
R12
!i113 1
R36
R37
Artl
R114
R1
R2
R3
Z115 DEx4 work 10 spi_master 0 22 _k@_UhZSYWjc=<>oo3RM=2
l55
L35
V3I@oJZZK>9l?2Q7]Z@K=23
!s100 Ai^XoNcb^:ncikAMl0h7H0
R26
33
R56
!i10b 1
R57
R11
R12
!i113 1
R36
R37
Espi_master_cs
Z116 w1696608335
R1
R2
R3
R6
R14
R15
l0
L45
VRS[O^>[e]zoj^1<[TKK_G3
!s100 I7GKWNoZ0n?lZfQZ`17`:2
R26
33
R56
!i10b 1
R57
R17
R18
!i113 1
R36
R37
Artl
R114
R115
R1
R2
R3
R72
l116
L77
VLN8YTOz2DbBGWGQBY;lFF0
!s100 VTQ7C9322ekIf7l]h]0QG2
R26
33
R56
!i10b 1
R57
R17
R18
!i113 1
R36
R37
Espi_master_cs_tb
Z117 w1696615984
R1
R2
R3
R6
R20
R21
l0
L34
VZLf@UjM=FUSX1aI?0?PhT2
!s100 e<[Rh7GN_@el`VE5:BAD<1
R26
33
Z118 !s110 1696615995
!i10b 1
Z119 !s108 1696615995.000000
R23
R24
!i113 1
R36
R37
Atb
R72
R1
R2
R3
DEx4 work 16 spi_master_cs_tb 0 22 ZLf@UjM=FUSX1aI?0?PhT2
l75
L37
Vczg]PFQRJA3d[2<M>7?RQ3
!s100 MJF9Q?LceIoiaM`DWH87`3
R26
33
R118
!i10b 1
R119
R23
R24
!i113 1
R36
R37
Espi_master_tb
Z120 w1696613491
R1
R2
R3
R6
R27
R28
l0
L33
R39
R40
R26
33
Z121 !s110 1696615265
!i10b 1
Z122 !s108 1696615265.000000
R34
R35
!i113 1
R36
R37
Atb
R114
R115
R1
R2
R3
R41
l71
L36
VcYVMoR[_c>z::8DDmX@7Y3
!s100 a^zlX63VHohfY=bH;2mf]0
R26
33
R121
!i10b 1
R122
R34
R35
!i113 1
R36
R37
Espi_master_with_single_cs_tb
w1692888430
R1
R2
R3
R0
8C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
FC:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd
l0
L33
VTKne5oMePMHfT_]`U_Ue:3
!s100 91@hK5_ah4Sm0nW:Ic;GH1
R26
33
!s110 1692888943
!i10b 1
!s108 1692888943.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!s107 C:/Users/David/Desktop/WiFiHeadstage_FPGA/WifiHeadstage/stimulus/SPI_Master_CS_tb.vhd|
!i113 1
R36
R37
