{
  "name": "core_simd::vector::Simd::<T, N>::store_select_ptr",
  "safe": false,
  "callees": {
    "core_simd::masks::Mask::<T, N>::to_int": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Converts the mask to a vector of integers, where 0 represents `false` and -1\n represents `true`.\n",
      "adt": {
        "core_simd::vector::Simd": "Constructor"
      }
    },
    "intrinsics::simd::simd_masked_store": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Writes to a vector of pointers.\n\n `T` must be a vector.\n\n `U` must be a pointer to the element type of `T`\n\n `V` must be a vector of integers with the same length as `T` (but any element size).\n\n For each element, if the corresponding value in `mask` is `!0`, write the corresponding\n value in `val` to the pointer offset from `ptr`.\n The first element is written to `ptr`, the second to `ptr.wrapping_offset(1)` and so on.\n Otherwise if the corresponding value in `mask` is `0`, do nothing.\n\n # Safety\n `ptr` must be aligned according to the `ALIGN` parameter, see [`SimdAlign`] for details.\n\n `mask` must only contain `0` or `!0` values.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_simd::masks::Mask": [
      "Plain"
    ],
    "core_simd::vector::Simd": [
      "Plain"
    ]
  },
  "path": 12697,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../portable-simd/crates/core_simd/src/vector.rs:731:5: 741:6",
  "src": "pub unsafe fn store_select_ptr(self, ptr: *mut T, enable: Mask<<T as SimdElement>::Mask, N>) {\n        // SAFETY: The safety of writing elements through `ptr` is ensured by the caller.\n        unsafe {\n            core::intrinsics::simd::simd_masked_store::<\n                _,\n                _,\n                _,\n                { core::intrinsics::simd::SimdAlign::Element },\n            >(enable.to_int(), ptr, self)\n        }\n    }",
  "mir": "fn core_simd::vector::Simd::<T, N>::store_select_ptr(_1: core_simd::vector::Simd<T, N>, _2: *mut T, _3: core_simd::masks::Mask<<T as core_simd::vector::SimdElement>::Mask, N>) -> () {\n    let mut _0: ();\n    let mut _4: core_simd::vector::Simd<<T as core_simd::vector::SimdElement>::Mask, N>;\n    debug self => _1;\n    debug ptr => _2;\n    debug enable => _3;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_simd::masks::Mask::<<T as core_simd::vector::SimdElement>::Mask, N>::to_int(_3) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = intrinsics::simd::simd_masked_store::<core_simd::vector::Simd<<T as core_simd::vector::SimdElement>::Mask, N>, *mut T, core_simd::vector::Simd<T, N>, intrinsics::simd::SimdAlign::Element>(move _4, _2, _1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Conditionally write contiguous elements starting from `ptr`.\n The `enable` mask controls which elements are written.\n When disabled, the memory location corresponding to that element is not accessed.\n\n # Safety\n\n Memory addresses for element are calculated [`pointer::wrapping_offset`] and\n each enabled element must satisfy the same conditions as [`core::ptr::write`].\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}