cscope 15 $HOME/STM32F4xx_DSP_StdPeriph_Lib_V1.4.0/Libraries/STM32F4xx_StdPeriph_Driver/inc               0000292545
	@misc.h

30 #ide
__MISC_H


31 
	#__MISC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut8_t
 
NVIC_IRQChl
;

61 
ut8_t
 
NVIC_IRQChlPemiPriܙy
;

66 
ut8_t
 
NVIC_IRQChlSubPriܙy
;

71 
FuniڮS
 
NVIC_IRQChlCmd
;

74 } 
	tNVIC_InTyDef
;

86 
	#NVIC_VeTab_RAM
 ((
ut32_t
)0x20000000)

	)

87 
	#NVIC_VeTab_FLASH
 ((
ut32_t
)0x08000000)

	)

88 
	#IS_NVIC_VECTTAB
(
VECTTAB
(((VECTTAB=
NVIC_VeTab_RAM
|| \

	)

89 ((
VECTTAB
=
NVIC_VeTab_FLASH
))

98 
	#NVIC_LP_SEVONPEND
 ((
ut8_t
)0x10)

	)

99 
	#NVIC_LP_SLEEPDEEP
 ((
ut8_t
)0x04)

	)

100 
	#NVIC_LP_SLEEPONEXIT
 ((
ut8_t
)0x02)

	)

101 
	#IS_NVIC_LP
(
LP
(((LP=
NVIC_LP_SEVONPEND
|| \

	)

102 ((
LP
=
NVIC_LP_SLEEPDEEP
) || \

103 ((
LP
=
NVIC_LP_SLEEPONEXIT
))

112 
	#NVIC_PriܙyGroup_0
 ((
ut32_t
)0x700

	)

114 
	#NVIC_PriܙyGroup_1
 ((
ut32_t
)0x600

	)

116 
	#NVIC_PriܙyGroup_2
 ((
ut32_t
)0x500

	)

118 
	#NVIC_PriܙyGroup_3
 ((
ut32_t
)0x400

	)

120 
	#NVIC_PriܙyGroup_4
 ((
ut32_t
)0x300

	)

123 
	#IS_NVIC_PRIORITY_GROUP
(
GROUP
(((GROUP=
NVIC_PriܙyGroup_0
|| \

	)

124 ((
GROUP
=
NVIC_PriܙyGroup_1
) || \

125 ((
GROUP
=
NVIC_PriܙyGroup_2
) || \

126 ((
GROUP
=
NVIC_PriܙyGroup_3
) || \

127 ((
GROUP
=
NVIC_PriܙyGroup_4
))

129 
	#IS_NVIC_PREEMPTION_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

131 
	#IS_NVIC_SUB_PRIORITY
(
PRIORITY
((PRIORITY< 0x10)

	)

133 
	#IS_NVIC_OFFSET
(
OFFSET
((OFFSET< 0x000FFFFF)

	)

143 
	#SysTick_CLKSour_HCLK_Div8
 ((
ut32_t
)0xFFFFFFFB)

	)

144 
	#SysTick_CLKSour_HCLK
 ((
ut32_t
)0x00000004)

	)

145 
	#IS_SYSTICK_CLK_SOURCE
(
SOURCE
(((SOURCE=
SysTick_CLKSour_HCLK
|| \

	)

146 ((
SOURCE
=
SysTick_CLKSour_HCLK_Div8
))

158 
NVIC_PriܙyGroupCfig
(
ut32_t
 
NVIC_PriܙyGroup
);

159 
NVIC_In
(
NVIC_InTyDef
* 
NVIC_InSu
);

160 
NVIC_SVeTab
(
ut32_t
 
NVIC_VeTab
, ut32_
Offt
);

161 
NVIC_SyemLPCfig
(
ut8_t
 
LowPowMode
, 
FuniڮS
 
NewS
);

162 
SysTick_CLKSourCfig
(
ut32_t
 
SysTick_CLKSour
);

164 #ifde
__lulus


	@stm32f4xx_adc.h

30 #ide
__STM32F4xx_ADC_H


31 
	#__STM32F4xx_ADC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
ADC_Resuti
;

57 
FuniڮS
 
ADC_SnCvMode
;

61 
FuniڮS
 
ADC_CtuousCvMode
;

64 
ut32_t
 
ADC_ExTrigCvEdge
;

68 
ut32_t
 
ADC_ExTrigCv
;

72 
ut32_t
 
ADC_DaAlign
;

75 
ut8_t
 
ADC_NbrOfCvsi
;

79 }
	tADC_InTyDef
;

86 
ut32_t
 
ADC_Mode
;

89 
ut32_t
 
ADC_Psr
;

92 
ut32_t
 
ADC_DMAAcssMode
;

96 
ut32_t
 
ADC_TwoSamgDay
;

100 }
	tADC_CommInTyDef
;

108 
	#IS_ADC_ALL_PERIPH
(
PERIPH
(((PERIPH=
ADC1
|| \

	)

109 ((
PERIPH
=
ADC2
) || \

110 ((
PERIPH
=
ADC3
))

115 
	#ADC_Mode_Inddt
 ((
ut32_t
)0x00000000)

	)

116 
	#ADC_DuMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000001)

	)

117 
	#ADC_DuMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000002)

	)

118 
	#ADC_DuMode_InjecSimu
 ((
ut32_t
)0x00000005)

	)

119 
	#ADC_DuMode_RegSimu
 ((
ut32_t
)0x00000006)

	)

120 
	#ADC_DuMode_Il
 ((
ut32_t
)0x00000007)

	)

121 
	#ADC_DuMode_AɔTrig
 ((
ut32_t
)0x00000009)

	)

122 
	#ADC_TrMode_RegSimu_InjecSimu
 ((
ut32_t
)0x00000011)

	)

123 
	#ADC_TrMode_RegSimu_AɔTrig
 ((
ut32_t
)0x00000012)

	)

124 
	#ADC_TrMode_InjecSimu
 ((
ut32_t
)0x00000015)

	)

125 
	#ADC_TrMode_RegSimu
 ((
ut32_t
)0x00000016)

	)

126 
	#ADC_TrMode_Il
 ((
ut32_t
)0x00000017)

	)

127 
	#ADC_TrMode_AɔTrig
 ((
ut32_t
)0x00000019)

	)

128 
	#IS_ADC_MODE
(
MODE
(((MODE=
ADC_Mode_Inddt
|| \

	)

129 ((
MODE
=
ADC_DuMode_RegSimu_InjecSimu
) || \

130 ((
MODE
=
ADC_DuMode_RegSimu_AɔTrig
) || \

131 ((
MODE
=
ADC_DuMode_InjecSimu
) || \

132 ((
MODE
=
ADC_DuMode_RegSimu
) || \

133 ((
MODE
=
ADC_DuMode_Il
) || \

134 ((
MODE
=
ADC_DuMode_AɔTrig
) || \

135 ((
MODE
=
ADC_TrMode_RegSimu_InjecSimu
) || \

136 ((
MODE
=
ADC_TrMode_RegSimu_AɔTrig
) || \

137 ((
MODE
=
ADC_TrMode_InjecSimu
) || \

138 ((
MODE
=
ADC_TrMode_RegSimu
) || \

139 ((
MODE
=
ADC_TrMode_Il
) || \

140 ((
MODE
=
ADC_TrMode_AɔTrig
))

149 
	#ADC_Psr_Div2
 ((
ut32_t
)0x00000000)

	)

150 
	#ADC_Psr_Div4
 ((
ut32_t
)0x00010000)

	)

151 
	#ADC_Psr_Div6
 ((
ut32_t
)0x00020000)

	)

152 
	#ADC_Psr_Div8
 ((
ut32_t
)0x00030000)

	)

153 
	#IS_ADC_PRESCALER
(
PRESCALER
(((PRESCALER=
ADC_Psr_Div2
|| \

	)

154 ((
PRESCALER
=
ADC_Psr_Div4
) || \

155 ((
PRESCALER
=
ADC_Psr_Div6
) || \

156 ((
PRESCALER
=
ADC_Psr_Div8
))

165 
	#ADC_DMAAcssMode_Dibd
 ((
ut32_t
)0x00000000

	)

166 
	#ADC_DMAAcssMode_1
 ((
ut32_t
)0x00004000

	)

167 
	#ADC_DMAAcssMode_2
 ((
ut32_t
)0x00008000

	)

168 
	#ADC_DMAAcssMode_3
 ((
ut32_t
)0x0000C000

	)

169 
	#IS_ADC_DMA_ACCESS_MODE
(
MODE
(((MODE=
ADC_DMAAcssMode_Dibd
|| \

	)

170 ((
MODE
=
ADC_DMAAcssMode_1
) || \

171 ((
MODE
=
ADC_DMAAcssMode_2
) || \

172 ((
MODE
=
ADC_DMAAcssMode_3
))

182 
	#ADC_TwoSamgDay_5Cyes
 ((
ut32_t
)0x00000000)

	)

183 
	#ADC_TwoSamgDay_6Cyes
 ((
ut32_t
)0x00000100)

	)

184 
	#ADC_TwoSamgDay_7Cyes
 ((
ut32_t
)0x00000200)

	)

185 
	#ADC_TwoSamgDay_8Cyes
 ((
ut32_t
)0x00000300)

	)

186 
	#ADC_TwoSamgDay_9Cyes
 ((
ut32_t
)0x00000400)

	)

187 
	#ADC_TwoSamgDay_10Cyes
 ((
ut32_t
)0x00000500)

	)

188 
	#ADC_TwoSamgDay_11Cyes
 ((
ut32_t
)0x00000600)

	)

189 
	#ADC_TwoSamgDay_12Cyes
 ((
ut32_t
)0x00000700)

	)

190 
	#ADC_TwoSamgDay_13Cyes
 ((
ut32_t
)0x00000800)

	)

191 
	#ADC_TwoSamgDay_14Cyes
 ((
ut32_t
)0x00000900)

	)

192 
	#ADC_TwoSamgDay_15Cyes
 ((
ut32_t
)0x00000A00)

	)

193 
	#ADC_TwoSamgDay_16Cyes
 ((
ut32_t
)0x00000B00)

	)

194 
	#ADC_TwoSamgDay_17Cyes
 ((
ut32_t
)0x00000C00)

	)

195 
	#ADC_TwoSamgDay_18Cyes
 ((
ut32_t
)0x00000D00)

	)

196 
	#ADC_TwoSamgDay_19Cyes
 ((
ut32_t
)0x00000E00)

	)

197 
	#ADC_TwoSamgDay_20Cyes
 ((
ut32_t
)0x00000F00)

	)

198 
	#IS_ADC_SAMPLING_DELAY
(
DELAY
(((DELAY=
ADC_TwoSamgDay_5Cyes
|| \

	)

199 ((
DELAY
=
ADC_TwoSamgDay_6Cyes
) || \

200 ((
DELAY
=
ADC_TwoSamgDay_7Cyes
) || \

201 ((
DELAY
=
ADC_TwoSamgDay_8Cyes
) || \

202 ((
DELAY
=
ADC_TwoSamgDay_9Cyes
) || \

203 ((
DELAY
=
ADC_TwoSamgDay_10Cyes
) || \

204 ((
DELAY
=
ADC_TwoSamgDay_11Cyes
) || \

205 ((
DELAY
=
ADC_TwoSamgDay_12Cyes
) || \

206 ((
DELAY
=
ADC_TwoSamgDay_13Cyes
) || \

207 ((
DELAY
=
ADC_TwoSamgDay_14Cyes
) || \

208 ((
DELAY
=
ADC_TwoSamgDay_15Cyes
) || \

209 ((
DELAY
=
ADC_TwoSamgDay_16Cyes
) || \

210 ((
DELAY
=
ADC_TwoSamgDay_17Cyes
) || \

211 ((
DELAY
=
ADC_TwoSamgDay_18Cyes
) || \

212 ((
DELAY
=
ADC_TwoSamgDay_19Cyes
) || \

213 ((
DELAY
=
ADC_TwoSamgDay_20Cyes
))

223 
	#ADC_Resuti_12b
 ((
ut32_t
)0x00000000)

	)

224 
	#ADC_Resuti_10b
 ((
ut32_t
)0x01000000)

	)

225 
	#ADC_Resuti_8b
 ((
ut32_t
)0x02000000)

	)

226 
	#ADC_Resuti_6b
 ((
ut32_t
)0x03000000)

	)

227 
	#IS_ADC_RESOLUTION
(
RESOLUTION
(((RESOLUTION=
ADC_Resuti_12b
|| \

	)

228 ((
RESOLUTION
=
ADC_Resuti_10b
) || \

229 ((
RESOLUTION
=
ADC_Resuti_8b
) || \

230 ((
RESOLUTION
=
ADC_Resuti_6b
))

240 
	#ADC_ExTrigCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

241 
	#ADC_ExTrigCvEdge_Risg
 ((
ut32_t
)0x10000000)

	)

242 
	#ADC_ExTrigCvEdge_Flg
 ((
ut32_t
)0x20000000)

	)

243 
	#ADC_ExTrigCvEdge_RisgFlg
 ((
ut32_t
)0x30000000)

	)

244 
	#IS_ADC_EXT_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigCvEdge_Ne
|| \

	)

245 ((
EDGE
=
ADC_ExTrigCvEdge_Risg
) || \

246 ((
EDGE
=
ADC_ExTrigCvEdge_Flg
) || \

247 ((
EDGE
=
ADC_ExTrigCvEdge_RisgFlg
))

256 
	#ADC_ExTrigCv_T1_CC1
 ((
ut32_t
)0x00000000)

	)

257 
	#ADC_ExTrigCv_T1_CC2
 ((
ut32_t
)0x01000000)

	)

258 
	#ADC_ExTrigCv_T1_CC3
 ((
ut32_t
)0x02000000)

	)

259 
	#ADC_ExTrigCv_T2_CC2
 ((
ut32_t
)0x03000000)

	)

260 
	#ADC_ExTrigCv_T2_CC3
 ((
ut32_t
)0x04000000)

	)

261 
	#ADC_ExTrigCv_T2_CC4
 ((
ut32_t
)0x05000000)

	)

262 
	#ADC_ExTrigCv_T2_TRGO
 ((
ut32_t
)0x06000000)

	)

263 
	#ADC_ExTrigCv_T3_CC1
 ((
ut32_t
)0x07000000)

	)

264 
	#ADC_ExTrigCv_T3_TRGO
 ((
ut32_t
)0x08000000)

	)

265 
	#ADC_ExTrigCv_T4_CC4
 ((
ut32_t
)0x09000000)

	)

266 
	#ADC_ExTrigCv_T5_CC1
 ((
ut32_t
)0x0A000000)

	)

267 
	#ADC_ExTrigCv_T5_CC2
 ((
ut32_t
)0x0B000000)

	)

268 
	#ADC_ExTrigCv_T5_CC3
 ((
ut32_t
)0x0C000000)

	)

269 
	#ADC_ExTrigCv_T8_CC1
 ((
ut32_t
)0x0D000000)

	)

270 
	#ADC_ExTrigCv_T8_TRGO
 ((
ut32_t
)0x0E000000)

	)

271 
	#ADC_ExTrigCv_Ext_IT11
 ((
ut32_t
)0x0F000000)

	)

272 
	#IS_ADC_EXT_TRIG
(
REGTRIG
(((REGTRIG=
ADC_ExTrigCv_T1_CC1
|| \

	)

273 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC2
) || \

274 ((
REGTRIG
=
ADC_ExTrigCv_T1_CC3
) || \

275 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC2
) || \

276 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC3
) || \

277 ((
REGTRIG
=
ADC_ExTrigCv_T2_CC4
) || \

278 ((
REGTRIG
=
ADC_ExTrigCv_T2_TRGO
) || \

279 ((
REGTRIG
=
ADC_ExTrigCv_T3_CC1
) || \

280 ((
REGTRIG
=
ADC_ExTrigCv_T3_TRGO
) || \

281 ((
REGTRIG
=
ADC_ExTrigCv_T4_CC4
) || \

282 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC1
) || \

283 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC2
) || \

284 ((
REGTRIG
=
ADC_ExTrigCv_T5_CC3
) || \

285 ((
REGTRIG
=
ADC_ExTrigCv_T8_CC1
) || \

286 ((
REGTRIG
=
ADC_ExTrigCv_T8_TRGO
) || \

287 ((
REGTRIG
=
ADC_ExTrigCv_Ext_IT11
))

296 
	#ADC_DaAlign_Right
 ((
ut32_t
)0x00000000)

	)

297 
	#ADC_DaAlign_Le
 ((
ut32_t
)0x00000800)

	)

298 
	#IS_ADC_DATA_ALIGN
(
ALIGN
(((ALIGN=
ADC_DaAlign_Right
|| \

	)

299 ((
ALIGN
=
ADC_DaAlign_Le
))

308 
	#ADC_Chl_0
 ((
ut8_t
)0x00)

	)

309 
	#ADC_Chl_1
 ((
ut8_t
)0x01)

	)

310 
	#ADC_Chl_2
 ((
ut8_t
)0x02)

	)

311 
	#ADC_Chl_3
 ((
ut8_t
)0x03)

	)

312 
	#ADC_Chl_4
 ((
ut8_t
)0x04)

	)

313 
	#ADC_Chl_5
 ((
ut8_t
)0x05)

	)

314 
	#ADC_Chl_6
 ((
ut8_t
)0x06)

	)

315 
	#ADC_Chl_7
 ((
ut8_t
)0x07)

	)

316 
	#ADC_Chl_8
 ((
ut8_t
)0x08)

	)

317 
	#ADC_Chl_9
 ((
ut8_t
)0x09)

	)

318 
	#ADC_Chl_10
 ((
ut8_t
)0x0A)

	)

319 
	#ADC_Chl_11
 ((
ut8_t
)0x0B)

	)

320 
	#ADC_Chl_12
 ((
ut8_t
)0x0C)

	)

321 
	#ADC_Chl_13
 ((
ut8_t
)0x0D)

	)

322 
	#ADC_Chl_14
 ((
ut8_t
)0x0E)

	)

323 
	#ADC_Chl_15
 ((
ut8_t
)0x0F)

	)

324 
	#ADC_Chl_16
 ((
ut8_t
)0x10)

	)

325 
	#ADC_Chl_17
 ((
ut8_t
)0x11)

	)

326 
	#ADC_Chl_18
 ((
ut8_t
)0x12)

	)

328 #i
defed
 (
STM32F40_41xxx
)

329 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_16
)

	)

332 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
|| defed (
STM32F401xx
|| defed (
STM32F411xE
)

333 
	#ADC_Chl_TempSs
 ((
ut8_t
)
ADC_Chl_18
)

	)

336 
	#ADC_Chl_Vft
 ((
ut8_t
)
ADC_Chl_17
)

	)

337 
	#ADC_Chl_Vb
 ((
ut8_t
)
ADC_Chl_18
)

	)

339 
	#IS_ADC_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_Chl_0
|| \

	)

340 ((
CHANNEL
=
ADC_Chl_1
) || \

341 ((
CHANNEL
=
ADC_Chl_2
) || \

342 ((
CHANNEL
=
ADC_Chl_3
) || \

343 ((
CHANNEL
=
ADC_Chl_4
) || \

344 ((
CHANNEL
=
ADC_Chl_5
) || \

345 ((
CHANNEL
=
ADC_Chl_6
) || \

346 ((
CHANNEL
=
ADC_Chl_7
) || \

347 ((
CHANNEL
=
ADC_Chl_8
) || \

348 ((
CHANNEL
=
ADC_Chl_9
) || \

349 ((
CHANNEL
=
ADC_Chl_10
) || \

350 ((
CHANNEL
=
ADC_Chl_11
) || \

351 ((
CHANNEL
=
ADC_Chl_12
) || \

352 ((
CHANNEL
=
ADC_Chl_13
) || \

353 ((
CHANNEL
=
ADC_Chl_14
) || \

354 ((
CHANNEL
=
ADC_Chl_15
) || \

355 ((
CHANNEL
=
ADC_Chl_16
) || \

356 ((
CHANNEL
=
ADC_Chl_17
) || \

357 ((
CHANNEL
=
ADC_Chl_18
))

366 
	#ADC_SameTime_3Cyes
 ((
ut8_t
)0x00)

	)

367 
	#ADC_SameTime_15Cyes
 ((
ut8_t
)0x01)

	)

368 
	#ADC_SameTime_28Cyes
 ((
ut8_t
)0x02)

	)

369 
	#ADC_SameTime_56Cyes
 ((
ut8_t
)0x03)

	)

370 
	#ADC_SameTime_84Cyes
 ((
ut8_t
)0x04)

	)

371 
	#ADC_SameTime_112Cyes
 ((
ut8_t
)0x05)

	)

372 
	#ADC_SameTime_144Cyes
 ((
ut8_t
)0x06)

	)

373 
	#ADC_SameTime_480Cyes
 ((
ut8_t
)0x07)

	)

374 
	#IS_ADC_SAMPLE_TIME
(
TIME
(((TIME=
ADC_SameTime_3Cyes
|| \

	)

375 ((
TIME
=
ADC_SameTime_15Cyes
) || \

376 ((
TIME
=
ADC_SameTime_28Cyes
) || \

377 ((
TIME
=
ADC_SameTime_56Cyes
) || \

378 ((
TIME
=
ADC_SameTime_84Cyes
) || \

379 ((
TIME
=
ADC_SameTime_112Cyes
) || \

380 ((
TIME
=
ADC_SameTime_144Cyes
) || \

381 ((
TIME
=
ADC_SameTime_480Cyes
))

390 
	#ADC_ExTrigInjecCvEdge_Ne
 ((
ut32_t
)0x00000000)

	)

391 
	#ADC_ExTrigInjecCvEdge_Risg
 ((
ut32_t
)0x00100000)

	)

392 
	#ADC_ExTrigInjecCvEdge_Flg
 ((
ut32_t
)0x00200000)

	)

393 
	#ADC_ExTrigInjecCvEdge_RisgFlg
 ((
ut32_t
)0x00300000)

	)

394 
	#IS_ADC_EXT_INJEC_TRIG_EDGE
(
EDGE
(((EDGE=
ADC_ExTrigInjecCvEdge_Ne
|| \

	)

395 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Risg
) || \

396 ((
EDGE
=
ADC_ExTrigInjecCvEdge_Flg
) || \

397 ((
EDGE
=
ADC_ExTrigInjecCvEdge_RisgFlg
))

407 
	#ADC_ExTrigInjecCv_T1_CC4
 ((
ut32_t
)0x00000000)

	)

408 
	#ADC_ExTrigInjecCv_T1_TRGO
 ((
ut32_t
)0x00010000)

	)

409 
	#ADC_ExTrigInjecCv_T2_CC1
 ((
ut32_t
)0x00020000)

	)

410 
	#ADC_ExTrigInjecCv_T2_TRGO
 ((
ut32_t
)0x00030000)

	)

411 
	#ADC_ExTrigInjecCv_T3_CC2
 ((
ut32_t
)0x00040000)

	)

412 
	#ADC_ExTrigInjecCv_T3_CC4
 ((
ut32_t
)0x00050000)

	)

413 
	#ADC_ExTrigInjecCv_T4_CC1
 ((
ut32_t
)0x00060000)

	)

414 
	#ADC_ExTrigInjecCv_T4_CC2
 ((
ut32_t
)0x00070000)

	)

415 
	#ADC_ExTrigInjecCv_T4_CC3
 ((
ut32_t
)0x00080000)

	)

416 
	#ADC_ExTrigInjecCv_T4_TRGO
 ((
ut32_t
)0x00090000)

	)

417 
	#ADC_ExTrigInjecCv_T5_CC4
 ((
ut32_t
)0x000A0000)

	)

418 
	#ADC_ExTrigInjecCv_T5_TRGO
 ((
ut32_t
)0x000B0000)

	)

419 
	#ADC_ExTrigInjecCv_T8_CC2
 ((
ut32_t
)0x000C0000)

	)

420 
	#ADC_ExTrigInjecCv_T8_CC3
 ((
ut32_t
)0x000D0000)

	)

421 
	#ADC_ExTrigInjecCv_T8_CC4
 ((
ut32_t
)0x000E0000)

	)

422 
	#ADC_ExTrigInjecCv_Ext_IT15
 ((
ut32_t
)0x000F0000)

	)

423 
	#IS_ADC_EXT_INJEC_TRIG
(
INJTRIG
(((INJTRIG=
ADC_ExTrigInjecCv_T1_CC4
|| \

	)

424 ((
INJTRIG
=
ADC_ExTrigInjecCv_T1_TRGO
) || \

425 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_CC1
) || \

426 ((
INJTRIG
=
ADC_ExTrigInjecCv_T2_TRGO
) || \

427 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC2
) || \

428 ((
INJTRIG
=
ADC_ExTrigInjecCv_T3_CC4
) || \

429 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC1
) || \

430 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC2
) || \

431 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_CC3
) || \

432 ((
INJTRIG
=
ADC_ExTrigInjecCv_T4_TRGO
) || \

433 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_CC4
) || \

434 ((
INJTRIG
=
ADC_ExTrigInjecCv_T5_TRGO
) || \

435 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC2
) || \

436 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC3
) || \

437 ((
INJTRIG
=
ADC_ExTrigInjecCv_T8_CC4
) || \

438 ((
INJTRIG
=
ADC_ExTrigInjecCv_Ext_IT15
))

447 
	#ADC_InjeedChl_1
 ((
ut8_t
)0x14)

	)

448 
	#ADC_InjeedChl_2
 ((
ut8_t
)0x18)

	)

449 
	#ADC_InjeedChl_3
 ((
ut8_t
)0x1C)

	)

450 
	#ADC_InjeedChl_4
 ((
ut8_t
)0x20)

	)

451 
	#IS_ADC_INJECTED_CHANNEL
(
CHANNEL
(((CHANNEL=
ADC_InjeedChl_1
|| \

	)

452 ((
CHANNEL
=
ADC_InjeedChl_2
) || \

453 ((
CHANNEL
=
ADC_InjeedChl_3
) || \

454 ((
CHANNEL
=
ADC_InjeedChl_4
))

463 
	#ADC_AlogWchdog_SgRegEb
 ((
ut32_t
)0x00800200)

	)

464 
	#ADC_AlogWchdog_SgInjecEb
 ((
ut32_t
)0x00400200)

	)

465 
	#ADC_AlogWchdog_SgRegOrInjecEb
 ((
ut32_t
)0x00C00200)

	)

466 
	#ADC_AlogWchdog_ARegEb
 ((
ut32_t
)0x00800000)

	)

467 
	#ADC_AlogWchdog_AInjecEb
 ((
ut32_t
)0x00400000)

	)

468 
	#ADC_AlogWchdog_ARegAInjecEb
 ((
ut32_t
)0x00C00000)

	)

469 
	#ADC_AlogWchdog_Ne
 ((
ut32_t
)0x00000000)

	)

470 
	#IS_ADC_ANALOG_WATCHDOG
(
WATCHDOG
(((WATCHDOG=
ADC_AlogWchdog_SgRegEb
|| \

	)

471 ((
WATCHDOG
=
ADC_AlogWchdog_SgInjecEb
) || \

472 ((
WATCHDOG
=
ADC_AlogWchdog_SgRegOrInjecEb
) || \

473 ((
WATCHDOG
=
ADC_AlogWchdog_ARegEb
) || \

474 ((
WATCHDOG
=
ADC_AlogWchdog_AInjecEb
) || \

475 ((
WATCHDOG
=
ADC_AlogWchdog_ARegAInjecEb
) || \

476 ((
WATCHDOG
=
ADC_AlogWchdog_Ne
))

485 
	#ADC_IT_EOC
 ((
ut16_t
)0x0205)

	)

486 
	#ADC_IT_AWD
 ((
ut16_t
)0x0106)

	)

487 
	#ADC_IT_JEOC
 ((
ut16_t
)0x0407)

	)

488 
	#ADC_IT_OVR
 ((
ut16_t
)0x201A)

	)

489 
	#IS_ADC_IT
(
IT
(((IT=
ADC_IT_EOC
|| ((IT=
ADC_IT_AWD
|| \

	)

490 ((
IT
=
ADC_IT_JEOC
)|| ((IT=
ADC_IT_OVR
))

499 
	#ADC_FLAG_AWD
 ((
ut8_t
)0x01)

	)

500 
	#ADC_FLAG_EOC
 ((
ut8_t
)0x02)

	)

501 
	#ADC_FLAG_JEOC
 ((
ut8_t
)0x04)

	)

502 
	#ADC_FLAG_JSTRT
 ((
ut8_t
)0x08)

	)

503 
	#ADC_FLAG_STRT
 ((
ut8_t
)0x10)

	)

504 
	#ADC_FLAG_OVR
 ((
ut8_t
)0x20)

	)

506 
	#IS_ADC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut8_t
)0xC0=0x00&& ((FLAG!0x00))

	)

507 
	#IS_ADC_GET_FLAG
(
FLAG
(((FLAG=
ADC_FLAG_AWD
|| \

	)

508 ((
FLAG
=
ADC_FLAG_EOC
) || \

509 ((
FLAG
=
ADC_FLAG_JEOC
) || \

510 ((
FLAG
)=
ADC_FLAG_JSTRT
) || \

511 ((
FLAG
=
ADC_FLAG_STRT
) || \

512 ((
FLAG
)=
ADC_FLAG_OVR
))

521 
	#IS_ADC_THRESHOLD
(
THRESHOLD
((THRESHOLD<0xFFF)

	)

530 
	#IS_ADC_OFFSET
(
OFFSET
((OFFSET<0xFFF)

	)

539 
	#IS_ADC_INJECTED_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x4))

	)

548 
	#IS_ADC_INJECTED_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x4))

	)

557 
	#IS_ADC_REGULAR_LENGTH
(
LENGTH
(((LENGTH>0x1&& ((LENGTH<0x10))

	)

566 
	#IS_ADC_REGULAR_RANK
(
RANK
(((RANK>0x1&& ((RANK<0x10))

	)

575 
	#IS_ADC_REGULAR_DISC_NUMBER
(
NUMBER
(((NUMBER>0x1&& ((NUMBER<0x8))

	)

589 
ADC_DeIn
();

592 
ADC_In
(
ADC_TyDef
* 
ADCx
, 
ADC_InTyDef
* 
ADC_InSu
);

593 
ADC_SuIn
(
ADC_InTyDef
* 
ADC_InSu
);

594 
ADC_CommIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

595 
ADC_CommSuIn
(
ADC_CommInTyDef
* 
ADC_CommInSu
);

596 
ADC_Cmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

599 
ADC_AlogWchdogCmd
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_AlogWchdog
);

600 
ADC_AlogWchdogThshdsCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
HighThshd
,ut16_
LowThshd
);

601 
ADC_AlogWchdogSgChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
);

604 
ADC_TempSsVftCmd
(
FuniڮS
 
NewS
);

605 
ADC_VBATCmd
(
FuniڮS
 
NewS
);

608 
ADC_RegurChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

609 
ADC_SoweSCv
(
ADC_TyDef
* 
ADCx
);

610 
FgStus
 
ADC_GSoweSCvStus
(
ADC_TyDef
* 
ADCx
);

611 
ADC_EOCOnEachRegurChlCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

612 
ADC_CtuousModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

613 
ADC_DiscModeChlCouCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Numb
);

614 
ADC_DiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

615 
ut16_t
 
ADC_GCvsiVue
(
ADC_TyDef
* 
ADCx
);

616 
ut32_t
 
ADC_GMuiModeCvsiVue
();

619 
ADC_DMACmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

620 
ADC_DMARequeALaTnsrCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

621 
ADC_MuiModeDMARequeALaTnsrCmd
(
FuniڮS
 
NewS
);

624 
ADC_InjeedChlCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_Chl
, ut8_
Rk
, ut8_
ADC_SameTime
);

625 
ADC_InjeedSequrLgthCfig
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
Lgth
);

626 
ADC_SInjeedOfft
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
, 
ut16_t
 
Offt
);

627 
ADC_ExTrigInjeedCvCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCv
);

628 
ADC_ExTrigInjeedCvEdgeCfig
(
ADC_TyDef
* 
ADCx
, 
ut32_t
 
ADC_ExTrigInjecCvEdge
);

629 
ADC_SoweSInjeedCv
(
ADC_TyDef
* 
ADCx
);

630 
FgStus
 
ADC_GSoweSInjeedCvCmdStus
(
ADC_TyDef
* 
ADCx
);

631 
ADC_AutoInjeedCvCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

632 
ADC_InjeedDiscModeCmd
(
ADC_TyDef
* 
ADCx
, 
FuniڮS
 
NewS
);

633 
ut16_t
 
ADC_GInjeedCvsiVue
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_InjeedChl
);

636 
ADC_ITCfig
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
, 
FuniڮS
 
NewS
);

637 
FgStus
 
ADC_GFgStus
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

638 
ADC_CˬFg
(
ADC_TyDef
* 
ADCx
, 
ut8_t
 
ADC_FLAG
);

639 
ITStus
 
ADC_GITStus
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

640 
ADC_CˬITPdgB
(
ADC_TyDef
* 
ADCx
, 
ut16_t
 
ADC_IT
);

642 #ifde
__lulus


	@stm32f4xx_can.h

30 #ide
__STM32F4xx_CAN_H


31 
	#__STM32F4xx_CAN_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_CAN_ALL_PERIPH
(
PERIPH
(((PERIPH=
CAN1
|| \

	)

51 ((
PERIPH
=
CAN2
))

58 
ut16_t
 
CAN_Psr
;

61 
ut8_t
 
CAN_Mode
;

64 
ut8_t
 
CAN_SJW
;

69 
ut8_t
 
CAN_BS1
;

73 
ut8_t
 
CAN_BS2
;

76 
FuniڮS
 
CAN_TTCM
;

79 
FuniڮS
 
CAN_ABOM
;

82 
FuniڮS
 
CAN_AWUM
;

85 
FuniڮS
 
CAN_NART
;

88 
FuniڮS
 
CAN_RFLM
;

91 
FuniڮS
 
CAN_TXFP
;

93 } 
	tCAN_InTyDef
;

100 
ut16_t
 
CAN_FrIdHigh
;

104 
ut16_t
 
CAN_FrIdLow
;

108 
ut16_t
 
CAN_FrMaskIdHigh
;

113 
ut16_t
 
CAN_FrMaskIdLow
;

118 
ut16_t
 
CAN_FrFIFOAssignmt
;

121 
ut8_t
 
CAN_FrNumb
;

123 
ut8_t
 
CAN_FrMode
;

126 
ut8_t
 
CAN_FrS
;

129 
FuniڮS
 
CAN_FrAivi
;

131 } 
	tCAN_FrInTyDef
;

138 
ut32_t
 
StdId
;

141 
ut32_t
 
ExtId
;

144 
ut8_t
 
IDE
;

148 
ut8_t
 
RTR
;

152 
ut8_t
 
DLC
;

156 
ut8_t
 
Da
[8];

158 } 
	tCTxMsg
;

165 
ut32_t
 
StdId
;

168 
ut32_t
 
ExtId
;

171 
ut8_t
 
IDE
;

175 
ut8_t
 
RTR
;

179 
ut8_t
 
DLC
;

182 
ut8_t
 
Da
[8];

185 
ut8_t
 
FMI
;

188 } 
	tCRxMsg
;

200 
	#CAN_InStus_Faed
 ((
ut8_t
)0x00

	)

201 
	#CAN_InStus_Sucss
 ((
ut8_t
)0x01

	)

205 
	#CANINITFAILED
 
CAN_InStus_Faed


	)

206 
	#CANINITOK
 
CAN_InStus_Sucss


	)

215 
	#CAN_Mode_Nm
 ((
ut8_t
)0x00

	)

216 
	#CAN_Mode_LoBack
 ((
ut8_t
)0x01

	)

217 
	#CAN_Mode_St
 ((
ut8_t
)0x02

	)

218 
	#CAN_Mode_St_LoBack
 ((
ut8_t
)0x03

	)

220 
	#IS_CAN_MODE
(
MODE
(((MODE=
CAN_Mode_Nm
|| \

	)

221 ((
MODE
=
CAN_Mode_LoBack
)|| \

222 ((
MODE
=
CAN_Mode_St
) || \

223 ((
MODE
=
CAN_Mode_St_LoBack
))

233 
	#CAN_OtgMode_Inlizi
 ((
ut8_t
)0x00

	)

234 
	#CAN_OtgMode_Nm
 ((
ut8_t
)0x01

	)

235 
	#CAN_OtgMode_S˕
 ((
ut8_t
)0x02

	)

238 
	#IS_CAN_OPERATING_MODE
(
MODE
(((MODE=
CAN_OtgMode_Inlizi
||\

	)

239 ((
MODE
=
CAN_OtgMode_Nm
)|| \

240 ((
MODE
=
CAN_OtgMode_S˕
))

250 
	#CAN_ModeStus_Faed
 ((
ut8_t
)0x00

	)

251 
	#CAN_ModeStus_Sucss
 ((
ut8_t
)!
CAN_ModeStus_Faed


	)

259 
	#CAN_SJW_1tq
 ((
ut8_t
)0x00

	)

260 
	#CAN_SJW_2tq
 ((
ut8_t
)0x01

	)

261 
	#CAN_SJW_3tq
 ((
ut8_t
)0x02

	)

262 
	#CAN_SJW_4tq
 ((
ut8_t
)0x03

	)

264 
	#IS_CAN_SJW
(
SJW
(((SJW=
CAN_SJW_1tq
|| ((SJW=
CAN_SJW_2tq
)|| \

	)

265 ((
SJW
=
CAN_SJW_3tq
|| ((SJW=
CAN_SJW_4tq
))

273 
	#CAN_BS1_1tq
 ((
ut8_t
)0x00

	)

274 
	#CAN_BS1_2tq
 ((
ut8_t
)0x01

	)

275 
	#CAN_BS1_3tq
 ((
ut8_t
)0x02

	)

276 
	#CAN_BS1_4tq
 ((
ut8_t
)0x03

	)

277 
	#CAN_BS1_5tq
 ((
ut8_t
)0x04

	)

278 
	#CAN_BS1_6tq
 ((
ut8_t
)0x05

	)

279 
	#CAN_BS1_7tq
 ((
ut8_t
)0x06

	)

280 
	#CAN_BS1_8tq
 ((
ut8_t
)0x07

	)

281 
	#CAN_BS1_9tq
 ((
ut8_t
)0x08

	)

282 
	#CAN_BS1_10tq
 ((
ut8_t
)0x09

	)

283 
	#CAN_BS1_11tq
 ((
ut8_t
)0x0A

	)

284 
	#CAN_BS1_12tq
 ((
ut8_t
)0x0B

	)

285 
	#CAN_BS1_13tq
 ((
ut8_t
)0x0C

	)

286 
	#CAN_BS1_14tq
 ((
ut8_t
)0x0D

	)

287 
	#CAN_BS1_15tq
 ((
ut8_t
)0x0E

	)

288 
	#CAN_BS1_16tq
 ((
ut8_t
)0x0F

	)

290 
	#IS_CAN_BS1
(
BS1
((BS1<
CAN_BS1_16tq
)

	)

298 
	#CAN_BS2_1tq
 ((
ut8_t
)0x00

	)

299 
	#CAN_BS2_2tq
 ((
ut8_t
)0x01

	)

300 
	#CAN_BS2_3tq
 ((
ut8_t
)0x02

	)

301 
	#CAN_BS2_4tq
 ((
ut8_t
)0x03

	)

302 
	#CAN_BS2_5tq
 ((
ut8_t
)0x04

	)

303 
	#CAN_BS2_6tq
 ((
ut8_t
)0x05

	)

304 
	#CAN_BS2_7tq
 ((
ut8_t
)0x06

	)

305 
	#CAN_BS2_8tq
 ((
ut8_t
)0x07

	)

307 
	#IS_CAN_BS2
(
BS2
((BS2<
CAN_BS2_8tq
)

	)

315 
	#IS_CAN_PRESCALER
(
PRESCALER
(((PRESCALER>1&& ((PRESCALER<1024))

	)

323 
	#IS_CAN_FILTER_NUMBER
(
NUMBER
((NUMBER<27)

	)

331 
	#CAN_FrMode_IdMask
 ((
ut8_t
)0x00

	)

332 
	#CAN_FrMode_IdLi
 ((
ut8_t
)0x01

	)

334 
	#IS_CAN_FILTER_MODE
(
MODE
(((MODE=
CAN_FrMode_IdMask
|| \

	)

335 ((
MODE
=
CAN_FrMode_IdLi
))

343 
	#CAN_FrS_16b
 ((
ut8_t
)0x00

	)

344 
	#CAN_FrS_32b
 ((
ut8_t
)0x01

	)

346 
	#IS_CAN_FILTER_SCALE
(
SCALE
(((SCALE=
CAN_FrS_16b
|| \

	)

347 ((
SCALE
=
CAN_FrS_32b
))

355 
	#CAN_Fr_FIFO0
 ((
ut8_t
)0x00

	)

356 
	#CAN_Fr_FIFO1
 ((
ut8_t
)0x01

	)

357 
	#IS_CAN_FILTER_FIFO
(
FIFO
(((FIFO=
CAN_FrFIFO0
|| \

	)

358 ((
FIFO
=
CAN_FrFIFO1
))

361 
	#CAN_FrFIFO0
 
CAN_Fr_FIFO0


	)

362 
	#CAN_FrFIFO1
 
CAN_Fr_FIFO1


	)

370 
	#IS_CAN_BANKNUMBER
(
BANKNUMBER
(((BANKNUMBER>1&& ((BANKNUMBER<27))

	)

378 
	#IS_CAN_TRANSMITMAILBOX
(
TRANSMITMAILBOX
((TRANSMITMAILBOX<((
ut8_t
)0x02))

	)

379 
	#IS_CAN_STDID
(
STDID
((STDID<((
ut32_t
)0x7FF))

	)

380 
	#IS_CAN_EXTID
(
EXTID
((EXTID<((
ut32_t
)0x1FFFFFFF))

	)

381 
	#IS_CAN_DLC
(
DLC
((DLC<((
ut8_t
)0x08))

	)

389 
	#CAN_Id_Sndd
 ((
ut32_t
)0x00000000

	)

390 
	#CAN_Id_Exnded
 ((
ut32_t
)0x00000004

	)

391 
	#IS_CAN_IDTYPE
(
IDTYPE
(((IDTYPE=
CAN_Id_Sndd
|| \

	)

392 ((
IDTYPE
=
CAN_Id_Exnded
))

395 
	#CAN_ID_STD
 
CAN_Id_Sndd


	)

396 
	#CAN_ID_EXT
 
CAN_Id_Exnded


	)

404 
	#CAN_RTR_Da
 ((
ut32_t
)0x00000000

	)

405 
	#CAN_RTR_Reme
 ((
ut32_t
)0x00000002

	)

406 
	#IS_CAN_RTR
(
RTR
(((RTR=
CAN_RTR_Da
|| ((RTR=
CAN_RTR_Reme
))

	)

409 
	#CAN_RTR_DATA
 
CAN_RTR_Da


	)

410 
	#CAN_RTR_REMOTE
 
CAN_RTR_Reme


	)

418 
	#CAN_TxStus_Faed
 ((
ut8_t
)0x00)

	)

419 
	#CAN_TxStus_Ok
 ((
ut8_t
)0x01

	)

420 
	#CAN_TxStus_Pdg
 ((
ut8_t
)0x02

	)

421 
	#CAN_TxStus_NoMaBox
 ((
ut8_t
)0x04

	)

424 
	#CANTXFAILED
 
CAN_TxStus_Faed


	)

425 
	#CANTXOK
 
CAN_TxStus_Ok


	)

426 
	#CANTXPENDING
 
CAN_TxStus_Pdg


	)

427 
	#CAN_NO_MB
 
CAN_TxStus_NoMaBox


	)

435 
	#CAN_FIFO0
 ((
ut8_t
)0x00

	)

436 
	#CAN_FIFO1
 ((
ut8_t
)0x01

	)

438 
	#IS_CAN_FIFO
(
FIFO
(((FIFO=
CAN_FIFO0
|| ((FIFO=
CAN_FIFO1
))

	)

446 
	#CAN_S˕_Faed
 ((
ut8_t
)0x00

	)

447 
	#CAN_S˕_Ok
 ((
ut8_t
)0x01

	)

450 
	#CANSLEEPFAILED
 
CAN_S˕_Faed


	)

451 
	#CANSLEEPOK
 
CAN_S˕_Ok


	)

459 
	#CAN_WakeUp_Faed
 ((
ut8_t
)0x00

	)

460 
	#CAN_WakeUp_Ok
 ((
ut8_t
)0x01

	)

463 
	#CANWAKEUPFAILED
 
CAN_WakeUp_Faed


	)

464 
	#CANWAKEUPOK
 
CAN_WakeUp_Ok


	)

473 
	#CAN_ECode_NoE
 ((
ut8_t
)0x00

	)

474 
	#CAN_ECode_StuffE
 ((
ut8_t
)0x10

	)

475 
	#CAN_ECode_FmE
 ((
ut8_t
)0x20

	)

476 
	#CAN_ECode_ACKE
 ((
ut8_t
)0x30

	)

477 
	#CAN_ECode_BRessiveE
 ((
ut8_t
)0x40

	)

478 
	#CAN_ECode_BDomtE
 ((
ut8_t
)0x50

	)

479 
	#CAN_ECode_CRCE
 ((
ut8_t
)0x60

	)

480 
	#CAN_ECode_SoweSE
 ((
ut8_t
)0x70

	)

494 
	#CAN_FLAG_RQCP0
 ((
ut32_t
)0x38000001

	)

495 
	#CAN_FLAG_RQCP1
 ((
ut32_t
)0x38000100

	)

496 
	#CAN_FLAG_RQCP2
 ((
ut32_t
)0x38010000

	)

499 
	#CAN_FLAG_FMP0
 ((
ut32_t
)0x12000003

	)

500 
	#CAN_FLAG_FF0
 ((
ut32_t
)0x32000008

	)

501 
	#CAN_FLAG_FOV0
 ((
ut32_t
)0x32000010

	)

502 
	#CAN_FLAG_FMP1
 ((
ut32_t
)0x14000003

	)

503 
	#CAN_FLAG_FF1
 ((
ut32_t
)0x34000008

	)

504 
	#CAN_FLAG_FOV1
 ((
ut32_t
)0x34000010

	)

507 
	#CAN_FLAG_WKU
 ((
ut32_t
)0x31000008

	)

508 
	#CAN_FLAG_SLAK
 ((
ut32_t
)0x31000012

	)

513 
	#CAN_FLAG_EWG
 ((
ut32_t
)0x10F00001

	)

514 
	#CAN_FLAG_EPV
 ((
ut32_t
)0x10F00002

	)

515 
	#CAN_FLAG_BOF
 ((
ut32_t
)0x10F00004

	)

516 
	#CAN_FLAG_LEC
 ((
ut32_t
)0x30F00070

	)

518 
	#IS_CAN_GET_FLAG
(
FLAG
(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_BOF
|| \

	)

519 ((
FLAG
=
CAN_FLAG_EPV
|| ((FLAG=
CAN_FLAG_EWG
) || \

520 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_FOV0
) || \

521 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FMP0
) || \

522 ((
FLAG
=
CAN_FLAG_FOV1
|| ((FLAG=
CAN_FLAG_FF1
) || \

523 ((
FLAG
=
CAN_FLAG_FMP1
|| ((FLAG=
CAN_FLAG_RQCP2
) || \

524 ((
FLAG
=
CAN_FLAG_RQCP1
)|| ((FLAG=
CAN_FLAG_RQCP0
) || \

525 ((
FLAG
=
CAN_FLAG_SLAK
 ))

527 
	#IS_CAN_CLEAR_FLAG
(
FLAG
)(((FLAG=
CAN_FLAG_LEC
|| ((FLAG=
CAN_FLAG_RQCP2
|| \

	)

528 ((
FLAG
=
CAN_FLAG_RQCP1
|| ((FLAG=
CAN_FLAG_RQCP0
) || \

529 ((
FLAG
=
CAN_FLAG_FF0
|| ((FLAG=
CAN_FLAG_FOV0
) ||\

530 ((
FLAG
=
CAN_FLAG_FF1
|| ((FLAG=
CAN_FLAG_FOV1
) || \

531 ((
FLAG
=
CAN_FLAG_WKU
|| ((FLAG=
CAN_FLAG_SLAK
))

540 
	#CAN_IT_TME
 ((
ut32_t
)0x00000001

	)

543 
	#CAN_IT_FMP0
 ((
ut32_t
)0x00000002

	)

544 
	#CAN_IT_FF0
 ((
ut32_t
)0x00000004

	)

545 
	#CAN_IT_FOV0
 ((
ut32_t
)0x00000008

	)

546 
	#CAN_IT_FMP1
 ((
ut32_t
)0x00000010

	)

547 
	#CAN_IT_FF1
 ((
ut32_t
)0x00000020

	)

548 
	#CAN_IT_FOV1
 ((
ut32_t
)0x00000040

	)

551 
	#CAN_IT_WKU
 ((
ut32_t
)0x00010000

	)

552 
	#CAN_IT_SLK
 ((
ut32_t
)0x00020000

	)

555 
	#CAN_IT_EWG
 ((
ut32_t
)0x00000100

	)

556 
	#CAN_IT_EPV
 ((
ut32_t
)0x00000200

	)

557 
	#CAN_IT_BOF
 ((
ut32_t
)0x00000400

	)

558 
	#CAN_IT_LEC
 ((
ut32_t
)0x00000800

	)

559 
	#CAN_IT_ERR
 ((
ut32_t
)0x00008000

	)

562 
	#CAN_IT_RQCP0
 
CAN_IT_TME


	)

563 
	#CAN_IT_RQCP1
 
CAN_IT_TME


	)

564 
	#CAN_IT_RQCP2
 
CAN_IT_TME


	)

567 
	#IS_CAN_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FMP0
||\

	)

568 ((
IT
=
CAN_IT_FF0
|| ((IT=
CAN_IT_FOV0
) ||\

569 ((
IT
=
CAN_IT_FMP1
|| ((IT=
CAN_IT_FF1
) ||\

570 ((
IT
=
CAN_IT_FOV1
|| ((IT=
CAN_IT_EWG
) ||\

571 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

572 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

573 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

575 
	#IS_CAN_CLEAR_IT
(
IT
(((IT=
CAN_IT_TME
|| ((IT=
CAN_IT_FF0
||\

	)

576 ((
IT
=
CAN_IT_FOV0
)|| ((IT=
CAN_IT_FF1
) ||\

577 ((
IT
=
CAN_IT_FOV1
)|| ((IT=
CAN_IT_EWG
) ||\

578 ((
IT
=
CAN_IT_EPV
|| ((IT=
CAN_IT_BOF
) ||\

579 ((
IT
=
CAN_IT_LEC
|| ((IT=
CAN_IT_ERR
) ||\

580 ((
IT
=
CAN_IT_WKU
|| ((IT=
CAN_IT_SLK
))

593 
CAN_DeIn
(
CAN_TyDef
* 
CANx
);

596 
ut8_t
 
CAN_In
(
CAN_TyDef
* 
CANx
, 
CAN_InTyDef
* 
CAN_InSu
);

597 
CAN_FrIn
(
CAN_FrInTyDef
* 
CAN_FrInSu
);

598 
CAN_SuIn
(
CAN_InTyDef
* 
CAN_InSu
);

599 
CAN_SveSBk
(
ut8_t
 
CAN_BkNumb
);

600 
CAN_DBGFeze
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

601 
CAN_TTComModeCmd
(
CAN_TyDef
* 
CANx
, 
FuniڮS
 
NewS
);

604 
ut8_t
 
CAN_Tnsm
(
CAN_TyDef
* 
CANx
, 
CTxMsg
* 
TxMesge
);

605 
ut8_t
 
CAN_TnsmStus
(
CAN_TyDef
* 
CANx
, ut8_
TnsmMabox
);

606 
CAN_ClTnsm
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
Mabox
);

609 
CAN_Reive
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
, 
CRxMsg
* 
RxMesge
);

610 
CAN_FIFOR
(
CAN_TyDef
* 
CANx
, 
ut8_t
 
FIFONumb
);

611 
ut8_t
 
CAN_MesgePdg
(
CAN_TyDef
* 
CANx
, ut8_
FIFONumb
);

614 
ut8_t
 
CAN_OtgModeReque
(
CAN_TyDef
* 
CANx
, ut8_
CAN_OtgMode
);

615 
ut8_t
 
CAN_S˕
(
CAN_TyDef
* 
CANx
);

616 
ut8_t
 
CAN_WakeUp
(
CAN_TyDef
* 
CANx
);

619 
ut8_t
 
CAN_GLaECode
(
CAN_TyDef
* 
CANx
);

620 
ut8_t
 
CAN_GReiveECou
(
CAN_TyDef
* 
CANx
);

621 
ut8_t
 
CAN_GLSBTnsmECou
(
CAN_TyDef
* 
CANx
);

624 
CAN_ITCfig
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
, 
FuniڮS
 
NewS
);

625 
FgStus
 
CAN_GFgStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

626 
CAN_CˬFg
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_FLAG
);

627 
ITStus
 
CAN_GITStus
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

628 
CAN_CˬITPdgB
(
CAN_TyDef
* 
CANx
, 
ut32_t
 
CAN_IT
);

630 #ifde
__lulus


	@stm32f4xx_crc.h

30 #ide
__STM32F4xx_CRC_H


31 
	#__STM32F4xx_CRC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

62 
CRC_RetDR
();

63 
ut32_t
 
CRC_CcCRC
(ut32_
Da
);

64 
ut32_t
 
CRC_CcBlockCRC
(ut32_
pBufr
[], ut32_
BufrLgth
);

65 
ut32_t
 
CRC_GCRC
();

66 
CRC_SIDRegi
(
ut8_t
 
IDVue
);

67 
ut8_t
 
CRC_GIDRegi
();

69 #ifde
__lulus


	@stm32f4xx_cryp.h

30 #ide
__STM32F4xx_CRYP_H


31 
	#__STM32F4xx_CRYP_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
CRYP_AlgoD
;

57 
ut32_t
 
CRYP_AlgoMode
;

60 
ut32_t
 
CRYP_DaTy
;

62 
ut32_t
 
CRYP_KeySize
;

65 }
	tCRYP_InTyDef
;

72 
ut32_t
 
CRYP_Key0Le
;

73 
ut32_t
 
CRYP_Key0Right
;

74 
ut32_t
 
CRYP_Key1Le
;

75 
ut32_t
 
CRYP_Key1Right
;

76 
ut32_t
 
CRYP_Key2Le
;

77 
ut32_t
 
CRYP_Key2Right
;

78 
ut32_t
 
CRYP_Key3Le
;

79 
ut32_t
 
CRYP_Key3Right
;

80 }
	tCRYP_KeyInTyDef
;

86 
ut32_t
 
CRYP_IV0Le
;

87 
ut32_t
 
CRYP_IV0Right
;

88 
ut32_t
 
CRYP_IV1Le
;

89 
ut32_t
 
CRYP_IV1Right
;

90 }
	tCRYP_IVInTyDef
;

98 
ut32_t
 
CR_CutCfig
;

100 
ut32_t
 
CRYP_IV0LR
;

101 
ut32_t
 
CRYP_IV0RR
;

102 
ut32_t
 
CRYP_IV1LR
;

103 
ut32_t
 
CRYP_IV1RR
;

105 
ut32_t
 
CRYP_K0LR
;

106 
ut32_t
 
CRYP_K0RR
;

107 
ut32_t
 
CRYP_K1LR
;

108 
ut32_t
 
CRYP_K1RR
;

109 
ut32_t
 
CRYP_K2LR
;

110 
ut32_t
 
CRYP_K2RR
;

111 
ut32_t
 
CRYP_K3LR
;

112 
ut32_t
 
CRYP_K3RR
;

113 
ut32_t
 
CRYP_CSGCMCCMR
[8];

114 
ut32_t
 
CRYP_CSGCMR
[8];

115 }
	tCRYP_Cڋxt
;

127 
	#CRYP_AlgoD_Eny
 ((
ut16_t
)0x0000)

	)

128 
	#CRYP_AlgoD_Dey
 ((
ut16_t
)0x0004)

	)

129 
	#IS_CRYP_ALGODIR
(
ALGODIR
(((ALGODIR=
CRYP_AlgoD_Eny
|| \

	)

130 ((
ALGODIR
=
CRYP_AlgoD_Dey
))

141 
	#CRYP_AlgoMode_TDES_ECB
 ((
ut32_t
)0x00000000)

	)

142 
	#CRYP_AlgoMode_TDES_CBC
 ((
ut32_t
)0x00000008)

	)

145 
	#CRYP_AlgoMode_DES_ECB
 ((
ut32_t
)0x00000010)

	)

146 
	#CRYP_AlgoMode_DES_CBC
 ((
ut32_t
)0x00000018)

	)

149 
	#CRYP_AlgoMode_AES_ECB
 ((
ut32_t
)0x00000020)

	)

150 
	#CRYP_AlgoMode_AES_CBC
 ((
ut32_t
)0x00000028)

	)

151 
	#CRYP_AlgoMode_AES_CTR
 ((
ut32_t
)0x00000030)

	)

152 
	#CRYP_AlgoMode_AES_Key
 ((
ut32_t
)0x00000038)

	)

153 
	#CRYP_AlgoMode_AES_GCM
 ((
ut32_t
)0x00080000)

	)

154 
	#CRYP_AlgoMode_AES_CCM
 ((
ut32_t
)0x00080008)

	)

156 
	#IS_CRYP_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
CRYP_AlgoMode_TDES_ECB
|| \

	)

157 ((
ALGOMODE
=
CRYP_AlgoMode_TDES_CBC
)|| \

158 ((
ALGOMODE
=
CRYP_AlgoMode_DES_ECB
) || \

159 ((
ALGOMODE
=
CRYP_AlgoMode_DES_CBC
) || \

160 ((
ALGOMODE
=
CRYP_AlgoMode_AES_ECB
) || \

161 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CBC
) || \

162 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CTR
) || \

163 ((
ALGOMODE
=
CRYP_AlgoMode_AES_Key
) || \

164 ((
ALGOMODE
=
CRYP_AlgoMode_AES_GCM
) || \

165 ((
ALGOMODE
=
CRYP_AlgoMode_AES_CCM
))

175 
	#CRYP_Pha_In
 ((
ut32_t
)0x00000000)

	)

176 
	#CRYP_Pha_Hd
 
CRYP_CR_GCM_CCMPH_0


	)

177 
	#CRYP_Pha_Payld
 
CRYP_CR_GCM_CCMPH_1


	)

178 
	#CRYP_Pha_F
 
CRYP_CR_GCM_CCMPH


	)

180 
	#IS_CRYP_PHASE
(
PHASE
(((PHASE=
CRYP_Pha_In
|| \

	)

181 ((
PHASE
=
CRYP_Pha_Hd
) || \

182 ((
PHASE
=
CRYP_Pha_Payld
) || \

183 ((
PHASE
=
CRYP_Pha_F
))

192 
	#CRYP_DaTy_32b
 ((
ut16_t
)0x0000)

	)

193 
	#CRYP_DaTy_16b
 ((
ut16_t
)0x0040)

	)

194 
	#CRYP_DaTy_8b
 ((
ut16_t
)0x0080)

	)

195 
	#CRYP_DaTy_1b
 ((
ut16_t
)0x00C0)

	)

196 
	#IS_CRYP_DATATYPE
(
DATATYPE
(((DATATYPE=
CRYP_DaTy_32b
|| \

	)

197 ((
DATATYPE
=
CRYP_DaTy_16b
)|| \

198 ((
DATATYPE
=
CRYP_DaTy_8b
)|| \

199 ((
DATATYPE
=
CRYP_DaTy_1b
))

207 
	#CRYP_KeySize_128b
 ((
ut16_t
)0x0000)

	)

208 
	#CRYP_KeySize_192b
 ((
ut16_t
)0x0100)

	)

209 
	#CRYP_KeySize_256b
 ((
ut16_t
)0x0200)

	)

210 
	#IS_CRYP_KEYSIZE
(
KEYSIZE
(((KEYSIZE=
CRYP_KeySize_128b
)|| \

	)

211 ((
KEYSIZE
=
CRYP_KeySize_192b
)|| \

212 ((
KEYSIZE
=
CRYP_KeySize_256b
))

220 
	#CRYP_FLAG_BUSY
 ((
ut8_t
)0x10

	)

224 
	#CRYP_FLAG_IFEM
 ((
ut8_t
)0x01

	)

225 
	#CRYP_FLAG_IFNF
 ((
ut8_t
)0x02

	)

226 
	#CRYP_FLAG_INRIS
 ((
ut8_t
)0x22

	)

227 
	#CRYP_FLAG_OFNE
 ((
ut8_t
)0x04

	)

229 
	#CRYP_FLAG_OFFU
 ((
ut8_t
)0x08

	)

230 
	#CRYP_FLAG_OUTRIS
 ((
ut8_t
)0x21

	)

233 
	#IS_CRYP_GET_FLAG
(
FLAG
(((FLAG=
CRYP_FLAG_IFEM
|| \

	)

234 ((
FLAG
=
CRYP_FLAG_IFNF
) || \

235 ((
FLAG
=
CRYP_FLAG_OFNE
) || \

236 ((
FLAG
=
CRYP_FLAG_OFFU
) || \

237 ((
FLAG
=
CRYP_FLAG_BUSY
) || \

238 ((
FLAG
=
CRYP_FLAG_OUTRIS
)|| \

239 ((
FLAG
=
CRYP_FLAG_INRIS
))

247 
	#CRYP_IT_INI
 ((
ut8_t
)0x01

	)

248 
	#CRYP_IT_OUTI
 ((
ut8_t
)0x02

	)

249 
	#IS_CRYP_CONFIG_IT
(
IT
((((IT& (
ut8_t
)0xFC=0x00&& ((IT!0x00))

	)

250 
	#IS_CRYP_GET_IT
(
IT
(((IT=
CRYP_IT_INI
|| ((IT=
CRYP_IT_OUTI
))

	)

259 
	#MODE_ENCRYPT
 ((
ut8_t
)0x01)

	)

260 
	#MODE_DECRYPT
 ((
ut8_t
)0x00)

	)

269 
	#CRYP_DMAReq_DaIN
 ((
ut8_t
)0x01)

	)

270 
	#CRYP_DMAReq_DaOUT
 ((
ut8_t
)0x02)

	)

271 
	#IS_CRYP_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut8_t
)0xFC=0x00&& ((DMAREQ!0x00))

	)

284 
CRYP_DeIn
();

287 
CRYP_In
(
CRYP_InTyDef
* 
CRYP_InSu
);

288 
CRYP_SuIn
(
CRYP_InTyDef
* 
CRYP_InSu
);

289 
CRYP_KeyIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

290 
CRYP_KeySuIn
(
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

291 
CRYP_IVIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

292 
CRYP_IVSuIn
(
CRYP_IVInTyDef
* 
CRYP_IVInSu
);

293 
CRYP_Cmd
(
FuniڮS
 
NewS
);

294 
CRYP_PhaCfig
(
ut32_t
 
CRYP_Pha
);

295 
CRYP_FIFOFlush
();

297 
CRYP_DaIn
(
ut32_t
 
Da
);

298 
ut32_t
 
CRYP_DaOut
();

301 
EStus
 
CRYP_SaveCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtSave
,

302 
CRYP_KeyInTyDef
* 
CRYP_KeyInSu
);

303 
CRYP_ReeCڋxt
(
CRYP_Cڋxt
* 
CRYP_CڋxtRee
);

306 
CRYP_DMACmd
(
ut8_t
 
CRYP_DMAReq
, 
FuniڮS
 
NewS
);

309 
CRYP_ITCfig
(
ut8_t
 
CRYP_IT
, 
FuniڮS
 
NewS
);

310 
ITStus
 
CRYP_GITStus
(
ut8_t
 
CRYP_IT
);

311 
FuniڮS
 
CRYP_GCmdStus
();

312 
FgStus
 
CRYP_GFgStus
(
ut8_t
 
CRYP_FLAG
);

315 
EStus
 
CRYP_AES_ECB
(
ut8_t
 
Mode
,

316 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

317 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

318 
ut8_t
 *
Ouut
);

320 
EStus
 
CRYP_AES_CBC
(
ut8_t
 
Mode
,

321 
ut8_t
 
InVes
[16],

322 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

323 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

324 
ut8_t
 *
Ouut
);

326 
EStus
 
CRYP_AES_CTR
(
ut8_t
 
Mode
,

327 
ut8_t
 
InVes
[16],

328 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

329 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

330 
ut8_t
 *
Ouut
);

332 
EStus
 
CRYP_AES_GCM
(
ut8_t
 
Mode
, ut8_
InVes
[16],

333 
ut8_t
 *
Key
, 
ut16_t
 
Keysize
,

334 
ut8_t
 *
Iut
, 
ut32_t
 
ILgth
,

335 
ut8_t
 *
Hd
, 
ut32_t
 
HLgth
,

336 
ut8_t
 *
Ouut
, ut8_*
AuthTAG
);

338 
EStus
 
CRYP_AES_CCM
(
ut8_t
 
Mode
,

339 
ut8_t
* 
N
, 
ut32_t
 
NSize
,

340 
ut8_t
* 
Key
, 
ut16_t
 
Keysize
,

341 
ut8_t
* 
Iut
, 
ut32_t
 
ILgth
,

342 
ut8_t
* 
Hd
, 
ut32_t
 
HLgth
, ut8_*
HBufr
,

343 
ut8_t
* 
Ouut
,

344 
ut8_t
* 
AuthTAG
, 
ut32_t
 
TAGSize
);

347 
EStus
 
CRYP_TDES_ECB
(
ut8_t
 
Mode
,

348 
ut8_t
 
Key
[24],

349 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

350 
ut8_t
 *
Ouut
);

352 
EStus
 
CRYP_TDES_CBC
(
ut8_t
 
Mode
,

353 
ut8_t
 
Key
[24],

354 
ut8_t
 
InVes
[8],

355 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

356 
ut8_t
 *
Ouut
);

359 
EStus
 
CRYP_DES_ECB
(
ut8_t
 
Mode
,

360 
ut8_t
 
Key
[8],

361 
ut8_t
 *
Iut
, 
ut32_t
 
Ingth
,

362 
ut8_t
 *
Ouut
);

364 
EStus
 
CRYP_DES_CBC
(
ut8_t
 
Mode
,

365 
ut8_t
 
Key
[8],

366 
ut8_t
 
InVes
[8],

367 
ut8_t
 *
Iut
,
ut32_t
 
Ingth
,

368 
ut8_t
 *
Ouut
);

370 #ifde
__lulus


	@stm32f4xx_dac.h

30 #ide
__STM32F4xx_DAC_H


31 
	#__STM32F4xx_DAC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DAC_Trigg
;

59 
ut32_t
 
DAC_WaveGi
;

63 
ut32_t
 
DAC_LFSRUnmask_TrngAmude
;

67 
ut32_t
 
DAC_OuutBufr
;

69 }
	tDAC_InTyDef
;

81 
	#DAC_Trigg_Ne
 ((
ut32_t
)0x00000000

	)

83 
	#DAC_Trigg_T2_TRGO
 ((
ut32_t
)0x00000024

	)

84 
	#DAC_Trigg_T4_TRGO
 ((
ut32_t
)0x0000002C

	)

85 
	#DAC_Trigg_T5_TRGO
 ((
ut32_t
)0x0000001C

	)

86 
	#DAC_Trigg_T6_TRGO
 ((
ut32_t
)0x00000004

	)

87 
	#DAC_Trigg_T7_TRGO
 ((
ut32_t
)0x00000014

	)

88 
	#DAC_Trigg_T8_TRGO
 ((
ut32_t
)0x0000000C

	)

90 
	#DAC_Trigg_Ext_IT9
 ((
ut32_t
)0x00000034

	)

91 
	#DAC_Trigg_Sowe
 ((
ut32_t
)0x0000003C

	)

93 
	#IS_DAC_TRIGGER
(
TRIGGER
(((TRIGGER=
DAC_Trigg_Ne
|| \

	)

94 ((
TRIGGER
=
DAC_Trigg_T6_TRGO
) || \

95 ((
TRIGGER
=
DAC_Trigg_T8_TRGO
) || \

96 ((
TRIGGER
=
DAC_Trigg_T7_TRGO
) || \

97 ((
TRIGGER
=
DAC_Trigg_T5_TRGO
) || \

98 ((
TRIGGER
=
DAC_Trigg_T2_TRGO
) || \

99 ((
TRIGGER
=
DAC_Trigg_T4_TRGO
) || \

100 ((
TRIGGER
=
DAC_Trigg_Ext_IT9
) || \

101 ((
TRIGGER
=
DAC_Trigg_Sowe
))

111 
	#DAC_WaveGi_Ne
 ((
ut32_t
)0x00000000)

	)

112 
	#DAC_WaveGi_Noi
 ((
ut32_t
)0x00000040)

	)

113 
	#DAC_WaveGi_Trng
 ((
ut32_t
)0x00000080)

	)

114 
	#IS_DAC_GENERATE_WAVE
(
WAVE
(((WAVE=
DAC_WaveGi_Ne
|| \

	)

115 ((
WAVE
=
DAC_WaveGi_Noi
) || \

116 ((
WAVE
=
DAC_WaveGi_Trng
))

125 
	#DAC_LFSRUnmask_B0
 ((
ut32_t
)0x00000000

	)

126 
	#DAC_LFSRUnmask_Bs1_0
 ((
ut32_t
)0x00000100

	)

127 
	#DAC_LFSRUnmask_Bs2_0
 ((
ut32_t
)0x00000200

	)

128 
	#DAC_LFSRUnmask_Bs3_0
 ((
ut32_t
)0x00000300

	)

129 
	#DAC_LFSRUnmask_Bs4_0
 ((
ut32_t
)0x00000400

	)

130 
	#DAC_LFSRUnmask_Bs5_0
 ((
ut32_t
)0x00000500

	)

131 
	#DAC_LFSRUnmask_Bs6_0
 ((
ut32_t
)0x00000600

	)

132 
	#DAC_LFSRUnmask_Bs7_0
 ((
ut32_t
)0x00000700

	)

133 
	#DAC_LFSRUnmask_Bs8_0
 ((
ut32_t
)0x00000800

	)

134 
	#DAC_LFSRUnmask_Bs9_0
 ((
ut32_t
)0x00000900

	)

135 
	#DAC_LFSRUnmask_Bs10_0
 ((
ut32_t
)0x00000A00

	)

136 
	#DAC_LFSRUnmask_Bs11_0
 ((
ut32_t
)0x00000B00

	)

137 
	#DAC_TrngAmude_1
 ((
ut32_t
)0x00000000

	)

138 
	#DAC_TrngAmude_3
 ((
ut32_t
)0x00000100

	)

139 
	#DAC_TrngAmude_7
 ((
ut32_t
)0x00000200

	)

140 
	#DAC_TrngAmude_15
 ((
ut32_t
)0x00000300

	)

141 
	#DAC_TrngAmude_31
 ((
ut32_t
)0x00000400

	)

142 
	#DAC_TrngAmude_63
 ((
ut32_t
)0x00000500

	)

143 
	#DAC_TrngAmude_127
 ((
ut32_t
)0x00000600

	)

144 
	#DAC_TrngAmude_255
 ((
ut32_t
)0x00000700

	)

145 
	#DAC_TrngAmude_511
 ((
ut32_t
)0x00000800

	)

146 
	#DAC_TrngAmude_1023
 ((
ut32_t
)0x00000900

	)

147 
	#DAC_TrngAmude_2047
 ((
ut32_t
)0x00000A00

	)

148 
	#DAC_TrngAmude_4095
 ((
ut32_t
)0x00000B00

	)

150 
	#IS_DAC_LFSR_UNMASK_TRIANGLE_AMPLITUDE
(
VALUE
(((VALUE=
DAC_LFSRUnmask_B0
|| \

	)

151 ((
VALUE
=
DAC_LFSRUnmask_Bs1_0
) || \

152 ((
VALUE
=
DAC_LFSRUnmask_Bs2_0
) || \

153 ((
VALUE
=
DAC_LFSRUnmask_Bs3_0
) || \

154 ((
VALUE
=
DAC_LFSRUnmask_Bs4_0
) || \

155 ((
VALUE
=
DAC_LFSRUnmask_Bs5_0
) || \

156 ((
VALUE
=
DAC_LFSRUnmask_Bs6_0
) || \

157 ((
VALUE
=
DAC_LFSRUnmask_Bs7_0
) || \

158 ((
VALUE
=
DAC_LFSRUnmask_Bs8_0
) || \

159 ((
VALUE
=
DAC_LFSRUnmask_Bs9_0
) || \

160 ((
VALUE
=
DAC_LFSRUnmask_Bs10_0
) || \

161 ((
VALUE
=
DAC_LFSRUnmask_Bs11_0
) || \

162 ((
VALUE
=
DAC_TrngAmude_1
) || \

163 ((
VALUE
=
DAC_TrngAmude_3
) || \

164 ((
VALUE
=
DAC_TrngAmude_7
) || \

165 ((
VALUE
=
DAC_TrngAmude_15
) || \

166 ((
VALUE
=
DAC_TrngAmude_31
) || \

167 ((
VALUE
=
DAC_TrngAmude_63
) || \

168 ((
VALUE
=
DAC_TrngAmude_127
) || \

169 ((
VALUE
=
DAC_TrngAmude_255
) || \

170 ((
VALUE
=
DAC_TrngAmude_511
) || \

171 ((
VALUE
=
DAC_TrngAmude_1023
) || \

172 ((
VALUE
=
DAC_TrngAmude_2047
) || \

173 ((
VALUE
=
DAC_TrngAmude_4095
))

182 
	#DAC_OuutBufr_Eb
 ((
ut32_t
)0x00000000)

	)

183 
	#DAC_OuutBufr_Dib
 ((
ut32_t
)0x00000002)

	)

184 
	#IS_DAC_OUTPUT_BUFFER_STATE
(
STATE
(((STATE=
DAC_OuutBufr_Eb
|| \

	)

185 ((
STATE
=
DAC_OuutBufr_Dib
))

194 
	#DAC_Chl_1
 ((
ut32_t
)0x00000000)

	)

195 
	#DAC_Chl_2
 ((
ut32_t
)0x00000010)

	)

196 
	#IS_DAC_CHANNEL
(
CHANNEL
(((CHANNEL=
DAC_Chl_1
|| \

	)

197 ((
CHANNEL
=
DAC_Chl_2
))

206 
	#DAC_Align_12b_R
 ((
ut32_t
)0x00000000)

	)

207 
	#DAC_Align_12b_L
 ((
ut32_t
)0x00000004)

	)

208 
	#DAC_Align_8b_R
 ((
ut32_t
)0x00000008)

	)

209 
	#IS_DAC_ALIGN
(
ALIGN
(((ALIGN=
DAC_Align_12b_R
|| \

	)

210 ((
ALIGN
=
DAC_Align_12b_L
) || \

211 ((
ALIGN
=
DAC_Align_8b_R
))

220 
	#DAC_Wave_Noi
 ((
ut32_t
)0x00000040)

	)

221 
	#DAC_Wave_Trng
 ((
ut32_t
)0x00000080)

	)

222 
	#IS_DAC_WAVE
(
WAVE
(((WAVE=
DAC_Wave_Noi
|| \

	)

223 ((
WAVE
=
DAC_Wave_Trng
))

232 
	#IS_DAC_DATA
(
DATA
((DATA<0xFFF0)

	)

240 
	#DAC_IT_DMAUDR
 ((
ut32_t
)0x00002000)

	)

241 
	#IS_DAC_IT
(
IT
(((IT=
DAC_IT_DMAUDR
))

	)

251 
	#DAC_FLAG_DMAUDR
 ((
ut32_t
)0x00002000)

	)

252 
	#IS_DAC_FLAG
(
FLAG
(((FLAG=
DAC_FLAG_DMAUDR
))

	)

266 
DAC_DeIn
();

269 
DAC_In
(
ut32_t
 
DAC_Chl
, 
DAC_InTyDef
* 
DAC_InSu
);

270 
DAC_SuIn
(
DAC_InTyDef
* 
DAC_InSu
);

271 
DAC_Cmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

272 
DAC_SoweTriggCmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

273 
DAC_DuSoweTriggCmd
(
FuniڮS
 
NewS
);

274 
DAC_WaveGiCmd
(
ut32_t
 
DAC_Chl
, ut32_
DAC_Wave
, 
FuniڮS
 
NewS
);

275 
DAC_SChl1Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

276 
DAC_SChl2Da
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da
);

277 
DAC_SDuChlDa
(
ut32_t
 
DAC_Align
, 
ut16_t
 
Da2
, ut16_
Da1
);

278 
ut16_t
 
DAC_GDaOuutVue
(
ut32_t
 
DAC_Chl
);

281 
DAC_DMACmd
(
ut32_t
 
DAC_Chl
, 
FuniڮS
 
NewS
);

284 
DAC_ITCfig
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
, 
FuniڮS
 
NewS
);

285 
FgStus
 
DAC_GFgStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

286 
DAC_CˬFg
(
ut32_t
 
DAC_Chl
, ut32_
DAC_FLAG
);

287 
ITStus
 
DAC_GITStus
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

288 
DAC_CˬITPdgB
(
ut32_t
 
DAC_Chl
, ut32_
DAC_IT
);

290 #ifde
__lulus


	@stm32f4xx_dbgmcu.h

29 #ide
__STM32F4xx_DBGMCU_H


30 
	#__STM32F4xx_DBGMCU_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
	#DBGMCU_SLEEP
 ((
ut32_t
)0x00000001)

	)

54 
	#DBGMCU_STOP
 ((
ut32_t
)0x00000002)

	)

55 
	#DBGMCU_STANDBY
 ((
ut32_t
)0x00000004)

	)

56 
	#IS_DBGMCU_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFF8=0x00&& ((PERIPH!0x00))

	)

58 
	#DBGMCU_TIM2_STOP
 ((
ut32_t
)0x00000001)

	)

59 
	#DBGMCU_TIM3_STOP
 ((
ut32_t
)0x00000002)

	)

60 
	#DBGMCU_TIM4_STOP
 ((
ut32_t
)0x00000004)

	)

61 
	#DBGMCU_TIM5_STOP
 ((
ut32_t
)0x00000008)

	)

62 
	#DBGMCU_TIM6_STOP
 ((
ut32_t
)0x00000010)

	)

63 
	#DBGMCU_TIM7_STOP
 ((
ut32_t
)0x00000020)

	)

64 
	#DBGMCU_TIM12_STOP
 ((
ut32_t
)0x00000040)

	)

65 
	#DBGMCU_TIM13_STOP
 ((
ut32_t
)0x00000080)

	)

66 
	#DBGMCU_TIM14_STOP
 ((
ut32_t
)0x00000100)

	)

67 
	#DBGMCU_RTC_STOP
 ((
ut32_t
)0x00000400)

	)

68 
	#DBGMCU_WWDG_STOP
 ((
ut32_t
)0x00000800)

	)

69 
	#DBGMCU_IWDG_STOP
 ((
ut32_t
)0x00001000)

	)

70 
	#DBGMCU_I2C1_SMBUS_TIMEOUT
 ((
ut32_t
)0x00200000)

	)

71 
	#DBGMCU_I2C2_SMBUS_TIMEOUT
 ((
ut32_t
)0x00400000)

	)

72 
	#DBGMCU_I2C3_SMBUS_TIMEOUT
 ((
ut32_t
)0x00800000)

	)

73 
	#DBGMCU_CAN1_STOP
 ((
ut32_t
)0x02000000)

	)

74 
	#DBGMCU_CAN2_STOP
 ((
ut32_t
)0x04000000)

	)

75 
	#IS_DBGMCU_APB1PERIPH
(
PERIPH
((((PERIPH& 0xF91FE200=0x00&& ((PERIPH!0x00))

	)

77 
	#DBGMCU_TIM1_STOP
 ((
ut32_t
)0x00000001)

	)

78 
	#DBGMCU_TIM8_STOP
 ((
ut32_t
)0x00000002)

	)

79 
	#DBGMCU_TIM9_STOP
 ((
ut32_t
)0x00010000)

	)

80 
	#DBGMCU_TIM10_STOP
 ((
ut32_t
)0x00020000)

	)

81 
	#DBGMCU_TIM11_STOP
 ((
ut32_t
)0x00040000)

	)

82 
	#IS_DBGMCU_APB2PERIPH
(
PERIPH
((((PERIPH& 0xFFF8FFFC=0x00&& ((PERIPH!0x00))

	)

89 
ut32_t
 
DBGMCU_GREVID
();

90 
ut32_t
 
DBGMCU_GDEVID
();

91 
DBGMCU_Cfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

92 
DBGMCU_APB1PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

93 
DBGMCU_APB2PhCfig
(
ut32_t
 
DBGMCU_Ph
, 
FuniڮS
 
NewS
);

95 #ifde
__lulus


	@stm32f4xx_dcmi.h

29 #ide
__STM32F4xx_DCMI_H


30 
	#__STM32F4xx_DCMI_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

53 
ut16_t
 
DCMI_CtuMode
;

56 
ut16_t
 
DCMI_SynchroMode
;

59 
ut16_t
 
DCMI_PCKPެy
;

62 
ut16_t
 
DCMI_VSPެy
;

65 
ut16_t
 
DCMI_HSPެy
;

68 
ut16_t
 
DCMI_CtuRe
;

71 
ut16_t
 
DCMI_ExndedDaMode
;

73 } 
	tDCMI_InTyDef
;

80 
ut16_t
 
DCMI_VtilSLe
;

83 
ut16_t
 
DCMI_HizڏlOfftCou
;

86 
ut16_t
 
DCMI_VtilLeCou
;

89 
ut16_t
 
DCMI_CtuCou
;

92 } 
	tDCMI_CROPInTyDef
;

99 
ut8_t
 
DCMI_FmeSCode
;

100 
ut8_t
 
DCMI_LeSCode
;

101 
ut8_t
 
DCMI_LeEndCode
;

102 
ut8_t
 
DCMI_FmeEndCode
;

103 } 
	tDCMI_CodesInTyDef
;

114 
	#DCMI_CtuMode_Ctuous
 ((
ut16_t
)0x0000

	)

116 
	#DCMI_CtuMode_SpSh
 ((
ut16_t
)0x0002

	)

118 
	#IS_DCMI_CAPTURE_MODE
(
MODE
)(((MODE=
DCMI_CtuMode_Ctuous
|| \

	)

119 ((
MODE
=
DCMI_CtuMode_SpSh
))

128 
	#DCMI_SynchroMode_Hdwe
 ((
ut16_t
)0x0000

	)

130 
	#DCMI_SynchroMode_Embedded
 ((
ut16_t
)0x0010

	)

132 
	#IS_DCMI_SYNCHRO
(
MODE
)(((MODE=
DCMI_SynchroMode_Hdwe
|| \

	)

133 ((
MODE
=
DCMI_SynchroMode_Embedded
))

142 
	#DCMI_PCKPެy_Flg
 ((
ut16_t
)0x0000

	)

143 
	#DCMI_PCKPެy_Risg
 ((
ut16_t
)0x0020

	)

144 
	#IS_DCMI_PCKPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_PCKPެy_Flg
|| \

	)

145 ((
POLARITY
=
DCMI_PCKPެy_Risg
))

154 
	#DCMI_VSPެy_Low
 ((
ut16_t
)0x0000

	)

155 
	#DCMI_VSPެy_High
 ((
ut16_t
)0x0080

	)

156 
	#IS_DCMI_VSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_VSPެy_Low
|| \

	)

157 ((
POLARITY
=
DCMI_VSPެy_High
))

166 
	#DCMI_HSPެy_Low
 ((
ut16_t
)0x0000

	)

167 
	#DCMI_HSPެy_High
 ((
ut16_t
)0x0040

	)

168 
	#IS_DCMI_HSPOLARITY
(
POLARITY
)(((POLARITY=
DCMI_HSPެy_Low
|| \

	)

169 ((
POLARITY
=
DCMI_HSPެy_High
))

178 
	#DCMI_CtuRe_A_Fme
 ((
ut16_t
)0x0000

	)

179 
	#DCMI_CtuRe_1of2_Fme
 ((
ut16_t
)0x0100

	)

180 
	#DCMI_CtuRe_1of4_Fme
 ((
ut16_t
)0x0200

	)

181 
	#IS_DCMI_CAPTURE_RATE
(
RATE
(((RATE=
DCMI_CtuRe_A_Fme
|| \

	)

182 ((
RATE
=
DCMI_CtuRe_1of2_Fme
) ||\

183 ((
RATE
=
DCMI_CtuRe_1of4_Fme
))

192 
	#DCMI_ExndedDaMode_8b
 ((
ut16_t
)0x0000

	)

193 
	#DCMI_ExndedDaMode_10b
 ((
ut16_t
)0x0400

	)

194 
	#DCMI_ExndedDaMode_12b
 ((
ut16_t
)0x0800

	)

195 
	#DCMI_ExndedDaMode_14b
 ((
ut16_t
)0x0C00

	)

196 
	#IS_DCMI_EXTENDED_DATA
(
DATA
)(((DATA=
DCMI_ExndedDaMode_8b
|| \

	)

197 ((
DATA
=
DCMI_ExndedDaMode_10b
) ||\

198 ((
DATA
=
DCMI_ExndedDaMode_12b
) ||\

199 ((
DATA
=
DCMI_ExndedDaMode_14b
))

208 
	#DCMI_IT_FRAME
 ((
ut16_t
)0x0001)

	)

209 
	#DCMI_IT_OVF
 ((
ut16_t
)0x0002)

	)

210 
	#DCMI_IT_ERR
 ((
ut16_t
)0x0004)

	)

211 
	#DCMI_IT_VSYNC
 ((
ut16_t
)0x0008)

	)

212 
	#DCMI_IT_LINE
 ((
ut16_t
)0x0010)

	)

213 
	#IS_DCMI_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xFFE0=0x0000&& ((IT!0x0000))

	)

214 
	#IS_DCMI_GET_IT
(
IT
(((IT=
DCMI_IT_FRAME
|| \

	)

215 ((
IT
=
DCMI_IT_OVF
) || \

216 ((
IT
=
DCMI_IT_ERR
) || \

217 ((
IT
=
DCMI_IT_VSYNC
) || \

218 ((
IT
=
DCMI_IT_LINE
))

230 
	#DCMI_FLAG_HSYNC
 ((
ut16_t
)0x2001)

	)

231 
	#DCMI_FLAG_VSYNC
 ((
ut16_t
)0x2002)

	)

232 
	#DCMI_FLAG_FNE
 ((
ut16_t
)0x2004)

	)

236 
	#DCMI_FLAG_FRAMERI
 ((
ut16_t
)0x0001)

	)

237 
	#DCMI_FLAG_OVFRI
 ((
ut16_t
)0x0002)

	)

238 
	#DCMI_FLAG_ERRRI
 ((
ut16_t
)0x0004)

	)

239 
	#DCMI_FLAG_VSYNCRI
 ((
ut16_t
)0x0008)

	)

240 
	#DCMI_FLAG_LINERI
 ((
ut16_t
)0x0010)

	)

244 
	#DCMI_FLAG_FRAMEMI
 ((
ut16_t
)0x1001)

	)

245 
	#DCMI_FLAG_OVFMI
 ((
ut16_t
)0x1002)

	)

246 
	#DCMI_FLAG_ERRMI
 ((
ut16_t
)0x1004)

	)

247 
	#DCMI_FLAG_VSYNCMI
 ((
ut16_t
)0x1008)

	)

248 
	#DCMI_FLAG_LINEMI
 ((
ut16_t
)0x1010)

	)

249 
	#IS_DCMI_GET_FLAG
(
FLAG
(((FLAG=
DCMI_FLAG_HSYNC
|| \

	)

250 ((
FLAG
=
DCMI_FLAG_VSYNC
) || \

251 ((
FLAG
=
DCMI_FLAG_FNE
) || \

252 ((
FLAG
=
DCMI_FLAG_FRAMERI
) || \

253 ((
FLAG
=
DCMI_FLAG_OVFRI
) || \

254 ((
FLAG
=
DCMI_FLAG_ERRRI
) || \

255 ((
FLAG
=
DCMI_FLAG_VSYNCRI
) || \

256 ((
FLAG
=
DCMI_FLAG_LINERI
) || \

257 ((
FLAG
=
DCMI_FLAG_FRAMEMI
) || \

258 ((
FLAG
=
DCMI_FLAG_OVFMI
) || \

259 ((
FLAG
=
DCMI_FLAG_ERRMI
) || \

260 ((
FLAG
=
DCMI_FLAG_VSYNCMI
) || \

261 ((
FLAG
=
DCMI_FLAG_LINEMI
))

263 
	#IS_DCMI_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFFE0=0x0000&& ((FLAG!0x0000))

	)

276 
DCMI_DeIn
();

279 
DCMI_In
(
DCMI_InTyDef
* 
DCMI_InSu
);

280 
DCMI_SuIn
(
DCMI_InTyDef
* 
DCMI_InSu
);

281 
DCMI_CROPCfig
(
DCMI_CROPInTyDef
* 
DCMI_CROPInSu
);

282 
DCMI_CROPCmd
(
FuniڮS
 
NewS
);

283 
DCMI_SEmbeddedSynchroCodes
(
DCMI_CodesInTyDef
* 
DCMI_CodesInSu
);

284 
DCMI_JPEGCmd
(
FuniڮS
 
NewS
);

287 
DCMI_Cmd
(
FuniڮS
 
NewS
);

288 
DCMI_CtuCmd
(
FuniڮS
 
NewS
);

289 
ut32_t
 
DCMI_RdDa
();

292 
DCMI_ITCfig
(
ut16_t
 
DCMI_IT
, 
FuniڮS
 
NewS
);

293 
FgStus
 
DCMI_GFgStus
(
ut16_t
 
DCMI_FLAG
);

294 
DCMI_CˬFg
(
ut16_t
 
DCMI_FLAG
);

295 
ITStus
 
DCMI_GITStus
(
ut16_t
 
DCMI_IT
);

296 
DCMI_CˬITPdgB
(
ut16_t
 
DCMI_IT
);

298 #ifde
__lulus


	@stm32f4xx_dma.h

30 #ide
__STM32F4xx_DMA_H


31 
	#__STM32F4xx_DMA_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA_Chl
;

59 
ut32_t
 
DMA_PhBaAddr
;

61 
ut32_t
 
DMA_Memy0BaAddr
;

65 
ut32_t
 
DMA_DIR
;

69 
ut32_t
 
DMA_BufrSize
;

73 
ut32_t
 
DMA_PhInc
;

76 
ut32_t
 
DMA_MemyInc
;

79 
ut32_t
 
DMA_PhDaSize
;

82 
ut32_t
 
DMA_MemyDaSize
;

85 
ut32_t
 
DMA_Mode
;

90 
ut32_t
 
DMA_Priܙy
;

93 
ut32_t
 
DMA_FIFOMode
;

98 
ut32_t
 
DMA_FIFOThshd
;

101 
ut32_t
 
DMA_MemyBur
;

106 
ut32_t
 
DMA_PhBur
;

110 }
	tDMA_InTyDef
;

118 
	#IS_DMA_ALL_PERIPH
(
PERIPH
(((PERIPH=
DMA1_Sm0
|| \

	)

119 ((
PERIPH
=
DMA1_Sm1
) || \

120 ((
PERIPH
=
DMA1_Sm2
) || \

121 ((
PERIPH
=
DMA1_Sm3
) || \

122 ((
PERIPH
=
DMA1_Sm4
) || \

123 ((
PERIPH
=
DMA1_Sm5
) || \

124 ((
PERIPH
=
DMA1_Sm6
) || \

125 ((
PERIPH
=
DMA1_Sm7
) || \

126 ((
PERIPH
=
DMA2_Sm0
) || \

127 ((
PERIPH
=
DMA2_Sm1
) || \

128 ((
PERIPH
=
DMA2_Sm2
) || \

129 ((
PERIPH
=
DMA2_Sm3
) || \

130 ((
PERIPH
=
DMA2_Sm4
) || \

131 ((
PERIPH
=
DMA2_Sm5
) || \

132 ((
PERIPH
=
DMA2_Sm6
) || \

133 ((
PERIPH
=
DMA2_Sm7
))

135 
	#IS_DMA_ALL_CONTROLLER
(
CONTROLLER
(((CONTROLLER=
DMA1
|| \

	)

136 ((
CONTROLLER
=
DMA2
))

141 
	#DMA_Chl_0
 ((
ut32_t
)0x00000000)

	)

142 
	#DMA_Chl_1
 ((
ut32_t
)0x02000000)

	)

143 
	#DMA_Chl_2
 ((
ut32_t
)0x04000000)

	)

144 
	#DMA_Chl_3
 ((
ut32_t
)0x06000000)

	)

145 
	#DMA_Chl_4
 ((
ut32_t
)0x08000000)

	)

146 
	#DMA_Chl_5
 ((
ut32_t
)0x0A000000)

	)

147 
	#DMA_Chl_6
 ((
ut32_t
)0x0C000000)

	)

148 
	#DMA_Chl_7
 ((
ut32_t
)0x0E000000)

	)

150 
	#IS_DMA_CHANNEL
(
CHANNEL
(((CHANNEL=
DMA_Chl_0
|| \

	)

151 ((
CHANNEL
=
DMA_Chl_1
) || \

152 ((
CHANNEL
=
DMA_Chl_2
) || \

153 ((
CHANNEL
=
DMA_Chl_3
) || \

154 ((
CHANNEL
=
DMA_Chl_4
) || \

155 ((
CHANNEL
=
DMA_Chl_5
) || \

156 ((
CHANNEL
=
DMA_Chl_6
) || \

157 ((
CHANNEL
=
DMA_Chl_7
))

166 
	#DMA_DIR_PhToMemy
 ((
ut32_t
)0x00000000)

	)

167 
	#DMA_DIR_MemyToPh
 ((
ut32_t
)0x00000040)

	)

168 
	#DMA_DIR_MemyToMemy
 ((
ut32_t
)0x00000080)

	)

170 
	#IS_DMA_DIRECTION
(
DIRECTION
(((DIRECTION=
DMA_DIR_PhToMemy
 ) || \

	)

171 ((
DIRECTION
=
DMA_DIR_MemyToPh
) || \

172 ((
DIRECTION
=
DMA_DIR_MemyToMemy
))

181 
	#IS_DMA_BUFFER_SIZE
(
SIZE
(((SIZE>0x1&& ((SIZE< 0x10000))

	)

190 
	#DMA_PhInc_Eb
 ((
ut32_t
)0x00000200)

	)

191 
	#DMA_PhInc_Dib
 ((
ut32_t
)0x00000000)

	)

193 
	#IS_DMA_PERIPHERAL_INC_STATE
(
STATE
(((STATE=
DMA_PhInc_Eb
|| \

	)

194 ((
STATE
=
DMA_PhInc_Dib
))

203 
	#DMA_MemyInc_Eb
 ((
ut32_t
)0x00000400)

	)

204 
	#DMA_MemyInc_Dib
 ((
ut32_t
)0x00000000)

	)

206 
	#IS_DMA_MEMORY_INC_STATE
(
STATE
(((STATE=
DMA_MemyInc_Eb
|| \

	)

207 ((
STATE
=
DMA_MemyInc_Dib
))

216 
	#DMA_PhDaSize_By
 ((
ut32_t
)0x00000000)

	)

217 
	#DMA_PhDaSize_HfWd
 ((
ut32_t
)0x00000800)

	)

218 
	#DMA_PhDaSize_Wd
 ((
ut32_t
)0x00001000)

	)

220 
	#IS_DMA_PERIPHERAL_DATA_SIZE
(
SIZE
(((SIZE=
DMA_PhDaSize_By
|| \

	)

221 ((
SIZE
=
DMA_PhDaSize_HfWd
) || \

222 ((
SIZE
=
DMA_PhDaSize_Wd
))

231 
	#DMA_MemyDaSize_By
 ((
ut32_t
)0x00000000)

	)

232 
	#DMA_MemyDaSize_HfWd
 ((
ut32_t
)0x00002000)

	)

233 
	#DMA_MemyDaSize_Wd
 ((
ut32_t
)0x00004000)

	)

235 
	#IS_DMA_MEMORY_DATA_SIZE
(
SIZE
(((SIZE=
DMA_MemyDaSize_By
|| \

	)

236 ((
SIZE
=
DMA_MemyDaSize_HfWd
) || \

237 ((
SIZE
=
DMA_MemyDaSize_Wd
 ))

246 
	#DMA_Mode_Nm
 ((
ut32_t
)0x00000000)

	)

247 
	#DMA_Mode_Ccur
 ((
ut32_t
)0x00000100)

	)

249 
	#IS_DMA_MODE
(
MODE
(((MODE=
DMA_Mode_Nm
 ) || \

	)

250 ((
MODE
=
DMA_Mode_Ccur
))

259 
	#DMA_Priܙy_Low
 ((
ut32_t
)0x00000000)

	)

260 
	#DMA_Priܙy_Medium
 ((
ut32_t
)0x00010000)

	)

261 
	#DMA_Priܙy_High
 ((
ut32_t
)0x00020000)

	)

262 
	#DMA_Priܙy_VyHigh
 ((
ut32_t
)0x00030000)

	)

264 
	#IS_DMA_PRIORITY
(
PRIORITY
(((PRIORITY=
DMA_Priܙy_Low
 ) || \

	)

265 ((
PRIORITY
=
DMA_Priܙy_Medium
) || \

266 ((
PRIORITY
=
DMA_Priܙy_High
) || \

267 ((
PRIORITY
=
DMA_Priܙy_VyHigh
))

276 
	#DMA_FIFOMode_Dib
 ((
ut32_t
)0x00000000)

	)

277 
	#DMA_FIFOMode_Eb
 ((
ut32_t
)0x00000004)

	)

279 
	#IS_DMA_FIFO_MODE_STATE
(
STATE
(((STATE=
DMA_FIFOMode_Dib
 ) || \

	)

280 ((
STATE
=
DMA_FIFOMode_Eb
))

289 
	#DMA_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000000)

	)

290 
	#DMA_FIFOThshd_HfFu
 ((
ut32_t
)0x00000001)

	)

291 
	#DMA_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000002)

	)

292 
	#DMA_FIFOThshd_Fu
 ((
ut32_t
)0x00000003)

	)

294 
	#IS_DMA_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
DMA_FIFOThshd_1QurFu
 ) || \

	)

295 ((
THRESHOLD
=
DMA_FIFOThshd_HfFu
) || \

296 ((
THRESHOLD
=
DMA_FIFOThshd_3QursFu
) || \

297 ((
THRESHOLD
=
DMA_FIFOThshd_Fu
))

306 
	#DMA_MemyBur_Sg
 ((
ut32_t
)0x00000000)

	)

307 
	#DMA_MemyBur_INC4
 ((
ut32_t
)0x00800000)

	)

308 
	#DMA_MemyBur_INC8
 ((
ut32_t
)0x01000000)

	)

309 
	#DMA_MemyBur_INC16
 ((
ut32_t
)0x01800000)

	)

311 
	#IS_DMA_MEMORY_BURST
(
BURST
(((BURST=
DMA_MemyBur_Sg
|| \

	)

312 ((
BURST
=
DMA_MemyBur_INC4
) || \

313 ((
BURST
=
DMA_MemyBur_INC8
) || \

314 ((
BURST
=
DMA_MemyBur_INC16
))

323 
	#DMA_PhBur_Sg
 ((
ut32_t
)0x00000000)

	)

324 
	#DMA_PhBur_INC4
 ((
ut32_t
)0x00200000)

	)

325 
	#DMA_PhBur_INC8
 ((
ut32_t
)0x00400000)

	)

326 
	#DMA_PhBur_INC16
 ((
ut32_t
)0x00600000)

	)

328 
	#IS_DMA_PERIPHERAL_BURST
(
BURST
(((BURST=
DMA_PhBur_Sg
|| \

	)

329 ((
BURST
=
DMA_PhBur_INC4
) || \

330 ((
BURST
=
DMA_PhBur_INC8
) || \

331 ((
BURST
=
DMA_PhBur_INC16
))

340 
	#DMA_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00000000 << 3)

	)

341 
	#DMA_FIFOStus_1QurFu
 ((
ut32_t
)0x00000001 << 3)

	)

342 
	#DMA_FIFOStus_HfFu
 ((
ut32_t
)0x00000002 << 3)

	)

343 
	#DMA_FIFOStus_3QursFu
 ((
ut32_t
)0x00000003 << 3)

	)

344 
	#DMA_FIFOStus_Emy
 ((
ut32_t
)0x00000004 << 3)

	)

345 
	#DMA_FIFOStus_Fu
 ((
ut32_t
)0x00000005 << 3)

	)

347 
	#IS_DMA_FIFO_STATUS
(
STATUS
(((STATUS=
DMA_FIFOStus_Less1QurFu
 ) || \

	)

348 ((
STATUS
=
DMA_FIFOStus_HfFu
) || \

349 ((
STATUS
=
DMA_FIFOStus_1QurFu
) || \

350 ((
STATUS
=
DMA_FIFOStus_3QursFu
) || \

351 ((
STATUS
=
DMA_FIFOStus_Fu
) || \

352 ((
STATUS
=
DMA_FIFOStus_Emy
))

360 
	#DMA_FLAG_FEIF0
 ((
ut32_t
)0x10800001)

	)

361 
	#DMA_FLAG_DMEIF0
 ((
ut32_t
)0x10800004)

	)

362 
	#DMA_FLAG_TEIF0
 ((
ut32_t
)0x10000008)

	)

363 
	#DMA_FLAG_HTIF0
 ((
ut32_t
)0x10000010)

	)

364 
	#DMA_FLAG_TCIF0
 ((
ut32_t
)0x10000020)

	)

365 
	#DMA_FLAG_FEIF1
 ((
ut32_t
)0x10000040)

	)

366 
	#DMA_FLAG_DMEIF1
 ((
ut32_t
)0x10000100)

	)

367 
	#DMA_FLAG_TEIF1
 ((
ut32_t
)0x10000200)

	)

368 
	#DMA_FLAG_HTIF1
 ((
ut32_t
)0x10000400)

	)

369 
	#DMA_FLAG_TCIF1
 ((
ut32_t
)0x10000800)

	)

370 
	#DMA_FLAG_FEIF2
 ((
ut32_t
)0x10010000)

	)

371 
	#DMA_FLAG_DMEIF2
 ((
ut32_t
)0x10040000)

	)

372 
	#DMA_FLAG_TEIF2
 ((
ut32_t
)0x10080000)

	)

373 
	#DMA_FLAG_HTIF2
 ((
ut32_t
)0x10100000)

	)

374 
	#DMA_FLAG_TCIF2
 ((
ut32_t
)0x10200000)

	)

375 
	#DMA_FLAG_FEIF3
 ((
ut32_t
)0x10400000)

	)

376 
	#DMA_FLAG_DMEIF3
 ((
ut32_t
)0x11000000)

	)

377 
	#DMA_FLAG_TEIF3
 ((
ut32_t
)0x12000000)

	)

378 
	#DMA_FLAG_HTIF3
 ((
ut32_t
)0x14000000)

	)

379 
	#DMA_FLAG_TCIF3
 ((
ut32_t
)0x18000000)

	)

380 
	#DMA_FLAG_FEIF4
 ((
ut32_t
)0x20000001)

	)

381 
	#DMA_FLAG_DMEIF4
 ((
ut32_t
)0x20000004)

	)

382 
	#DMA_FLAG_TEIF4
 ((
ut32_t
)0x20000008)

	)

383 
	#DMA_FLAG_HTIF4
 ((
ut32_t
)0x20000010)

	)

384 
	#DMA_FLAG_TCIF4
 ((
ut32_t
)0x20000020)

	)

385 
	#DMA_FLAG_FEIF5
 ((
ut32_t
)0x20000040)

	)

386 
	#DMA_FLAG_DMEIF5
 ((
ut32_t
)0x20000100)

	)

387 
	#DMA_FLAG_TEIF5
 ((
ut32_t
)0x20000200)

	)

388 
	#DMA_FLAG_HTIF5
 ((
ut32_t
)0x20000400)

	)

389 
	#DMA_FLAG_TCIF5
 ((
ut32_t
)0x20000800)

	)

390 
	#DMA_FLAG_FEIF6
 ((
ut32_t
)0x20010000)

	)

391 
	#DMA_FLAG_DMEIF6
 ((
ut32_t
)0x20040000)

	)

392 
	#DMA_FLAG_TEIF6
 ((
ut32_t
)0x20080000)

	)

393 
	#DMA_FLAG_HTIF6
 ((
ut32_t
)0x20100000)

	)

394 
	#DMA_FLAG_TCIF6
 ((
ut32_t
)0x20200000)

	)

395 
	#DMA_FLAG_FEIF7
 ((
ut32_t
)0x20400000)

	)

396 
	#DMA_FLAG_DMEIF7
 ((
ut32_t
)0x21000000)

	)

397 
	#DMA_FLAG_TEIF7
 ((
ut32_t
)0x22000000)

	)

398 
	#DMA_FLAG_HTIF7
 ((
ut32_t
)0x24000000)

	)

399 
	#DMA_FLAG_TCIF7
 ((
ut32_t
)0x28000000)

	)

401 
	#IS_DMA_CLEAR_FLAG
(
FLAG
((((FLAG& 0x30000000!0x30000000&& (((FLAG& 0x30000000!0&& \

	)

402 (((
FLAG
) & 0xC002F082) == 0x00) && ((FLAG) != 0x00))

404 
	#IS_DMA_GET_FLAG
(
FLAG
(((FLAG=
DMA_FLAG_TCIF0
|| ((FLAG=
DMA_FLAG_HTIF0
|| \

	)

405 ((
FLAG
=
DMA_FLAG_TEIF0
|| ((FLAG=
DMA_FLAG_DMEIF0
) || \

406 ((
FLAG
=
DMA_FLAG_FEIF0
|| ((FLAG=
DMA_FLAG_TCIF1
) || \

407 ((
FLAG
=
DMA_FLAG_HTIF1
|| ((FLAG=
DMA_FLAG_TEIF1
) || \

408 ((
FLAG
=
DMA_FLAG_DMEIF1
|| ((FLAG=
DMA_FLAG_FEIF1
) || \

409 ((
FLAG
=
DMA_FLAG_TCIF2
|| ((FLAG=
DMA_FLAG_HTIF2
) || \

410 ((
FLAG
=
DMA_FLAG_TEIF2
|| ((FLAG=
DMA_FLAG_DMEIF2
) || \

411 ((
FLAG
=
DMA_FLAG_FEIF2
|| ((FLAG=
DMA_FLAG_TCIF3
) || \

412 ((
FLAG
=
DMA_FLAG_HTIF3
|| ((FLAG=
DMA_FLAG_TEIF3
) || \

413 ((
FLAG
=
DMA_FLAG_DMEIF3
|| ((FLAG=
DMA_FLAG_FEIF3
) || \

414 ((
FLAG
=
DMA_FLAG_TCIF4
|| ((FLAG=
DMA_FLAG_HTIF4
) || \

415 ((
FLAG
=
DMA_FLAG_TEIF4
|| ((FLAG=
DMA_FLAG_DMEIF4
) || \

416 ((
FLAG
=
DMA_FLAG_FEIF4
|| ((FLAG=
DMA_FLAG_TCIF5
) || \

417 ((
FLAG
=
DMA_FLAG_HTIF5
|| ((FLAG=
DMA_FLAG_TEIF5
) || \

418 ((
FLAG
=
DMA_FLAG_DMEIF5
|| ((FLAG=
DMA_FLAG_FEIF5
) || \

419 ((
FLAG
=
DMA_FLAG_TCIF6
|| ((FLAG=
DMA_FLAG_HTIF6
) || \

420 ((
FLAG
=
DMA_FLAG_TEIF6
|| ((FLAG=
DMA_FLAG_DMEIF6
) || \

421 ((
FLAG
=
DMA_FLAG_FEIF6
|| ((FLAG=
DMA_FLAG_TCIF7
) || \

422 ((
FLAG
=
DMA_FLAG_HTIF7
|| ((FLAG=
DMA_FLAG_TEIF7
) || \

423 ((
FLAG
=
DMA_FLAG_DMEIF7
|| ((FLAG=
DMA_FLAG_FEIF7
))

432 
	#DMA_IT_TC
 ((
ut32_t
)0x00000010)

	)

433 
	#DMA_IT_HT
 ((
ut32_t
)0x00000008)

	)

434 
	#DMA_IT_TE
 ((
ut32_t
)0x00000004)

	)

435 
	#DMA_IT_DME
 ((
ut32_t
)0x00000002)

	)

436 
	#DMA_IT_FE
 ((
ut32_t
)0x00000080)

	)

438 
	#IS_DMA_CONFIG_IT
(
IT
((((IT& 0xFFFFFF61=0x00&& ((IT!0x00))

	)

447 
	#DMA_IT_FEIF0
 ((
ut32_t
)0x90000001)

	)

448 
	#DMA_IT_DMEIF0
 ((
ut32_t
)0x10001004)

	)

449 
	#DMA_IT_TEIF0
 ((
ut32_t
)0x10002008)

	)

450 
	#DMA_IT_HTIF0
 ((
ut32_t
)0x10004010)

	)

451 
	#DMA_IT_TCIF0
 ((
ut32_t
)0x10008020)

	)

452 
	#DMA_IT_FEIF1
 ((
ut32_t
)0x90000040)

	)

453 
	#DMA_IT_DMEIF1
 ((
ut32_t
)0x10001100)

	)

454 
	#DMA_IT_TEIF1
 ((
ut32_t
)0x10002200)

	)

455 
	#DMA_IT_HTIF1
 ((
ut32_t
)0x10004400)

	)

456 
	#DMA_IT_TCIF1
 ((
ut32_t
)0x10008800)

	)

457 
	#DMA_IT_FEIF2
 ((
ut32_t
)0x90010000)

	)

458 
	#DMA_IT_DMEIF2
 ((
ut32_t
)0x10041000)

	)

459 
	#DMA_IT_TEIF2
 ((
ut32_t
)0x10082000)

	)

460 
	#DMA_IT_HTIF2
 ((
ut32_t
)0x10104000)

	)

461 
	#DMA_IT_TCIF2
 ((
ut32_t
)0x10208000)

	)

462 
	#DMA_IT_FEIF3
 ((
ut32_t
)0x90400000)

	)

463 
	#DMA_IT_DMEIF3
 ((
ut32_t
)0x11001000)

	)

464 
	#DMA_IT_TEIF3
 ((
ut32_t
)0x12002000)

	)

465 
	#DMA_IT_HTIF3
 ((
ut32_t
)0x14004000)

	)

466 
	#DMA_IT_TCIF3
 ((
ut32_t
)0x18008000)

	)

467 
	#DMA_IT_FEIF4
 ((
ut32_t
)0xA0000001)

	)

468 
	#DMA_IT_DMEIF4
 ((
ut32_t
)0x20001004)

	)

469 
	#DMA_IT_TEIF4
 ((
ut32_t
)0x20002008)

	)

470 
	#DMA_IT_HTIF4
 ((
ut32_t
)0x20004010)

	)

471 
	#DMA_IT_TCIF4
 ((
ut32_t
)0x20008020)

	)

472 
	#DMA_IT_FEIF5
 ((
ut32_t
)0xA0000040)

	)

473 
	#DMA_IT_DMEIF5
 ((
ut32_t
)0x20001100)

	)

474 
	#DMA_IT_TEIF5
 ((
ut32_t
)0x20002200)

	)

475 
	#DMA_IT_HTIF5
 ((
ut32_t
)0x20004400)

	)

476 
	#DMA_IT_TCIF5
 ((
ut32_t
)0x20008800)

	)

477 
	#DMA_IT_FEIF6
 ((
ut32_t
)0xA0010000)

	)

478 
	#DMA_IT_DMEIF6
 ((
ut32_t
)0x20041000)

	)

479 
	#DMA_IT_TEIF6
 ((
ut32_t
)0x20082000)

	)

480 
	#DMA_IT_HTIF6
 ((
ut32_t
)0x20104000)

	)

481 
	#DMA_IT_TCIF6
 ((
ut32_t
)0x20208000)

	)

482 
	#DMA_IT_FEIF7
 ((
ut32_t
)0xA0400000)

	)

483 
	#DMA_IT_DMEIF7
 ((
ut32_t
)0x21001000)

	)

484 
	#DMA_IT_TEIF7
 ((
ut32_t
)0x22002000)

	)

485 
	#DMA_IT_HTIF7
 ((
ut32_t
)0x24004000)

	)

486 
	#DMA_IT_TCIF7
 ((
ut32_t
)0x28008000)

	)

488 
	#IS_DMA_CLEAR_IT
(
IT
((((IT& 0x30000000!0x30000000&& \

	)

489 (((
IT
) & 0x30000000) != 0) && ((IT) != 0x00) && \

490 (((
IT
) & 0x40820082) == 0x00))

492 
	#IS_DMA_GET_IT
(
IT
(((IT=
DMA_IT_TCIF0
|| ((IT=
DMA_IT_HTIF0
|| \

	)

493 ((
IT
=
DMA_IT_TEIF0
|| ((IT=
DMA_IT_DMEIF0
) || \

494 ((
IT
=
DMA_IT_FEIF0
|| ((IT=
DMA_IT_TCIF1
) || \

495 ((
IT
=
DMA_IT_HTIF1
|| ((IT=
DMA_IT_TEIF1
) || \

496 ((
IT
=
DMA_IT_DMEIF1
)|| ((IT=
DMA_IT_FEIF1
) || \

497 ((
IT
=
DMA_IT_TCIF2
|| ((IT=
DMA_IT_HTIF2
) || \

498 ((
IT
=
DMA_IT_TEIF2
|| ((IT=
DMA_IT_DMEIF2
) || \

499 ((
IT
=
DMA_IT_FEIF2
|| ((IT=
DMA_IT_TCIF3
) || \

500 ((
IT
=
DMA_IT_HTIF3
|| ((IT=
DMA_IT_TEIF3
) || \

501 ((
IT
=
DMA_IT_DMEIF3
)|| ((IT=
DMA_IT_FEIF3
) || \

502 ((
IT
=
DMA_IT_TCIF4
|| ((IT=
DMA_IT_HTIF4
) || \

503 ((
IT
=
DMA_IT_TEIF4
|| ((IT=
DMA_IT_DMEIF4
) || \

504 ((
IT
=
DMA_IT_FEIF4
|| ((IT=
DMA_IT_TCIF5
) || \

505 ((
IT
=
DMA_IT_HTIF5
|| ((IT=
DMA_IT_TEIF5
) || \

506 ((
IT
=
DMA_IT_DMEIF5
)|| ((IT=
DMA_IT_FEIF5
) || \

507 ((
IT
=
DMA_IT_TCIF6
|| ((IT=
DMA_IT_HTIF6
) || \

508 ((
IT
=
DMA_IT_TEIF6
|| ((IT=
DMA_IT_DMEIF6
) || \

509 ((
IT
=
DMA_IT_FEIF6
|| ((IT=
DMA_IT_TCIF7
) || \

510 ((
IT
=
DMA_IT_HTIF7
|| ((IT=
DMA_IT_TEIF7
) || \

511 ((
IT
=
DMA_IT_DMEIF7
)|| ((IT=
DMA_IT_FEIF7
))

520 
	#DMA_PINCOS_Psize
 ((
ut32_t
)0x00000000)

	)

521 
	#DMA_PINCOS_WdAligd
 ((
ut32_t
)0x00008000)

	)

523 
	#IS_DMA_PINCOS_SIZE
(
SIZE
(((SIZE=
DMA_PINCOS_Psize
|| \

	)

524 ((
SIZE
=
DMA_PINCOS_WdAligd
))

533 
	#DMA_FlowCl_Memy
 ((
ut32_t
)0x00000000)

	)

534 
	#DMA_FlowCl_Ph
 ((
ut32_t
)0x00000020)

	)

536 
	#IS_DMA_FLOW_CTRL
(
CTRL
(((CTRL=
DMA_FlowCl_Memy
|| \

	)

537 ((
CTRL
=
DMA_FlowCl_Ph
))

546 
	#DMA_Memy_0
 ((
ut32_t
)0x00000000)

	)

547 
	#DMA_Memy_1
 ((
ut32_t
)0x00080000)

	)

549 
	#IS_DMA_CURRENT_MEM
(
MEM
(((MEM=
DMA_Memy_0
|| ((MEM=
DMA_Memy_1
))

	)

562 
DMA_DeIn
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

565 
DMA_In
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
DMA_InTyDef
* 
DMA_InSu
);

566 
DMA_SuIn
(
DMA_InTyDef
* 
DMA_InSu
);

567 
DMA_Cmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

570 
DMA_PhIncOfftSizeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_Pcos
);

571 
DMA_FlowCڌrCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FlowCl
);

574 
DMA_SCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut16_t
 
Cou
);

575 
ut16_t
 
DMA_GCuDaCou
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

578 
DMA_DoubBufrModeCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
Memy1BaAddr
,

579 
ut32_t
 
DMA_CutMemy
);

580 
DMA_DoubBufrModeCmd
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
FuniڮS
 
NewS
);

581 
DMA_MemyTgCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
MemyBaAddr
,

582 
ut32_t
 
DMA_MemyTg
);

583 
ut32_t
 
DMA_GCutMemyTg
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

586 
FuniڮS
 
DMA_GCmdStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

587 
ut32_t
 
DMA_GFIFOStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
);

588 
FgStus
 
DMA_GFgStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

589 
DMA_CˬFg
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_FLAG
);

590 
DMA_ITCfig
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
, 
FuniڮS
 
NewS
);

591 
ITStus
 
DMA_GITStus
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

592 
DMA_CˬITPdgB
(
DMA_Sm_TyDef
* 
DMAy_Smx
, 
ut32_t
 
DMA_IT
);

594 #ifde
__lulus


	@stm32f4xx_dma2d.h

30 #ide
__STM32F4xx_DMA2D_H


31 
	#__STM32F4xx_DMA2D_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
DMA2D_Mode
;

59 
ut32_t
 
DMA2D_CMode
;

62 
ut32_t
 
DMA2D_OuutBlue
;

70 
ut32_t
 
DMA2D_OuutG
;

78 
ut32_t
 
DMA2D_OuutRed
;

86 
ut32_t
 
DMA2D_OuutAha
;

92 
ut32_t
 
DMA2D_OuutMemyAdd
;

95 
ut32_t
 
DMA2D_OuutOfft
;

98 
ut32_t
 
DMA2D_NumbOfLe
;

101 
ut32_t
 
DMA2D_PixPLe
;

103 } 
	tDMA2D_InTyDef
;

109 
ut32_t
 
DMA2D_FGMA
;

112 
ut32_t
 
DMA2D_FGO
;

115 
ut32_t
 
DMA2D_FGCM
;

118 
ut32_t
 
DMA2D_FG_CLUT_CM
;

121 
ut32_t
 
DMA2D_FG_CLUT_SIZE
;

124 
ut32_t
 
DMA2D_FGPFC_ALPHA_MODE
;

127 
ut32_t
 
DMA2D_FGPFC_ALPHA_VALUE
;

130 
ut32_t
 
DMA2D_FGC_BLUE
;

133 
ut32_t
 
DMA2D_FGC_GREEN
;

136 
ut32_t
 
DMA2D_FGC_RED
;

139 
ut32_t
 
DMA2D_FGCMAR
;

141 } 
	tDMA2D_FG_InTyDef
;

146 
ut32_t
 
DMA2D_BGMA
;

149 
ut32_t
 
DMA2D_BGO
;

152 
ut32_t
 
DMA2D_BGCM
;

155 
ut32_t
 
DMA2D_BG_CLUT_CM
;

158 
ut32_t
 
DMA2D_BG_CLUT_SIZE
;

161 
ut32_t
 
DMA2D_BGPFC_ALPHA_MODE
;

164 
ut32_t
 
DMA2D_BGPFC_ALPHA_VALUE
;

167 
ut32_t
 
DMA2D_BGC_BLUE
;

170 
ut32_t
 
DMA2D_BGC_GREEN
;

173 
ut32_t
 
DMA2D_BGC_RED
;

176 
ut32_t
 
DMA2D_BGCMAR
;

178 } 
	tDMA2D_BG_InTyDef
;

193 
	#DMA2D_M2M
 ((
ut32_t
)0x00000000)

	)

194 
	#DMA2D_M2M_PFC
 ((
ut32_t
)0x00010000)

	)

195 
	#DMA2D_M2M_BLEND
 ((
ut32_t
)0x00020000)

	)

196 
	#DMA2D_R2M
 ((
ut32_t
)0x00030000)

	)

198 
	#IS_DMA2D_MODE
(
MODE
(((MODE=
DMA2D_M2M
|| ((MODE=
DMA2D_M2M_PFC
|| \

	)

199 ((
MODE
=
DMA2D_M2M_BLEND
|| ((MODE=
DMA2D_R2M
))

209 
	#DMA2D_ARGB8888
 ((
ut32_t
)0x00000000)

	)

210 
	#DMA2D_RGB888
 ((
ut32_t
)0x00000001)

	)

211 
	#DMA2D_RGB565
 ((
ut32_t
)0x00000002)

	)

212 
	#DMA2D_ARGB1555
 ((
ut32_t
)0x00000003)

	)

213 
	#DMA2D_ARGB4444
 ((
ut32_t
)0x00000004)

	)

215 
	#IS_DMA2D_CMODE
(
MODE_ARGB
(((MODE_ARGB=
DMA2D_ARGB8888
|| ((MODE_ARGB=
DMA2D_RGB888
|| \

	)

216 ((
MODE_ARGB
=
DMA2D_RGB565
|| ((MODE_ARGB=
DMA2D_ARGB1555
) || \

217 ((
MODE_ARGB
=
DMA2D_ARGB4444
))

227 
	#DMA2D_Ouut_C
 ((
ut32_t
)0x000000FF)

	)

229 
	#IS_DMA2D_OGREEN
(
OGREEN
((OGREEN<
DMA2D_Ouut_C
)

	)

230 
	#IS_DMA2D_ORED
(
ORED
((ORED<
DMA2D_Ouut_C
)

	)

231 
	#IS_DMA2D_OBLUE
(
OBLUE
((OBLUE<
DMA2D_Ouut_C
)

	)

232 
	#IS_DMA2D_OALPHA
(
OALPHA
((OALPHA<
DMA2D_Ouut_C
)

	)

241 
	#DMA2D_OUTPUT_OFFSET
 ((
ut32_t
)0x00003FFF)

	)

243 
	#IS_DMA2D_OUTPUT_OFFSET
(
OOFFSET
((OOFFSET<
DMA2D_OUTPUT_OFFSET
)

	)

254 
	#DMA2D_pix
 ((
ut32_t
)0x00003FFF)

	)

255 
	#DMA2D_Le
 ((
ut32_t
)0x0000FFFF)

	)

257 
	#IS_DMA2D_LINE
(
LINE
((LINE<
DMA2D_Le
)

	)

258 
	#IS_DMA2D_PIXEL
(
PIXEL
((PIXEL<
DMA2D_pix
)

	)

268 
	#OFFSET
 ((
ut32_t
)0x00003FFF)

	)

270 
	#IS_DMA2D_FGO
(
FGO
((FGO<
OFFSET
)

	)

272 
	#IS_DMA2D_BGO
(
BGO
((BGO<
OFFSET
)

	)

283 
	#CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

284 
	#CM_RGB888
 ((
ut32_t
)0x00000001)

	)

285 
	#CM_RGB565
 ((
ut32_t
)0x00000002)

	)

286 
	#CM_ARGB1555
 ((
ut32_t
)0x00000003)

	)

287 
	#CM_ARGB4444
 ((
ut32_t
)0x00000004)

	)

288 
	#CM_L8
 ((
ut32_t
)0x00000005)

	)

289 
	#CM_AL44
 ((
ut32_t
)0x00000006)

	)

290 
	#CM_AL88
 ((
ut32_t
)0x00000007)

	)

291 
	#CM_L4
 ((
ut32_t
)0x00000008)

	)

292 
	#CM_A8
 ((
ut32_t
)0x00000009)

	)

293 
	#CM_A4
 ((
ut32_t
)0x0000000A)

	)

295 
	#IS_DMA2D_FGCM
(
FGCM
(((FGCM=
CM_ARGB8888
|| ((FGCM=
CM_RGB888
|| \

	)

296 ((
FGCM
=
CM_RGB565
|| ((FGCM=
CM_ARGB1555
) || \

297 ((
FGCM
=
CM_ARGB4444
|| ((FGCM=
CM_L8
) || \

298 ((
FGCM
=
CM_AL44
|| ((FGCM=
CM_AL88
) || \

299 ((
FGCM
=
CM_L4
|| ((FGCM=
CM_A8
) || \

300 ((
FGCM
=
CM_A4
))

302 
	#IS_DMA2D_BGCM
(
BGCM
(((BGCM=
CM_ARGB8888
|| ((BGCM=
CM_RGB888
|| \

	)

303 ((
BGCM
=
CM_RGB565
|| ((BGCM=
CM_ARGB1555
) || \

304 ((
BGCM
=
CM_ARGB4444
|| ((BGCM=
CM_L8
) || \

305 ((
BGCM
=
CM_AL44
|| ((BGCM=
CM_AL88
) || \

306 ((
BGCM
=
CM_L4
|| ((BGCM=
CM_A8
) || \

307 ((
BGCM
=
CM_A4
))

317 
	#CLUT_CM_ARGB8888
 ((
ut32_t
)0x00000000)

	)

318 
	#CLUT_CM_RGB888
 ((
ut32_t
)0x00000001)

	)

320 
	#IS_DMA2D_FG_CLUT_CM
(
FG_CLUT_CM
(((FG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((FG_CLUT_CM=
CLUT_CM_RGB888
))

	)

322 
	#IS_DMA2D_BG_CLUT_CM
(
BG_CLUT_CM
(((BG_CLUT_CM=
CLUT_CM_ARGB8888
|| ((BG_CLUT_CM=
CLUT_CM_RGB888
))

	)

332 
	#COLOR_VALUE
 ((
ut32_t
)0x000000FF)

	)

334 
	#IS_DMA2D_FG_CLUT_SIZE
(
FG_CLUT_SIZE
((FG_CLUT_SIZE<
COLOR_VALUE
)

	)

336 
	#IS_DMA2D_FG_ALPHA_VALUE
(
FG_ALPHA_VALUE
((FG_ALPHA_VALUE<
COLOR_VALUE
)

	)

337 
	#IS_DMA2D_FGC_BLUE
(
FGC_BLUE
((FGC_BLUE<
COLOR_VALUE
)

	)

338 
	#IS_DMA2D_FGC_GREEN
(
FGC_GREEN
((FGC_GREEN<
COLOR_VALUE
)

	)

339 
	#IS_DMA2D_FGC_RED
(
FGC_RED
((FGC_RED<
COLOR_VALUE
)

	)

341 
	#IS_DMA2D_BG_CLUT_SIZE
(
BG_CLUT_SIZE
((BG_CLUT_SIZE<
COLOR_VALUE
)

	)

343 
	#IS_DMA2D_BG_ALPHA_VALUE
(
BG_ALPHA_VALUE
((BG_ALPHA_VALUE<
COLOR_VALUE
)

	)

344 
	#IS_DMA2D_BGC_BLUE
(
BGC_BLUE
((BGC_BLUE<
COLOR_VALUE
)

	)

345 
	#IS_DMA2D_BGC_GREEN
(
BGC_GREEN
((BGC_GREEN<
COLOR_VALUE
)

	)

346 
	#IS_DMA2D_BGC_RED
(
BGC_RED
((BGC_RED<
COLOR_VALUE
)

	)

356 
	#NO_MODIF_ALPHA_VALUE
 ((
ut32_t
)0x00000000)

	)

357 
	#REPLACE_ALPHA_VALUE
 ((
ut32_t
)0x00000001)

	)

358 
	#COMBINE_ALPHA_VALUE
 ((
ut32_t
)0x00000002)

	)

360 
	#IS_DMA2D_FG_ALPHA_MODE
(
FG_ALPHA_MODE
(((FG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
|| \

	)

361 ((
FG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

362 ((
FG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

364 
	#IS_DMA2D_BG_ALPHA_MODE
(
BG_ALPHA_MODE
(((BG_ALPHA_MODE=
NO_MODIF_ALPHA_VALUE
|| \

	)

365 ((
BG_ALPHA_MODE
=
REPLACE_ALPHA_VALUE
) || \

366 ((
BG_ALPHA_MODE
=
COMBINE_ALPHA_VALUE
))

376 
	#DMA2D_IT_CE
 
DMA2D_CR_CEIE


	)

377 
	#DMA2D_IT_CTC
 
DMA2D_CR_CTCIE


	)

378 
	#DMA2D_IT_CAE
 
DMA2D_CR_CAEIE


	)

379 
	#DMA2D_IT_TW
 
DMA2D_CR_TWIE


	)

380 
	#DMA2D_IT_TC
 
DMA2D_CR_TCIE


	)

381 
	#DMA2D_IT_TE
 
DMA2D_CR_TEIE


	)

383 
	#IS_DMA2D_IT
(
IT
(((IT=
DMA2D_IT_CTC
|| ((IT=
DMA2D_IT_CAE
|| \

	)

384 ((
IT
=
DMA2D_IT_TW
|| ((IT=
DMA2D_IT_TC
) || \

385 ((
IT
=
DMA2D_IT_TE
|| ((IT=
DMA2D_IT_CE
))

395 
	#DMA2D_FLAG_CE
 
DMA2D_ISR_CEIF


	)

396 
	#DMA2D_FLAG_CTC
 
DMA2D_ISR_CTCIF


	)

397 
	#DMA2D_FLAG_CAE
 
DMA2D_ISR_CAEIF


	)

398 
	#DMA2D_FLAG_TW
 
DMA2D_ISR_TWIF


	)

399 
	#DMA2D_FLAG_TC
 
DMA2D_ISR_TCIF


	)

400 
	#DMA2D_FLAG_TE
 
DMA2D_ISR_TEIF


	)

403 
	#IS_DMA2D_GET_FLAG
(
FLAG
(((FLAG=
DMA2D_FLAG_CTC
|| ((FLAG=
DMA2D_FLAG_CAE
|| \

	)

404 ((
FLAG
=
DMA2D_FLAG_TW
|| ((FLAG=
DMA2D_FLAG_TC
) || \

405 ((
FLAG
=
DMA2D_FLAG_TE
|| ((FLAG=
DMA2D_FLAG_CE
))

416 
	#DEADTIME
 ((
ut32_t
)0x000000FF)

	)

418 
	#IS_DMA2D_DEAD_TIME
(
DEAD_TIME
((DEAD_TIME<
DEADTIME
)

	)

421 
	#LINE_WATERMARK
 
DMA2D_LWR_LW


	)

423 
	#IS_DMA2D_LeWmk
(
LeWmk
((LeWmk<
LINE_WATERMARK
)

	)

437 
DMA2D_DeIn
();

440 
DMA2D_In
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

441 
DMA2D_SuIn
(
DMA2D_InTyDef
* 
DMA2D_InSu
);

442 
DMA2D_STnsr
();

443 
DMA2D_AbtTnsr
();

444 
DMA2D_Sud
(
FuniڮS
 
NewS
);

445 
DMA2D_FGCfig
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

446 
DMA2D_FG_SuIn
(
DMA2D_FG_InTyDef
* 
DMA2D_FG_InSu
);

447 
DMA2D_BGCfig
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

448 
DMA2D_BG_SuIn
(
DMA2D_BG_InTyDef
* 
DMA2D_BG_InSu
);

449 
DMA2D_FGS
(
FuniڮS
 
NewS
);

450 
DMA2D_BGS
(
FuniڮS
 
NewS
);

451 
DMA2D_DdTimeCfig
(
ut32_t
 
DMA2D_DdTime
, 
FuniڮS
 
NewS
);

452 
DMA2D_LeWmkCfig
(
ut32_t
 
DMA2D_LWmkCfig
);

455 
DMA2D_ITCfig
(
ut32_t
 
DMA2D_IT
, 
FuniڮS
 
NewS
);

456 
FgStus
 
DMA2D_GFgStus
(
ut32_t
 
DMA2D_FLAG
);

457 
DMA2D_CˬFg
(
ut32_t
 
DMA2D_FLAG
);

458 
ITStus
 
DMA2D_GITStus
(
ut32_t
 
DMA2D_IT
);

459 
DMA2D_CˬITPdgB
(
ut32_t
 
DMA2D_IT
);

461 #ifde
__lulus


	@stm32f4xx_exti.h

30 #ide
__STM32F4xx_EXTI_H


31 
	#__STM32F4xx_EXTI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
EXTI_Mode_Iru
 = 0x00,

57 
EXTI_Mode_Evt
 = 0x04

58 }
	tEXTIMode_TyDef
;

60 
	#IS_EXTI_MODE
(
MODE
(((MODE=
EXTI_Mode_Iru
|| ((MODE=
EXTI_Mode_Evt
))

	)

68 
EXTI_Trigg_Risg
 = 0x08,

69 
EXTI_Trigg_Flg
 = 0x0C,

70 
EXTI_Trigg_Risg_Flg
 = 0x10

71 }
	tEXTITrigg_TyDef
;

73 
	#IS_EXTI_TRIGGER
(
TRIGGER
(((TRIGGER=
EXTI_Trigg_Risg
|| \

	)

74 ((
TRIGGER
=
EXTI_Trigg_Flg
) || \

75 ((
TRIGGER
=
EXTI_Trigg_Risg_Flg
))

82 
ut32_t
 
EXTI_Le
;

85 
EXTIMode_TyDef
 
EXTI_Mode
;

88 
EXTITrigg_TyDef
 
EXTI_Trigg
;

91 
FuniڮS
 
EXTI_LeCmd
;

93 }
	tEXTI_InTyDef
;

105 
	#EXTI_Le0
 ((
ut32_t
)0x00001

	)

106 
	#EXTI_Le1
 ((
ut32_t
)0x00002

	)

107 
	#EXTI_Le2
 ((
ut32_t
)0x00004

	)

108 
	#EXTI_Le3
 ((
ut32_t
)0x00008

	)

109 
	#EXTI_Le4
 ((
ut32_t
)0x00010

	)

110 
	#EXTI_Le5
 ((
ut32_t
)0x00020

	)

111 
	#EXTI_Le6
 ((
ut32_t
)0x00040

	)

112 
	#EXTI_Le7
 ((
ut32_t
)0x00080

	)

113 
	#EXTI_Le8
 ((
ut32_t
)0x00100

	)

114 
	#EXTI_Le9
 ((
ut32_t
)0x00200

	)

115 
	#EXTI_Le10
 ((
ut32_t
)0x00400

	)

116 
	#EXTI_Le11
 ((
ut32_t
)0x00800

	)

117 
	#EXTI_Le12
 ((
ut32_t
)0x01000

	)

118 
	#EXTI_Le13
 ((
ut32_t
)0x02000

	)

119 
	#EXTI_Le14
 ((
ut32_t
)0x04000

	)

120 
	#EXTI_Le15
 ((
ut32_t
)0x08000

	)

121 
	#EXTI_Le16
 ((
ut32_t
)0x10000

	)

122 
	#EXTI_Le17
 ((
ut32_t
)0x20000

	)

123 
	#EXTI_Le18
 ((
ut32_t
)0x40000

	)

124 
	#EXTI_Le19
 ((
ut32_t
)0x80000

	)

125 
	#EXTI_Le20
 ((
ut32_t
)0x00100000

	)

126 
	#EXTI_Le21
 ((
ut32_t
)0x00200000

	)

127 
	#EXTI_Le22
 ((
ut32_t
)0x00400000

	)

129 
	#IS_EXTI_LINE
(
LINE
((((LINE& (
ut32_t
)0xFF800000=0x00&& ((LINE!(
ut16_t
)0x00))

	)

131 
	#IS_GET_EXTI_LINE
(
LINE
(((LINE=
EXTI_Le0
|| ((LINE=
EXTI_Le1
|| \

	)

132 ((
LINE
=
EXTI_Le2
|| ((LINE=
EXTI_Le3
) || \

133 ((
LINE
=
EXTI_Le4
|| ((LINE=
EXTI_Le5
) || \

134 ((
LINE
=
EXTI_Le6
|| ((LINE=
EXTI_Le7
) || \

135 ((
LINE
=
EXTI_Le8
|| ((LINE=
EXTI_Le9
) || \

136 ((
LINE
=
EXTI_Le10
|| ((LINE=
EXTI_Le11
) || \

137 ((
LINE
=
EXTI_Le12
|| ((LINE=
EXTI_Le13
) || \

138 ((
LINE
=
EXTI_Le14
|| ((LINE=
EXTI_Le15
) || \

139 ((
LINE
=
EXTI_Le16
|| ((LINE=
EXTI_Le17
) || \

140 ((
LINE
=
EXTI_Le18
|| ((LINE=
EXTI_Le19
) || \

141 ((
LINE
=
EXTI_Le20
|| ((LINE=
EXTI_Le21
) ||\

142 ((
LINE
=
EXTI_Le22
))

156 
EXTI_DeIn
();

159 
EXTI_In
(
EXTI_InTyDef
* 
EXTI_InSu
);

160 
EXTI_SuIn
(
EXTI_InTyDef
* 
EXTI_InSu
);

161 
EXTI_GeSWIru
(
ut32_t
 
EXTI_Le
);

164 
FgStus
 
EXTI_GFgStus
(
ut32_t
 
EXTI_Le
);

165 
EXTI_CˬFg
(
ut32_t
 
EXTI_Le
);

166 
ITStus
 
EXTI_GITStus
(
ut32_t
 
EXTI_Le
);

167 
EXTI_CˬITPdgB
(
ut32_t
 
EXTI_Le
);

169 #ifde
__lulus


	@stm32f4xx_flash.h

30 #ide
__STM32F4xx_FLASH_H


31 
	#__STM32F4xx_FLASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

54 
FLASH_BUSY
 = 1,

55 
FLASH_ERROR_RD
,

56 
FLASH_ERROR_PGS
,

57 
FLASH_ERROR_PGP
,

58 
FLASH_ERROR_PGA
,

59 
FLASH_ERROR_WRP
,

60 
FLASH_ERROR_PROGRAM
,

61 
FLASH_ERROR_OPERATION
,

62 
FLASH_COMPLETE


63 }
	tFLASH_Stus
;

74 
	#FLASH_Lcy_0
 ((
ut8_t
)0x0000

	)

75 
	#FLASH_Lcy_1
 ((
ut8_t
)0x0001

	)

76 
	#FLASH_Lcy_2
 ((
ut8_t
)0x0002

	)

77 
	#FLASH_Lcy_3
 ((
ut8_t
)0x0003

	)

78 
	#FLASH_Lcy_4
 ((
ut8_t
)0x0004

	)

79 
	#FLASH_Lcy_5
 ((
ut8_t
)0x0005

	)

80 
	#FLASH_Lcy_6
 ((
ut8_t
)0x0006

	)

81 
	#FLASH_Lcy_7
 ((
ut8_t
)0x0007

	)

82 
	#FLASH_Lcy_8
 ((
ut8_t
)0x0008

	)

83 
	#FLASH_Lcy_9
 ((
ut8_t
)0x0009

	)

84 
	#FLASH_Lcy_10
 ((
ut8_t
)0x000A

	)

85 
	#FLASH_Lcy_11
 ((
ut8_t
)0x000B

	)

86 
	#FLASH_Lcy_12
 ((
ut8_t
)0x000C

	)

87 
	#FLASH_Lcy_13
 ((
ut8_t
)0x000D

	)

88 
	#FLASH_Lcy_14
 ((
ut8_t
)0x000E

	)

89 
	#FLASH_Lcy_15
 ((
ut8_t
)0x000F

	)

92 
	#IS_FLASH_LATENCY
(
LATENCY
(((LATENCY=
FLASH_Lcy_0
|| \

	)

93 ((
LATENCY
=
FLASH_Lcy_1
) || \

94 ((
LATENCY
=
FLASH_Lcy_2
) || \

95 ((
LATENCY
=
FLASH_Lcy_3
) || \

96 ((
LATENCY
=
FLASH_Lcy_4
) || \

97 ((
LATENCY
=
FLASH_Lcy_5
) || \

98 ((
LATENCY
=
FLASH_Lcy_6
) || \

99 ((
LATENCY
=
FLASH_Lcy_7
) || \

100 ((
LATENCY
=
FLASH_Lcy_8
) || \

101 ((
LATENCY
=
FLASH_Lcy_9
) || \

102 ((
LATENCY
=
FLASH_Lcy_10
) || \

103 ((
LATENCY
=
FLASH_Lcy_11
) || \

104 ((
LATENCY
=
FLASH_Lcy_12
) || \

105 ((
LATENCY
=
FLASH_Lcy_13
) || \

106 ((
LATENCY
=
FLASH_Lcy_14
) || \

107 ((
LATENCY
=
FLASH_Lcy_15
))

115 
	#VޏgeRge_1
 ((
ut8_t
)0x00

	)

116 
	#VޏgeRge_2
 ((
ut8_t
)0x01

	)

117 
	#VޏgeRge_3
 ((
ut8_t
)0x02

	)

118 
	#VޏgeRge_4
 ((
ut8_t
)0x03

	)

120 
	#IS_VOLTAGERANGE
(
RANGE
)(((RANGE=
VޏgeRge_1
|| \

	)

121 ((
RANGE
=
VޏgeRge_2
) || \

122 ((
RANGE
=
VޏgeRge_3
) || \

123 ((
RANGE
=
VޏgeRge_4
))

131 
	#FLASH_Se_0
 ((
ut16_t
)0x0000

	)

132 
	#FLASH_Se_1
 ((
ut16_t
)0x0008

	)

133 
	#FLASH_Se_2
 ((
ut16_t
)0x0010

	)

134 
	#FLASH_Se_3
 ((
ut16_t
)0x0018

	)

135 
	#FLASH_Se_4
 ((
ut16_t
)0x0020

	)

136 
	#FLASH_Se_5
 ((
ut16_t
)0x0028

	)

137 
	#FLASH_Se_6
 ((
ut16_t
)0x0030

	)

138 
	#FLASH_Se_7
 ((
ut16_t
)0x0038

	)

139 
	#FLASH_Se_8
 ((
ut16_t
)0x0040

	)

140 
	#FLASH_Se_9
 ((
ut16_t
)0x0048

	)

141 
	#FLASH_Se_10
 ((
ut16_t
)0x0050

	)

142 
	#FLASH_Se_11
 ((
ut16_t
)0x0058

	)

143 
	#FLASH_Se_12
 ((
ut16_t
)0x0080

	)

144 
	#FLASH_Se_13
 ((
ut16_t
)0x0088

	)

145 
	#FLASH_Se_14
 ((
ut16_t
)0x0090

	)

146 
	#FLASH_Se_15
 ((
ut16_t
)0x0098

	)

147 
	#FLASH_Se_16
 ((
ut16_t
)0x00A0

	)

148 
	#FLASH_Se_17
 ((
ut16_t
)0x00A8

	)

149 
	#FLASH_Se_18
 ((
ut16_t
)0x00B0

	)

150 
	#FLASH_Se_19
 ((
ut16_t
)0x00B8

	)

151 
	#FLASH_Se_20
 ((
ut16_t
)0x00C0

	)

152 
	#FLASH_Se_21
 ((
ut16_t
)0x00C8

	)

153 
	#FLASH_Se_22
 ((
ut16_t
)0x00D0

	)

154 
	#FLASH_Se_23
 ((
ut16_t
)0x00D8

	)

156 
	#IS_FLASH_SECTOR
(
SECTOR
(((SECTOR=
FLASH_Se_0
|| ((SECTOR=
FLASH_Se_1
||\

	)

157 ((
SECTOR
=
FLASH_Se_2
|| ((SECTOR=
FLASH_Se_3
) ||\

158 ((
SECTOR
=
FLASH_Se_4
|| ((SECTOR=
FLASH_Se_5
) ||\

159 ((
SECTOR
=
FLASH_Se_6
|| ((SECTOR=
FLASH_Se_7
) ||\

160 ((
SECTOR
=
FLASH_Se_8
|| ((SECTOR=
FLASH_Se_9
) ||\

161 ((
SECTOR
=
FLASH_Se_10
|| ((SECTOR=
FLASH_Se_11
) ||\

162 ((
SECTOR
=
FLASH_Se_12
|| ((SECTOR=
FLASH_Se_13
) ||\

163 ((
SECTOR
=
FLASH_Se_14
|| ((SECTOR=
FLASH_Se_15
) ||\

164 ((
SECTOR
=
FLASH_Se_16
|| ((SECTOR=
FLASH_Se_17
) ||\

165 ((
SECTOR
=
FLASH_Se_18
|| ((SECTOR=
FLASH_Se_19
) ||\

166 ((
SECTOR
=
FLASH_Se_20
|| ((SECTOR=
FLASH_Se_21
) ||\

167 ((
SECTOR
=
FLASH_Se_22
|| ((SECTOR=
FLASH_Se_23
))

169 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

170 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x081FFFFF)||\

	)

171 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

174 #i
defed
 (
STM32F40_41xxx
)

175 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x080FFFFF)||\

	)

176 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

179 #i
defed
 (
STM32F401xx
)

180 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x0803FFFF)||\

	)

181 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

184 #i
defed
 (
STM32F411xE
)

185 
	#IS_FLASH_ADDRESS
(
ADDRESS
((((ADDRESS>0x08000000&& ((ADDRESS<0x0807FFFF)||\

	)

186 (((
ADDRESS
) >= 0x1FFF7800) && ((ADDRESS) <= 0x1FFF7A0F)))

196 
	#OB_WRP_Se_0
 ((
ut32_t
)0x00000001

	)

197 
	#OB_WRP_Se_1
 ((
ut32_t
)0x00000002

	)

198 
	#OB_WRP_Se_2
 ((
ut32_t
)0x00000004

	)

199 
	#OB_WRP_Se_3
 ((
ut32_t
)0x00000008

	)

200 
	#OB_WRP_Se_4
 ((
ut32_t
)0x00000010

	)

201 
	#OB_WRP_Se_5
 ((
ut32_t
)0x00000020

	)

202 
	#OB_WRP_Se_6
 ((
ut32_t
)0x00000040

	)

203 
	#OB_WRP_Se_7
 ((
ut32_t
)0x00000080

	)

204 
	#OB_WRP_Se_8
 ((
ut32_t
)0x00000100

	)

205 
	#OB_WRP_Se_9
 ((
ut32_t
)0x00000200

	)

206 
	#OB_WRP_Se_10
 ((
ut32_t
)0x00000400

	)

207 
	#OB_WRP_Se_11
 ((
ut32_t
)0x00000800

	)

208 
	#OB_WRP_Se_12
 ((
ut32_t
)0x00000001

	)

209 
	#OB_WRP_Se_13
 ((
ut32_t
)0x00000002

	)

210 
	#OB_WRP_Se_14
 ((
ut32_t
)0x00000004

	)

211 
	#OB_WRP_Se_15
 ((
ut32_t
)0x00000008

	)

212 
	#OB_WRP_Se_16
 ((
ut32_t
)0x00000010

	)

213 
	#OB_WRP_Se_17
 ((
ut32_t
)0x00000020

	)

214 
	#OB_WRP_Se_18
 ((
ut32_t
)0x00000040

	)

215 
	#OB_WRP_Se_19
 ((
ut32_t
)0x00000080

	)

216 
	#OB_WRP_Se_20
 ((
ut32_t
)0x00000100

	)

217 
	#OB_WRP_Se_21
 ((
ut32_t
)0x00000200

	)

218 
	#OB_WRP_Se_22
 ((
ut32_t
)0x00000400

	)

219 
	#OB_WRP_Se_23
 ((
ut32_t
)0x00000800

	)

220 
	#OB_WRP_Se_A
 ((
ut32_t
)0x00000FFF

	)

222 
	#IS_OB_WRP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

230 
	#OB_PcROP_Dib
 ((
ut8_t
)0x00

	)

231 
	#OB_PcROP_Eb
 ((
ut8_t
)0x80

	)

232 
	#IS_OB_PCROP_SELECT
(
PCROP
(((PCROP=
OB_PcROP_Dib
|| ((PCROP=
OB_PcROP_Eb
))

	)

240 
	#OB_PCROP_Se_0
 ((
ut32_t
)0x00000001

	)

241 
	#OB_PCROP_Se_1
 ((
ut32_t
)0x00000002

	)

242 
	#OB_PCROP_Se_2
 ((
ut32_t
)0x00000004

	)

243 
	#OB_PCROP_Se_3
 ((
ut32_t
)0x00000008

	)

244 
	#OB_PCROP_Se_4
 ((
ut32_t
)0x00000010

	)

245 
	#OB_PCROP_Se_5
 ((
ut32_t
)0x00000020

	)

246 
	#OB_PCROP_Se_6
 ((
ut32_t
)0x00000040

	)

247 
	#OB_PCROP_Se_7
 ((
ut32_t
)0x00000080

	)

248 
	#OB_PCROP_Se_8
 ((
ut32_t
)0x00000100

	)

249 
	#OB_PCROP_Se_9
 ((
ut32_t
)0x00000200

	)

250 
	#OB_PCROP_Se_10
 ((
ut32_t
)0x00000400

	)

251 
	#OB_PCROP_Se_11
 ((
ut32_t
)0x00000800

	)

252 
	#OB_PCROP_Se_12
 ((
ut32_t
)0x00000001

	)

253 
	#OB_PCROP_Se_13
 ((
ut32_t
)0x00000002

	)

254 
	#OB_PCROP_Se_14
 ((
ut32_t
)0x00000004

	)

255 
	#OB_PCROP_Se_15
 ((
ut32_t
)0x00000008

	)

256 
	#OB_PCROP_Se_16
 ((
ut32_t
)0x00000010

	)

257 
	#OB_PCROP_Se_17
 ((
ut32_t
)0x00000020

	)

258 
	#OB_PCROP_Se_18
 ((
ut32_t
)0x00000040

	)

259 
	#OB_PCROP_Se_19
 ((
ut32_t
)0x00000080

	)

260 
	#OB_PCROP_Se_20
 ((
ut32_t
)0x00000100

	)

261 
	#OB_PCROP_Se_21
 ((
ut32_t
)0x00000200

	)

262 
	#OB_PCROP_Se_22
 ((
ut32_t
)0x00000400

	)

263 
	#OB_PCROP_Se_23
 ((
ut32_t
)0x00000800

	)

264 
	#OB_PCROP_Se_A
 ((
ut32_t
)0x00000FFF

	)

266 
	#IS_OB_PCROP
(
SECTOR
)((((SECTOR& (
ut32_t
)0xFFFFF000=0x00000000&& ((SECTOR!0x00000000))

	)

274 
	#OB_RDP_Lev_0
 ((
ut8_t
)0xAA)

	)

275 
	#OB_RDP_Lev_1
 ((
ut8_t
)0x55)

	)

278 
	#IS_OB_RDP
(
LEVEL
(((LEVEL=
OB_RDP_Lev_0
)||\

	)

279 ((
LEVEL
=
OB_RDP_Lev_1
))

288 
	#OB_IWDG_SW
 ((
ut8_t
)0x20

	)

289 
	#OB_IWDG_HW
 ((
ut8_t
)0x00

	)

290 
	#IS_OB_IWDG_SOURCE
(
SOURCE
(((SOURCE=
OB_IWDG_SW
|| ((SOURCE=
OB_IWDG_HW
))

	)

298 
	#OB_STOP_NoRST
 ((
ut8_t
)0x40

	)

299 
	#OB_STOP_RST
 ((
ut8_t
)0x00

	)

300 
	#IS_OB_STOP_SOURCE
(
SOURCE
(((SOURCE=
OB_STOP_NoRST
|| ((SOURCE=
OB_STOP_RST
))

	)

309 
	#OB_STDBY_NoRST
 ((
ut8_t
)0x80

	)

310 
	#OB_STDBY_RST
 ((
ut8_t
)0x00

	)

311 
	#IS_OB_STDBY_SOURCE
(
SOURCE
(((SOURCE=
OB_STDBY_NoRST
|| ((SOURCE=
OB_STDBY_RST
))

	)

319 
	#OB_BOR_LEVEL3
 ((
ut8_t
)0x00

	)

320 
	#OB_BOR_LEVEL2
 ((
ut8_t
)0x04

	)

321 
	#OB_BOR_LEVEL1
 ((
ut8_t
)0x08

	)

322 
	#OB_BOR_OFF
 ((
ut8_t
)0x0C

	)

323 
	#IS_OB_BOR
(
LEVEL
(((LEVEL=
OB_BOR_LEVEL1
|| ((LEVEL=
OB_BOR_LEVEL2
||\

	)

324 ((
LEVEL
=
OB_BOR_LEVEL3
|| ((LEVEL=
OB_BOR_OFF
))

332 
	#OB_Du_BoEbd
 ((
ut8_t
)0x10

	)

333 
	#OB_Du_BoDibd
 ((
ut8_t
)0x00

	)

334 
	#IS_OB_BOOT
(
BOOT
(((BOOT=
OB_Du_BoEbd
|| ((BOOT=
OB_Du_BoDibd
))

	)

342 
	#FLASH_IT_EOP
 ((
ut32_t
)0x01000000

	)

343 
	#FLASH_IT_ERR
 ((
ut32_t
)0x02000000

	)

344 
	#IS_FLASH_IT
(
IT
((((IT& (
ut32_t
)0xFCFFFFFF=0x00000000&& ((IT!0x00000000))

	)

352 
	#FLASH_FLAG_EOP
 ((
ut32_t
)0x00000001

	)

353 
	#FLASH_FLAG_OPERR
 ((
ut32_t
)0x00000002

	)

354 
	#FLASH_FLAG_WRPERR
 ((
ut32_t
)0x00000010

	)

355 
	#FLASH_FLAG_PGAERR
 ((
ut32_t
)0x00000020

	)

356 
	#FLASH_FLAG_PGPERR
 ((
ut32_t
)0x00000040

	)

357 
	#FLASH_FLAG_PGSERR
 ((
ut32_t
)0x00000080

	)

358 
	#FLASH_FLAG_RDERR
 ((
ut32_t
)0x00000100

	)

359 
	#FLASH_FLAG_BSY
 ((
ut32_t
)0x00010000

	)

360 
	#IS_FLASH_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFE0C=0x00000000&& ((FLAG!0x00000000))

	)

361 
	#IS_FLASH_GET_FLAG
(
FLAG
(((FLAG=
FLASH_FLAG_EOP
|| ((FLAG=
FLASH_FLAG_OPERR
|| \

	)

362 ((
FLAG
=
FLASH_FLAG_WRPERR
|| ((FLAG=
FLASH_FLAG_PGAERR
) || \

363 ((
FLAG
=
FLASH_FLAG_PGPERR
|| ((FLAG=
FLASH_FLAG_PGSERR
) || \

364 ((
FLAG
=
FLASH_FLAG_BSY
|| ((FLAG=
FLASH_FLAG_RDERR
))

372 
	#FLASH_PSIZE_BYTE
 ((
ut32_t
)0x00000000)

	)

373 
	#FLASH_PSIZE_HALF_WORD
 ((
ut32_t
)0x00000100)

	)

374 
	#FLASH_PSIZE_WORD
 ((
ut32_t
)0x00000200)

	)

375 
	#FLASH_PSIZE_DOUBLE_WORD
 ((
ut32_t
)0x00000300)

	)

376 
	#CR_PSIZE_MASK
 ((
ut32_t
)0xFFFFFCFF)

	)

384 
	#RDP_KEY
 ((
ut16_t
)0x00A5)

	)

385 
	#FLASH_KEY1
 ((
ut32_t
)0x45670123)

	)

386 
	#FLASH_KEY2
 ((
ut32_t
)0xCDEF89AB)

	)

387 
	#FLASH_OPT_KEY1
 ((
ut32_t
)0x08192A3B)

	)

388 
	#FLASH_OPT_KEY2
 ((
ut32_t
)0x4C5D6E7F)

	)

396 
	#ACR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C00)

	)

400 
	#OPTCR_BYTE0_ADDRESS
 ((
ut32_t
)0x40023C14)

	)

404 
	#OPTCR_BYTE1_ADDRESS
 ((
ut32_t
)0x40023C15)

	)

408 
	#OPTCR_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C16)

	)

412 
	#OPTCR_BYTE3_ADDRESS
 ((
ut32_t
)0x40023C17)

	)

417 
	#OPTCR1_BYTE2_ADDRESS
 ((
ut32_t
)0x40023C1A)

	)

427 
FLASH_SLcy
(
ut32_t
 
FLASH_Lcy
);

428 
FLASH_PtchBufrCmd
(
FuniڮS
 
NewS
);

429 
FLASH_InruiCacheCmd
(
FuniڮS
 
NewS
);

430 
FLASH_DaCacheCmd
(
FuniڮS
 
NewS
);

431 
FLASH_InruiCacheRet
();

432 
FLASH_DaCacheRet
();

435 
FLASH_Uock
();

436 
FLASH_Lock
();

437 
FLASH_Stus
 
FLASH_ESe
(
ut32_t
 
FLASH_Se
, 
ut8_t
 
VޏgeRge
);

438 
FLASH_Stus
 
FLASH_EASes
(
ut8_t
 
VޏgeRge
);

439 
FLASH_Stus
 
FLASH_EABk1Ses
(
ut8_t
 
VޏgeRge
);

440 
FLASH_Stus
 
FLASH_EABk2Ses
(
ut8_t
 
VޏgeRge
);

441 
FLASH_Stus
 
FLASH_ProgmDoubWd
(
ut32_t
 
Addss
, 
ut64_t
 
Da
);

442 
FLASH_Stus
 
FLASH_ProgmWd
(
ut32_t
 
Addss
, ut32_
Da
);

443 
FLASH_Stus
 
FLASH_ProgmHfWd
(
ut32_t
 
Addss
, 
ut16_t
 
Da
);

444 
FLASH_Stus
 
FLASH_ProgmBy
(
ut32_t
 
Addss
, 
ut8_t
 
Da
);

447 
FLASH_OB_Uock
();

448 
FLASH_OB_Lock
();

449 
FLASH_OB_WRPCfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

450 
FLASH_OB_WRP1Cfig
(
ut32_t
 
OB_WRP
, 
FuniڮS
 
NewS
);

451 
FLASH_OB_PCROPSeiCfig
(
ut8_t
 
OB_PcROP
);

452 
FLASH_OB_PCROPCfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

453 
FLASH_OB_PCROP1Cfig
(
ut32_t
 
OB_PCROP
, 
FuniڮS
 
NewS
);

454 
FLASH_OB_RDPCfig
(
ut8_t
 
OB_RDP
);

455 
FLASH_OB_UrCfig
(
ut8_t
 
OB_IWDG
, ut8_
OB_STOP
, ut8_
OB_STDBY
);

456 
FLASH_OB_BORCfig
(
ut8_t
 
OB_BOR
);

457 
FLASH_OB_BoCfig
(
ut8_t
 
OB_BOOT
);

458 
FLASH_Stus
 
FLASH_OB_Launch
();

459 
ut8_t
 
FLASH_OB_GUr
();

460 
ut16_t
 
FLASH_OB_GWRP
();

461 
ut16_t
 
FLASH_OB_GWRP1
();

462 
ut16_t
 
FLASH_OB_GPCROP
();

463 
ut16_t
 
FLASH_OB_GPCROP1
();

464 
FgStus
 
FLASH_OB_GRDP
();

465 
ut8_t
 
FLASH_OB_GBOR
();

468 
FLASH_ITCfig
(
ut32_t
 
FLASH_IT
, 
FuniڮS
 
NewS
);

469 
FgStus
 
FLASH_GFgStus
(
ut32_t
 
FLASH_FLAG
);

470 
FLASH_CˬFg
(
ut32_t
 
FLASH_FLAG
);

471 
FLASH_Stus
 
FLASH_GStus
();

472 
FLASH_Stus
 
FLASH_WaFLaOti
();

474 #ifde
__lulus


	@stm32f4xx_flash_ramfunc.h

30 #ide
__STM32F4xx_FLASH_RAMFUNC_H


31 
	#__STM32F4xx_FLASH_RAMFUNC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

53 #i
defed
 ( 
__CC_ARM
 )

63 
	#__RAM_FUNC
 

	)

65 #i
defed
 ( 
__ICCARM__
 )

70 
	#__RAM_FUNC
 
__mfunc
 

	)

72 #i
defed
 ( 
__GNUC__
 )

78 
	#__RAM_FUNC
 
	`__ibu__
((
	`i
(".RamFunc")))

	)

84 
__RAM_FUNC
 
FLASH_FshICmd
(
FuniڮS
 
NewS
);

85 
__RAM_FUNC
 
FLASH_FshS˕ModeCmd
(
FuniڮS
 
NewS
);

88 #ifde
__lulus


	@stm32f4xx_fmc.h

30 #ide
__STM32F4xx_FMC_H


31 
	#__STM32F4xx_FMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FMC_AddssSupTime
;

60 
ut32_t
 
FMC_AddssHdTime
;

65 
ut32_t
 
FMC_DaSupTime
;

70 
ut32_t
 
FMC_BusTuAroundDuti
;

75 
ut32_t
 
FMC_CLKDivisi
;

79 
ut32_t
 
FMC_DaLcy
;

87 
ut32_t
 
FMC_AcssMode
;

89 }
	tFMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FMC_Bk
;

99 
ut32_t
 
FMC_DaAddssMux
;

103 
ut32_t
 
FMC_MemyTy
;

107 
ut32_t
 
FMC_MemyDaWidth
;

110 
ut32_t
 
FMC_BurAcssMode
;

114 
ut32_t
 
FMC_WaSiglPެy
;

118 
ut32_t
 
FMC_WpMode
;

122 
ut32_t
 
FMC_WaSiglAive
;

127 
ut32_t
 
FMC_WreOti
;

130 
ut32_t
 
FMC_WaSigl
;

134 
ut32_t
 
FMC_ExndedMode
;

137 
ut32_t
 
FMC_AsynchrousWa
;

141 
ut32_t
 
FMC_WreBur
;

144 
ut32_t
 
FMC_CtousClock
;

150 
FMC_NORSRAMTimgInTyDef
* 
FMC_RdWreTimgSu
;

152 
FMC_NORSRAMTimgInTyDef
* 
FMC_WreTimgSu
;

153 }
	tFMC_NORSRAMInTyDef
;

160 
ut32_t
 
FMC_SupTime
;

166 
ut32_t
 
FMC_WaSupTime
;

172 
ut32_t
 
FMC_HdSupTime
;

179 
ut32_t
 
FMC_HiZSupTime
;

184 }
	tFMC_NAND_PCCARDTimgInTyDef
;

191 
ut32_t
 
FMC_Bk
;

194 
ut32_t
 
FMC_Wau
;

197 
ut32_t
 
FMC_MemyDaWidth
;

200 
ut32_t
 
FMC_ECC
;

203 
ut32_t
 
FMC_ECCPageSize
;

206 
ut32_t
 
FMC_TCLRSupTime
;

210 
ut32_t
 
FMC_TARSupTime
;

214 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

216 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

217 }
	tFMC_NANDInTyDef
;

225 
ut32_t
 
FMC_Wau
;

228 
ut32_t
 
FMC_TCLRSupTime
;

232 
ut32_t
 
FMC_TARSupTime
;

237 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_CommSTimgSu
;

239 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_AribuSTimgSu
;

241 
FMC_NAND_PCCARDTimgInTyDef
* 
FMC_IOSTimgSu
;

242 }
	tFMC_PCCARDInTyDef
;

250 
ut32_t
 
FMC_LdToAiveDay
;

254 
ut32_t
 
FMC_ExSfReeshDay
;

258 
ut32_t
 
FMC_SfReeshTime
;

262 
ut32_t
 
FMC_RowCyeDay
;

267 
ut32_t
 
FMC_WreRecovyTime
;

270 
ut32_t
 
FMC_RPDay
;

274 
ut32_t
 
FMC_RCDDay
;

278 }
	tFMC_SDRAMTimgInTyDef
;

287 
ut32_t
 
FMC_CommdMode
;

290 
ut32_t
 
FMC_CommdTg
;

293 
ut32_t
 
FMC_AutoReeshNumb
;

297 
ut32_t
 
FMC_ModeRegiDefi
;

299 }
	tFMC_SDRAMCommdTyDef
;

307 
ut32_t
 
FMC_Bk
;

310 
ut32_t
 
FMC_CumnBsNumb
;

313 
ut32_t
 
FMC_RowBsNumb
;

316 
ut32_t
 
FMC_SDMemyDaWidth
;

319 
ut32_t
 
FMC_IlBkNumb
;

322 
ut32_t
 
FMC_CASLcy
;

325 
ut32_t
 
FMC_WrePrei
;

328 
ut32_t
 
FMC_SDClockPiod
;

332 
ut32_t
 
FMC_RdBur
;

336 
ut32_t
 
FMC_RdPeDay
;

339 
FMC_SDRAMTimgInTyDef
* 
FMC_SDRAMTimgSu
;

341 }
	tFMC_SDRAMInTyDef
;

353 
	#FMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

354 
	#FMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

355 
	#FMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

356 
	#FMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

358 
	#IS_FMC_NORSRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_NORSRAM1
|| \

	)

359 ((
BANK
=
FMC_Bk1_NORSRAM2
) || \

360 ((
BANK
=
FMC_Bk1_NORSRAM3
) || \

361 ((
BANK
=
FMC_Bk1_NORSRAM4
))

369 
	#FMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

370 
	#FMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

372 
	#IS_FMC_NAND_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

373 ((
BANK
=
FMC_Bk3_NAND
))

381 
	#FMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

389 
	#FMC_Bk1_SDRAM
 ((
ut32_t
)0x00000000)

	)

390 
	#FMC_Bk2_SDRAM
 ((
ut32_t
)0x00000001)

	)

392 
	#IS_FMC_SDRAM_BANK
(
BANK
(((BANK=
FMC_Bk1_SDRAM
|| \

	)

393 ((
BANK
=
FMC_Bk2_SDRAM
))

408 
	#FMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

409 
	#FMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

411 
	#IS_FMC_MUX
(
MUX
(((MUX=
FMC_DaAddssMux_Dib
|| \

	)

412 ((
MUX
=
FMC_DaAddssMux_Eb
))

421 
	#FMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

422 
	#FMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

423 
	#FMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

425 
	#IS_FMC_MEMORY
(
MEMORY
(((MEMORY=
FMC_MemyTy_SRAM
|| \

	)

426 ((
MEMORY
=
FMC_MemyTy_PSRAM
)|| \

427 ((
MEMORY
=
FMC_MemyTy_NOR
))

436 
	#FMC_NORSRAM_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

437 
	#FMC_NORSRAM_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

438 
	#FMC_NORSRAM_MemyDaWidth_32b
 ((
ut32_t
)0x00000020)

	)

440 
	#IS_FMC_NORSRAM_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NORSRAM_MemyDaWidth_8b
|| \

	)

441 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_16b
) || \

442 ((
WIDTH
=
FMC_NORSRAM_MemyDaWidth_32b
))

451 
	#FMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

452 
	#FMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

454 
	#IS_FMC_BURSTMODE
(
STATE
(((STATE=
FMC_BurAcssMode_Dib
|| \

	)

455 ((
STATE
=
FMC_BurAcssMode_Eb
))

463 
	#FMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

464 
	#FMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

466 
	#IS_FMC_ASYNWAIT
(
STATE
(((STATE=
FMC_AsynchrousWa_Dib
|| \

	)

467 ((
STATE
=
FMC_AsynchrousWa_Eb
))

475 
	#FMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

476 
	#FMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

478 
	#IS_FMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FMC_WaSiglPެy_Low
|| \

	)

479 ((
POLARITY
=
FMC_WaSiglPެy_High
))

487 
	#FMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

488 
	#FMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

490 
	#IS_FMC_WRAP_MODE
(
MODE
(((MODE=
FMC_WpMode_Dib
|| \

	)

491 ((
MODE
=
FMC_WpMode_Eb
))

499 
	#FMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

500 
	#FMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

502 
	#IS_FMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FMC_WaSiglAive_BefeWaS
|| \

	)

503 ((
ACTIVE
=
FMC_WaSiglAive_DurgWaS
))

511 
	#FMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

512 
	#FMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

514 
	#IS_FMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FMC_WreOti_Dib
|| \

	)

515 ((
OPERATION
=
FMC_WreOti_Eb
))

523 
	#FMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

524 
	#FMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

526 
	#IS_FMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FMC_WaSigl_Dib
|| \

	)

527 ((
SIGNAL
=
FMC_WaSigl_Eb
))

535 
	#FMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

536 
	#FMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

538 
	#IS_FMC_EXTENDED_MODE
(
MODE
(((MODE=
FMC_ExndedMode_Dib
|| \

	)

539 ((
MODE
=
FMC_ExndedMode_Eb
))

548 
	#FMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

549 
	#FMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

551 
	#IS_FMC_WRITE_BURST
(
BURST
(((BURST=
FMC_WreBur_Dib
|| \

	)

552 ((
BURST
=
FMC_WreBur_Eb
))

561 
	#FMC_CClock_SyncOy
 ((
ut32_t
)0x00000000)

	)

562 
	#FMC_CClock_SyncAsync
 ((
ut32_t
)0x00100000)

	)

564 
	#IS_FMC_CONTINOUS_CLOCK
(
CCLOCK
(((CCLOCK=
FMC_CClock_SyncOy
|| \

	)

565 ((
CCLOCK
=
FMC_CClock_SyncAsync
))

573 
	#IS_FMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<15)

	)

581 
	#IS_FMC_ADDRESS_HOLD_TIME
(
TIME
(((TIME> 0&& ((TIME<15))

	)

589 
	#IS_FMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<255))

	)

597 
	#IS_FMC_TURNAROUND_TIME
(
TIME
((TIME<15)

	)

605 
	#IS_FMC_CLK_DIV
(
DIV
(((DIV> 0&& ((DIV<15))

	)

613 
	#IS_FMC_DATA_LATENCY
(
LATENCY
((LATENCY<15)

	)

621 
	#FMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

622 
	#FMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

623 
	#FMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

624 
	#FMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

626 
	#IS_FMC_ACCESS_MODE
(
MODE
(((MODE=
FMC_AcssMode_A
|| \

	)

627 ((
MODE
=
FMC_AcssMode_B
) || \

628 ((
MODE
=
FMC_AcssMode_C
) || \

629 ((
MODE
=
FMC_AcssMode_D
))

645 
	#FMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

646 
	#FMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

648 
	#IS_FMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FMC_Wau_Dib
|| \

	)

649 ((
FEATURE
=
FMC_Wau_Eb
))

657 
	#FMC_NAND_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

658 
	#FMC_NAND_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

660 
	#IS_FMC_NAND_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_NAND_MemyDaWidth_8b
|| \

	)

661 ((
WIDTH
=
FMC_NAND_MemyDaWidth_16b
))

669 
	#FMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

670 
	#FMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

672 
	#IS_FMC_ECC_STATE
(
STATE
(((STATE=
FMC_ECC_Dib
|| \

	)

673 ((
STATE
=
FMC_ECC_Eb
))

681 
	#FMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

682 
	#FMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

683 
	#FMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

684 
	#FMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

685 
	#FMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

686 
	#FMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

688 
	#IS_FMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FMC_ECCPageSize_256Bys
|| \

	)

689 ((
SIZE
=
FMC_ECCPageSize_512Bys
) || \

690 ((
SIZE
=
FMC_ECCPageSize_1024Bys
) || \

691 ((
SIZE
=
FMC_ECCPageSize_2048Bys
) || \

692 ((
SIZE
=
FMC_ECCPageSize_4096Bys
) || \

693 ((
SIZE
=
FMC_ECCPageSize_8192Bys
))

701 
	#IS_FMC_TCLR_TIME
(
TIME
((TIME<255)

	)

709 
	#IS_FMC_TAR_TIME
(
TIME
((TIME<255)

	)

717 
	#IS_FMC_SETUP_TIME
(
TIME
((TIME<255)

	)

725 
	#IS_FMC_WAIT_TIME
(
TIME
((TIME<255)

	)

733 
	#IS_FMC_HOLD_TIME
(
TIME
((TIME<255)

	)

741 
	#IS_FMC_HIZ_TIME
(
TIME
((TIME<255)

	)

758 
	#FMC_CumnBs_Numb_8b
 ((
ut32_t
)0x00000000)

	)

759 
	#FMC_CumnBs_Numb_9b
 ((
ut32_t
)0x00000001)

	)

760 
	#FMC_CumnBs_Numb_10b
 ((
ut32_t
)0x00000002)

	)

761 
	#FMC_CumnBs_Numb_11b
 ((
ut32_t
)0x00000003)

	)

763 
	#IS_FMC_COLUMNBITS_NUMBER
(
COLUMN
(((COLUMN=
FMC_CumnBs_Numb_8b
|| \

	)

764 ((
COLUMN
=
FMC_CumnBs_Numb_9b
) || \

765 ((
COLUMN
=
FMC_CumnBs_Numb_10b
) || \

766 ((
COLUMN
=
FMC_CumnBs_Numb_11b
))

775 
	#FMC_RowBs_Numb_11b
 ((
ut32_t
)0x00000000)

	)

776 
	#FMC_RowBs_Numb_12b
 ((
ut32_t
)0x00000004)

	)

777 
	#FMC_RowBs_Numb_13b
 ((
ut32_t
)0x00000008)

	)

779 
	#IS_FMC_ROWBITS_NUMBER
(
ROW
(((ROW=
FMC_RowBs_Numb_11b
|| \

	)

780 ((
ROW
=
FMC_RowBs_Numb_12b
) || \

781 ((
ROW
=
FMC_RowBs_Numb_13b
))

790 
	#FMC_SDMemy_Width_8b
 ((
ut32_t
)0x00000000)

	)

791 
	#FMC_SDMemy_Width_16b
 ((
ut32_t
)0x00000010)

	)

792 
	#FMC_SDMemy_Width_32b
 ((
ut32_t
)0x00000020)

	)

794 
	#IS_FMC_SDMEMORY_WIDTH
(
WIDTH
(((WIDTH=
FMC_SDMemy_Width_8b
|| \

	)

795 ((
WIDTH
=
FMC_SDMemy_Width_16b
) || \

796 ((
WIDTH
=
FMC_SDMemy_Width_32b
))

805 
	#FMC_IlBk_Numb_2
 ((
ut32_t
)0x00000000)

	)

806 
	#FMC_IlBk_Numb_4
 ((
ut32_t
)0x00000040)

	)

808 
	#IS_FMC_INTERNALBANK_NUMBER
(
NUMBER
(((NUMBER=
FMC_IlBk_Numb_2
|| \

	)

809 ((
NUMBER
=
FMC_IlBk_Numb_4
))

819 
	#FMC_CAS_Lcy_1
 ((
ut32_t
)0x00000080)

	)

820 
	#FMC_CAS_Lcy_2
 ((
ut32_t
)0x00000100)

	)

821 
	#FMC_CAS_Lcy_3
 ((
ut32_t
)0x00000180)

	)

823 
	#IS_FMC_CAS_LATENCY
(
LATENCY
(((LATENCY=
FMC_CAS_Lcy_1
|| \

	)

824 ((
LATENCY
=
FMC_CAS_Lcy_2
) || \

825 ((
LATENCY
=
FMC_CAS_Lcy_3
))

834 
	#FMC_Wre_Prei_Dib
 ((
ut32_t
)0x00000000)

	)

835 
	#FMC_Wre_Prei_Eb
 ((
ut32_t
)0x00000200)

	)

837 
	#IS_FMC_WRITE_PROTECTION
(
WRITE
(((WRITE=
FMC_Wre_Prei_Dib
|| \

	)

838 ((
WRITE
=
FMC_Wre_Prei_Eb
))

848 
	#FMC_SDClock_Dib
 ((
ut32_t
)0x00000000)

	)

849 
	#FMC_SDClock_Piod_2
 ((
ut32_t
)0x00000800)

	)

850 
	#FMC_SDClock_Piod_3
 ((
ut32_t
)0x00000C00)

	)

852 
	#IS_FMC_SDCLOCK_PERIOD
(
PERIOD
(((PERIOD=
FMC_SDClock_Dib
|| \

	)

853 ((
PERIOD
=
FMC_SDClock_Piod_2
) || \

854 ((
PERIOD
=
FMC_SDClock_Piod_3
))

863 
	#FMC_Rd_Bur_Dib
 ((
ut32_t
)0x00000000)

	)

864 
	#FMC_Rd_Bur_Eb
 ((
ut32_t
)0x00001000)

	)

866 
	#IS_FMC_READ_BURST
(
RBURST
(((RBURST=
FMC_Rd_Bur_Dib
|| \

	)

867 ((
RBURST
=
FMC_Rd_Bur_Eb
))

876 
	#FMC_RdPe_Day_0
 ((
ut32_t
)0x00000000)

	)

877 
	#FMC_RdPe_Day_1
 ((
ut32_t
)0x00002000)

	)

878 
	#FMC_RdPe_Day_2
 ((
ut32_t
)0x00004000)

	)

880 
	#IS_FMC_READPIPE_DELAY
(
DELAY
(((DELAY=
FMC_RdPe_Day_0
|| \

	)

881 ((
DELAY
=
FMC_RdPe_Day_1
) || \

882 ((
DELAY
=
FMC_RdPe_Day_2
))

891 
	#IS_FMC_LOADTOACTIVE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

899 
	#IS_FMC_EXITSELFREFRESH_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

907 
	#IS_FMC_SELFREFRESH_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

915 
	#IS_FMC_ROWCYCLE_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

923 
	#IS_FMC_WRITE_RECOVERY_TIME
(
TIME
(((TIME> 0&& ((TIME<16))

	)

931 
	#IS_FMC_RP_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

939 
	#IS_FMC_RCD_DELAY
(
DELAY
(((DELAY> 0&& ((DELAY<16))

	)

948 
	#FMC_Commd_Mode_nm
 ((
ut32_t
)0x00000000)

	)

949 
	#FMC_Commd_Mode_CLK_Ebd
 ((
ut32_t
)0x00000001)

	)

950 
	#FMC_Commd_Mode_PALL
 ((
ut32_t
)0x00000002)

	)

951 
	#FMC_Commd_Mode_AutoReesh
 ((
ut32_t
)0x00000003)

	)

952 
	#FMC_Commd_Mode_LdMode
 ((
ut32_t
)0x00000004)

	)

953 
	#FMC_Commd_Mode_Seesh
 ((
ut32_t
)0x00000005)

	)

954 
	#FMC_Commd_Mode_PowDown
 ((
ut32_t
)0x00000006)

	)

956 
	#IS_FMC_COMMAND_MODE
(
COMMAND
(((COMMAND=
FMC_Commd_Mode_nm
|| \

	)

957 ((
COMMAND
=
FMC_Commd_Mode_CLK_Ebd
) || \

958 ((
COMMAND
=
FMC_Commd_Mode_PALL
) || \

959 ((
COMMAND
=
FMC_Commd_Mode_AutoReesh
) || \

960 ((
COMMAND
=
FMC_Commd_Mode_LdMode
) || \

961 ((
COMMAND
=
FMC_Commd_Mode_Seesh
) || \

962 ((
COMMAND
=
FMC_Commd_Mode_PowDown
))

971 
	#FMC_Commd_Tg_bk2
 ((
ut32_t
)0x00000008)

	)

972 
	#FMC_Commd_Tg_bk1
 ((
ut32_t
)0x00000010)

	)

973 
	#FMC_Commd_Tg_bk1_2
 ((
ut32_t
)0x00000018)

	)

975 
	#IS_FMC_COMMAND_TARGET
(
TARGET
(((TARGET=
FMC_Commd_Tg_bk1
|| \

	)

976 ((
TARGET
=
FMC_Commd_Tg_bk2
) || \

977 ((
TARGET
=
FMC_Commd_Tg_bk1_2
))

986 
	#IS_FMC_AUTOREFRESH_NUMBER
(
NUMBER
(((NUMBER> 0&& ((NUMBER<16))

	)

995 
	#IS_FMC_MODE_REGISTER
(
CONTENT
((CONTENT<8191)

	)

1005 
	#FMC_NmMode_Stus
 ((
ut32_t
)0x00000000)

	)

1006 
	#FMC_SfReeshMode_Stus
 
FMC_SDSR_MODES1_0


	)

1007 
	#FMC_PowDownMode_Stus
 
FMC_SDSR_MODES1_1


	)

1009 
	#IS_FMC_MODE_STATUS
(
STATUS
(((STATUS=
FMC_NmMode_Stus
|| \

	)

1010 ((
STATUS
=
FMC_SfReeshMode_Stus
) || \

1011 ((
STATUS
=
FMC_PowDownMode_Stus
))

1025 
	#FMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

1026 
	#FMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

1027 
	#FMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

1028 
	#FMC_IT_Reesh
 ((
ut32_t
)0x00004000)

	)

1030 
	#IS_FMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFBFC7=0x00000000&& ((IT!0x00000000))

	)

1031 
	#IS_FMC_GET_IT
(
IT
(((IT=
FMC_IT_RisgEdge
|| \

	)

1032 ((
IT
=
FMC_IT_Lev
) || \

1033 ((
IT
=
FMC_IT_FlgEdge
) || \

1034 ((
IT
=
FMC_IT_Reesh
))

1036 
	#IS_FMC_IT_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

1037 ((
BANK
=
FMC_Bk3_NAND
) || \

1038 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1039 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1040 ((
BANK
=
FMC_Bk2_SDRAM
))

1048 
	#FMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

1049 
	#FMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

1050 
	#FMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

1051 
	#FMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

1052 
	#FMC_FLAG_Reesh
 
FMC_SDSR_RE


	)

1053 
	#FMC_FLAG_Busy
 
FMC_SDSR_BUSY


	)

1055 
	#IS_FMC_GET_FLAG
(
FLAG
(((FLAG=
FMC_FLAG_RisgEdge
|| \

	)

1056 ((
FLAG
=
FMC_FLAG_Lev
) || \

1057 ((
FLAG
=
FMC_FLAG_FlgEdge
) || \

1058 ((
FLAG
=
FMC_FLAG_FEMPT
) || \

1059 ((
FLAG
=
FMC_FLAG_Reesh
) || \

1060 ((
FLAG
=
FMC_SDSR_BUSY
))

1062 
	#IS_FMC_GETFLAG_BANK
(
BANK
(((BANK=
FMC_Bk2_NAND
|| \

	)

1063 ((
BANK
=
FMC_Bk3_NAND
) || \

1064 ((
BANK
=
FMC_Bk4_PCCARD
) || \

1065 ((
BANK
=
FMC_Bk1_SDRAM
) || \

1066 ((
BANK
=
FMC_Bk2_SDRAM
) || \

1067 ((
BANK
=(
FMC_Bk1_SDRAM
 | 
FMC_Bk2_SDRAM
)))

1069 
	#IS_FMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

1079 
	#IS_FMC_REFRESH_COUNT
(
COUNT
((COUNT<8191)

	)

1094 
FMC_NORSRAMDeIn
(
ut32_t
 
FMC_Bk
);

1095 
FMC_NORSRAMIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1096 
FMC_NORSRAMSuIn
(
FMC_NORSRAMInTyDef
* 
FMC_NORSRAMInSu
);

1097 
FMC_NORSRAMCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1100 
FMC_NANDDeIn
(
ut32_t
 
FMC_Bk
);

1101 
FMC_NANDIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1102 
FMC_NANDSuIn
(
FMC_NANDInTyDef
* 
FMC_NANDInSu
);

1103 
FMC_NANDCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1104 
FMC_NANDECCCmd
(
ut32_t
 
FMC_Bk
, 
FuniڮS
 
NewS
);

1105 
ut32_t
 
FMC_GECC
(ut32_
FMC_Bk
);

1108 
FMC_PCCARDDeIn
();

1109 
FMC_PCCARDIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1110 
FMC_PCCARDSuIn
(
FMC_PCCARDInTyDef
* 
FMC_PCCARDInSu
);

1111 
FMC_PCCARDCmd
(
FuniڮS
 
NewS
);

1114 
FMC_SDRAMDeIn
(
ut32_t
 
FMC_Bk
);

1115 
FMC_SDRAMIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1116 
FMC_SDRAMSuIn
(
FMC_SDRAMInTyDef
* 
FMC_SDRAMInSu
);

1117 
FMC_SDRAMCmdCfig
(
FMC_SDRAMCommdTyDef
* 
FMC_SDRAMCommdSu
);

1118 
ut32_t
 
FMC_GModeStus
(ut32_
SDRAM_Bk
);

1119 
FMC_SReeshCou
(
ut32_t
 
FMC_Cou
);

1120 
FMC_SAutoReesh_Numb
(
ut32_t
 
FMC_Numb
);

1121 
FMC_SDRAMWrePreiCfig
(
ut32_t
 
SDRAM_Bk
, 
FuniڮS
 
NewS
);

1124 
FMC_ITCfig
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
, 
FuniڮS
 
NewS
);

1125 
FgStus
 
FMC_GFgStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1126 
FMC_CˬFg
(
ut32_t
 
FMC_Bk
, ut32_
FMC_FLAG
);

1127 
ITStus
 
FMC_GITStus
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1128 
FMC_CˬITPdgB
(
ut32_t
 
FMC_Bk
, ut32_
FMC_IT
);

1130 #ifde
__lulus


	@stm32f4xx_fsmc.h

30 #ide
__STM32F4xx_FSMC_H


31 
	#__STM32F4xx_FSMC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
FSMC_AddssSupTime
;

60 
ut32_t
 
FSMC_AddssHdTime
;

65 
ut32_t
 
FSMC_DaSupTime
;

70 
ut32_t
 
FSMC_BusTuAroundDuti
;

75 
ut32_t
 
FSMC_CLKDivisi
;

79 
ut32_t
 
FSMC_DaLcy
;

87 
ut32_t
 
FSMC_AcssMode
;

89 }
	tFSMC_NORSRAMTimgInTyDef
;

96 
ut32_t
 
FSMC_Bk
;

99 
ut32_t
 
FSMC_DaAddssMux
;

103 
ut32_t
 
FSMC_MemyTy
;

107 
ut32_t
 
FSMC_MemyDaWidth
;

110 
ut32_t
 
FSMC_BurAcssMode
;

114 
ut32_t
 
FSMC_AsynchrousWa
;

118 
ut32_t
 
FSMC_WaSiglPެy
;

122 
ut32_t
 
FSMC_WpMode
;

126 
ut32_t
 
FSMC_WaSiglAive
;

131 
ut32_t
 
FSMC_WreOti
;

134 
ut32_t
 
FSMC_WaSigl
;

138 
ut32_t
 
FSMC_ExndedMode
;

141 
ut32_t
 
FSMC_WreBur
;

144 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_RdWreTimgSu
;

146 
FSMC_NORSRAMTimgInTyDef
* 
FSMC_WreTimgSu
;

147 }
	tFSMC_NORSRAMInTyDef
;

154 
ut32_t
 
FSMC_SupTime
;

160 
ut32_t
 
FSMC_WaSupTime
;

166 
ut32_t
 
FSMC_HdSupTime
;

173 
ut32_t
 
FSMC_HiZSupTime
;

178 }
	tFSMC_NAND_PCCARDTimgInTyDef
;

185 
ut32_t
 
FSMC_Bk
;

188 
ut32_t
 
FSMC_Wau
;

191 
ut32_t
 
FSMC_MemyDaWidth
;

194 
ut32_t
 
FSMC_ECC
;

197 
ut32_t
 
FSMC_ECCPageSize
;

200 
ut32_t
 
FSMC_TCLRSupTime
;

204 
ut32_t
 
FSMC_TARSupTime
;

208 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

210 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

211 }
	tFSMC_NANDInTyDef
;

219 
ut32_t
 
FSMC_Wau
;

222 
ut32_t
 
FSMC_TCLRSupTime
;

226 
ut32_t
 
FSMC_TARSupTime
;

231 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_CommSTimgSu
;

233 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_AribuSTimgSu
;

235 
FSMC_NAND_PCCARDTimgInTyDef
* 
FSMC_IOSTimgSu
;

236 }
	tFSMC_PCCARDInTyDef
;

247 
	#FSMC_Bk1_NORSRAM1
 ((
ut32_t
)0x00000000)

	)

248 
	#FSMC_Bk1_NORSRAM2
 ((
ut32_t
)0x00000002)

	)

249 
	#FSMC_Bk1_NORSRAM3
 ((
ut32_t
)0x00000004)

	)

250 
	#FSMC_Bk1_NORSRAM4
 ((
ut32_t
)0x00000006)

	)

258 
	#FSMC_Bk2_NAND
 ((
ut32_t
)0x00000010)

	)

259 
	#FSMC_Bk3_NAND
 ((
ut32_t
)0x00000100)

	)

267 
	#FSMC_Bk4_PCCARD
 ((
ut32_t
)0x00001000)

	)

272 
	#IS_FSMC_NORSRAM_BANK
(
BANK
(((BANK=
FSMC_Bk1_NORSRAM1
|| \

	)

273 ((
BANK
=
FSMC_Bk1_NORSRAM2
) || \

274 ((
BANK
=
FSMC_Bk1_NORSRAM3
) || \

275 ((
BANK
=
FSMC_Bk1_NORSRAM4
))

277 
	#IS_FSMC_NAND_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

278 ((
BANK
=
FSMC_Bk3_NAND
))

280 
	#IS_FSMC_GETFLAG_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

281 ((
BANK
=
FSMC_Bk3_NAND
) || \

282 ((
BANK
=
FSMC_Bk4_PCCARD
))

284 
	#IS_FSMC_IT_BANK
(
BANK
(((BANK=
FSMC_Bk2_NAND
|| \

	)

285 ((
BANK
=
FSMC_Bk3_NAND
) || \

286 ((
BANK
=
FSMC_Bk4_PCCARD
))

296 
	#FSMC_DaAddssMux_Dib
 ((
ut32_t
)0x00000000)

	)

297 
	#FSMC_DaAddssMux_Eb
 ((
ut32_t
)0x00000002)

	)

298 
	#IS_FSMC_MUX
(
MUX
(((MUX=
FSMC_DaAddssMux_Dib
|| \

	)

299 ((
MUX
=
FSMC_DaAddssMux_Eb
))

308 
	#FSMC_MemyTy_SRAM
 ((
ut32_t
)0x00000000)

	)

309 
	#FSMC_MemyTy_PSRAM
 ((
ut32_t
)0x00000004)

	)

310 
	#FSMC_MemyTy_NOR
 ((
ut32_t
)0x00000008)

	)

311 
	#IS_FSMC_MEMORY
(
MEMORY
(((MEMORY=
FSMC_MemyTy_SRAM
|| \

	)

312 ((
MEMORY
=
FSMC_MemyTy_PSRAM
)|| \

313 ((
MEMORY
=
FSMC_MemyTy_NOR
))

322 
	#FSMC_MemyDaWidth_8b
 ((
ut32_t
)0x00000000)

	)

323 
	#FSMC_MemyDaWidth_16b
 ((
ut32_t
)0x00000010)

	)

324 
	#IS_FSMC_MEMORY_WIDTH
(
WIDTH
(((WIDTH=
FSMC_MemyDaWidth_8b
|| \

	)

325 ((
WIDTH
=
FSMC_MemyDaWidth_16b
))

334 
	#FSMC_BurAcssMode_Dib
 ((
ut32_t
)0x00000000)

	)

335 
	#FSMC_BurAcssMode_Eb
 ((
ut32_t
)0x00000100)

	)

336 
	#IS_FSMC_BURSTMODE
(
STATE
(((STATE=
FSMC_BurAcssMode_Dib
|| \

	)

337 ((
STATE
=
FSMC_BurAcssMode_Eb
))

345 
	#FSMC_AsynchrousWa_Dib
 ((
ut32_t
)0x00000000)

	)

346 
	#FSMC_AsynchrousWa_Eb
 ((
ut32_t
)0x00008000)

	)

347 
	#IS_FSMC_ASYNWAIT
(
STATE
(((STATE=
FSMC_AsynchrousWa_Dib
|| \

	)

348 ((
STATE
=
FSMC_AsynchrousWa_Eb
))

356 
	#FSMC_WaSiglPެy_Low
 ((
ut32_t
)0x00000000)

	)

357 
	#FSMC_WaSiglPެy_High
 ((
ut32_t
)0x00000200)

	)

358 
	#IS_FSMC_WAIT_POLARITY
(
POLARITY
(((POLARITY=
FSMC_WaSiglPެy_Low
|| \

	)

359 ((
POLARITY
=
FSMC_WaSiglPެy_High
))

367 
	#FSMC_WpMode_Dib
 ((
ut32_t
)0x00000000)

	)

368 
	#FSMC_WpMode_Eb
 ((
ut32_t
)0x00000400)

	)

369 
	#IS_FSMC_WRAP_MODE
(
MODE
(((MODE=
FSMC_WpMode_Dib
|| \

	)

370 ((
MODE
=
FSMC_WpMode_Eb
))

378 
	#FSMC_WaSiglAive_BefeWaS
 ((
ut32_t
)0x00000000)

	)

379 
	#FSMC_WaSiglAive_DurgWaS
 ((
ut32_t
)0x00000800)

	)

380 
	#IS_FSMC_WAIT_SIGNAL_ACTIVE
(
ACTIVE
(((ACTIVE=
FSMC_WaSiglAive_BefeWaS
|| \

	)

381 ((
ACTIVE
=
FSMC_WaSiglAive_DurgWaS
))

389 
	#FSMC_WreOti_Dib
 ((
ut32_t
)0x00000000)

	)

390 
	#FSMC_WreOti_Eb
 ((
ut32_t
)0x00001000)

	)

391 
	#IS_FSMC_WRITE_OPERATION
(
OPERATION
(((OPERATION=
FSMC_WreOti_Dib
|| \

	)

392 ((
OPERATION
=
FSMC_WreOti_Eb
))

400 
	#FSMC_WaSigl_Dib
 ((
ut32_t
)0x00000000)

	)

401 
	#FSMC_WaSigl_Eb
 ((
ut32_t
)0x00002000)

	)

402 
	#IS_FSMC_WAITE_SIGNAL
(
SIGNAL
(((SIGNAL=
FSMC_WaSigl_Dib
|| \

	)

403 ((
SIGNAL
=
FSMC_WaSigl_Eb
))

411 
	#FSMC_ExndedMode_Dib
 ((
ut32_t
)0x00000000)

	)

412 
	#FSMC_ExndedMode_Eb
 ((
ut32_t
)0x00004000)

	)

414 
	#IS_FSMC_EXTENDED_MODE
(
MODE
(((MODE=
FSMC_ExndedMode_Dib
|| \

	)

415 ((
MODE
=
FSMC_ExndedMode_Eb
))

424 
	#FSMC_WreBur_Dib
 ((
ut32_t
)0x00000000)

	)

425 
	#FSMC_WreBur_Eb
 ((
ut32_t
)0x00080000)

	)

426 
	#IS_FSMC_WRITE_BURST
(
BURST
(((BURST=
FSMC_WreBur_Dib
|| \

	)

427 ((
BURST
=
FSMC_WreBur_Eb
))

435 
	#IS_FSMC_ADDRESS_SETUP_TIME
(
TIME
((TIME<0xF)

	)

443 
	#IS_FSMC_ADDRESS_HOLD_TIME
(
TIME
((TIME<0xF)

	)

451 
	#IS_FSMC_DATASETUP_TIME
(
TIME
(((TIME> 0&& ((TIME<0xFF))

	)

459 
	#IS_FSMC_TURNAROUND_TIME
(
TIME
((TIME<0xF)

	)

467 
	#IS_FSMC_CLK_DIV
(
DIV
((DIV<0xF)

	)

475 
	#IS_FSMC_DATA_LATENCY
(
LATENCY
((LATENCY<0xF)

	)

483 
	#FSMC_AcssMode_A
 ((
ut32_t
)0x00000000)

	)

484 
	#FSMC_AcssMode_B
 ((
ut32_t
)0x10000000)

	)

485 
	#FSMC_AcssMode_C
 ((
ut32_t
)0x20000000)

	)

486 
	#FSMC_AcssMode_D
 ((
ut32_t
)0x30000000)

	)

487 
	#IS_FSMC_ACCESS_MODE
(
MODE
(((MODE=
FSMC_AcssMode_A
|| \

	)

488 ((
MODE
=
FSMC_AcssMode_B
) || \

489 ((
MODE
=
FSMC_AcssMode_C
) || \

490 ((
MODE
=
FSMC_AcssMode_D
))

506 
	#FSMC_Wau_Dib
 ((
ut32_t
)0x00000000)

	)

507 
	#FSMC_Wau_Eb
 ((
ut32_t
)0x00000002)

	)

508 
	#IS_FSMC_WAIT_FEATURE
(
FEATURE
(((FEATURE=
FSMC_Wau_Dib
|| \

	)

509 ((
FEATURE
=
FSMC_Wau_Eb
))

518 
	#FSMC_ECC_Dib
 ((
ut32_t
)0x00000000)

	)

519 
	#FSMC_ECC_Eb
 ((
ut32_t
)0x00000040)

	)

520 
	#IS_FSMC_ECC_STATE
(
STATE
(((STATE=
FSMC_ECC_Dib
|| \

	)

521 ((
STATE
=
FSMC_ECC_Eb
))

529 
	#FSMC_ECCPageSize_256Bys
 ((
ut32_t
)0x00000000)

	)

530 
	#FSMC_ECCPageSize_512Bys
 ((
ut32_t
)0x00020000)

	)

531 
	#FSMC_ECCPageSize_1024Bys
 ((
ut32_t
)0x00040000)

	)

532 
	#FSMC_ECCPageSize_2048Bys
 ((
ut32_t
)0x00060000)

	)

533 
	#FSMC_ECCPageSize_4096Bys
 ((
ut32_t
)0x00080000)

	)

534 
	#FSMC_ECCPageSize_8192Bys
 ((
ut32_t
)0x000A0000)

	)

535 
	#IS_FSMC_ECCPAGE_SIZE
(
SIZE
(((SIZE=
FSMC_ECCPageSize_256Bys
|| \

	)

536 ((
SIZE
=
FSMC_ECCPageSize_512Bys
) || \

537 ((
SIZE
=
FSMC_ECCPageSize_1024Bys
) || \

538 ((
SIZE
=
FSMC_ECCPageSize_2048Bys
) || \

539 ((
SIZE
=
FSMC_ECCPageSize_4096Bys
) || \

540 ((
SIZE
=
FSMC_ECCPageSize_8192Bys
))

548 
	#IS_FSMC_TCLR_TIME
(
TIME
((TIME<0xFF)

	)

556 
	#IS_FSMC_TAR_TIME
(
TIME
((TIME<0xFF)

	)

564 
	#IS_FSMC_SETUP_TIME
(
TIME
((TIME<0xFF)

	)

572 
	#IS_FSMC_WAIT_TIME
(
TIME
((TIME<0xFF)

	)

580 
	#IS_FSMC_HOLD_TIME
(
TIME
((TIME<0xFF)

	)

588 
	#IS_FSMC_HIZ_TIME
(
TIME
((TIME<0xFF)

	)

596 
	#FSMC_IT_RisgEdge
 ((
ut32_t
)0x00000008)

	)

597 
	#FSMC_IT_Lev
 ((
ut32_t
)0x00000010)

	)

598 
	#FSMC_IT_FlgEdge
 ((
ut32_t
)0x00000020)

	)

599 
	#IS_FSMC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFC7=0x00000000&& ((IT!0x00000000))

	)

600 
	#IS_FSMC_GET_IT
(
IT
(((IT=
FSMC_IT_RisgEdge
|| \

	)

601 ((
IT
=
FSMC_IT_Lev
) || \

602 ((
IT
=
FSMC_IT_FlgEdge
))

610 
	#FSMC_FLAG_RisgEdge
 ((
ut32_t
)0x00000001)

	)

611 
	#FSMC_FLAG_Lev
 ((
ut32_t
)0x00000002)

	)

612 
	#FSMC_FLAG_FlgEdge
 ((
ut32_t
)0x00000004)

	)

613 
	#FSMC_FLAG_FEMPT
 ((
ut32_t
)0x00000040)

	)

614 
	#IS_FSMC_GET_FLAG
(
FLAG
(((FLAG=
FSMC_FLAG_RisgEdge
|| \

	)

615 ((
FLAG
=
FSMC_FLAG_Lev
) || \

616 ((
FLAG
=
FSMC_FLAG_FlgEdge
) || \

617 ((
FLAG
=
FSMC_FLAG_FEMPT
))

619 
	#IS_FSMC_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFFFFFFF8=0x00000000&& ((FLAG!0x00000000))

	)

636 
FSMC_NORSRAMDeIn
(
ut32_t
 
FSMC_Bk
);

637 
FSMC_NORSRAMIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

638 
FSMC_NORSRAMSuIn
(
FSMC_NORSRAMInTyDef
* 
FSMC_NORSRAMInSu
);

639 
FSMC_NORSRAMCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

642 
FSMC_NANDDeIn
(
ut32_t
 
FSMC_Bk
);

643 
FSMC_NANDIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

644 
FSMC_NANDSuIn
(
FSMC_NANDInTyDef
* 
FSMC_NANDInSu
);

645 
FSMC_NANDCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

646 
FSMC_NANDECCCmd
(
ut32_t
 
FSMC_Bk
, 
FuniڮS
 
NewS
);

647 
ut32_t
 
FSMC_GECC
(ut32_
FSMC_Bk
);

650 
FSMC_PCCARDDeIn
();

651 
FSMC_PCCARDIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

652 
FSMC_PCCARDSuIn
(
FSMC_PCCARDInTyDef
* 
FSMC_PCCARDInSu
);

653 
FSMC_PCCARDCmd
(
FuniڮS
 
NewS
);

656 
FSMC_ITCfig
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
, 
FuniڮS
 
NewS
);

657 
FgStus
 
FSMC_GFgStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

658 
FSMC_CˬFg
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_FLAG
);

659 
ITStus
 
FSMC_GITStus
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

660 
FSMC_CˬITPdgB
(
ut32_t
 
FSMC_Bk
, ut32_
FSMC_IT
);

662 #ifde
__lulus


	@stm32f4xx_gpio.h

30 #ide
__STM32F4xx_GPIO_H


31 
	#__STM32F4xx_GPIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

50 
	#IS_GPIO_ALL_PERIPH
(
PERIPH
(((PERIPH=
GPIOA
|| \

	)

51 ((
PERIPH
=
GPIOB
) || \

52 ((
PERIPH
=
GPIOC
) || \

53 ((
PERIPH
=
GPIOD
) || \

54 ((
PERIPH
=
GPIOE
) || \

55 ((
PERIPH
=
GPIOF
) || \

56 ((
PERIPH
=
GPIOG
) || \

57 ((
PERIPH
=
GPIOH
) || \

58 ((
PERIPH
=
GPIOI
) || \

59 ((
PERIPH
=
GPIOJ
) || \

60 ((
PERIPH
=
GPIOK
))

67 
GPIO_Mode_IN
 = 0x00,

68 
GPIO_Mode_OUT
 = 0x01,

69 
GPIO_Mode_AF
 = 0x02,

70 
GPIO_Mode_AN
 = 0x03

71 }
	tGPIOMode_TyDef
;

72 
	#IS_GPIO_MODE
(
MODE
(((MODE=
GPIO_Mode_IN
|| ((MODE=
GPIO_Mode_OUT
|| \

	)

73 ((
MODE
=
GPIO_Mode_AF
)|| ((MODE=
GPIO_Mode_AN
))

80 
GPIO_OTy_PP
 = 0x00,

81 
GPIO_OTy_OD
 = 0x01

82 }
	tGPIOOTy_TyDef
;

83 
	#IS_GPIO_OTYPE
(
OTYPE
(((OTYPE=
GPIO_OTy_PP
|| ((OTYPE=
GPIO_OTy_OD
))

	)

91 
GPIO_Low_Sed
 = 0x00,

92 
GPIO_Medium_Sed
 = 0x01,

93 
GPIO_Fa_Sed
 = 0x02,

94 
GPIO_High_Sed
 = 0x03

95 }
	tGPIOSed_TyDef
;

98 
	#GPIO_Sed_2MHz
 
GPIO_Low_Sed


	)

99 
	#GPIO_Sed_25MHz
 
GPIO_Medium_Sed


	)

100 
	#GPIO_Sed_50MHz
 
GPIO_Fa_Sed


	)

101 
	#GPIO_Sed_100MHz
 
GPIO_High_Sed


	)

103 
	#IS_GPIO_SPEED
(
SPEED
(((SPEED=
GPIO_Low_Sed
|| ((SPEED=
GPIO_Medium_Sed
|| \

	)

104 ((
SPEED
=
GPIO_Fa_Sed
)|| ((SPEED=
GPIO_High_Sed
))

111 
GPIO_PuPd_NOPULL
 = 0x00,

112 
GPIO_PuPd_UP
 = 0x01,

113 
GPIO_PuPd_DOWN
 = 0x02

114 }
	tGPIOPuPd_TyDef
;

115 
	#IS_GPIO_PUPD
(
PUPD
(((PUPD=
GPIO_PuPd_NOPULL
|| ((PUPD=
GPIO_PuPd_UP
|| \

	)

116 ((
PUPD
=
GPIO_PuPd_DOWN
))

123 
B_RESET
 = 0,

124 
B_SET


125 }
	tBAi
;

126 
	#IS_GPIO_BIT_ACTION
(
ACTION
(((ACTION=
B_RESET
|| ((ACTION=
B_SET
))

	)

134 
ut32_t
 
GPIO_P
;

137 
GPIOMode_TyDef
 
GPIO_Mode
;

140 
GPIOSed_TyDef
 
GPIO_Sed
;

143 
GPIOOTy_TyDef
 
GPIO_OTy
;

146 
GPIOPuPd_TyDef
 
GPIO_PuPd
;

148 }
	tGPIO_InTyDef
;

159 
	#GPIO_P_0
 ((
ut16_t
)0x0001

	)

160 
	#GPIO_P_1
 ((
ut16_t
)0x0002

	)

161 
	#GPIO_P_2
 ((
ut16_t
)0x0004

	)

162 
	#GPIO_P_3
 ((
ut16_t
)0x0008

	)

163 
	#GPIO_P_4
 ((
ut16_t
)0x0010

	)

164 
	#GPIO_P_5
 ((
ut16_t
)0x0020

	)

165 
	#GPIO_P_6
 ((
ut16_t
)0x0040

	)

166 
	#GPIO_P_7
 ((
ut16_t
)0x0080

	)

167 
	#GPIO_P_8
 ((
ut16_t
)0x0100

	)

168 
	#GPIO_P_9
 ((
ut16_t
)0x0200

	)

169 
	#GPIO_P_10
 ((
ut16_t
)0x0400

	)

170 
	#GPIO_P_11
 ((
ut16_t
)0x0800

	)

171 
	#GPIO_P_12
 ((
ut16_t
)0x1000

	)

172 
	#GPIO_P_13
 ((
ut16_t
)0x2000

	)

173 
	#GPIO_P_14
 ((
ut16_t
)0x4000

	)

174 
	#GPIO_P_15
 ((
ut16_t
)0x8000

	)

175 
	#GPIO_P_A
 ((
ut16_t
)0xFFFF

	)

177 
	#GPIO_PIN_MASK
 ((
ut32_t
)0x0000FFFF

	)

178 
	#IS_GPIO_PIN
(
PIN
(((PIN& 
GPIO_PIN_MASK
 ) !(
ut32_t
)0x00)

	)

179 
	#IS_GET_GPIO_PIN
(
PIN
(((PIN=
GPIO_P_0
|| \

	)

180 ((
PIN
=
GPIO_P_1
) || \

181 ((
PIN
=
GPIO_P_2
) || \

182 ((
PIN
=
GPIO_P_3
) || \

183 ((
PIN
=
GPIO_P_4
) || \

184 ((
PIN
=
GPIO_P_5
) || \

185 ((
PIN
=
GPIO_P_6
) || \

186 ((
PIN
=
GPIO_P_7
) || \

187 ((
PIN
=
GPIO_P_8
) || \

188 ((
PIN
=
GPIO_P_9
) || \

189 ((
PIN
=
GPIO_P_10
) || \

190 ((
PIN
=
GPIO_P_11
) || \

191 ((
PIN
=
GPIO_P_12
) || \

192 ((
PIN
=
GPIO_P_13
) || \

193 ((
PIN
=
GPIO_P_14
) || \

194 ((
PIN
=
GPIO_P_15
))

203 
	#GPIO_PSour0
 ((
ut8_t
)0x00)

	)

204 
	#GPIO_PSour1
 ((
ut8_t
)0x01)

	)

205 
	#GPIO_PSour2
 ((
ut8_t
)0x02)

	)

206 
	#GPIO_PSour3
 ((
ut8_t
)0x03)

	)

207 
	#GPIO_PSour4
 ((
ut8_t
)0x04)

	)

208 
	#GPIO_PSour5
 ((
ut8_t
)0x05)

	)

209 
	#GPIO_PSour6
 ((
ut8_t
)0x06)

	)

210 
	#GPIO_PSour7
 ((
ut8_t
)0x07)

	)

211 
	#GPIO_PSour8
 ((
ut8_t
)0x08)

	)

212 
	#GPIO_PSour9
 ((
ut8_t
)0x09)

	)

213 
	#GPIO_PSour10
 ((
ut8_t
)0x0A)

	)

214 
	#GPIO_PSour11
 ((
ut8_t
)0x0B)

	)

215 
	#GPIO_PSour12
 ((
ut8_t
)0x0C)

	)

216 
	#GPIO_PSour13
 ((
ut8_t
)0x0D)

	)

217 
	#GPIO_PSour14
 ((
ut8_t
)0x0E)

	)

218 
	#GPIO_PSour15
 ((
ut8_t
)0x0F)

	)

220 
	#IS_GPIO_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
GPIO_PSour0
|| \

	)

221 ((
PINSOURCE
=
GPIO_PSour1
) || \

222 ((
PINSOURCE
=
GPIO_PSour2
) || \

223 ((
PINSOURCE
=
GPIO_PSour3
) || \

224 ((
PINSOURCE
=
GPIO_PSour4
) || \

225 ((
PINSOURCE
=
GPIO_PSour5
) || \

226 ((
PINSOURCE
=
GPIO_PSour6
) || \

227 ((
PINSOURCE
=
GPIO_PSour7
) || \

228 ((
PINSOURCE
=
GPIO_PSour8
) || \

229 ((
PINSOURCE
=
GPIO_PSour9
) || \

230 ((
PINSOURCE
=
GPIO_PSour10
) || \

231 ((
PINSOURCE
=
GPIO_PSour11
) || \

232 ((
PINSOURCE
=
GPIO_PSour12
) || \

233 ((
PINSOURCE
=
GPIO_PSour13
) || \

234 ((
PINSOURCE
=
GPIO_PSour14
) || \

235 ((
PINSOURCE
=
GPIO_PSour15
))

246 
	#GPIO_AF_RTC_50Hz
 ((
ut8_t
)0x00

	)

247 
	#GPIO_AF_MCO
 ((
ut8_t
)0x00

	)

248 
	#GPIO_AF_TAMPER
 ((
ut8_t
)0x00

	)

249 
	#GPIO_AF_SWJ
 ((
ut8_t
)0x00

	)

250 
	#GPIO_AF_TRACE
 ((
ut8_t
)0x00

	)

255 
	#GPIO_AF_TIM1
 ((
ut8_t
)0x01

	)

256 
	#GPIO_AF_TIM2
 ((
ut8_t
)0x01

	)

261 
	#GPIO_AF_TIM3
 ((
ut8_t
)0x02

	)

262 
	#GPIO_AF_TIM4
 ((
ut8_t
)0x02

	)

263 
	#GPIO_AF_TIM5
 ((
ut8_t
)0x02

	)

268 
	#GPIO_AF_TIM8
 ((
ut8_t
)0x03

	)

269 
	#GPIO_AF_TIM9
 ((
ut8_t
)0x03

	)

270 
	#GPIO_AF_TIM10
 ((
ut8_t
)0x03

	)

271 
	#GPIO_AF_TIM11
 ((
ut8_t
)0x03

	)

276 
	#GPIO_AF_I2C1
 ((
ut8_t
)0x04

	)

277 
	#GPIO_AF_I2C2
 ((
ut8_t
)0x04

	)

278 
	#GPIO_AF_I2C3
 ((
ut8_t
)0x04

	)

283 
	#GPIO_AF_SPI1
 ((
ut8_t
)0x05

	)

284 
	#GPIO_AF_SPI2
 ((
ut8_t
)0x05

	)

285 
	#GPIO_AF5_SPI3
 ((
ut8_t
)0x05

	)

286 
	#GPIO_AF_SPI4
 ((
ut8_t
)0x05

	)

287 
	#GPIO_AF_SPI5
 ((
ut8_t
)0x05

	)

288 
	#GPIO_AF_SPI6
 ((
ut8_t
)0x05

	)

293 
	#GPIO_AF_SPI3
 ((
ut8_t
)0x06

	)

294 
	#GPIO_AF6_SPI2
 ((
ut8_t
)0x06

	)

295 
	#GPIO_AF6_SPI4
 ((
ut8_t
)0x06

	)

296 
	#GPIO_AF6_SPI5
 ((
ut8_t
)0x06

	)

297 
	#GPIO_AF_SAI1
 ((
ut8_t
)0x06

	)

302 
	#GPIO_AF_USART1
 ((
ut8_t
)0x07

	)

303 
	#GPIO_AF_USART2
 ((
ut8_t
)0x07

	)

304 
	#GPIO_AF_USART3
 ((
ut8_t
)0x07

	)

305 
	#GPIO_AF7_SPI3
 ((
ut8_t
)0x07

	)

310 
	#GPIO_AF_I2S3ext
 
GPIO_AF7_SPI3


	)

315 
	#GPIO_AF_UART4
 ((
ut8_t
)0x08

	)

316 
	#GPIO_AF_UART5
 ((
ut8_t
)0x08

	)

317 
	#GPIO_AF_USART6
 ((
ut8_t
)0x08

	)

318 
	#GPIO_AF_UART7
 ((
ut8_t
)0x08

	)

319 
	#GPIO_AF_UART8
 ((
ut8_t
)0x08

	)

324 
	#GPIO_AF_CAN1
 ((
ut8_t
)0x09

	)

325 
	#GPIO_AF_CAN2
 ((
ut8_t
)0x09

	)

326 
	#GPIO_AF_TIM12
 ((
ut8_t
)0x09

	)

327 
	#GPIO_AF_TIM13
 ((
ut8_t
)0x09

	)

328 
	#GPIO_AF_TIM14
 ((
ut8_t
)0x09

	)

330 
	#GPIO_AF9_I2C2
 ((
ut8_t
)0x09

	)

331 
	#GPIO_AF9_I2C3
 ((
ut8_t
)0x09

	)

336 
	#GPIO_AF_OTG_FS
 ((
ut8_t
)0xA

	)

337 
	#GPIO_AF_OTG_HS
 ((
ut8_t
)0xA

	)

342 
	#GPIO_AF_ETH
 ((
ut8_t
)0x0B

	)

347 #i
defed
 (
STM32F40_41xxx
)

348 
	#GPIO_AF_FSMC
 ((
ut8_t
)0xC

	)

351 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

352 
	#GPIO_AF_FMC
 ((
ut8_t
)0xC

	)

355 
	#GPIO_AF_OTG_HS_FS
 ((
ut8_t
)0xC

	)

356 
	#GPIO_AF_SDIO
 ((
ut8_t
)0xC

	)

361 
	#GPIO_AF_DCMI
 ((
ut8_t
)0x0D

	)

367 
	#GPIO_AF_LTDC
 ((
ut8_t
)0x0E

	)

372 
	#GPIO_AF_EVENTOUT
 ((
ut8_t
)0x0F

	)

374 #i
defed
 (
STM32F40_41xxx
)

375 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

376 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

377 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

378 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

379 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

380 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

381 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

382 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

383 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

384 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

385 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

386 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

387 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

388 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

389 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

390 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

391 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

392 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_FSMC
))

395 #i
defed
 (
STM32F401xx
)

396 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

397 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

398 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

399 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

400 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

401 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

402 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

403 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

404 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

405 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

406 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

407 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_USART6
) || \

408 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

409 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
))

412 #i
defed
 (
STM32F411xE
)

413 
	#IS_GPIO_AF
(
AF
(((AF< 16&& ((AF!11&& ((AF!13&& ((AF!14))

	)

416 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

417 
	#IS_GPIO_AF
(
AF
(((AF=
GPIO_AF_RTC_50Hz
|| ((AF=
GPIO_AF_TIM14
|| \

	)

418 ((
AF
=
GPIO_AF_MCO
|| ((AF=
GPIO_AF_TAMPER
) || \

419 ((
AF
=
GPIO_AF_SWJ
|| ((AF=
GPIO_AF_TRACE
) || \

420 ((
AF
=
GPIO_AF_TIM1
|| ((AF=
GPIO_AF_TIM2
) || \

421 ((
AF
=
GPIO_AF_TIM3
|| ((AF=
GPIO_AF_TIM4
) || \

422 ((
AF
=
GPIO_AF_TIM5
|| ((AF=
GPIO_AF_TIM8
) || \

423 ((
AF
=
GPIO_AF_I2C1
|| ((AF=
GPIO_AF_I2C2
) || \

424 ((
AF
=
GPIO_AF_I2C3
|| ((AF=
GPIO_AF_SPI1
) || \

425 ((
AF
=
GPIO_AF_SPI2
|| ((AF=
GPIO_AF_TIM13
) || \

426 ((
AF
=
GPIO_AF_SPI3
|| ((AF=
GPIO_AF_TIM14
) || \

427 ((
AF
=
GPIO_AF_USART1
|| ((AF=
GPIO_AF_USART2
) || \

428 ((
AF
=
GPIO_AF_USART3
|| ((AF=
GPIO_AF_UART4
) || \

429 ((
AF
=
GPIO_AF_UART5
|| ((AF=
GPIO_AF_USART6
) || \

430 ((
AF
=
GPIO_AF_CAN1
|| ((AF=
GPIO_AF_CAN2
) || \

431 ((
AF
=
GPIO_AF_OTG_FS
|| ((AF=
GPIO_AF_OTG_HS
) || \

432 ((
AF
=
GPIO_AF_ETH
|| ((AF=
GPIO_AF_OTG_HS_FS
) || \

433 ((
AF
=
GPIO_AF_SDIO
|| ((AF=
GPIO_AF_DCMI
) || \

434 ((
AF
=
GPIO_AF_EVENTOUT
|| ((AF=
GPIO_AF_SPI4
) || \

435 ((
AF
=
GPIO_AF_SPI5
|| ((AF=
GPIO_AF_SPI6
) || \

436 ((
AF
=
GPIO_AF_UART7
|| ((AF=
GPIO_AF_UART8
) || \

437 ((
AF
=
GPIO_AF_FMC
|| ((AF=
GPIO_AF_SAI1
) || \

438 ((
AF
=
GPIO_AF_LTDC
))

449 
	#GPIO_Mode_AIN
 
GPIO_Mode_AN


	)

451 
	#GPIO_AF_OTG1_FS
 
GPIO_AF_OTG_FS


	)

452 
	#GPIO_AF_OTG2_HS
 
GPIO_AF_OTG_HS


	)

453 
	#GPIO_AF_OTG2_FS
 
GPIO_AF_OTG_HS_FS


	)

467 
GPIO_DeIn
(
GPIO_TyDef
* 
GPIOx
);

470 
GPIO_In
(
GPIO_TyDef
* 
GPIOx
, 
GPIO_InTyDef
* 
GPIO_InSu
);

471 
GPIO_SuIn
(
GPIO_InTyDef
* 
GPIO_InSu
);

472 
GPIO_PLockCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

475 
ut8_t
 
GPIO_RdIutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

476 
ut16_t
 
GPIO_RdIutDa
(
GPIO_TyDef
* 
GPIOx
);

477 
ut8_t
 
GPIO_RdOuutDaB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

478 
ut16_t
 
GPIO_RdOuutDa
(
GPIO_TyDef
* 
GPIOx
);

479 
GPIO_SBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

480 
GPIO_RetBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

481 
GPIO_WreB
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
, 
BAi
 
BV
);

482 
GPIO_Wre
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
PtV
);

483 
GPIO_ToggBs
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_P
);

486 
GPIO_PAFCfig
(
GPIO_TyDef
* 
GPIOx
, 
ut16_t
 
GPIO_PSour
, 
ut8_t
 
GPIO_AF
);

488 #ifde
__lulus


	@stm32f4xx_hash.h

30 #ide
__STM32F4xx_HASH_H


31 
	#__STM32F4xx_HASH_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
HASH_AlgoSei
;

57 
ut32_t
 
HASH_AlgoMode
;

59 
ut32_t
 
HASH_DaTy
;

62 
ut32_t
 
HASH_HMACKeyTy
;

64 }
	tHASH_InTyDef
;

71 
ut32_t
 
Da
[8];

75 } 
	tHASH_MsgDige
;

82 
ut32_t
 
HASH_IMR
;

83 
ut32_t
 
HASH_STR
;

84 
ut32_t
 
HASH_CR
;

85 
ut32_t
 
HASH_CSR
[54];

86 }
	tHASH_Cڋxt
;

97 
	#HASH_AlgoSei_SHA1
 ((
ut32_t
)0x0000

	)

98 
	#HASH_AlgoSei_SHA224
 
HASH_CR_ALGO_1


	)

99 
	#HASH_AlgoSei_SHA256
 
HASH_CR_ALGO


	)

100 
	#HASH_AlgoSei_MD5
 
HASH_CR_ALGO_0


	)

102 
	#IS_HASH_ALGOSELECTION
(
ALGOSELECTION
(((ALGOSELECTION=
HASH_AlgoSei_SHA1
|| \

	)

103 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA224
) || \

104 ((
ALGOSELECTION
=
HASH_AlgoSei_SHA256
) || \

105 ((
ALGOSELECTION
=
HASH_AlgoSei_MD5
))

113 
	#HASH_AlgoMode_HASH
 ((
ut32_t
)0x00000000

	)

114 
	#HASH_AlgoMode_HMAC
 
HASH_CR_MODE


	)

116 
	#IS_HASH_ALGOMODE
(
ALGOMODE
(((ALGOMODE=
HASH_AlgoMode_HASH
|| \

	)

117 ((
ALGOMODE
=
HASH_AlgoMode_HMAC
))

125 
	#HASH_DaTy_32b
 ((
ut32_t
)0x0000

	)

126 
	#HASH_DaTy_16b
 
HASH_CR_DATATYPE_0


	)

127 
	#HASH_DaTy_8b
 
HASH_CR_DATATYPE_1


	)

128 
	#HASH_DaTy_1b
 
HASH_CR_DATATYPE


	)

130 
	#IS_HASH_DATATYPE
(
DATATYPE
(((DATATYPE=
HASH_DaTy_32b
)|| \

	)

131 ((
DATATYPE
=
HASH_DaTy_16b
)|| \

132 ((
DATATYPE
=
HASH_DaTy_8b
) || \

133 ((
DATATYPE
=
HASH_DaTy_1b
))

141 
	#HASH_HMACKeyTy_ShtKey
 ((
ut32_t
)0x00000000

	)

142 
	#HASH_HMACKeyTy_LgKey
 
HASH_CR_LKEY


	)

144 
	#IS_HASH_HMAC_KEYTYPE
(
KEYTYPE
(((KEYTYPE=
HASH_HMACKeyTy_ShtKey
|| \

	)

145 ((
KEYTYPE
=
HASH_HMACKeyTy_LgKey
))

153 
	#IS_HASH_VALIDBITSNUMBER
(
VALIDBITS
((VALIDBITS<0x1F)

	)

162 
	#HASH_IT_DINI
 
HASH_IMR_DINIM


	)

163 
	#HASH_IT_DCI
 
HASH_IMR_DCIM


	)

165 
	#IS_HASH_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFFC=0x00000000&& ((IT!0x00000000))

	)

166 
	#IS_HASH_GET_IT
(
IT
(((IT=
HASH_IT_DINI
|| ((IT=
HASH_IT_DCI
))

	)

175 
	#HASH_FLAG_DINIS
 
HASH_SR_DINIS


	)

176 
	#HASH_FLAG_DCIS
 
HASH_SR_DCIS


	)

177 
	#HASH_FLAG_DMAS
 
HASH_SR_DMAS


	)

178 
	#HASH_FLAG_BUSY
 
HASH_SR_BUSY


	)

179 
	#HASH_FLAG_DINNE
 
HASH_CR_DINNE


	)

181 
	#IS_HASH_GET_FLAG
(
FLAG
(((FLAG=
HASH_FLAG_DINIS
|| \

	)

182 ((
FLAG
=
HASH_FLAG_DCIS
) || \

183 ((
FLAG
=
HASH_FLAG_DMAS
) || \

184 ((
FLAG
=
HASH_FLAG_BUSY
) || \

185 ((
FLAG
=
HASH_FLAG_DINNE
))

187 
	#IS_HASH_CLEAR_FLAG
(
FLAG
)(((FLAG=
HASH_FLAG_DINIS
|| \

	)

188 ((
FLAG
=
HASH_FLAG_DCIS
))

202 
HASH_DeIn
();

205 
HASH_In
(
HASH_InTyDef
* 
HASH_InSu
);

206 
HASH_SuIn
(
HASH_InTyDef
* 
HASH_InSu
);

207 
HASH_Ret
();

210 
HASH_DaIn
(
ut32_t
 
Da
);

211 
ut8_t
 
HASH_GInFIFOWdsNbr
();

212 
HASH_SLaWdVidBsNbr
(
ut16_t
 
VidNumb
);

213 
HASH_SDige
();

214 
HASH_AutoSDige
(
FuniڮS
 
NewS
);

215 
HASH_GDige
(
HASH_MsgDige
* 
HASH_MesgeDige
);

218 
HASH_SaveCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtSave
);

219 
HASH_ReeCڋxt
(
HASH_Cڋxt
* 
HASH_CڋxtRee
);

222 
HASH_DMACmd
(
FuniڮS
 
NewS
);

225 
HASH_ITCfig
(
ut32_t
 
HASH_IT
, 
FuniڮS
 
NewS
);

226 
FgStus
 
HASH_GFgStus
(
ut32_t
 
HASH_FLAG
);

227 
HASH_CˬFg
(
ut32_t
 
HASH_FLAG
);

228 
ITStus
 
HASH_GITStus
(
ut32_t
 
HASH_IT
);

229 
HASH_CˬITPdgB
(
ut32_t
 
HASH_IT
);

232 
EStus
 
HASH_SHA1
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[20]);

233 
EStus
 
HMAC_SHA1
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

234 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

235 
ut8_t
 
Ouut
[20]);

238 
EStus
 
HASH_MD5
(
ut8_t
 *
Iut
, 
ut32_t
 
In
, ut8_
Ouut
[16]);

239 
EStus
 
HMAC_MD5
(
ut8_t
 *
Key
, 
ut32_t
 
Keyn
,

240 
ut8_t
 *
Iut
, 
ut32_t
 
In
,

241 
ut8_t
 
Ouut
[16]);

243 #ifde
__lulus


	@stm32f4xx_i2c.h

30 #ide
__STM32F4xx_I2C_H


31 
	#__STM32F4xx_I2C_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
I2C_ClockSed
;

59 
ut16_t
 
I2C_Mode
;

62 
ut16_t
 
I2C_DutyCye
;

65 
ut16_t
 
I2C_OwnAddss1
;

68 
ut16_t
 
I2C_Ack
;

71 
ut16_t
 
I2C_AcknowdgedAddss
;

73 }
	tI2C_InTyDef
;

82 
	#IS_I2C_ALL_PERIPH
(
PERIPH
(((PERIPH=
I2C1
|| \

	)

83 ((
PERIPH
=
I2C2
) || \

84 ((
PERIPH
=
I2C3
))

90 
	#IS_I2C_DIGITAL_FILTER
(
FILTER
((FILTER<0x0000000F)

	)

100 
	#I2C_Mode_I2C
 ((
ut16_t
)0x0000)

	)

101 
	#I2C_Mode_SMBusDevi
 ((
ut16_t
)0x0002)

	)

102 
	#I2C_Mode_SMBusHo
 ((
ut16_t
)0x000A)

	)

103 
	#IS_I2C_MODE
(
MODE
(((MODE=
I2C_Mode_I2C
|| \

	)

104 ((
MODE
=
I2C_Mode_SMBusDevi
) || \

105 ((
MODE
=
I2C_Mode_SMBusHo
))

114 
	#I2C_DutyCye_16_9
 ((
ut16_t
)0x4000

	)

115 
	#I2C_DutyCye_2
 ((
ut16_t
)0xBFFF

	)

116 
	#IS_I2C_DUTY_CYCLE
(
CYCLE
(((CYCLE=
I2C_DutyCye_16_9
|| \

	)

117 ((
CYCLE
=
I2C_DutyCye_2
))

126 
	#I2C_Ack_Eb
 ((
ut16_t
)0x0400)

	)

127 
	#I2C_Ack_Dib
 ((
ut16_t
)0x0000)

	)

128 
	#IS_I2C_ACK_STATE
(
STATE
(((STATE=
I2C_Ack_Eb
|| \

	)

129 ((
STATE
=
I2C_Ack_Dib
))

138 
	#I2C_Dei_Tnsmr
 ((
ut8_t
)0x00)

	)

139 
	#I2C_Dei_Reiv
 ((
ut8_t
)0x01)

	)

140 
	#IS_I2C_DIRECTION
(
DIRECTION
(((DIRECTION=
I2C_Dei_Tnsmr
|| \

	)

141 ((
DIRECTION
=
I2C_Dei_Reiv
))

150 
	#I2C_AcknowdgedAddss_7b
 ((
ut16_t
)0x4000)

	)

151 
	#I2C_AcknowdgedAddss_10b
 ((
ut16_t
)0xC000)

	)

152 
	#IS_I2C_ACKNOWLEDGE_ADDRESS
(
ADDRESS
(((ADDRESS=
I2C_AcknowdgedAddss_7b
|| \

	)

153 ((
ADDRESS
=
I2C_AcknowdgedAddss_10b
))

162 
	#I2C_Regi_CR1
 ((
ut8_t
)0x00)

	)

163 
	#I2C_Regi_CR2
 ((
ut8_t
)0x04)

	)

164 
	#I2C_Regi_OAR1
 ((
ut8_t
)0x08)

	)

165 
	#I2C_Regi_OAR2
 ((
ut8_t
)0x0C)

	)

166 
	#I2C_Regi_DR
 ((
ut8_t
)0x10)

	)

167 
	#I2C_Regi_SR1
 ((
ut8_t
)0x14)

	)

168 
	#I2C_Regi_SR2
 ((
ut8_t
)0x18)

	)

169 
	#I2C_Regi_CCR
 ((
ut8_t
)0x1C)

	)

170 
	#I2C_Regi_TRISE
 ((
ut8_t
)0x20)

	)

171 
	#IS_I2C_REGISTER
(
REGISTER
(((REGISTER=
I2C_Regi_CR1
|| \

	)

172 ((
REGISTER
=
I2C_Regi_CR2
) || \

173 ((
REGISTER
=
I2C_Regi_OAR1
) || \

174 ((
REGISTER
=
I2C_Regi_OAR2
) || \

175 ((
REGISTER
=
I2C_Regi_DR
) || \

176 ((
REGISTER
=
I2C_Regi_SR1
) || \

177 ((
REGISTER
=
I2C_Regi_SR2
) || \

178 ((
REGISTER
=
I2C_Regi_CCR
) || \

179 ((
REGISTER
=
I2C_Regi_TRISE
))

188 
	#I2C_NACKPosi_Next
 ((
ut16_t
)0x0800)

	)

189 
	#I2C_NACKPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

190 
	#IS_I2C_NACK_POSITION
(
POSITION
(((POSITION=
I2C_NACKPosi_Next
|| \

	)

191 ((
POSITION
=
I2C_NACKPosi_Cut
))

200 
	#I2C_SMBusA˹_Low
 ((
ut16_t
)0x2000)

	)

201 
	#I2C_SMBusA˹_High
 ((
ut16_t
)0xDFFF)

	)

202 
	#IS_I2C_SMBUS_ALERT
(
ALERT
(((ALERT=
I2C_SMBusA˹_Low
|| \

	)

203 ((
ALERT
=
I2C_SMBusA˹_High
))

212 
	#I2C_PECPosi_Next
 ((
ut16_t
)0x0800)

	)

213 
	#I2C_PECPosi_Cut
 ((
ut16_t
)0xF7FF)

	)

214 
	#IS_I2C_PEC_POSITION
(
POSITION
(((POSITION=
I2C_PECPosi_Next
|| \

	)

215 ((
POSITION
=
I2C_PECPosi_Cut
))

224 
	#I2C_IT_BUF
 ((
ut16_t
)0x0400)

	)

225 
	#I2C_IT_EVT
 ((
ut16_t
)0x0200)

	)

226 
	#I2C_IT_ERR
 ((
ut16_t
)0x0100)

	)

227 
	#IS_I2C_CONFIG_IT
(
IT
((((IT& (
ut16_t
)0xF8FF=0x00&& ((IT!0x00))

	)

236 
	#I2C_IT_SMBALERT
 ((
ut32_t
)0x01008000)

	)

237 
	#I2C_IT_TIMEOUT
 ((
ut32_t
)0x01004000)

	)

238 
	#I2C_IT_PECERR
 ((
ut32_t
)0x01001000)

	)

239 
	#I2C_IT_OVR
 ((
ut32_t
)0x01000800)

	)

240 
	#I2C_IT_AF
 ((
ut32_t
)0x01000400)

	)

241 
	#I2C_IT_ARLO
 ((
ut32_t
)0x01000200)

	)

242 
	#I2C_IT_BERR
 ((
ut32_t
)0x01000100)

	)

243 
	#I2C_IT_TXE
 ((
ut32_t
)0x06000080)

	)

244 
	#I2C_IT_RXNE
 ((
ut32_t
)0x06000040)

	)

245 
	#I2C_IT_STOPF
 ((
ut32_t
)0x02000010)

	)

246 
	#I2C_IT_ADD10
 ((
ut32_t
)0x02000008)

	)

247 
	#I2C_IT_BTF
 ((
ut32_t
)0x02000004)

	)

248 
	#I2C_IT_ADDR
 ((
ut32_t
)0x02000002)

	)

249 
	#I2C_IT_SB
 ((
ut32_t
)0x02000001)

	)

251 
	#IS_I2C_CLEAR_IT
(
IT
((((IT& (
ut16_t
)0x20FF=0x00&& ((IT!(ut16_t)0x00))

	)

253 
	#IS_I2C_GET_IT
(
IT
(((IT=
I2C_IT_SMBALERT
|| ((IT=
I2C_IT_TIMEOUT
|| \

	)

254 ((
IT
=
I2C_IT_PECERR
|| ((IT=
I2C_IT_OVR
) || \

255 ((
IT
=
I2C_IT_AF
|| ((IT=
I2C_IT_ARLO
) || \

256 ((
IT
=
I2C_IT_BERR
|| ((IT=
I2C_IT_TXE
) || \

257 ((
IT
=
I2C_IT_RXNE
|| ((IT=
I2C_IT_STOPF
) || \

258 ((
IT
=
I2C_IT_ADD10
|| ((IT=
I2C_IT_BTF
) || \

259 ((
IT
=
I2C_IT_ADDR
|| ((IT=
I2C_IT_SB
))

272 
	#I2C_FLAG_DUALF
 ((
ut32_t
)0x00800000)

	)

273 
	#I2C_FLAG_SMBHOST
 ((
ut32_t
)0x00400000)

	)

274 
	#I2C_FLAG_SMBDEFAULT
 ((
ut32_t
)0x00200000)

	)

275 
	#I2C_FLAG_GENCALL
 ((
ut32_t
)0x00100000)

	)

276 
	#I2C_FLAG_TRA
 ((
ut32_t
)0x00040000)

	)

277 
	#I2C_FLAG_BUSY
 ((
ut32_t
)0x00020000)

	)

278 
	#I2C_FLAG_MSL
 ((
ut32_t
)0x00010000)

	)

284 
	#I2C_FLAG_SMBALERT
 ((
ut32_t
)0x10008000)

	)

285 
	#I2C_FLAG_TIMEOUT
 ((
ut32_t
)0x10004000)

	)

286 
	#I2C_FLAG_PECERR
 ((
ut32_t
)0x10001000)

	)

287 
	#I2C_FLAG_OVR
 ((
ut32_t
)0x10000800)

	)

288 
	#I2C_FLAG_AF
 ((
ut32_t
)0x10000400)

	)

289 
	#I2C_FLAG_ARLO
 ((
ut32_t
)0x10000200)

	)

290 
	#I2C_FLAG_BERR
 ((
ut32_t
)0x10000100)

	)

291 
	#I2C_FLAG_TXE
 ((
ut32_t
)0x10000080)

	)

292 
	#I2C_FLAG_RXNE
 ((
ut32_t
)0x10000040)

	)

293 
	#I2C_FLAG_STOPF
 ((
ut32_t
)0x10000010)

	)

294 
	#I2C_FLAG_ADD10
 ((
ut32_t
)0x10000008)

	)

295 
	#I2C_FLAG_BTF
 ((
ut32_t
)0x10000004)

	)

296 
	#I2C_FLAG_ADDR
 ((
ut32_t
)0x10000002)

	)

297 
	#I2C_FLAG_SB
 ((
ut32_t
)0x10000001)

	)

299 
	#IS_I2C_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0x20FF=0x00&& ((FLAG!(ut16_t)0x00))

	)

301 
	#IS_I2C_GET_FLAG
(
FLAG
(((FLAG=
I2C_FLAG_DUALF
|| ((FLAG=
I2C_FLAG_SMBHOST
|| \

	)

302 ((
FLAG
=
I2C_FLAG_SMBDEFAULT
|| ((FLAG=
I2C_FLAG_GENCALL
) || \

303 ((
FLAG
=
I2C_FLAG_TRA
|| ((FLAG=
I2C_FLAG_BUSY
) || \

304 ((
FLAG
=
I2C_FLAG_MSL
|| ((FLAG=
I2C_FLAG_SMBALERT
) || \

305 ((
FLAG
=
I2C_FLAG_TIMEOUT
|| ((FLAG=
I2C_FLAG_PECERR
) || \

306 ((
FLAG
=
I2C_FLAG_OVR
|| ((FLAG=
I2C_FLAG_AF
) || \

307 ((
FLAG
=
I2C_FLAG_ARLO
|| ((FLAG=
I2C_FLAG_BERR
) || \

308 ((
FLAG
=
I2C_FLAG_TXE
|| ((FLAG=
I2C_FLAG_RXNE
) || \

309 ((
FLAG
=
I2C_FLAG_STOPF
|| ((FLAG=
I2C_FLAG_ADD10
) || \

310 ((
FLAG
=
I2C_FLAG_BTF
|| ((FLAG=
I2C_FLAG_ADDR
) || \

311 ((
FLAG
=
I2C_FLAG_SB
))

335 
	#I2C_EVENT_MASTER_MODE_SELECT
 ((
ut32_t
)0x00030001

	)

363 
	#I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
 ((
ut32_t
)0x00070082

	)

364 
	#I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
 ((
ut32_t
)0x00030002

	)

366 
	#I2C_EVENT_MASTER_MODE_ADDRESS10
 ((
ut32_t
)0x00030008

	)

399 
	#I2C_EVENT_MASTER_BYTE_RECEIVED
 ((
ut32_t
)0x00030040

	)

403 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTING
 ((
ut32_t
)0x00070080

	)

405 
	#I2C_EVENT_MASTER_BYTE_TRANSMITTED
 ((
ut32_t
)0x00070084

	)

442 
	#I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
 ((
ut32_t
)0x00020002

	)

443 
	#I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
 ((
ut32_t
)0x00060082

	)

446 
	#I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00820000

	)

447 
	#I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
 ((
ut32_t
)0x00860080

	)

450 
	#I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
 ((
ut32_t
)0x00120000

	)

481 
	#I2C_EVENT_SLAVE_BYTE_RECEIVED
 ((
ut32_t
)0x00020040

	)

483 
	#I2C_EVENT_SLAVE_STOP_DETECTED
 ((
ut32_t
)0x00000010

	)

487 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 ((
ut32_t
)0x00060084

	)

488 
	#I2C_EVENT_SLAVE_BYTE_TRANSMITTING
 ((
ut32_t
)0x00060080

	)

490 
	#I2C_EVENT_SLAVE_ACK_FAILURE
 ((
ut32_t
)0x00000400

	)

498 
	#IS_I2C_EVENT
(
EVENT
(((EVENT=
I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED
|| \

	)

499 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED
) || \

500 ((
EVENT
=
I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED
) || \

501 ((
EVENT
=
I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED
) || \

502 ((
EVENT
=
I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED
) || \

503 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_RECEIVED
) || \

504 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_DUALF
)) || \

505 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_RECEIVED
 | 
I2C_FLAG_GENCALL
)) || \

506 ((
EVENT
=
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
) || \

507 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_DUALF
)) || \

508 ((
EVENT
=(
I2C_EVENT_SLAVE_BYTE_TRANSMITTED
 | 
I2C_FLAG_GENCALL
)) || \

509 ((
EVENT
=
I2C_EVENT_SLAVE_STOP_DETECTED
) || \

510 ((
EVENT
=
I2C_EVENT_MASTER_MODE_SELECT
) || \

511 ((
EVENT
=
I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED
) || \

512 ((
EVENT
=
I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED
) || \

513 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_RECEIVED
) || \

514 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTED
) || \

515 ((
EVENT
=
I2C_EVENT_MASTER_BYTE_TRANSMITTING
) || \

516 ((
EVENT
=
I2C_EVENT_MASTER_MODE_ADDRESS10
) || \

517 ((
EVENT
=
I2C_EVENT_SLAVE_ACK_FAILURE
))

526 
	#IS_I2C_OWN_ADDRESS1
(
ADDRESS1
((ADDRESS1<0x3FF)

	)

535 
	#IS_I2C_CLOCK_SPEED
(
SPEED
(((SPEED>0x1&& ((SPEED<400000))

	)

548 
I2C_DeIn
(
I2C_TyDef
* 
I2Cx
);

551 
I2C_In
(
I2C_TyDef
* 
I2Cx
, 
I2C_InTyDef
* 
I2C_InSu
);

552 
I2C_SuIn
(
I2C_InTyDef
* 
I2C_InSu
);

553 
I2C_Cmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

554 
I2C_DigFrCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DigFr
);

555 
I2C_AlogFrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

556 
I2C_GeSTART
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

557 
I2C_GeSTOP
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

558 
I2C_Sd7bAddss
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
, ut8_
I2C_Dei
);

559 
I2C_AcknowdgeCfig
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

560 
I2C_OwnAddss2Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Addss
);

561 
I2C_DuAddssCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

562 
I2C_GClCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

563 
I2C_SoweRetCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

564 
I2C_SchClockCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

565 
I2C_FaModeDutyCyeCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_DutyCye
);

566 
I2C_NACKPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_NACKPosi
);

567 
I2C_SMBusA˹Cfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_SMBusA˹
);

568 
I2C_ARPCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

571 
I2C_SdDa
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
Da
);

572 
ut8_t
 
I2C_ReiveDa
(
I2C_TyDef
* 
I2Cx
);

575 
I2C_TnsmPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

576 
I2C_PECPosiCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_PECPosi
);

577 
I2C_CcuϋPEC
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

578 
ut8_t
 
I2C_GPEC
(
I2C_TyDef
* 
I2Cx
);

581 
I2C_DMACmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

582 
I2C_DMALaTnsrCmd
(
I2C_TyDef
* 
I2Cx
, 
FuniڮS
 
NewS
);

585 
ut16_t
 
I2C_RdRegi
(
I2C_TyDef
* 
I2Cx
, 
ut8_t
 
I2C_Regi
);

586 
I2C_ITCfig
(
I2C_TyDef
* 
I2Cx
, 
ut16_t
 
I2C_IT
, 
FuniڮS
 
NewS
);

678 
EStus
 
I2C_CheckEvt
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_EVENT
);

684 
ut32_t
 
I2C_GLaEvt
(
I2C_TyDef
* 
I2Cx
);

690 
FgStus
 
I2C_GFgStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

693 
I2C_CˬFg
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_FLAG
);

694 
ITStus
 
I2C_GITStus
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

695 
I2C_CˬITPdgB
(
I2C_TyDef
* 
I2Cx
, 
ut32_t
 
I2C_IT
);

697 #ifde
__lulus


	@stm32f4xx_iwdg.h

30 #ide
__STM32F4xx_IWDG_H


31 
	#__STM32F4xx_IWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#IWDG_WreAcss_Eb
 ((
ut16_t
)0x5555)

	)

59 
	#IWDG_WreAcss_Dib
 ((
ut16_t
)0x0000)

	)

60 
	#IS_IWDG_WRITE_ACCESS
(
ACCESS
(((ACCESS=
IWDG_WreAcss_Eb
|| \

	)

61 ((
ACCESS
=
IWDG_WreAcss_Dib
))

69 
	#IWDG_Psr_4
 ((
ut8_t
)0x00)

	)

70 
	#IWDG_Psr_8
 ((
ut8_t
)0x01)

	)

71 
	#IWDG_Psr_16
 ((
ut8_t
)0x02)

	)

72 
	#IWDG_Psr_32
 ((
ut8_t
)0x03)

	)

73 
	#IWDG_Psr_64
 ((
ut8_t
)0x04)

	)

74 
	#IWDG_Psr_128
 ((
ut8_t
)0x05)

	)

75 
	#IWDG_Psr_256
 ((
ut8_t
)0x06)

	)

76 
	#IS_IWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
IWDG_Psr_4
|| \

	)

77 ((
PRESCALER
=
IWDG_Psr_8
) || \

78 ((
PRESCALER
=
IWDG_Psr_16
) || \

79 ((
PRESCALER
=
IWDG_Psr_32
) || \

80 ((
PRESCALER
=
IWDG_Psr_64
) || \

81 ((
PRESCALER
=
IWDG_Psr_128
)|| \

82 ((
PRESCALER
=
IWDG_Psr_256
))

90 
	#IWDG_FLAG_PVU
 ((
ut16_t
)0x0001)

	)

91 
	#IWDG_FLAG_RVU
 ((
ut16_t
)0x0002)

	)

92 
	#IS_IWDG_FLAG
(
FLAG
(((FLAG=
IWDG_FLAG_PVU
|| ((FLAG=
IWDG_FLAG_RVU
))

	)

93 
	#IS_IWDG_RELOAD
(
RELOAD
((RELOAD<0xFFF)

	)

106 
IWDG_WreAcssCmd
(
ut16_t
 
IWDG_WreAcss
);

107 
IWDG_SPsr
(
ut8_t
 
IWDG_Psr
);

108 
IWDG_SRd
(
ut16_t
 
Rd
);

109 
IWDG_RdCou
();

112 
IWDG_Eb
();

115 
FgStus
 
IWDG_GFgStus
(
ut16_t
 
IWDG_FLAG
);

117 #ifde
__lulus


	@stm32f4xx_ltdc.h

30 #ide
__STM32F4xx_LTDC_H


31 
	#__STM32F4xx_LTDC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
LTDC_HSPެy
;

59 
ut32_t
 
LTDC_VSPެy
;

62 
ut32_t
 
LTDC_DEPެy
;

65 
ut32_t
 
LTDC_PCPެy
;

68 
ut32_t
 
LTDC_HizڏlSync
;

71 
ut32_t
 
LTDC_VtilSync
;

74 
ut32_t
 
LTDC_AccumuϋdHBP
;

77 
ut32_t
 
LTDC_AccumuϋdVBP
;

80 
ut32_t
 
LTDC_AccumuϋdAiveW
;

83 
ut32_t
 
LTDC_AccumuϋdAiveH
;

86 
ut32_t
 
LTDC_TٮWidth
;

89 
ut32_t
 
LTDC_TٮHeigh
;

92 
ut32_t
 
LTDC_BackgroundRedVue
;

95 
ut32_t
 
LTDC_BackgroundGVue
;

98 
ut32_t
 
LTDC_BackgroundBlueVue
;

100 } 
	tLTDC_InTyDef
;

108 
ut32_t
 
LTDC_HizڏlS
;

111 
ut32_t
 
LTDC_HizڏlSt
;

114 
ut32_t
 
LTDC_VtilS
;

117 
ut32_t
 
LTDC_VtilSt
;

120 
ut32_t
 
LTDC_PixFm
;

123 
ut32_t
 
LTDC_CڡtAha
;

126 
ut32_t
 
LTDC_DeuCBlue
;

129 
ut32_t
 
LTDC_DeuCG
;

132 
ut32_t
 
LTDC_DeuCRed
;

135 
ut32_t
 
LTDC_DeuCAha
;

138 
ut32_t
 
LTDC_BndgFa_1
;

141 
ut32_t
 
LTDC_BndgFa_2
;

144 
ut32_t
 
LTDC_CFBSAdss
;

146 
ut32_t
 
LTDC_CFBLeLgth
;

149 
ut32_t
 
LTDC_CFBPch
;

152 
ut32_t
 
LTDC_CFBLeNumb
;

154 } 
	tLTDC_Lay_InTyDef
;

162 
ut32_t
 
LTDC_POSX
;

163 
ut32_t
 
LTDC_POSY
;

164 } 
	tLTDC_PosTyDef
;

168 
ut32_t
 
LTDC_BlueWidth
;

169 
ut32_t
 
LTDC_GWidth
;

170 
ut32_t
 
LTDC_RedWidth
;

171 } 
	tLTDC_RGBTyDef
;

175 
ut32_t
 
LTDC_CKeyBlue
;

178 
ut32_t
 
LTDC_CKeyG
;

181 
ut32_t
 
LTDC_CKeyRed
;

183 } 
	tLTDC_CKeyg_InTyDef
;

187 
ut32_t
 
LTDC_CLUTAdss
;

190 
ut32_t
 
LTDC_BlueVue
;

193 
ut32_t
 
LTDC_GVue
;

196 
ut32_t
 
LTDC_RedVue
;

198 } 
	tLTDC_CLUT_InTyDef
;

210 
	#LTDC_HizڏlSYNC
 ((
ut32_t
)0x00000FFF)

	)

211 
	#LTDC_VtilSYNC
 ((
ut32_t
)0x000007FF)

	)

213 
	#IS_LTDC_HSYNC
(
HSYNC
((HSYNC<
LTDC_HizڏlSYNC
)

	)

214 
	#IS_LTDC_VSYNC
(
VSYNC
((VSYNC<
LTDC_VtilSYNC
)

	)

215 
	#IS_LTDC_AHBP
(
AHBP
((AHBP<
LTDC_HizڏlSYNC
)

	)

216 
	#IS_LTDC_AVBP
(
AVBP
((AVBP<
LTDC_VtilSYNC
)

	)

217 
	#IS_LTDC_AAW
(
AAW
((AAW<
LTDC_HizڏlSYNC
)

	)

218 
	#IS_LTDC_AAH
(
AAH
((AAH<
LTDC_VtilSYNC
)

	)

219 
	#IS_LTDC_TOTALW
(
TOTALW
((TOTALW<
LTDC_HizڏlSYNC
)

	)

220 
	#IS_LTDC_TOTALH
(
TOTALH
((TOTALH<
LTDC_VtilSYNC
)

	)

229 
	#LTDC_HSPެy_AL
 ((
ut32_t
)0x00000000

	)

230 
	#LTDC_HSPެy_AH
 
LTDC_GCR_HSPOL


	)

232 
	#IS_LTDC_HSPOL
(
HSPOL
(((HSPOL=
LTDC_HSPެy_AL
|| \

	)

233 ((
HSPOL
=
LTDC_HSPެy_AH
))

242 
	#LTDC_VSPެy_AL
 ((
ut32_t
)0x00000000

	)

243 
	#LTDC_VSPެy_AH
 
LTDC_GCR_VSPOL


	)

245 
	#IS_LTDC_VSPOL
(
VSPOL
(((VSPOL=
LTDC_VSPެy_AL
|| \

	)

246 ((
VSPOL
=
LTDC_VSPެy_AH
))

255 
	#LTDC_DEPެy_AL
 ((
ut32_t
)0x00000000

	)

256 
	#LTDC_DEPެy_AH
 
LTDC_GCR_DEPOL


	)

258 
	#IS_LTDC_DEPOL
(
DEPOL
(((DEPOL=
LTDC_VSPެy_AL
|| \

	)

259 ((
DEPOL
=
LTDC_DEPެy_AH
))

268 
	#LTDC_PCPެy_IPC
 ((
ut32_t
)0x00000000

	)

269 
	#LTDC_PCPެy_IIPC
 
LTDC_GCR_PCPOL


	)

271 
	#IS_LTDC_PCPOL
(
PCPOL
(((PCPOL=
LTDC_PCPެy_IPC
|| \

	)

272 ((
PCPOL
=
LTDC_PCPެy_IIPC
))

281 
	#LTDC_IMRd
 
LTDC_SRCR_IMR


	)

282 
	#LTDC_VBRd
 
LTDC_SRCR_VBR


	)

284 
	#IS_LTDC_RELOAD
(
RELOAD
(((RELOAD=
LTDC_IMRd
|| \

	)

285 ((
RELOAD
=
LTDC_VBRd
))

295 
	#LTDC_Back_C
 ((
ut32_t
)0x000000FF)

	)

297 
	#IS_LTDC_BackBlueVue
(
BBLUE
((BBLUE<
LTDC_Back_C
)

	)

298 
	#IS_LTDC_BackGVue
(
BGREEN
((BGREEN<
LTDC_Back_C
)

	)

299 
	#IS_LTDC_BackRedVue
(
BRED
((BRED<
LTDC_Back_C
)

	)

309 
	#LTDC_POS_CY
 
LTDC_CPSR_CYPOS


	)

310 
	#LTDC_POS_CX
 
LTDC_CPSR_CXPOS


	)

312 
	#IS_LTDC_GET_POS
(
POS
(((POS<
LTDC_POS_CY
))

	)

323 
	#IS_LTDC_LIPOS
(
LIPOS
((LIPOS<0x7FF)

	)

333 
	#LTDC_CD_VDES
 
LTDC_CDSR_VDES


	)

334 
	#LTDC_CD_HDES
 
LTDC_CDSR_HDES


	)

335 
	#LTDC_CD_VSYNC
 
LTDC_CDSR_VSYNCS


	)

336 
	#LTDC_CD_HSYNC
 
LTDC_CDSR_HSYNCS


	)

339 
	#IS_LTDC_GET_CD
(
CD
(((CD=
LTDC_CD_VDES
|| ((CD=
LTDC_CD_HDES
|| \

	)

340 ((
CD
=
LTDC_CD_VSYNC
|| ((CD=
LTDC_CD_HSYNC
))

351 
	#LTDC_IT_LI
 
LTDC_IER_LIE


	)

352 
	#LTDC_IT_FU
 
LTDC_IER_FUIE


	)

353 
	#LTDC_IT_TERR
 
LTDC_IER_TERRIE


	)

354 
	#LTDC_IT_RR
 
LTDC_IER_RRIE


	)

356 
	#IS_LTDC_IT
(
IT
((((IT& (
ut32_t
)0xFFFFFFF0=0x00&& ((IT!0x00))

	)

366 
	#LTDC_FLAG_LI
 
LTDC_ISR_LIF


	)

367 
	#LTDC_FLAG_FU
 
LTDC_ISR_FUIF


	)

368 
	#LTDC_FLAG_TERR
 
LTDC_ISR_TERRIF


	)

369 
	#LTDC_FLAG_RR
 
LTDC_ISR_RRIF


	)

372 
	#IS_LTDC_FLAG
(
FLAG
(((FLAG=
LTDC_FLAG_LI
|| ((FLAG=
LTDC_FLAG_FU
|| \

	)

373 ((
FLAG
=
LTDC_FLAG_TERR
|| ((FLAG=
LTDC_FLAG_RR
))

382 
	#LTDC_Pixfm_ARGB8888
 ((
ut32_t
)0x00000000)

	)

383 
	#LTDC_Pixfm_RGB888
 ((
ut32_t
)0x00000001)

	)

384 
	#LTDC_Pixfm_RGB565
 ((
ut32_t
)0x00000002)

	)

385 
	#LTDC_Pixfm_ARGB1555
 ((
ut32_t
)0x00000003)

	)

386 
	#LTDC_Pixfm_ARGB4444
 ((
ut32_t
)0x00000004)

	)

387 
	#LTDC_Pixfm_L8
 ((
ut32_t
)0x00000005)

	)

388 
	#LTDC_Pixfm_AL44
 ((
ut32_t
)0x00000006)

	)

389 
	#LTDC_Pixfm_AL88
 ((
ut32_t
)0x00000007)

	)

391 
	#IS_LTDC_Pixfm
(
Pixfm
(((Pixfm=
LTDC_Pixfm_ARGB8888
|| ((Pixfm=
LTDC_Pixfm_RGB888
|| \

	)

392 ((
Pixfm
=
LTDC_Pixfm_RGB565
|| ((Pixfm=
LTDC_Pixfm_ARGB1555
) || \

393 ((
Pixfm
=
LTDC_Pixfm_ARGB4444
|| ((Pixfm=
LTDC_Pixfm_L8
) || \

394 ((
Pixfm
=
LTDC_Pixfm_AL44
|| ((Pixfm=
LTDC_Pixfm_AL88
))

404 
	#LTDC_BndgFa1_CA
 ((
ut32_t
)0x00000400)

	)

405 
	#LTDC_BndgFa1_PAxCA
 ((
ut32_t
)0x00000600)

	)

407 
	#IS_LTDC_BndgFa1
(
BndgFa1
(((BndgFa1=
LTDC_BndgFa1_CA
|| ((BndgFa1=
LTDC_BndgFa1_PAxCA
))

	)

417 
	#LTDC_BndgFa2_CA
 ((
ut32_t
)0x00000005)

	)

418 
	#LTDC_BndgFa2_PAxCA
 ((
ut32_t
)0x00000007)

	)

420 
	#IS_LTDC_BndgFa2
(
BndgFa2
(((BndgFa2=
LTDC_BndgFa2_CA
|| ((BndgFa2=
LTDC_BndgFa2_PAxCA
))

	)

432 
	#LTDC_STOPPosi
 ((
ut32_t
)0x0000FFFF)

	)

433 
	#LTDC_STARTPosi
 ((
ut32_t
)0x00000FFF)

	)

435 
	#LTDC_DeuCCfig
 ((
ut32_t
)0x000000FF)

	)

436 
	#LTDC_CFmeBufr
 ((
ut32_t
)0x00001FFF)

	)

437 
	#LTDC_LeNumb
 ((
ut32_t
)0x000007FF)

	)

439 
	#IS_LTDC_HCONFIGST
(
HCONFIGST
((HCONFIGST<
LTDC_STARTPosi
)

	)

440 
	#IS_LTDC_HCONFIGSP
(
HCONFIGSP
((HCONFIGSP<
LTDC_STOPPosi
)

	)

441 
	#IS_LTDC_VCONFIGST
(
VCONFIGST
((VCONFIGST<
LTDC_STARTPosi
)

	)

442 
	#IS_LTDC_VCONFIGSP
(
VCONFIGSP
((VCONFIGSP<
LTDC_STOPPosi
)

	)

444 
	#IS_LTDC_DEFAULTCOLOR
(
DEFAULTCOLOR
((DEFAULTCOLOR<
LTDC_DeuCCfig
)

	)

446 
	#IS_LTDC_CFBP
(
CFBP
((CFBP<
LTDC_CFmeBufr
)

	)

447 
	#IS_LTDC_CFBLL
(
CFBLL
((CFBLL<
LTDC_CFmeBufr
)

	)

449 
	#IS_LTDC_CFBLNBR
(
CFBLNBR
((CFBLNBR<
LTDC_LeNumb
)

	)

461 
	#LTDC_ckeygCfig
 ((
ut32_t
)0x000000FF)

	)

463 
	#IS_LTDC_CKEYING
(
CKEYING
((CKEYING<
LTDC_ckeygCfig
)

	)

474 
	#LTDC_CLUTWR
 ((
ut32_t
)0x000000FF)

	)

476 
	#IS_LTDC_CLUTWR
(
CLUTWR
((CLUTWR<
LTDC_CLUTWR
)

	)

482 
LTDC_DeIn
();

485 
LTDC_In
(
LTDC_InTyDef
* 
LTDC_InSu
);

486 
LTDC_SuIn
(
LTDC_InTyDef
* 
LTDC_InSu
);

487 
LTDC_Cmd
(
FuniڮS
 
NewS
);

488 
LTDC_DhCmd
(
FuniڮS
 
NewS
);

489 
LTDC_RGBTyDef
 
LTDC_GRGBWidth
();

490 
LTDC_RGBSuIn
(
LTDC_RGBTyDef
* 
LTDC_RGB_InSu
);

491 
LTDC_LIPCfig
(
ut32_t
 
LTDC_LIPosiCfig
);

492 
LTDC_RdCfig
(
ut32_t
 
LTDC_Rd
);

493 
LTDC_LayIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_Lay_InTyDef
* 
LTDC_Lay_InSu
);

494 
LTDC_LaySuIn
(
LTDC_Lay_InTyDef
 * 
LTDC_Lay_InSu
);

495 
LTDC_LayCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

496 
LTDC_PosTyDef
 
LTDC_GPosStus
();

497 
LTDC_PosSuIn
(
LTDC_PosTyDef
* 
LTDC_Pos_InSu
);

498 
FgStus
 
LTDC_GCDStus
(
ut32_t
 
LTDC_CD
);

499 
LTDC_CKeygCfig
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
, 
FuniڮS
 
NewS
);

500 
LTDC_CKeygSuIn
(
LTDC_CKeyg_InTyDef
* 
LTDC_ckeyg_InSu
);

501 
LTDC_CLUTCmd
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
FuniڮS
 
NewS
);

502 
LTDC_CLUTIn
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

503 
LTDC_CLUTSuIn
(
LTDC_CLUT_InTyDef
* 
LTDC_CLUT_InSu
);

504 
LTDC_LayPosi
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut16_t
 
OfftX
, ut16_
OfftY
);

505 
LTDC_LayAha
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut8_t
 
CڡtAha
);

506 
LTDC_LayAddss
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Addss
);

507 
LTDC_LaySize
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
Width
, ut32_
Height
);

508 
LTDC_LayPixFm
(
LTDC_Lay_TyDef
* 
LTDC_Layx
, 
ut32_t
 
PixFm
);

511 
LTDC_ITCfig
(
ut32_t
 
LTDC_IT
, 
FuniڮS
 
NewS
);

512 
FgStus
 
LTDC_GFgStus
(
ut32_t
 
LTDC_FLAG
);

513 
LTDC_CˬFg
(
ut32_t
 
LTDC_FLAG
);

514 
ITStus
 
LTDC_GITStus
(
ut32_t
 
LTDC_IT
);

515 
LTDC_CˬITPdgB
(
ut32_t
 
LTDC_IT
);

517 #ifde
__lulus


	@stm32f4xx_pwr.h

30 #ide
__STM32F4xx_PWR_H


31 
	#__STM32F4xx_PWR_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#PWR_PVDLev_0
 
PWR_CR_PLS_LEV0


	)

59 
	#PWR_PVDLev_1
 
PWR_CR_PLS_LEV1


	)

60 
	#PWR_PVDLev_2
 
PWR_CR_PLS_LEV2


	)

61 
	#PWR_PVDLev_3
 
PWR_CR_PLS_LEV3


	)

62 
	#PWR_PVDLev_4
 
PWR_CR_PLS_LEV4


	)

63 
	#PWR_PVDLev_5
 
PWR_CR_PLS_LEV5


	)

64 
	#PWR_PVDLev_6
 
PWR_CR_PLS_LEV6


	)

65 
	#PWR_PVDLev_7
 
PWR_CR_PLS_LEV7


	)

67 
	#IS_PWR_PVD_LEVEL
(
LEVEL
(((LEVEL=
PWR_PVDLev_0
|| ((LEVEL=
PWR_PVDLev_1
)|| \

	)

68 ((
LEVEL
=
PWR_PVDLev_2
|| ((LEVEL=
PWR_PVDLev_3
)|| \

69 ((
LEVEL
=
PWR_PVDLev_4
|| ((LEVEL=
PWR_PVDLev_5
)|| \

70 ((
LEVEL
=
PWR_PVDLev_6
|| ((LEVEL=
PWR_PVDLev_7
))

79 
	#PWR_MaRegut_ON
 ((
ut32_t
)0x00000000)

	)

80 
	#PWR_LowPowRegut_ON
 
PWR_CR_LPDS


	)

83 
	#PWR_Regut_ON
 
PWR_MaRegut_ON


	)

84 
	#PWR_Regut_LowPow
 
PWR_LowPowRegut_ON


	)

86 
	#IS_PWR_REGULATOR
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_ON
|| \

	)

87 ((
REGULATOR
=
PWR_LowPowRegut_ON
))

96 
	#PWR_MaRegut_UndDrive_ON
 
PWR_CR_MRUDS


	)

97 
	#PWR_LowPowRegut_UndDrive_ON
 ((
ut32_t
)(
PWR_CR_LPDS
 | 
PWR_CR_LPUDS
))

	)

99 
	#IS_PWR_REGULATOR_UNDERDRIVE
(
REGULATOR
(((REGULATOR=
PWR_MaRegut_UndDrive_ON
|| \

	)

100 ((
REGULATOR
=
PWR_LowPowRegut_UndDrive_ON
))

109 
	#PWR_STOPEry_WFI
 ((
ut8_t
)0x01)

	)

110 
	#PWR_STOPEry_WFE
 ((
ut8_t
)0x02)

	)

111 
	#IS_PWR_STOP_ENTRY
(
ENTRY
(((ENTRY=
PWR_STOPEry_WFI
|| ((ENTRY=
PWR_STOPEry_WFE
))

	)

119 
	#PWR_Regut_Vޏge_S1
 ((
ut32_t
)0x0000C000)

	)

120 
	#PWR_Regut_Vޏge_S2
 ((
ut32_t
)0x00008000)

	)

121 
	#PWR_Regut_Vޏge_S3
 ((
ut32_t
)0x00004000)

	)

122 
	#IS_PWR_REGULATOR_VOLTAGE
(
VOLTAGE
(((VOLTAGE=
PWR_Regut_Vޏge_S1
|| \

	)

123 ((
VOLTAGE
=
PWR_Regut_Vޏge_S2
) || \

124 ((
VOLTAGE
=
PWR_Regut_Vޏge_S3
))

132 
	#PWR_FLAG_WU
 
PWR_CSR_WUF


	)

133 
	#PWR_FLAG_SB
 
PWR_CSR_SBF


	)

134 
	#PWR_FLAG_PVDO
 
PWR_CSR_PVDO


	)

135 
	#PWR_FLAG_BRR
 
PWR_CSR_BRR


	)

136 
	#PWR_FLAG_VOSRDY
 
PWR_CSR_VOSRDY


	)

137 
	#PWR_FLAG_ODRDY
 
PWR_CSR_ODRDY


	)

138 
	#PWR_FLAG_ODSWRDY
 
PWR_CSR_ODSWRDY


	)

139 
	#PWR_FLAG_UDRDY
 
PWR_CSR_UDSWRDY


	)

142 
	#PWR_FLAG_REGRDY
 
PWR_FLAG_VOSRDY


	)

144 
	#IS_PWR_GET_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

145 ((
FLAG
=
PWR_FLAG_PVDO
|| ((FLAG=
PWR_FLAG_BRR
) || \

146 ((
FLAG
=
PWR_FLAG_VOSRDY
|| ((FLAG=
PWR_FLAG_ODRDY
) || \

147 ((
FLAG
=
PWR_FLAG_ODSWRDY
|| ((FLAG=
PWR_FLAG_UDRDY
))

150 
	#IS_PWR_CLEAR_FLAG
(
FLAG
(((FLAG=
PWR_FLAG_WU
|| ((FLAG=
PWR_FLAG_SB
|| \

	)

151 ((
FLAG
=
PWR_FLAG_UDRDY
))

165 
PWR_DeIn
();

168 
PWR_BackupAcssCmd
(
FuniڮS
 
NewS
);

171 
PWR_PVDLevCfig
(
ut32_t
 
PWR_PVDLev
);

172 
PWR_PVDCmd
(
FuniڮS
 
NewS
);

175 
PWR_WakeUpPCmd
(
FuniڮS
 
NewS
);

178 
PWR_BackupRegutCmd
(
FuniڮS
 
NewS
);

179 
PWR_MaRegutModeCfig
(
ut32_t
 
PWR_Regut_Vޏge
);

180 
PWR_OvDriveCmd
(
FuniڮS
 
NewS
);

181 
PWR_OvDriveSWCmd
(
FuniڮS
 
NewS
);

182 
PWR_UndDriveCmd
(
FuniڮS
 
NewS
);

183 
PWR_MaRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

184 
PWR_LowRegutLowVޏgeCmd
(
FuniڮS
 
NewS
);

187 
PWR_FshPowDownCmd
(
FuniڮS
 
NewS
);

190 
PWR_ESTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

191 
PWR_EUndDriveSTOPMode
(
ut32_t
 
PWR_Regut
, 
ut8_t
 
PWR_STOPEry
);

192 
PWR_ESTANDBYMode
();

195 
FgStus
 
PWR_GFgStus
(
ut32_t
 
PWR_FLAG
);

196 
PWR_CˬFg
(
ut32_t
 
PWR_FLAG
);

198 #ifde
__lulus


	@stm32f4xx_rcc.h

29 #ide
__STM32F4xx_RCC_H


30 
	#__STM32F4xx_RCC_H


	)

32 #ifde
__lulus


37 
	~"m32f4xx.h
"

50 
ut32_t
 
SYSCLK_Fqucy
;

51 
ut32_t
 
HCLK_Fqucy
;

52 
ut32_t
 
PCLK1_Fqucy
;

53 
ut32_t
 
PCLK2_Fqucy
;

54 }
	tRCC_ClocksTyDef
;

65 
	#RCC_HSE_OFF
 ((
ut8_t
)0x00)

	)

66 
	#RCC_HSE_ON
 ((
ut8_t
)0x01)

	)

67 
	#RCC_HSE_Byss
 ((
ut8_t
)0x05)

	)

68 
	#IS_RCC_HSE
(
HSE
(((HSE=
RCC_HSE_OFF
|| ((HSE=
RCC_HSE_ON
|| \

	)

69 ((
HSE
=
RCC_HSE_Byss
))

77 
	#RCC_LSE_LOWPOWER_MODE
 ((
ut8_t
)0x00)

	)

78 
	#RCC_LSE_HIGHDRIVE_MODE
 ((
ut8_t
)0x01)

	)

79 
	#IS_RCC_LSE_MODE
(
MODE
(((MODE=
RCC_LSE_LOWPOWER_MODE
|| \

	)

80 ((
MODE
=
RCC_LSE_HIGHDRIVE_MODE
))

88 
	#RCC_PLLSour_HSI
 ((
ut32_t
)0x00000000)

	)

89 
	#RCC_PLLSour_HSE
 ((
ut32_t
)0x00400000)

	)

90 
	#IS_RCC_PLL_SOURCE
(
SOURCE
(((SOURCE=
RCC_PLLSour_HSI
|| \

	)

91 ((
SOURCE
=
RCC_PLLSour_HSE
))

92 
	#IS_RCC_PLLM_VALUE
(
VALUE
((VALUE<63)

	)

93 
	#IS_RCC_PLLN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

94 
	#IS_RCC_PLLP_VALUE
(
VALUE
(((VALUE=2|| ((VALUE=4|| ((VALUE=6|| ((VALUE=8))

	)

95 
	#IS_RCC_PLLQ_VALUE
(
VALUE
((4 <(VALUE)&& ((VALUE<15))

	)

97 
	#IS_RCC_PLLI2SN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

98 
	#IS_RCC_PLLI2SR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

99 
	#IS_RCC_PLLI2SM_VALUE
(
VALUE
((VALUE<63)

	)

101 
	#IS_RCC_PLLI2SQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

102 
	#IS_RCC_PLLSAIN_VALUE
(
VALUE
((192 <(VALUE)&& ((VALUE<432))

	)

103 
	#IS_RCC_PLLSAIQ_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<15))

	)

104 
	#IS_RCC_PLLSAIR_VALUE
(
VALUE
((2 <(VALUE)&& ((VALUE<7))

	)

106 
	#IS_RCC_PLLSAI_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

107 
	#IS_RCC_PLLI2S_DIVQ_VALUE
(
VALUE
((1 <(VALUE)&& ((VALUE<32))

	)

109 
	#RCC_PLLSAIDivR_Div2
 ((
ut32_t
)0x00000000)

	)

110 
	#RCC_PLLSAIDivR_Div4
 ((
ut32_t
)0x00010000)

	)

111 
	#RCC_PLLSAIDivR_Div8
 ((
ut32_t
)0x00020000)

	)

112 
	#RCC_PLLSAIDivR_Div16
 ((
ut32_t
)0x00030000)

	)

113 
	#IS_RCC_PLLSAI_DIVR_VALUE
(
VALUE
(((VALUE=
RCC_PLLSAIDivR_Div2
||\

	)

114 ((
VALUE
=
RCC_PLLSAIDivR_Div4
) ||\

115 ((
VALUE
=
RCC_PLLSAIDivR_Div8
) ||\

116 ((
VALUE
=
RCC_PLLSAIDivR_Div16
))

125 
	#RCC_SYSCLKSour_HSI
 ((
ut32_t
)0x00000000)

	)

126 
	#RCC_SYSCLKSour_HSE
 ((
ut32_t
)0x00000001)

	)

127 
	#RCC_SYSCLKSour_PLLCLK
 ((
ut32_t
)0x00000002)

	)

128 
	#IS_RCC_SYSCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SYSCLKSour_HSI
|| \

	)

129 ((
SOURCE
=
RCC_SYSCLKSour_HSE
) || \

130 ((
SOURCE
=
RCC_SYSCLKSour_PLLCLK
))

138 
	#RCC_SYSCLK_Div1
 ((
ut32_t
)0x00000000)

	)

139 
	#RCC_SYSCLK_Div2
 ((
ut32_t
)0x00000080)

	)

140 
	#RCC_SYSCLK_Div4
 ((
ut32_t
)0x00000090)

	)

141 
	#RCC_SYSCLK_Div8
 ((
ut32_t
)0x000000A0)

	)

142 
	#RCC_SYSCLK_Div16
 ((
ut32_t
)0x000000B0)

	)

143 
	#RCC_SYSCLK_Div64
 ((
ut32_t
)0x000000C0)

	)

144 
	#RCC_SYSCLK_Div128
 ((
ut32_t
)0x000000D0)

	)

145 
	#RCC_SYSCLK_Div256
 ((
ut32_t
)0x000000E0)

	)

146 
	#RCC_SYSCLK_Div512
 ((
ut32_t
)0x000000F0)

	)

147 
	#IS_RCC_HCLK
(
HCLK
(((HCLK=
RCC_SYSCLK_Div1
|| ((HCLK=
RCC_SYSCLK_Div2
|| \

	)

148 ((
HCLK
=
RCC_SYSCLK_Div4
|| ((HCLK=
RCC_SYSCLK_Div8
) || \

149 ((
HCLK
=
RCC_SYSCLK_Div16
|| ((HCLK=
RCC_SYSCLK_Div64
) || \

150 ((
HCLK
=
RCC_SYSCLK_Div128
|| ((HCLK=
RCC_SYSCLK_Div256
) || \

151 ((
HCLK
=
RCC_SYSCLK_Div512
))

159 
	#RCC_HCLK_Div1
 ((
ut32_t
)0x00000000)

	)

160 
	#RCC_HCLK_Div2
 ((
ut32_t
)0x00001000)

	)

161 
	#RCC_HCLK_Div4
 ((
ut32_t
)0x00001400)

	)

162 
	#RCC_HCLK_Div8
 ((
ut32_t
)0x00001800)

	)

163 
	#RCC_HCLK_Div16
 ((
ut32_t
)0x00001C00)

	)

164 
	#IS_RCC_PCLK
(
PCLK
(((PCLK=
RCC_HCLK_Div1
|| ((PCLK=
RCC_HCLK_Div2
|| \

	)

165 ((
PCLK
=
RCC_HCLK_Div4
|| ((PCLK=
RCC_HCLK_Div8
) || \

166 ((
PCLK
=
RCC_HCLK_Div16
))

174 
	#RCC_IT_LSIRDY
 ((
ut8_t
)0x01)

	)

175 
	#RCC_IT_LSERDY
 ((
ut8_t
)0x02)

	)

176 
	#RCC_IT_HSIRDY
 ((
ut8_t
)0x04)

	)

177 
	#RCC_IT_HSERDY
 ((
ut8_t
)0x08)

	)

178 
	#RCC_IT_PLLRDY
 ((
ut8_t
)0x10)

	)

179 
	#RCC_IT_PLLI2SRDY
 ((
ut8_t
)0x20)

	)

180 
	#RCC_IT_PLLSAIRDY
 ((
ut8_t
)0x40)

	)

181 
	#RCC_IT_CSS
 ((
ut8_t
)0x80)

	)

183 
	#IS_RCC_IT
(
IT
((((IT& (
ut8_t
)0x80=0x00&& ((IT!0x00))

	)

184 
	#IS_RCC_GET_IT
(
IT
(((IT=
RCC_IT_LSIRDY
|| ((IT=
RCC_IT_LSERDY
|| \

	)

185 ((
IT
=
RCC_IT_HSIRDY
|| ((IT=
RCC_IT_HSERDY
) || \

186 ((
IT
=
RCC_IT_PLLRDY
|| ((IT=
RCC_IT_CSS
) || \

187 ((
IT
=
RCC_IT_PLLSAIRDY
|| ((IT=
RCC_IT_PLLI2SRDY
))

188 
	#IS_RCC_CLEAR_IT
(
IT
)((IT!0x00)

	)

197 
	#RCC_LSE_OFF
 ((
ut8_t
)0x00)

	)

198 
	#RCC_LSE_ON
 ((
ut8_t
)0x01)

	)

199 
	#RCC_LSE_Byss
 ((
ut8_t
)0x04)

	)

200 
	#IS_RCC_LSE
(
LSE
(((LSE=
RCC_LSE_OFF
|| ((LSE=
RCC_LSE_ON
|| \

	)

201 ((
LSE
=
RCC_LSE_Byss
))

209 
	#RCC_RTCCLKSour_LSE
 ((
ut32_t
)0x00000100)

	)

210 
	#RCC_RTCCLKSour_LSI
 ((
ut32_t
)0x00000200)

	)

211 
	#RCC_RTCCLKSour_HSE_Div2
 ((
ut32_t
)0x00020300)

	)

212 
	#RCC_RTCCLKSour_HSE_Div3
 ((
ut32_t
)0x00030300)

	)

213 
	#RCC_RTCCLKSour_HSE_Div4
 ((
ut32_t
)0x00040300)

	)

214 
	#RCC_RTCCLKSour_HSE_Div5
 ((
ut32_t
)0x00050300)

	)

215 
	#RCC_RTCCLKSour_HSE_Div6
 ((
ut32_t
)0x00060300)

	)

216 
	#RCC_RTCCLKSour_HSE_Div7
 ((
ut32_t
)0x00070300)

	)

217 
	#RCC_RTCCLKSour_HSE_Div8
 ((
ut32_t
)0x00080300)

	)

218 
	#RCC_RTCCLKSour_HSE_Div9
 ((
ut32_t
)0x00090300)

	)

219 
	#RCC_RTCCLKSour_HSE_Div10
 ((
ut32_t
)0x000A0300)

	)

220 
	#RCC_RTCCLKSour_HSE_Div11
 ((
ut32_t
)0x000B0300)

	)

221 
	#RCC_RTCCLKSour_HSE_Div12
 ((
ut32_t
)0x000C0300)

	)

222 
	#RCC_RTCCLKSour_HSE_Div13
 ((
ut32_t
)0x000D0300)

	)

223 
	#RCC_RTCCLKSour_HSE_Div14
 ((
ut32_t
)0x000E0300)

	)

224 
	#RCC_RTCCLKSour_HSE_Div15
 ((
ut32_t
)0x000F0300)

	)

225 
	#RCC_RTCCLKSour_HSE_Div16
 ((
ut32_t
)0x00100300)

	)

226 
	#RCC_RTCCLKSour_HSE_Div17
 ((
ut32_t
)0x00110300)

	)

227 
	#RCC_RTCCLKSour_HSE_Div18
 ((
ut32_t
)0x00120300)

	)

228 
	#RCC_RTCCLKSour_HSE_Div19
 ((
ut32_t
)0x00130300)

	)

229 
	#RCC_RTCCLKSour_HSE_Div20
 ((
ut32_t
)0x00140300)

	)

230 
	#RCC_RTCCLKSour_HSE_Div21
 ((
ut32_t
)0x00150300)

	)

231 
	#RCC_RTCCLKSour_HSE_Div22
 ((
ut32_t
)0x00160300)

	)

232 
	#RCC_RTCCLKSour_HSE_Div23
 ((
ut32_t
)0x00170300)

	)

233 
	#RCC_RTCCLKSour_HSE_Div24
 ((
ut32_t
)0x00180300)

	)

234 
	#RCC_RTCCLKSour_HSE_Div25
 ((
ut32_t
)0x00190300)

	)

235 
	#RCC_RTCCLKSour_HSE_Div26
 ((
ut32_t
)0x001A0300)

	)

236 
	#RCC_RTCCLKSour_HSE_Div27
 ((
ut32_t
)0x001B0300)

	)

237 
	#RCC_RTCCLKSour_HSE_Div28
 ((
ut32_t
)0x001C0300)

	)

238 
	#RCC_RTCCLKSour_HSE_Div29
 ((
ut32_t
)0x001D0300)

	)

239 
	#RCC_RTCCLKSour_HSE_Div30
 ((
ut32_t
)0x001E0300)

	)

240 
	#RCC_RTCCLKSour_HSE_Div31
 ((
ut32_t
)0x001F0300)

	)

241 
	#IS_RCC_RTCCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_RTCCLKSour_LSE
|| \

	)

242 ((
SOURCE
=
RCC_RTCCLKSour_LSI
) || \

243 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div2
) || \

244 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div3
) || \

245 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div4
) || \

246 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div5
) || \

247 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div6
) || \

248 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div7
) || \

249 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div8
) || \

250 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div9
) || \

251 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div10
) || \

252 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div11
) || \

253 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div12
) || \

254 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div13
) || \

255 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div14
) || \

256 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div15
) || \

257 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div16
) || \

258 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div17
) || \

259 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div18
) || \

260 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div19
) || \

261 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div20
) || \

262 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div21
) || \

263 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div22
) || \

264 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div23
) || \

265 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div24
) || \

266 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div25
) || \

267 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div26
) || \

268 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div27
) || \

269 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div28
) || \

270 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div29
) || \

271 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div30
) || \

272 ((
SOURCE
=
RCC_RTCCLKSour_HSE_Div31
))

280 
	#RCC_I2S2CLKSour_PLLI2S
 ((
ut8_t
)0x00)

	)

281 
	#RCC_I2S2CLKSour_Ext
 ((
ut8_t
)0x01)

	)

283 
	#IS_RCC_I2SCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_I2S2CLKSour_PLLI2S
|| ((SOURCE=
RCC_I2S2CLKSour_Ext
))

	)

291 
	#RCC_SAIACLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

292 
	#RCC_SAIACLKSour_PLLI2S
 ((
ut32_t
)0x00100000)

	)

293 
	#RCC_SAIACLKSour_Ext
 ((
ut32_t
)0x00200000)

	)

295 
	#IS_RCC_SAIACLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIACLKSour_PLLI2S
||\

	)

296 ((
SOURCE
=
RCC_SAIACLKSour_PLLSAI
) ||\

297 ((
SOURCE
=
RCC_SAIACLKSour_Ext
))

305 
	#RCC_SAIBCLKSour_PLLSAI
 ((
ut32_t
)0x00000000)

	)

306 
	#RCC_SAIBCLKSour_PLLI2S
 ((
ut32_t
)0x00400000)

	)

307 
	#RCC_SAIBCLKSour_Ext
 ((
ut32_t
)0x00800000)

	)

309 
	#IS_RCC_SAIBCLK_SOURCE
(
SOURCE
(((SOURCE=
RCC_SAIBCLKSour_PLLI2S
||\

	)

310 ((
SOURCE
=
RCC_SAIBCLKSour_PLLSAI
) ||\

311 ((
SOURCE
=
RCC_SAIBCLKSour_Ext
))

319 
	#RCC_TIMPscDeived
 ((
ut8_t
)0x00)

	)

320 
	#RCC_TIMPscAived
 ((
ut8_t
)0x01)

	)

322 
	#IS_RCC_TIMCLK_PRESCALER
(
VALUE
(((VALUE=
RCC_TIMPscDeived
|| ((VALUE=
RCC_TIMPscAived
))

	)

330 
	#RCC_AHB1Ph_GPIOA
 ((
ut32_t
)0x00000001)

	)

331 
	#RCC_AHB1Ph_GPIOB
 ((
ut32_t
)0x00000002)

	)

332 
	#RCC_AHB1Ph_GPIOC
 ((
ut32_t
)0x00000004)

	)

333 
	#RCC_AHB1Ph_GPIOD
 ((
ut32_t
)0x00000008)

	)

334 
	#RCC_AHB1Ph_GPIOE
 ((
ut32_t
)0x00000010)

	)

335 
	#RCC_AHB1Ph_GPIOF
 ((
ut32_t
)0x00000020)

	)

336 
	#RCC_AHB1Ph_GPIOG
 ((
ut32_t
)0x00000040)

	)

337 
	#RCC_AHB1Ph_GPIOH
 ((
ut32_t
)0x00000080)

	)

338 
	#RCC_AHB1Ph_GPIOI
 ((
ut32_t
)0x00000100)

	)

339 
	#RCC_AHB1Ph_GPIOJ
 ((
ut32_t
)0x00000200)

	)

340 
	#RCC_AHB1Ph_GPIOK
 ((
ut32_t
)0x00000400)

	)

341 
	#RCC_AHB1Ph_CRC
 ((
ut32_t
)0x00001000)

	)

342 
	#RCC_AHB1Ph_FLITF
 ((
ut32_t
)0x00008000)

	)

343 
	#RCC_AHB1Ph_SRAM1
 ((
ut32_t
)0x00010000)

	)

344 
	#RCC_AHB1Ph_SRAM2
 ((
ut32_t
)0x00020000)

	)

345 
	#RCC_AHB1Ph_BKPSRAM
 ((
ut32_t
)0x00040000)

	)

346 
	#RCC_AHB1Ph_SRAM3
 ((
ut32_t
)0x00080000)

	)

347 
	#RCC_AHB1Ph_CCMDATARAMEN
 ((
ut32_t
)0x00100000)

	)

348 
	#RCC_AHB1Ph_DMA1
 ((
ut32_t
)0x00200000)

	)

349 
	#RCC_AHB1Ph_DMA2
 ((
ut32_t
)0x00400000)

	)

350 
	#RCC_AHB1Ph_DMA2D
 ((
ut32_t
)0x00800000)

	)

351 
	#RCC_AHB1Ph_ETH_MAC
 ((
ut32_t
)0x02000000)

	)

352 
	#RCC_AHB1Ph_ETH_MAC_Tx
 ((
ut32_t
)0x04000000)

	)

353 
	#RCC_AHB1Ph_ETH_MAC_Rx
 ((
ut32_t
)0x08000000)

	)

354 
	#RCC_AHB1Ph_ETH_MAC_PTP
 ((
ut32_t
)0x10000000)

	)

355 
	#RCC_AHB1Ph_OTG_HS
 ((
ut32_t
)0x20000000)

	)

356 
	#RCC_AHB1Ph_OTG_HS_ULPI
 ((
ut32_t
)0x40000000)

	)

358 
	#IS_RCC_AHB1_CLOCK_PERIPH
(
PERIPH
((((PERIPH& 0x810BE800=0x00&& ((PERIPH!0x00))

	)

359 
	#IS_RCC_AHB1_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xDD1FE800=0x00&& ((PERIPH!0x00))

	)

360 
	#IS_RCC_AHB1_LPMODE_PERIPH
(
PERIPH
((((PERIPH& 0x81106800=0x00&& ((PERIPH!0x00))

	)

369 
	#RCC_AHB2Ph_DCMI
 ((
ut32_t
)0x00000001)

	)

370 
	#RCC_AHB2Ph_CRYP
 ((
ut32_t
)0x00000010)

	)

371 
	#RCC_AHB2Ph_HASH
 ((
ut32_t
)0x00000020)

	)

372 
	#RCC_AHB2Ph_RNG
 ((
ut32_t
)0x00000040)

	)

373 
	#RCC_AHB2Ph_OTG_FS
 ((
ut32_t
)0x00000080)

	)

374 
	#IS_RCC_AHB2_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFF0E=0x00&& ((PERIPH!0x00))

	)

382 #i
defed
 (
STM32F40_41xxx
)

383 
	#RCC_AHB3Ph_FSMC
 ((
ut32_t
)0x00000001)

	)

386 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

387 
	#RCC_AHB3Ph_FMC
 ((
ut32_t
)0x00000001)

	)

390 
	#IS_RCC_AHB3_PERIPH
(
PERIPH
((((PERIPH& 0xFFFFFFFE=0x00&& ((PERIPH!0x00))

	)

398 
	#RCC_APB1Ph_TIM2
 ((
ut32_t
)0x00000001)

	)

399 
	#RCC_APB1Ph_TIM3
 ((
ut32_t
)0x00000002)

	)

400 
	#RCC_APB1Ph_TIM4
 ((
ut32_t
)0x00000004)

	)

401 
	#RCC_APB1Ph_TIM5
 ((
ut32_t
)0x00000008)

	)

402 
	#RCC_APB1Ph_TIM6
 ((
ut32_t
)0x00000010)

	)

403 
	#RCC_APB1Ph_TIM7
 ((
ut32_t
)0x00000020)

	)

404 
	#RCC_APB1Ph_TIM12
 ((
ut32_t
)0x00000040)

	)

405 
	#RCC_APB1Ph_TIM13
 ((
ut32_t
)0x00000080)

	)

406 
	#RCC_APB1Ph_TIM14
 ((
ut32_t
)0x00000100)

	)

407 
	#RCC_APB1Ph_WWDG
 ((
ut32_t
)0x00000800)

	)

408 
	#RCC_APB1Ph_SPI2
 ((
ut32_t
)0x00004000)

	)

409 
	#RCC_APB1Ph_SPI3
 ((
ut32_t
)0x00008000)

	)

410 
	#RCC_APB1Ph_USART2
 ((
ut32_t
)0x00020000)

	)

411 
	#RCC_APB1Ph_USART3
 ((
ut32_t
)0x00040000)

	)

412 
	#RCC_APB1Ph_UART4
 ((
ut32_t
)0x00080000)

	)

413 
	#RCC_APB1Ph_UART5
 ((
ut32_t
)0x00100000)

	)

414 
	#RCC_APB1Ph_I2C1
 ((
ut32_t
)0x00200000)

	)

415 
	#RCC_APB1Ph_I2C2
 ((
ut32_t
)0x00400000)

	)

416 
	#RCC_APB1Ph_I2C3
 ((
ut32_t
)0x00800000)

	)

417 
	#RCC_APB1Ph_CAN1
 ((
ut32_t
)0x02000000)

	)

418 
	#RCC_APB1Ph_CAN2
 ((
ut32_t
)0x04000000)

	)

419 
	#RCC_APB1Ph_PWR
 ((
ut32_t
)0x10000000)

	)

420 
	#RCC_APB1Ph_DAC
 ((
ut32_t
)0x20000000)

	)

421 
	#RCC_APB1Ph_UART7
 ((
ut32_t
)0x40000000)

	)

422 
	#RCC_APB1Ph_UART8
 ((
ut32_t
)0x80000000)

	)

423 
	#IS_RCC_APB1_PERIPH
(
PERIPH
((((PERIPH& 0x09013600=0x00&& ((PERIPH!0x00))

	)

431 
	#RCC_APB2Ph_TIM1
 ((
ut32_t
)0x00000001)

	)

432 
	#RCC_APB2Ph_TIM8
 ((
ut32_t
)0x00000002)

	)

433 
	#RCC_APB2Ph_USART1
 ((
ut32_t
)0x00000010)

	)

434 
	#RCC_APB2Ph_USART6
 ((
ut32_t
)0x00000020)

	)

435 
	#RCC_APB2Ph_ADC
 ((
ut32_t
)0x00000100)

	)

436 
	#RCC_APB2Ph_ADC1
 ((
ut32_t
)0x00000100)

	)

437 
	#RCC_APB2Ph_ADC2
 ((
ut32_t
)0x00000200)

	)

438 
	#RCC_APB2Ph_ADC3
 ((
ut32_t
)0x00000400)

	)

439 
	#RCC_APB2Ph_SDIO
 ((
ut32_t
)0x00000800)

	)

440 
	#RCC_APB2Ph_SPI1
 ((
ut32_t
)0x00001000)

	)

441 
	#RCC_APB2Ph_SPI4
 ((
ut32_t
)0x00002000)

	)

442 
	#RCC_APB2Ph_SYSCFG
 ((
ut32_t
)0x00004000)

	)

443 
	#RCC_APB2Ph_TIM9
 ((
ut32_t
)0x00010000)

	)

444 
	#RCC_APB2Ph_TIM10
 ((
ut32_t
)0x00020000)

	)

445 
	#RCC_APB2Ph_TIM11
 ((
ut32_t
)0x00040000)

	)

446 
	#RCC_APB2Ph_SPI5
 ((
ut32_t
)0x00100000)

	)

447 
	#RCC_APB2Ph_SPI6
 ((
ut32_t
)0x00200000)

	)

448 
	#RCC_APB2Ph_SAI1
 ((
ut32_t
)0x00400000)

	)

449 
	#RCC_APB2Ph_LTDC
 ((
ut32_t
)0x04000000)

	)

451 
	#IS_RCC_APB2_PERIPH
(
PERIPH
((((PERIPH& 0xFB8880CC=0x00&& ((PERIPH!0x00))

	)

452 
	#IS_RCC_APB2_RESET_PERIPH
(
PERIPH
((((PERIPH& 0xFB8886CC=0x00&& ((PERIPH!0x00))

	)

461 
	#RCC_MCO1Sour_HSI
 ((
ut32_t
)0x00000000)

	)

462 
	#RCC_MCO1Sour_LSE
 ((
ut32_t
)0x00200000)

	)

463 
	#RCC_MCO1Sour_HSE
 ((
ut32_t
)0x00400000)

	)

464 
	#RCC_MCO1Sour_PLLCLK
 ((
ut32_t
)0x00600000)

	)

465 
	#RCC_MCO1Div_1
 ((
ut32_t
)0x00000000)

	)

466 
	#RCC_MCO1Div_2
 ((
ut32_t
)0x04000000)

	)

467 
	#RCC_MCO1Div_3
 ((
ut32_t
)0x05000000)

	)

468 
	#RCC_MCO1Div_4
 ((
ut32_t
)0x06000000)

	)

469 
	#RCC_MCO1Div_5
 ((
ut32_t
)0x07000000)

	)

470 
	#IS_RCC_MCO1SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO1Sour_HSI
|| ((SOURCE=
RCC_MCO1Sour_LSE
|| \

	)

471 ((
SOURCE
=
RCC_MCO1Sour_HSE
|| ((SOURCE=
RCC_MCO1Sour_PLLCLK
))

473 
	#IS_RCC_MCO1DIV
(
DIV
(((DIV=
RCC_MCO1Div_1
|| ((DIV=
RCC_MCO1Div_2
|| \

	)

474 ((
DIV
=
RCC_MCO1Div_3
|| ((DIV=
RCC_MCO1Div_4
) || \

475 ((
DIV
=
RCC_MCO1Div_5
))

483 
	#RCC_MCO2Sour_SYSCLK
 ((
ut32_t
)0x00000000)

	)

484 
	#RCC_MCO2Sour_PLLI2SCLK
 ((
ut32_t
)0x40000000)

	)

485 
	#RCC_MCO2Sour_HSE
 ((
ut32_t
)0x80000000)

	)

486 
	#RCC_MCO2Sour_PLLCLK
 ((
ut32_t
)0xC0000000)

	)

487 
	#RCC_MCO2Div_1
 ((
ut32_t
)0x00000000)

	)

488 
	#RCC_MCO2Div_2
 ((
ut32_t
)0x20000000)

	)

489 
	#RCC_MCO2Div_3
 ((
ut32_t
)0x28000000)

	)

490 
	#RCC_MCO2Div_4
 ((
ut32_t
)0x30000000)

	)

491 
	#RCC_MCO2Div_5
 ((
ut32_t
)0x38000000)

	)

492 
	#IS_RCC_MCO2SOURCE
(
SOURCE
(((SOURCE=
RCC_MCO2Sour_SYSCLK
|| ((SOURCE=
RCC_MCO2Sour_PLLI2SCLK
)|| \

	)

493 ((
SOURCE
=
RCC_MCO2Sour_HSE
|| ((SOURCE=
RCC_MCO2Sour_PLLCLK
))

495 
	#IS_RCC_MCO2DIV
(
DIV
(((DIV=
RCC_MCO2Div_1
|| ((DIV=
RCC_MCO2Div_2
|| \

	)

496 ((
DIV
=
RCC_MCO2Div_3
|| ((DIV=
RCC_MCO2Div_4
) || \

497 ((
DIV
=
RCC_MCO2Div_5
))

505 
	#RCC_FLAG_HSIRDY
 ((
ut8_t
)0x21)

	)

506 
	#RCC_FLAG_HSERDY
 ((
ut8_t
)0x31)

	)

507 
	#RCC_FLAG_PLLRDY
 ((
ut8_t
)0x39)

	)

508 
	#RCC_FLAG_PLLI2SRDY
 ((
ut8_t
)0x3B)

	)

509 
	#RCC_FLAG_PLLSAIRDY
 ((
ut8_t
)0x3D)

	)

510 
	#RCC_FLAG_LSERDY
 ((
ut8_t
)0x41)

	)

511 
	#RCC_FLAG_LSIRDY
 ((
ut8_t
)0x61)

	)

512 
	#RCC_FLAG_BORRST
 ((
ut8_t
)0x79)

	)

513 
	#RCC_FLAG_PINRST
 ((
ut8_t
)0x7A)

	)

514 
	#RCC_FLAG_PORRST
 ((
ut8_t
)0x7B)

	)

515 
	#RCC_FLAG_SFTRST
 ((
ut8_t
)0x7C)

	)

516 
	#RCC_FLAG_IWDGRST
 ((
ut8_t
)0x7D)

	)

517 
	#RCC_FLAG_WWDGRST
 ((
ut8_t
)0x7E)

	)

518 
	#RCC_FLAG_LPWRRST
 ((
ut8_t
)0x7F)

	)

520 
	#IS_RCC_FLAG
(
FLAG
(((FLAG=
RCC_FLAG_HSIRDY
|| ((FLAG=
RCC_FLAG_HSERDY
|| \

	)

521 ((
FLAG
=
RCC_FLAG_PLLRDY
|| ((FLAG=
RCC_FLAG_LSERDY
) || \

522 ((
FLAG
=
RCC_FLAG_LSIRDY
|| ((FLAG=
RCC_FLAG_BORRST
) || \

523 ((
FLAG
=
RCC_FLAG_PINRST
|| ((FLAG=
RCC_FLAG_PORRST
) || \

524 ((
FLAG
=
RCC_FLAG_SFTRST
|| ((FLAG=
RCC_FLAG_IWDGRST
)|| \

525 ((
FLAG
=
RCC_FLAG_WWDGRST
|| ((FLAG=
RCC_FLAG_LPWRRST
)|| \

526 ((
FLAG
=
RCC_FLAG_PLLI2SRDY
)|| ((FLAG=
RCC_FLAG_PLLSAIRDY
))

528 
	#IS_RCC_CALIBRATION_VALUE
(
VALUE
((VALUE<0x1F)

	)

541 
RCC_DeIn
();

544 
RCC_HSECfig
(
ut8_t
 
RCC_HSE
);

545 
EStus
 
RCC_WaFHSESUp
();

546 
RCC_AdjuHSICibtiVue
(
ut8_t
 
HSICibtiVue
);

547 
RCC_HSICmd
(
FuniڮS
 
NewS
);

548 
RCC_LSECfig
(
ut8_t
 
RCC_LSE
);

549 
RCC_LSICmd
(
FuniڮS
 
NewS
);

550 
RCC_PLLCfig
(
ut32_t
 
RCC_PLLSour
, ut32_
PLLM
, ut32_
PLLN
, ut32_
PLLP
, ut32_
PLLQ
);

551 
RCC_PLLCmd
(
FuniڮS
 
NewS
);

553 #i
defed
 (
STM32F40_41xxx
|| defed (
STM32F401xx
)

554 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
);

555 #i
defed
 (
STM32F411xE
)

556 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SR
, ut32_
PLLI2SM
);

557 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

558 
RCC_PLLI2SCfig
(
ut32_t
 
PLLI2SN
, ut32_
PLLI2SQ
, ut32_
PLLI2SR
);

562 
RCC_PLLI2SCmd
(
FuniڮS
 
NewS
);

563 
RCC_PLLSAICfig
(
ut32_t
 
PLLSAIN
, ut32_
PLLSAIQ
, ut32_
PLLSAIR
);

564 
RCC_PLLSAICmd
(
FuniڮS
 
NewS
);

565 
RCC_ClockSecurySyemCmd
(
FuniڮS
 
NewS
);

566 
RCC_MCO1Cfig
(
ut32_t
 
RCC_MCO1Sour
, ut32_
RCC_MCO1Div
);

567 
RCC_MCO2Cfig
(
ut32_t
 
RCC_MCO2Sour
, ut32_
RCC_MCO2Div
);

570 
RCC_SYSCLKCfig
(
ut32_t
 
RCC_SYSCLKSour
);

571 
ut8_t
 
RCC_GSYSCLKSour
();

572 
RCC_HCLKCfig
(
ut32_t
 
RCC_SYSCLK
);

573 
RCC_PCLK1Cfig
(
ut32_t
 
RCC_HCLK
);

574 
RCC_PCLK2Cfig
(
ut32_t
 
RCC_HCLK
);

575 
RCC_GClocksFq
(
RCC_ClocksTyDef
* 
RCC_Clocks
);

578 
RCC_RTCCLKCfig
(
ut32_t
 
RCC_RTCCLKSour
);

579 
RCC_RTCCLKCmd
(
FuniڮS
 
NewS
);

580 
RCC_BackupRetCmd
(
FuniڮS
 
NewS
);

581 
RCC_I2SCLKCfig
(
ut32_t
 
RCC_I2SCLKSour
);

582 
RCC_SAIPLLI2SClkDivCfig
(
ut32_t
 
RCC_PLLI2SDivQ
);

583 
RCC_SAIPLLSAIClkDivCfig
(
ut32_t
 
RCC_PLLSAIDivQ
);

584 
RCC_SAIBlockACLKCfig
(
ut32_t
 
RCC_SAIBlockACLKSour
);

585 
RCC_SAIBlockBCLKCfig
(
ut32_t
 
RCC_SAIBlockBCLKSour
);

586 
RCC_LTDCCLKDivCfig
(
ut32_t
 
RCC_PLLSAIDivR
);

587 
RCC_TIMCLKPsCfig
(
ut32_t
 
RCC_TIMCLKPsr
);

589 
RCC_AHB1PhClockCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

590 
RCC_AHB2PhClockCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

591 
RCC_AHB3PhClockCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

592 
RCC_APB1PhClockCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

593 
RCC_APB2PhClockCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

595 
RCC_AHB1PhRetCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

596 
RCC_AHB2PhRetCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

597 
RCC_AHB3PhRetCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

598 
RCC_APB1PhRetCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

599 
RCC_APB2PhRetCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

601 
RCC_AHB1PhClockLPModeCmd
(
ut32_t
 
RCC_AHB1Ph
, 
FuniڮS
 
NewS
);

602 
RCC_AHB2PhClockLPModeCmd
(
ut32_t
 
RCC_AHB2Ph
, 
FuniڮS
 
NewS
);

603 
RCC_AHB3PhClockLPModeCmd
(
ut32_t
 
RCC_AHB3Ph
, 
FuniڮS
 
NewS
);

604 
RCC_APB1PhClockLPModeCmd
(
ut32_t
 
RCC_APB1Ph
, 
FuniڮS
 
NewS
);

605 
RCC_APB2PhClockLPModeCmd
(
ut32_t
 
RCC_APB2Ph
, 
FuniڮS
 
NewS
);

607 
RCC_LSEModeCfig
(
ut8_t
 
Mode
);

610 
RCC_ITCfig
(
ut8_t
 
RCC_IT
, 
FuniڮS
 
NewS
);

611 
FgStus
 
RCC_GFgStus
(
ut8_t
 
RCC_FLAG
);

612 
RCC_CˬFg
();

613 
ITStus
 
RCC_GITStus
(
ut8_t
 
RCC_IT
);

614 
RCC_CˬITPdgB
(
ut8_t
 
RCC_IT
);

616 #ifde
__lulus


	@stm32f4xx_rng.h

30 #ide
__STM32F4xx_RNG_H


31 
	#__STM32F4xx_RNG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#RNG_FLAG_DRDY
 ((
ut8_t
)0x0001

	)

59 
	#RNG_FLAG_CECS
 ((
ut8_t
)0x0002

	)

60 
	#RNG_FLAG_SECS
 ((
ut8_t
)0x0004

	)

62 
	#IS_RNG_GET_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_DRDY
|| \

	)

63 ((
RNG_FLAG
=
RNG_FLAG_CECS
) || \

64 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

65 
	#IS_RNG_CLEAR_FLAG
(
RNG_FLAG
(((RNG_FLAG=
RNG_FLAG_CECS
|| \

	)

66 ((
RNG_FLAG
=
RNG_FLAG_SECS
))

74 
	#RNG_IT_CEI
 ((
ut8_t
)0x20

	)

75 
	#RNG_IT_SEI
 ((
ut8_t
)0x40

	)

77 
	#IS_RNG_IT
(
IT
((((IT& (
ut8_t
)0x9F=0x00&& ((IT!0x00))

	)

78 
	#IS_RNG_GET_IT
(
RNG_IT
(((RNG_IT=
RNG_IT_CEI
|| ((RNG_IT=
RNG_IT_SEI
))

	)

91 
RNG_DeIn
();

94 
RNG_Cmd
(
FuniڮS
 
NewS
);

97 
ut32_t
 
RNG_GRdomNumb
();

100 
RNG_ITCfig
(
FuniڮS
 
NewS
);

101 
FgStus
 
RNG_GFgStus
(
ut8_t
 
RNG_FLAG
);

102 
RNG_CˬFg
(
ut8_t
 
RNG_FLAG
);

103 
ITStus
 
RNG_GITStus
(
ut8_t
 
RNG_IT
);

104 
RNG_CˬITPdgB
(
ut8_t
 
RNG_IT
);

106 #ifde
__lulus


	@stm32f4xx_rtc.h

30 #ide
__STM32F4xx_RTC_H


31 
	#__STM32F4xx_RTC_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

55 
ut32_t
 
RTC_HourFm
;

58 
ut32_t
 
RTC_AsynchPdiv
;

61 
ut32_t
 
RTC_SynchPdiv
;

63 }
	tRTC_InTyDef
;

70 
ut8_t
 
RTC_Hours
;

75 
ut8_t
 
RTC_Mus
;

78 
ut8_t
 
RTC_Secds
;

81 
ut8_t
 
RTC_H12
;

83 }
	tRTC_TimeTyDef
;

90 
ut8_t
 
RTC_WkDay
;

93 
ut8_t
 
RTC_Mth
;

96 
ut8_t
 
RTC_De
;

99 
ut8_t
 
RTC_Yr
;

101 }
	tRTC_DeTyDef
;

108 
RTC_TimeTyDef
 
RTC_ArmTime
;

110 
ut32_t
 
RTC_ArmMask
;

113 
ut32_t
 
RTC_ArmDeWkDayS
;

116 
ut8_t
 
RTC_ArmDeWkDay
;

121 }
	tRTC_ArmTyDef
;

133 
	#RTC_HourFm_24
 ((
ut32_t
)0x00000000)

	)

134 
	#RTC_HourFm_12
 ((
ut32_t
)0x00000040)

	)

135 
	#IS_RTC_HOUR_FORMAT
(
FORMAT
(((FORMAT=
RTC_HourFm_12
|| \

	)

136 ((
FORMAT
=
RTC_HourFm_24
))

144 
	#IS_RTC_ASYNCH_PREDIV
(
PREDIV
((PREDIV<0x7F)

	)

154 
	#IS_RTC_SYNCH_PREDIV
(
PREDIV
((PREDIV<0x7FFF)

	)

163 
	#IS_RTC_HOUR12
(
HOUR
(((HOUR> 0&& ((HOUR<12))

	)

164 
	#IS_RTC_HOUR24
(
HOUR
((HOUR<23)

	)

165 
	#IS_RTC_MINUTES
(
MINUTES
((MINUTES<59)

	)

166 
	#IS_RTC_SECONDS
(
SECONDS
((SECONDS<59)

	)

175 
	#RTC_H12_AM
 ((
ut8_t
)0x00)

	)

176 
	#RTC_H12_PM
 ((
ut8_t
)0x40)

	)

177 
	#IS_RTC_H12
(
PM
(((PM=
RTC_H12_AM
|| ((PM=
RTC_H12_PM
))

	)

186 
	#IS_RTC_YEAR
(
YEAR
((YEAR<99)

	)

197 
	#RTC_Mth_Juy
 ((
ut8_t
)0x01)

	)

198 
	#RTC_Mth_Februy
 ((
ut8_t
)0x02)

	)

199 
	#RTC_Mth_Mch
 ((
ut8_t
)0x03)

	)

200 
	#RTC_Mth_A
 ((
ut8_t
)0x04)

	)

201 
	#RTC_Mth_May
 ((
ut8_t
)0x05)

	)

202 
	#RTC_Mth_Ju
 ((
ut8_t
)0x06)

	)

203 
	#RTC_Mth_July
 ((
ut8_t
)0x07)

	)

204 
	#RTC_Mth_Augu
 ((
ut8_t
)0x08)

	)

205 
	#RTC_Mth_Smb
 ((
ut8_t
)0x09)

	)

206 
	#RTC_Mth_Oob
 ((
ut8_t
)0x10)

	)

207 
	#RTC_Mth_Novemb
 ((
ut8_t
)0x11)

	)

208 
	#RTC_Mth_Demb
 ((
ut8_t
)0x12)

	)

209 
	#IS_RTC_MONTH
(
MONTH
(((MONTH>1&& ((MONTH<12))

	)

210 
	#IS_RTC_DATE
(
DATE
(((DATE>1&& ((DATE<31))

	)

220 
	#RTC_Wkday_Mday
 ((
ut8_t
)0x01)

	)

221 
	#RTC_Wkday_Tuesday
 ((
ut8_t
)0x02)

	)

222 
	#RTC_Wkday_Wedsday
 ((
ut8_t
)0x03)

	)

223 
	#RTC_Wkday_Thursday
 ((
ut8_t
)0x04)

	)

224 
	#RTC_Wkday_Friday
 ((
ut8_t
)0x05)

	)

225 
	#RTC_Wkday_Surday
 ((
ut8_t
)0x06)

	)

226 
	#RTC_Wkday_Sunday
 ((
ut8_t
)0x07)

	)

227 
	#IS_RTC_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

228 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

229 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

230 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

231 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

232 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

233 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

242 
	#IS_RTC_ALARM_DATE_WEEKDAY_DATE
(
DATE
(((DATE> 0&& ((DATE<31))

	)

243 
	#IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY
(
WEEKDAY
(((WEEKDAY=
RTC_Wkday_Mday
|| \

	)

244 ((
WEEKDAY
=
RTC_Wkday_Tuesday
) || \

245 ((
WEEKDAY
=
RTC_Wkday_Wedsday
) || \

246 ((
WEEKDAY
=
RTC_Wkday_Thursday
) || \

247 ((
WEEKDAY
=
RTC_Wkday_Friday
) || \

248 ((
WEEKDAY
=
RTC_Wkday_Surday
) || \

249 ((
WEEKDAY
=
RTC_Wkday_Sunday
))

259 
	#RTC_ArmDeWkDayS_De
 ((
ut32_t
)0x00000000)

	)

260 
	#RTC_ArmDeWkDayS_WkDay
 ((
ut32_t
)0x40000000)

	)

262 
	#IS_RTC_ALARM_DATE_WEEKDAY_SEL
(
SEL
(((SEL=
RTC_ArmDeWkDayS_De
|| \

	)

263 ((
SEL
=
RTC_ArmDeWkDayS_WkDay
))

273 
	#RTC_ArmMask_Ne
 ((
ut32_t
)0x00000000)

	)

274 
	#RTC_ArmMask_DeWkDay
 ((
ut32_t
)0x80000000)

	)

275 
	#RTC_ArmMask_Hours
 ((
ut32_t
)0x00800000)

	)

276 
	#RTC_ArmMask_Mus
 ((
ut32_t
)0x00008000)

	)

277 
	#RTC_ArmMask_Secds
 ((
ut32_t
)0x00000080)

	)

278 
	#RTC_ArmMask_A
 ((
ut32_t
)0x80808080)

	)

279 
	#IS_ALARM_MASK
(
MASK
(((MASK& 0x7F7F7F7F=(
ut32_t
)
RESET
)

	)

288 
	#RTC_Arm_A
 ((
ut32_t
)0x00000100)

	)

289 
	#RTC_Arm_B
 ((
ut32_t
)0x00000200)

	)

290 
	#IS_RTC_ALARM
(
ALARM
(((ALARM=
RTC_Arm_A
|| ((ALARM=
RTC_Arm_B
))

	)

291 
	#IS_RTC_CMD_ALARM
(
ALARM
(((ALARM& (
RTC_Arm_A
 | 
RTC_Arm_B
)!(
ut32_t
)
RESET
)

	)

300 
	#RTC_ArmSubSecdMask_A
 ((
ut32_t
)0x00000000

	)

303 
	#RTC_ArmSubSecdMask_SS14_1
 ((
ut32_t
)0x01000000

	)

305 
	#RTC_ArmSubSecdMask_SS14_2
 ((
ut32_t
)0x02000000

	)

307 
	#RTC_ArmSubSecdMask_SS14_3
 ((
ut32_t
)0x03000000

	)

309 
	#RTC_ArmSubSecdMask_SS14_4
 ((
ut32_t
)0x04000000

	)

311 
	#RTC_ArmSubSecdMask_SS14_5
 ((
ut32_t
)0x05000000

	)

313 
	#RTC_ArmSubSecdMask_SS14_6
 ((
ut32_t
)0x06000000

	)

315 
	#RTC_ArmSubSecdMask_SS14_7
 ((
ut32_t
)0x07000000

	)

317 
	#RTC_ArmSubSecdMask_SS14_8
 ((
ut32_t
)0x08000000

	)

319 
	#RTC_ArmSubSecdMask_SS14_9
 ((
ut32_t
)0x09000000

	)

321 
	#RTC_ArmSubSecdMask_SS14_10
 ((
ut32_t
)0x0A000000

	)

323 
	#RTC_ArmSubSecdMask_SS14_11
 ((
ut32_t
)0x0B000000

	)

325 
	#RTC_ArmSubSecdMask_SS14_12
 ((
ut32_t
)0x0C000000

	)

327 
	#RTC_ArmSubSecdMask_SS14_13
 ((
ut32_t
)0x0D000000

	)

329 
	#RTC_ArmSubSecdMask_SS14
 ((
ut32_t
)0x0E000000

	)

331 
	#RTC_ArmSubSecdMask_Ne
 ((
ut32_t
)0x0F000000

	)

333 
	#IS_RTC_ALARM_SUB_SECOND_MASK
(
MASK
(((MASK=
RTC_ArmSubSecdMask_A
|| \

	)

334 ((
MASK
=
RTC_ArmSubSecdMask_SS14_1
) || \

335 ((
MASK
=
RTC_ArmSubSecdMask_SS14_2
) || \

336 ((
MASK
=
RTC_ArmSubSecdMask_SS14_3
) || \

337 ((
MASK
=
RTC_ArmSubSecdMask_SS14_4
) || \

338 ((
MASK
=
RTC_ArmSubSecdMask_SS14_5
) || \

339 ((
MASK
=
RTC_ArmSubSecdMask_SS14_6
) || \

340 ((
MASK
=
RTC_ArmSubSecdMask_SS14_7
) || \

341 ((
MASK
=
RTC_ArmSubSecdMask_SS14_8
) || \

342 ((
MASK
=
RTC_ArmSubSecdMask_SS14_9
) || \

343 ((
MASK
=
RTC_ArmSubSecdMask_SS14_10
) || \

344 ((
MASK
=
RTC_ArmSubSecdMask_SS14_11
) || \

345 ((
MASK
=
RTC_ArmSubSecdMask_SS14_12
) || \

346 ((
MASK
=
RTC_ArmSubSecdMask_SS14_13
) || \

347 ((
MASK
=
RTC_ArmSubSecdMask_SS14
) || \

348 ((
MASK
=
RTC_ArmSubSecdMask_Ne
))

357 
	#IS_RTC_ALARM_SUB_SECOND_VALUE
(
VALUE
((VALUE<0x00007FFF)

	)

366 
	#RTC_WakeUpClock_RTCCLK_Div16
 ((
ut32_t
)0x00000000)

	)

367 
	#RTC_WakeUpClock_RTCCLK_Div8
 ((
ut32_t
)0x00000001)

	)

368 
	#RTC_WakeUpClock_RTCCLK_Div4
 ((
ut32_t
)0x00000002)

	)

369 
	#RTC_WakeUpClock_RTCCLK_Div2
 ((
ut32_t
)0x00000003)

	)

370 
	#RTC_WakeUpClock_CK_SPRE_16bs
 ((
ut32_t
)0x00000004)

	)

371 
	#RTC_WakeUpClock_CK_SPRE_17bs
 ((
ut32_t
)0x00000006)

	)

372 
	#IS_RTC_WAKEUP_CLOCK
(
CLOCK
(((CLOCK=
RTC_WakeUpClock_RTCCLK_Div16
|| \

	)

373 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div8
) || \

374 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div4
) || \

375 ((
CLOCK
=
RTC_WakeUpClock_RTCCLK_Div2
) || \

376 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_16bs
) || \

377 ((
CLOCK
=
RTC_WakeUpClock_CK_SPRE_17bs
))

378 
	#IS_RTC_WAKEUP_COUNTER
(
COUNTER
((COUNTER<0xFFFF)

	)

386 
	#RTC_TimeSmpEdge_Risg
 ((
ut32_t
)0x00000000)

	)

387 
	#RTC_TimeSmpEdge_Flg
 ((
ut32_t
)0x00000008)

	)

388 
	#IS_RTC_TIMESTAMP_EDGE
(
EDGE
(((EDGE=
RTC_TimeSmpEdge_Risg
|| \

	)

389 ((
EDGE
=
RTC_TimeSmpEdge_Flg
))

397 
	#RTC_Ouut_Dib
 ((
ut32_t
)0x00000000)

	)

398 
	#RTC_Ouut_ArmA
 ((
ut32_t
)0x00200000)

	)

399 
	#RTC_Ouut_ArmB
 ((
ut32_t
)0x00400000)

	)

400 
	#RTC_Ouut_WakeUp
 ((
ut32_t
)0x00600000)

	)

402 
	#IS_RTC_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_Ouut_Dib
|| \

	)

403 ((
OUTPUT
=
RTC_Ouut_ArmA
) || \

404 ((
OUTPUT
=
RTC_Ouut_ArmB
) || \

405 ((
OUTPUT
=
RTC_Ouut_WakeUp
))

414 
	#RTC_OuutPެy_High
 ((
ut32_t
)0x00000000)

	)

415 
	#RTC_OuutPެy_Low
 ((
ut32_t
)0x00100000)

	)

416 
	#IS_RTC_OUTPUT_POL
(
POL
(((POL=
RTC_OuutPެy_High
|| \

	)

417 ((
POL
=
RTC_OuutPެy_Low
))

426 
	#RTC_CibSign_Posive
 ((
ut32_t
)0x00000000)

	)

427 
	#RTC_CibSign_Negive
 ((
ut32_t
)0x00000080)

	)

428 
	#IS_RTC_CALIB_SIGN
(
SIGN
(((SIGN=
RTC_CibSign_Posive
|| \

	)

429 ((
SIGN
=
RTC_CibSign_Negive
))

430 
	#IS_RTC_CALIB_VALUE
(
VALUE
((VALUE< 0x20)

	)

439 
	#RTC_CibOuut_512Hz
 ((
ut32_t
)0x00000000)

	)

440 
	#RTC_CibOuut_1Hz
 ((
ut32_t
)0x00080000)

	)

441 
	#IS_RTC_CALIB_OUTPUT
(
OUTPUT
(((OUTPUT=
RTC_CibOuut_512Hz
|| \

	)

442 ((
OUTPUT
=
RTC_CibOuut_1Hz
))

450 
	#RTC_SmohCibPiod_32c
 ((
ut32_t
)0x00000000

	)

452 
	#RTC_SmohCibPiod_16c
 ((
ut32_t
)0x00002000

	)

454 
	#RTC_SmohCibPiod_8c
 ((
ut32_t
)0x00004000

	)

456 
	#IS_RTC_SMOOTH_CALIB_PERIOD
(
PERIOD
(((PERIOD=
RTC_SmohCibPiod_32c
|| \

	)

457 ((
PERIOD
=
RTC_SmohCibPiod_16c
) || \

458 ((
PERIOD
=
RTC_SmohCibPiod_8c
))

467 
	#RTC_SmohCibPlusPuls_S
 ((
ut32_t
)0x00008000

	)

470 
	#RTC_SmohCibPlusPuls_Ret
 ((
ut32_t
)0x00000000

	)

472 
	#IS_RTC_SMOOTH_CALIB_PLUS
(
PLUS
(((PLUS=
RTC_SmohCibPlusPuls_S
|| \

	)

473 ((
PLUS
=
RTC_SmohCibPlusPuls_Ret
))

482 
	#IS_RTC_SMOOTH_CALIB_MINUS
(
VALUE
((VALUE<0x000001FF)

	)

491 
	#RTC_DayLightSavg_SUB1H
 ((
ut32_t
)0x00020000)

	)

492 
	#RTC_DayLightSavg_ADD1H
 ((
ut32_t
)0x00010000)

	)

493 
	#IS_RTC_DAYLIGHT_SAVING
(
SAVE
(((SAVE=
RTC_DayLightSavg_SUB1H
|| \

	)

494 ((
SAVE
=
RTC_DayLightSavg_ADD1H
))

496 
	#RTC_SteOti_Ret
 ((
ut32_t
)0x00000000)

	)

497 
	#RTC_SteOti_S
 ((
ut32_t
)0x00040000)

	)

498 
	#IS_RTC_STORE_OPERATION
(
OPERATION
(((OPERATION=
RTC_SteOti_Ret
|| \

	)

499 ((
OPERATION
=
RTC_SteOti_S
))

507 
	#RTC_TamrTrigg_RisgEdge
 ((
ut32_t
)0x00000000)

	)

508 
	#RTC_TamrTrigg_FlgEdge
 ((
ut32_t
)0x00000001)

	)

509 
	#RTC_TamrTrigg_LowLev
 ((
ut32_t
)0x00000000)

	)

510 
	#RTC_TamrTrigg_HighLev
 ((
ut32_t
)0x00000001)

	)

511 
	#IS_RTC_TAMPER_TRIGGER
(
TRIGGER
(((TRIGGER=
RTC_TamrTrigg_RisgEdge
|| \

	)

512 ((
TRIGGER
=
RTC_TamrTrigg_FlgEdge
) || \

513 ((
TRIGGER
=
RTC_TamrTrigg_LowLev
) || \

514 ((
TRIGGER
=
RTC_TamrTrigg_HighLev
))

523 
	#RTC_TamrFr_Dib
 ((
ut32_t
)0x00000000

	)

525 
	#RTC_TamrFr_2Same
 ((
ut32_t
)0x00000800

	)

527 
	#RTC_TamrFr_4Same
 ((
ut32_t
)0x00001000

	)

529 
	#RTC_TamrFr_8Same
 ((
ut32_t
)0x00001800

	)

531 
	#IS_RTC_TAMPER_FILTER
(
FILTER
(((FILTER=
RTC_TamrFr_Dib
|| \

	)

532 ((
FILTER
=
RTC_TamrFr_2Same
) || \

533 ((
FILTER
=
RTC_TamrFr_4Same
) || \

534 ((
FILTER
=
RTC_TamrFr_8Same
))

542 
	#RTC_TamrSamgFq_RTCCLK_Div32768
 ((
ut32_t
)0x00000000

	)

544 
	#RTC_TamrSamgFq_RTCCLK_Div16384
 ((
ut32_t
)0x000000100

	)

546 
	#RTC_TamrSamgFq_RTCCLK_Div8192
 ((
ut32_t
)0x00000200

	)

548 
	#RTC_TamrSamgFq_RTCCLK_Div4096
 ((
ut32_t
)0x00000300

	)

550 
	#RTC_TamrSamgFq_RTCCLK_Div2048
 ((
ut32_t
)0x00000400

	)

552 
	#RTC_TamrSamgFq_RTCCLK_Div1024
 ((
ut32_t
)0x00000500

	)

554 
	#RTC_TamrSamgFq_RTCCLK_Div512
 ((
ut32_t
)0x00000600

	)

556 
	#RTC_TamrSamgFq_RTCCLK_Div256
 ((
ut32_t
)0x00000700

	)

558 
	#IS_RTC_TAMPER_SAMPLING_FREQ
(
FREQ
(((FREQ==
RTC_TamrSamgFq_RTCCLK_Div32768
|| \

	)

559 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div16384
) || \

560 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div8192
) || \

561 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div4096
) || \

562 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div2048
) || \

563 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div1024
) || \

564 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div512
) || \

565 ((
FREQ
==
RTC_TamrSamgFq_RTCCLK_Div256
))

574 
	#RTC_TamrPchgeDuti_1RTCCLK
 ((
ut32_t
)0x00000000

	)

576 
	#RTC_TamrPchgeDuti_2RTCCLK
 ((
ut32_t
)0x00002000

	)

578 
	#RTC_TamrPchgeDuti_4RTCCLK
 ((
ut32_t
)0x00004000

	)

580 
	#RTC_TamrPchgeDuti_8RTCCLK
 ((
ut32_t
)0x00006000

	)

583 
	#IS_RTC_TAMPER_PRECHARGE_DURATION
(
DURATION
(((DURATION=
RTC_TamrPchgeDuti_1RTCCLK
|| \

	)

584 ((
DURATION
=
RTC_TamrPchgeDuti_2RTCCLK
) || \

585 ((
DURATION
=
RTC_TamrPchgeDuti_4RTCCLK
) || \

586 ((
DURATION
=
RTC_TamrPchgeDuti_8RTCCLK
))

594 
	#RTC_Tamr_1
 
RTC_TAFCR_TAMP1E


	)

595 
	#IS_RTC_TAMPER
(
TAMPER
(((TAMPER=
RTC_Tamr_1
))

	)

604 
	#RTC_TamrP_PC13
 ((
ut32_t
)0x00000000)

	)

605 
	#RTC_TamrP_PI8
 ((
ut32_t
)0x00010000)

	)

606 
	#IS_RTC_TAMPER_PIN
(
PIN
(((PIN=
RTC_TamrP_PC13
|| \

	)

607 ((
PIN
=
RTC_TamrP_PI8
))

615 
	#RTC_TimeSmpP_PC13
 ((
ut32_t
)0x00000000)

	)

616 
	#RTC_TimeSmpP_PI8
 ((
ut32_t
)0x00020000)

	)

617 
	#IS_RTC_TIMESTAMP_PIN
(
PIN
(((PIN=
RTC_TimeSmpP_PC13
|| \

	)

618 ((
PIN
=
RTC_TimeSmpP_PI8
))

626 
	#RTC_OuutTy_OnD
 ((
ut32_t
)0x00000000)

	)

627 
	#RTC_OuutTy_PushPu
 ((
ut32_t
)0x00040000)

	)

628 
	#IS_RTC_OUTPUT_TYPE
(
TYPE
(((TYPE=
RTC_OuutTy_OnD
|| \

	)

629 ((
TYPE
=
RTC_OuutTy_PushPu
))

638 
	#RTC_ShiAdd1S_Ret
 ((
ut32_t
)0x00000000)

	)

639 
	#RTC_ShiAdd1S_S
 ((
ut32_t
)0x80000000)

	)

640 
	#IS_RTC_SHIFT_ADD1S
(
SEL
(((SEL=
RTC_ShiAdd1S_Ret
|| \

	)

641 ((
SEL
=
RTC_ShiAdd1S_S
))

649 
	#IS_RTC_SHIFT_SUBFS
(
FS
((FS<0x00007FFF)

	)

659 
	#RTC_BKP_DR0
 ((
ut32_t
)0x00000000)

	)

660 
	#RTC_BKP_DR1
 ((
ut32_t
)0x00000001)

	)

661 
	#RTC_BKP_DR2
 ((
ut32_t
)0x00000002)

	)

662 
	#RTC_BKP_DR3
 ((
ut32_t
)0x00000003)

	)

663 
	#RTC_BKP_DR4
 ((
ut32_t
)0x00000004)

	)

664 
	#RTC_BKP_DR5
 ((
ut32_t
)0x00000005)

	)

665 
	#RTC_BKP_DR6
 ((
ut32_t
)0x00000006)

	)

666 
	#RTC_BKP_DR7
 ((
ut32_t
)0x00000007)

	)

667 
	#RTC_BKP_DR8
 ((
ut32_t
)0x00000008)

	)

668 
	#RTC_BKP_DR9
 ((
ut32_t
)0x00000009)

	)

669 
	#RTC_BKP_DR10
 ((
ut32_t
)0x0000000A)

	)

670 
	#RTC_BKP_DR11
 ((
ut32_t
)0x0000000B)

	)

671 
	#RTC_BKP_DR12
 ((
ut32_t
)0x0000000C)

	)

672 
	#RTC_BKP_DR13
 ((
ut32_t
)0x0000000D)

	)

673 
	#RTC_BKP_DR14
 ((
ut32_t
)0x0000000E)

	)

674 
	#RTC_BKP_DR15
 ((
ut32_t
)0x0000000F)

	)

675 
	#RTC_BKP_DR16
 ((
ut32_t
)0x00000010)

	)

676 
	#RTC_BKP_DR17
 ((
ut32_t
)0x00000011)

	)

677 
	#RTC_BKP_DR18
 ((
ut32_t
)0x00000012)

	)

678 
	#RTC_BKP_DR19
 ((
ut32_t
)0x00000013)

	)

679 
	#IS_RTC_BKP
(
BKP
(((BKP=
RTC_BKP_DR0
|| \

	)

680 ((
BKP
=
RTC_BKP_DR1
) || \

681 ((
BKP
=
RTC_BKP_DR2
) || \

682 ((
BKP
=
RTC_BKP_DR3
) || \

683 ((
BKP
=
RTC_BKP_DR4
) || \

684 ((
BKP
=
RTC_BKP_DR5
) || \

685 ((
BKP
=
RTC_BKP_DR6
) || \

686 ((
BKP
=
RTC_BKP_DR7
) || \

687 ((
BKP
=
RTC_BKP_DR8
) || \

688 ((
BKP
=
RTC_BKP_DR9
) || \

689 ((
BKP
=
RTC_BKP_DR10
) || \

690 ((
BKP
=
RTC_BKP_DR11
) || \

691 ((
BKP
=
RTC_BKP_DR12
) || \

692 ((
BKP
=
RTC_BKP_DR13
) || \

693 ((
BKP
=
RTC_BKP_DR14
) || \

694 ((
BKP
=
RTC_BKP_DR15
) || \

695 ((
BKP
=
RTC_BKP_DR16
) || \

696 ((
BKP
=
RTC_BKP_DR17
) || \

697 ((
BKP
=
RTC_BKP_DR18
) || \

698 ((
BKP
=
RTC_BKP_DR19
))

706 
	#RTC_Fm_BIN
 ((
ut32_t
)0x000000000)

	)

707 
	#RTC_Fm_BCD
 ((
ut32_t
)0x000000001)

	)

708 
	#IS_RTC_FORMAT
(
FORMAT
(((FORMAT=
RTC_Fm_BIN
|| ((FORMAT=
RTC_Fm_BCD
))

	)

717 
	#RTC_FLAG_RECALPF
 ((
ut32_t
)0x00010000)

	)

718 
	#RTC_FLAG_TAMP1F
 ((
ut32_t
)0x00002000)

	)

719 
	#RTC_FLAG_TSOVF
 ((
ut32_t
)0x00001000)

	)

720 
	#RTC_FLAG_TSF
 ((
ut32_t
)0x00000800)

	)

721 
	#RTC_FLAG_WUTF
 ((
ut32_t
)0x00000400)

	)

722 
	#RTC_FLAG_ALRBF
 ((
ut32_t
)0x00000200)

	)

723 
	#RTC_FLAG_ALRAF
 ((
ut32_t
)0x00000100)

	)

724 
	#RTC_FLAG_INITF
 ((
ut32_t
)0x00000040)

	)

725 
	#RTC_FLAG_RSF
 ((
ut32_t
)0x00000020)

	)

726 
	#RTC_FLAG_INITS
 ((
ut32_t
)0x00000010)

	)

727 
	#RTC_FLAG_SHPF
 ((
ut32_t
)0x00000008)

	)

728 
	#RTC_FLAG_WUTWF
 ((
ut32_t
)0x00000004)

	)

729 
	#RTC_FLAG_ALRBWF
 ((
ut32_t
)0x00000002)

	)

730 
	#RTC_FLAG_ALRAWF
 ((
ut32_t
)0x00000001)

	)

731 
	#IS_RTC_GET_FLAG
(
FLAG
(((FLAG=
RTC_FLAG_TSOVF
|| ((FLAG=
RTC_FLAG_TSF
|| \

	)

732 ((
FLAG
=
RTC_FLAG_WUTF
|| ((FLAG=
RTC_FLAG_ALRBF
) || \

733 ((
FLAG
=
RTC_FLAG_ALRAF
|| ((FLAG=
RTC_FLAG_INITF
) || \

734 ((
FLAG
=
RTC_FLAG_RSF
|| ((FLAG=
RTC_FLAG_WUTWF
) || \

735 ((
FLAG
=
RTC_FLAG_ALRBWF
|| ((FLAG=
RTC_FLAG_ALRAWF
) || \

736 ((
FLAG
=
RTC_FLAG_TAMP1F
|| ((FLAG=
RTC_FLAG_RECALPF
) || \

737 ((
FLAG
=
RTC_FLAG_SHPF
))

738 
	#IS_RTC_CLEAR_FLAG
(
FLAG
(((FLAG!(
ut32_t
)
RESET
&& (((FLAG& 0xFFFF00DF=(ut32_t)RESET))

	)

746 
	#RTC_IT_TS
 ((
ut32_t
)0x00008000)

	)

747 
	#RTC_IT_WUT
 ((
ut32_t
)0x00004000)

	)

748 
	#RTC_IT_ALRB
 ((
ut32_t
)0x00002000)

	)

749 
	#RTC_IT_ALRA
 ((
ut32_t
)0x00001000)

	)

750 
	#RTC_IT_TAMP
 ((
ut32_t
)0x00000004

	)

751 
	#RTC_IT_TAMP1
 ((
ut32_t
)0x00020000)

	)

753 
	#IS_RTC_CONFIG_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFF0FFB=(ut32_t)RESET))

	)

754 
	#IS_RTC_GET_IT
(
IT
(((IT=
RTC_IT_TS
|| ((IT=
RTC_IT_WUT
|| \

	)

755 ((
IT
=
RTC_IT_ALRB
|| ((IT=
RTC_IT_ALRA
) || \

756 ((
IT
=
RTC_IT_TAMP1
))

757 
	#IS_RTC_CLEAR_IT
(
IT
(((IT!(
ut32_t
)
RESET
&& (((IT& 0xFFFD0FFF=(ut32_t)RESET))

	)

766 
	#RTC_DigCibCfig
 
RTC_CrCibCfig


	)

767 
	#RTC_DigCibCmd
 
RTC_CrCibCmd


	)

781 
EStus
 
RTC_DeIn
();

784 
EStus
 
RTC_In
(
RTC_InTyDef
* 
RTC_InSu
);

785 
RTC_SuIn
(
RTC_InTyDef
* 
RTC_InSu
);

786 
RTC_WrePreiCmd
(
FuniڮS
 
NewS
);

787 
EStus
 
RTC_EInMode
();

788 
RTC_ExInMode
();

789 
EStus
 
RTC_WaFSynchro
();

790 
EStus
 
RTC_RefClockCmd
(
FuniڮS
 
NewS
);

791 
RTC_ByssShadowCmd
(
FuniڮS
 
NewS
);

794 
EStus
 
RTC_STime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

795 
RTC_TimeSuIn
(
RTC_TimeTyDef
* 
RTC_TimeSu
);

796 
RTC_GTime
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_TimeSu
);

797 
ut32_t
 
RTC_GSubSecd
();

798 
EStus
 
RTC_SDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

799 
RTC_DeSuIn
(
RTC_DeTyDef
* 
RTC_DeSu
);

800 
RTC_GDe
(
ut32_t
 
RTC_Fm
, 
RTC_DeTyDef
* 
RTC_DeSu
);

803 
RTC_SArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

804 
RTC_ArmSuIn
(
RTC_ArmTyDef
* 
RTC_ArmSu
);

805 
RTC_GArm
(
ut32_t
 
RTC_Fm
, ut32_
RTC_Arm
, 
RTC_ArmTyDef
* 
RTC_ArmSu
);

806 
EStus
 
RTC_ArmCmd
(
ut32_t
 
RTC_Arm
, 
FuniڮS
 
NewS
);

807 
RTC_ArmSubSecdCfig
(
ut32_t
 
RTC_Arm
, ut32_
RTC_ArmSubSecdVue
, ut32_
RTC_ArmSubSecdMask
);

808 
ut32_t
 
RTC_GArmSubSecd
(ut32_
RTC_Arm
);

811 
RTC_WakeUpClockCfig
(
ut32_t
 
RTC_WakeUpClock
);

812 
RTC_SWakeUpCou
(
ut32_t
 
RTC_WakeUpCou
);

813 
ut32_t
 
RTC_GWakeUpCou
();

814 
EStus
 
RTC_WakeUpCmd
(
FuniڮS
 
NewS
);

817 
RTC_DayLightSavgCfig
(
ut32_t
 
RTC_DayLightSavg
, ut32_
RTC_SteOti
);

818 
ut32_t
 
RTC_GSteOti
();

821 
RTC_OuutCfig
(
ut32_t
 
RTC_Ouut
, ut32_
RTC_OuutPެy
);

824 
EStus
 
RTC_CrCibCfig
(
ut32_t
 
RTC_CibSign
, ut32_
Vue
);

825 
EStus
 
RTC_CrCibCmd
(
FuniڮS
 
NewS
);

826 
RTC_CibOuutCmd
(
FuniڮS
 
NewS
);

827 
RTC_CibOuutCfig
(
ut32_t
 
RTC_CibOuut
);

828 
EStus
 
RTC_SmohCibCfig
(
ut32_t
 
RTC_SmohCibPiod
,

829 
ut32_t
 
RTC_SmohCibPlusPuls
,

830 
ut32_t
 
RTC_SmouthCibMusPulsVue
);

833 
RTC_TimeSmpCmd
(
ut32_t
 
RTC_TimeSmpEdge
, 
FuniڮS
 
NewS
);

834 
RTC_GTimeSmp
(
ut32_t
 
RTC_Fm
, 
RTC_TimeTyDef
* 
RTC_SmpTimeSu
,

835 
RTC_DeTyDef
* 
RTC_SmpDeSu
);

836 
ut32_t
 
RTC_GTimeSmpSubSecd
();

839 
RTC_TamrTriggCfig
(
ut32_t
 
RTC_Tamr
, ut32_
RTC_TamrTrigg
);

840 
RTC_TamrCmd
(
ut32_t
 
RTC_Tamr
, 
FuniڮS
 
NewS
);

841 
RTC_TamrFrCfig
(
ut32_t
 
RTC_TamrFr
);

842 
RTC_TamrSamgFqCfig
(
ut32_t
 
RTC_TamrSamgFq
);

843 
RTC_TamrPsPchgeDuti
(
ut32_t
 
RTC_TamrPchgeDuti
);

844 
RTC_TimeSmpOnTamrDeiCmd
(
FuniڮS
 
NewS
);

845 
RTC_TamrPuUpCmd
(
FuniڮS
 
NewS
);

848 
RTC_WreBackupRegi
(
ut32_t
 
RTC_BKP_DR
, ut32_
Da
);

849 
ut32_t
 
RTC_RdBackupRegi
(ut32_
RTC_BKP_DR
);

853 
RTC_TamrPSei
(
ut32_t
 
RTC_TamrP
);

854 
RTC_TimeSmpPSei
(
ut32_t
 
RTC_TimeSmpP
);

855 
RTC_OuutTyCfig
(
ut32_t
 
RTC_OuutTy
);

858 
EStus
 
RTC_SynchroShiCfig
(
ut32_t
 
RTC_ShiAdd1S
, ut32_
RTC_ShiSubFS
);

861 
RTC_ITCfig
(
ut32_t
 
RTC_IT
, 
FuniڮS
 
NewS
);

862 
FgStus
 
RTC_GFgStus
(
ut32_t
 
RTC_FLAG
);

863 
RTC_CˬFg
(
ut32_t
 
RTC_FLAG
);

864 
ITStus
 
RTC_GITStus
(
ut32_t
 
RTC_IT
);

865 
RTC_CˬITPdgB
(
ut32_t
 
RTC_IT
);

867 #ifde
__lulus


	@stm32f4xx_sai.h

30 #ide
__STM32F4xx_SAI_H


31 
	#__STM32F4xx_SAI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
SAI_AudioMode
;

59 
ut32_t
 
SAI_Proc
;

62 
ut32_t
 
SAI_DaSize
;

66 
ut32_t
 
SAI_FB
;

70 
ut32_t
 
SAI_ClockSobg
;

73 
ut32_t
 
SAI_Synchro
;

76 
ut32_t
 
SAI_OUTDRIV
;

81 
ut32_t
 
SAI_NoDivid
;

84 
ut32_t
 
SAI_MaDivid
;

88 
ut32_t
 
SAI_FIFOThshd
;

90 }
	tSAI_InTyDef
;

99 
ut32_t
 
SAI_FmeLgth
;

107 
ut32_t
 
SAI_AiveFmeLgth
;

113 
ut32_t
 
SAI_FSDefi
;

117 
ut32_t
 
SAI_FSPެy
;

121 
ut32_t
 
SAI_FSOfft
;

125 }
	tSAI_FmeInTyDef
;

133 
ut32_t
 
SAI_FBOfft
;

137 
ut32_t
 
SAI_SlSize
;

141 
ut32_t
 
SAI_SlNumb
;

145 
ut32_t
 
SAI_SlAive
;

148 }
	tSAI_SlInTyDef
;

156 
	#IS_SAI_PERIPH
(
PERIPH
((PERIPH=
SAI1
)

	)

158 
	#IS_SAI_BLOCK_PERIPH
(
PERIPH
(((PERIPH=
SAI1_Block_A
|| \

	)

159 ((
PERIPH
=
SAI1_Block_B
))

165 
	#SAI_Mode_MaTx
 ((
ut32_t
)0x00000000)

	)

166 
	#SAI_Mode_MaRx
 ((
ut32_t
)0x00000001)

	)

167 
	#SAI_Mode_SveTx
 ((
ut32_t
)0x00000002)

	)

168 
	#SAI_Mode_SveRx
 ((
ut32_t
)0x00000003)

	)

169 
	#IS_SAI_BLOCK_MODE
(
MODE
(((MODE=
SAI_Mode_MaTx
|| \

	)

170 ((
MODE
=
SAI_Mode_MaRx
) || \

171 ((
MODE
=
SAI_Mode_SveTx
) || \

172 ((
MODE
=
SAI_Mode_SveRx
))

181 
	#SAI_Fe_Proc
 ((
ut32_t
)0x00000000)

	)

182 
	#SAI_SPDIF_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_0
)

	)

183 
	#SAI_AC97_Proc
 ((
ut32_t
)
SAI_xCR1_PRTCFG_1
)

	)

184 
	#IS_SAI_BLOCK_PROTOCOL
(
PROTOCOL
(((PROTOCOL=
SAI_Fe_Proc
|| \

	)

185 ((
PROTOCOL
=
SAI_SPDIF_Proc
) || \

186 ((
PROTOCOL
=
SAI_AC97_Proc
))

195 
	#SAI_DaSize_8b
 ((
ut32_t
)0x00000040)

	)

196 
	#SAI_DaSize_10b
 ((
ut32_t
)0x00000060)

	)

197 
	#SAI_DaSize_16b
 ((
ut32_t
)0x00000080)

	)

198 
	#SAI_DaSize_20b
 ((
ut32_t
)0x000000A0)

	)

199 
	#SAI_DaSize_24b
 ((
ut32_t
)0x000000C0)

	)

200 
	#SAI_DaSize_32b
 ((
ut32_t
)0x000000E0)

	)

201 
	#IS_SAI_BLOCK_DATASIZE
(
DATASIZE
(((DATASIZE=
SAI_DaSize_8b
|| \

	)

202 ((
DATASIZE
=
SAI_DaSize_10b
) || \

203 ((
DATASIZE
=
SAI_DaSize_16b
) || \

204 ((
DATASIZE
=
SAI_DaSize_20b
) || \

205 ((
DATASIZE
=
SAI_DaSize_24b
) || \

206 ((
DATASIZE
=
SAI_DaSize_32b
))

215 
	#SAI_FB_MSB
 ((
ut32_t
)0x00000000)

	)

216 
	#SAI_FB_LSB
 ((
ut32_t
)
SAI_xCR1_LSBFIRST
)

	)

217 
	#IS_SAI_BLOCK_FIRST_BIT
(
BIT
(((BIT=
SAI_FB_MSB
|| \

	)

218 ((
BIT
=
SAI_FB_LSB
))

227 
	#SAI_ClockSobg_FlgEdge
 ((
ut32_t
)0x00000000)

	)

228 
	#SAI_ClockSobg_RisgEdge
 ((
ut32_t
)
SAI_xCR1_CKSTR
)

	)

229 
	#IS_SAI_BLOCK_CLOCK_STROBING
(
CLOCK
(((CLOCK=
SAI_ClockSobg_FlgEdge
|| \

	)

230 ((
CLOCK
=
SAI_ClockSobg_RisgEdge
))

239 
	#SAI_Asynchrous
 ((
ut32_t
)0x00000000)

	)

240 
	#SAI_Synchrous
 ((
ut32_t
)
SAI_xCR1_SYNCEN_0
)

	)

241 
	#IS_SAI_BLOCK_SYNCHRO
(
SYNCHRO
(((SYNCHRO=
SAI_Synchrous
|| \

	)

242 ((
SYNCHRO
=
SAI_Asynchrous
))

251 
	#SAI_OuutDrive_Dibd
 ((
ut32_t
)0x00000000)

	)

252 
	#SAI_OuutDrive_Ebd
 ((
ut32_t
)
SAI_xCR1_OUTDRIV
)

	)

253 
	#IS_SAI_BLOCK_OUTPUT_DRIVE
(
DRIVE
(((DRIVE=
SAI_OuutDrive_Dibd
|| \

	)

254 ((
DRIVE
=
SAI_OuutDrive_Ebd
))

265 
	#SAI_MaDivid_Ebd
 ((
ut32_t
)0x00000000)

	)

266 
	#SAI_MaDivid_Dibd
 ((
ut32_t
)
SAI_xCR1_NODIV
)

	)

267 
	#IS_SAI_BLOCK_NODIVIDER
(
NODIVIDER
(((NODIVIDER=
SAI_MaDivid_Ebd
|| \

	)

268 ((
NODIVIDER
=
SAI_MaDivid_Dibd
))

277 
	#IS_SAI_BLOCK_MASTER_DIVIDER
(
DIVIDER
((DIVIDER<15)

	)

286 
	#IS_SAI_BLOCK_FRAME_LENGTH
(
LENGTH
((8 <(LENGTH)&& ((LENGTH<256))

	)

295 
	#IS_SAI_BLOCK_ACTIVE_FRAME
(
LENGTH
((1 <(LENGTH)&& ((LENGTH<128))

	)

305 
	#SAI_FS_SFme
 ((
ut32_t
)0x00000000)

	)

306 
	#I2S_FS_ChlIdtifiti
 ((
ut32_t
)
SAI_xFRCR_FSDEF
)

	)

307 
	#IS_SAI_BLOCK_FS_DEFINITION
(
DEFINITION
(((DEFINITION=
SAI_FS_SFme
|| \

	)

308 ((
DEFINITION
=
I2S_FS_ChlIdtifiti
))

317 
	#SAI_FS_AiveLow
 ((
ut32_t
)0x00000000)

	)

318 
	#SAI_FS_AiveHigh
 ((
ut32_t
)
SAI_xFRCR_FSPO
)

	)

319 
	#IS_SAI_BLOCK_FS_POLARITY
(
POLARITY
(((POLARITY=
SAI_FS_AiveLow
|| \

	)

320 ((
POLARITY
=
SAI_FS_AiveHigh
))

329 
	#SAI_FS_FB
 ((
ut32_t
)0x00000000)

	)

330 
	#SAI_FS_BefeFB
 ((
ut32_t
)
SAI_xFRCR_FSOFF
)

	)

331 
	#IS_SAI_BLOCK_FS_OFFSET
(
OFFSET
(((OFFSET=
SAI_FS_FB
|| \

	)

332 ((
OFFSET
=
SAI_FS_BefeFB
))

340 
	#IS_SAI_BLOCK_FIRSTBIT_OFFSET
(
OFFSET
((OFFSET<24)

	)

349 
	#SAI_SlSize_DaSize
 ((
ut32_t
)0x00000000)

	)

350 
	#SAI_SlSize_16b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_0
)

	)

351 
	#SAI_SlSize_32b
 ((
ut32_t
)
SAI_xSLOTR_SLOTSZ_1
)

	)

352 
	#IS_SAI_BLOCK_SLOT_SIZE
(
SIZE
(((SIZE=
SAI_SlSize_DaSize
|| \

	)

353 ((
SIZE
=
SAI_SlSize_16b
) || \

354 ((
SIZE
=
SAI_SlSize_32b
))

363 
	#IS_SAI_BLOCK_SLOT_NUMBER
(
NUMBER
((1 <(NUMBER)&& ((NUMBER<16))

	)

372 
	#SAI_Sl_NAive
 ((
ut32_t
)0x00000000)

	)

373 
	#SAI_SlAive_0
 ((
ut32_t
)0x00010000)

	)

374 
	#SAI_SlAive_1
 ((
ut32_t
)0x00020000)

	)

375 
	#SAI_SlAive_2
 ((
ut32_t
)0x00040000)

	)

376 
	#SAI_SlAive_3
 ((
ut32_t
)0x00080000)

	)

377 
	#SAI_SlAive_4
 ((
ut32_t
)0x00100000)

	)

378 
	#SAI_SlAive_5
 ((
ut32_t
)0x00200000)

	)

379 
	#SAI_SlAive_6
 ((
ut32_t
)0x00400000)

	)

380 
	#SAI_SlAive_7
 ((
ut32_t
)0x00800000)

	)

381 
	#SAI_SlAive_8
 ((
ut32_t
)0x01000000)

	)

382 
	#SAI_SlAive_9
 ((
ut32_t
)0x02000000)

	)

383 
	#SAI_SlAive_10
 ((
ut32_t
)0x04000000)

	)

384 
	#SAI_SlAive_11
 ((
ut32_t
)0x08000000)

	)

385 
	#SAI_SlAive_12
 ((
ut32_t
)0x10000000)

	)

386 
	#SAI_SlAive_13
 ((
ut32_t
)0x20000000)

	)

387 
	#SAI_SlAive_14
 ((
ut32_t
)0x40000000)

	)

388 
	#SAI_SlAive_15
 ((
ut32_t
)0x80000000)

	)

389 
	#SAI_SlAive_ALL
 ((
ut32_t
)0xFFFF0000)

	)

391 
	#IS_SAI_SLOT_ACTIVE
(
ACTIVE
((ACTIVE!0)

	)

401 
	#SAI_MoMode
 ((
ut32_t
)
SAI_xCR1_MONO
)

	)

402 
	#SAI_SeoMode
 ((
ut32_t
)0x00000000)

	)

403 
	#IS_SAI_BLOCK_MONO_STREO_MODE
(
MODE
(((MODE=
SAI_MoMode
||\

	)

404 ((
MODE
=
SAI_SeoMode
))

413 
	#SAI_Ouut_NRd
 ((
ut32_t
)0x00000000)

	)

414 
	#SAI_Ouut_Rd
 ((
ut32_t
)
SAI_xCR2_TRIS
)

	)

415 
	#IS_SAI_BLOCK_TRISTATE_MANAGEMENT
(
STATE
(((STATE=
SAI_Ouut_NRd
||\

	)

416 ((
STATE
=
SAI_Ouut_Rd
))

425 
	#SAI_Thshd_FIFOEmy
 ((
ut32_t
)0x00000000)

	)

426 
	#SAI_FIFOThshd_1QurFu
 ((
ut32_t
)0x00000001)

	)

427 
	#SAI_FIFOThshd_HfFu
 ((
ut32_t
)0x00000002)

	)

428 
	#SAI_FIFOThshd_3QursFu
 ((
ut32_t
)0x00000003)

	)

429 
	#SAI_FIFOThshd_Fu
 ((
ut32_t
)0x00000004)

	)

430 
	#IS_SAI_BLOCK_FIFO_THRESHOLD
(
THRESHOLD
(((THRESHOLD=
SAI_Thshd_FIFOEmy
|| \

	)

431 ((
THRESHOLD
=
SAI_FIFOThshd_1QurFu
) || \

432 ((
THRESHOLD
=
SAI_FIFOThshd_HfFu
) || \

433 ((
THRESHOLD
=
SAI_FIFOThshd_3QursFu
) || \

434 ((
THRESHOLD
=
SAI_FIFOThshd_Fu
))

443 
	#SAI_NoComndg
 ((
ut32_t
)0x00000000)

	)

444 
	#SAI_ULaw_1CPL_Comndg
 ((
ut32_t
)0x00008000)

	)

445 
	#SAI_ALaw_1CPL_Comndg
 ((
ut32_t
)0x0000C000)

	)

446 
	#SAI_ULaw_2CPL_Comndg
 ((
ut32_t
)0x0000A000)

	)

447 
	#SAI_ALaw_2CPL_Comndg
 ((
ut32_t
)0x0000E000)

	)

448 
	#IS_SAI_BLOCK_COMPANDING_MODE
(
MODE
(((MODE=
SAI_NoComndg
|| \

	)

449 ((
MODE
=
SAI_ULaw_1CPL_Comndg
) || \

450 ((
MODE
=
SAI_ALaw_1CPL_Comndg
) || \

451 ((
MODE
=
SAI_ULaw_2CPL_Comndg
) || \

452 ((
MODE
=
SAI_ALaw_2CPL_Comndg
))

461 
	#SAI_ZoVue
 ((
ut32_t
)0x00000000)

	)

462 
	#SAI_LaStVue
 ((
ut32_t
)
SAI_xCR2_MUTEVAL
)

	)

463 
	#IS_SAI_BLOCK_MUTE_VALUE
(
VALUE
(((VALUE=
SAI_ZoVue
|| \

	)

464 ((
VALUE
=
SAI_LaStVue
))

473 
	#IS_SAI_BLOCK_MUTE_COUNTER
(
COUNTER
((COUNTER<63)

	)

483 
	#SAI_IT_OVRUDR
 ((
ut32_t
)
SAI_xIMR_OVRUDRIE
)

	)

484 
	#SAI_IT_MUTEDET
 ((
ut32_t
)
SAI_xIMR_MUTEDETIE
)

	)

485 
	#SAI_IT_WCKCFG
 ((
ut32_t
)
SAI_xIMR_WCKCFGIE
)

	)

486 
	#SAI_IT_FREQ
 ((
ut32_t
)
SAI_xIMR_FREQIE
)

	)

487 
	#SAI_IT_CNRDY
 ((
ut32_t
)
SAI_xIMR_CNRDYIE
)

	)

488 
	#SAI_IT_AFSDET
 ((
ut32_t
)
SAI_xIMR_AFSDETIE
)

	)

489 
	#SAI_IT_LFSDET
 ((
ut32_t
)
SAI_xIMR_LFSDETIE
)

	)

491 
	#IS_SAI_BLOCK_CONFIG_IT
(
IT
(((IT=
SAI_IT_OVRUDR
|| \

	)

492 ((
IT
=
SAI_IT_MUTEDET
) || \

493 ((
IT
=
SAI_IT_WCKCFG
) || \

494 ((
IT
=
SAI_IT_FREQ
) || \

495 ((
IT
=
SAI_IT_CNRDY
) || \

496 ((
IT
=
SAI_IT_AFSDET
) || \

497 ((
IT
=
SAI_IT_LFSDET
))

506 
	#SAI_FLAG_OVRUDR
 ((
ut32_t
)
SAI_xSR_OVRUDR
)

	)

507 
	#SAI_FLAG_MUTEDET
 ((
ut32_t
)
SAI_xSR_MUTEDET
)

	)

508 
	#SAI_FLAG_WCKCFG
 ((
ut32_t
)
SAI_xSR_WCKCFG
)

	)

509 
	#SAI_FLAG_FREQ
 ((
ut32_t
)
SAI_xSR_FREQ
)

	)

510 
	#SAI_FLAG_CNRDY
 ((
ut32_t
)
SAI_xSR_CNRDY
)

	)

511 
	#SAI_FLAG_AFSDET
 ((
ut32_t
)
SAI_xSR_AFSDET
)

	)

512 
	#SAI_FLAG_LFSDET
 ((
ut32_t
)
SAI_xSR_LFSDET
)

	)

514 
	#IS_SAI_BLOCK_GET_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
|| \

	)

515 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

516 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

517 ((
FLAG
=
SAI_FLAG_FREQ
) || \

518 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

519 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

520 ((
FLAG
=
SAI_FLAG_LFSDET
))

522 
	#IS_SAI_BLOCK_CLEAR_FLAG
(
FLAG
(((FLAG=
SAI_FLAG_OVRUDR
|| \

	)

523 ((
FLAG
=
SAI_FLAG_MUTEDET
) || \

524 ((
FLAG
=
SAI_FLAG_WCKCFG
) || \

525 ((
FLAG
=
SAI_FLAG_FREQ
) || \

526 ((
FLAG
=
SAI_FLAG_CNRDY
) || \

527 ((
FLAG
=
SAI_FLAG_AFSDET
) || \

528 ((
FLAG
=
SAI_FLAG_LFSDET
))

536 
	#SAI_FIFOStus_Emy
 ((
ut32_t
)0x00000000)

	)

537 
	#SAI_FIFOStus_Less1QurFu
 ((
ut32_t
)0x00010000)

	)

538 
	#SAI_FIFOStus_1QurFu
 ((
ut32_t
)0x00020000)

	)

539 
	#SAI_FIFOStus_HfFu
 ((
ut32_t
)0x00030000)

	)

540 
	#SAI_FIFOStus_3QursFu
 ((
ut32_t
)0x00040000)

	)

541 
	#SAI_FIFOStus_Fu
 ((
ut32_t
)0x00050000)

	)

543 
	#IS_SAI_BLOCK_FIFO_STATUS
(
STATUS
(((STATUS=
SAI_FIFOStus_Less1QurFu
 ) || \

	)

544 ((
STATUS
=
SAI_FIFOStus_HfFu
) || \

545 ((
STATUS
=
SAI_FIFOStus_1QurFu
) || \

546 ((
STATUS
=
SAI_FIFOStus_3QursFu
) || \

547 ((
STATUS
=
SAI_FIFOStus_Fu
) || \

548 ((
STATUS
=
SAI_FIFOStus_Emy
))

562 
SAI_DeIn
(
SAI_TyDef
* 
SAIx
);

565 
SAI_In
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_InTyDef
* 
SAI_InSu
);

566 
SAI_FmeIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

567 
SAI_SlIn
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
SAI_SlInTyDef
* 
SAI_SlInSu
);

568 
SAI_SuIn
(
SAI_InTyDef
* 
SAI_InSu
);

569 
SAI_FmeSuIn
(
SAI_FmeInTyDef
* 
SAI_FmeInSu
);

570 
SAI_SlSuIn
(
SAI_SlInTyDef
* 
SAI_SlInSu
);

572 
SAI_Cmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

573 
SAI_MoModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_Mo_SeoMode
);

574 
SAI_TRISCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_TRIS
);

575 
SAI_ComndgModeCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_ComndgMode
);

576 
SAI_MuModeCmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

577 
SAI_MuVueCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuVue
);

578 
SAI_MuFmeCouCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_MuCou
);

579 
SAI_FlushFIFO
(
SAI_Block_TyDef
* 
SAI_Block_x
);

582 
SAI_SdDa
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
Da
);

583 
ut32_t
 
SAI_ReiveDa
(
SAI_Block_TyDef
* 
SAI_Block_x
);

586 
SAI_DMACmd
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
FuniڮS
 
NewS
);

589 
SAI_ITCfig
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
, 
FuniڮS
 
NewS
);

590 
FgStus
 
SAI_GFgStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

591 
SAI_CˬFg
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_FLAG
);

592 
ITStus
 
SAI_GITStus
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

593 
SAI_CˬITPdgB
(
SAI_Block_TyDef
* 
SAI_Block_x
, 
ut32_t
 
SAI_IT
);

594 
FuniڮS
 
SAI_GCmdStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

595 
ut32_t
 
SAI_GFIFOStus
(
SAI_Block_TyDef
* 
SAI_Block_x
);

597 #ifde
__lulus


	@stm32f4xx_sdio.h

30 #ide
__STM32F4xx_SDIO_H


31 
	#__STM32F4xx_SDIO_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

52 
ut32_t
 
SDIO_ClockEdge
;

55 
ut32_t
 
SDIO_ClockByss
;

59 
ut32_t
 
SDIO_ClockPowSave
;

63 
ut32_t
 
SDIO_BusWide
;

66 
ut32_t
 
SDIO_HdweFlowCڌ
;

69 
ut8_t
 
SDIO_ClockDiv
;

72 } 
	tSDIO_InTyDef
;

76 
ut32_t
 
SDIO_Argumt
;

81 
ut32_t
 
SDIO_CmdIndex
;

83 
ut32_t
 
SDIO_Reڣ
;

86 
ut32_t
 
SDIO_Wa
;

89 
ut32_t
 
SDIO_CPSM
;

92 } 
	tSDIO_CmdInTyDef
;

96 
ut32_t
 
SDIO_DaTimeOut
;

98 
ut32_t
 
SDIO_DaLgth
;

100 
ut32_t
 
SDIO_DaBlockSize
;

103 
ut32_t
 
SDIO_TnsrD
;

107 
ut32_t
 
SDIO_TnsrMode
;

110 
ut32_t
 
SDIO_DPSM
;

113 } 
	tSDIO_DaInTyDef
;

126 
	#SDIO_ClockEdge_Risg
 ((
ut32_t
)0x00000000)

	)

127 
	#SDIO_ClockEdge_Flg
 ((
ut32_t
)0x00002000)

	)

128 
	#IS_SDIO_CLOCK_EDGE
(
EDGE
(((EDGE=
SDIO_ClockEdge_Risg
|| \

	)

129 ((
EDGE
=
SDIO_ClockEdge_Flg
))

138 
	#SDIO_ClockByss_Dib
 ((
ut32_t
)0x00000000)

	)

139 
	#SDIO_ClockByss_Eb
 ((
ut32_t
)0x00000400)

	)

140 
	#IS_SDIO_CLOCK_BYPASS
(
BYPASS
(((BYPASS=
SDIO_ClockByss_Dib
|| \

	)

141 ((
BYPASS
=
SDIO_ClockByss_Eb
))

150 
	#SDIO_ClockPowSave_Dib
 ((
ut32_t
)0x00000000)

	)

151 
	#SDIO_ClockPowSave_Eb
 ((
ut32_t
)0x00000200)

	)

152 
	#IS_SDIO_CLOCK_POWER_SAVE
(
SAVE
(((SAVE=
SDIO_ClockPowSave_Dib
|| \

	)

153 ((
SAVE
=
SDIO_ClockPowSave_Eb
))

162 
	#SDIO_BusWide_1b
 ((
ut32_t
)0x00000000)

	)

163 
	#SDIO_BusWide_4b
 ((
ut32_t
)0x00000800)

	)

164 
	#SDIO_BusWide_8b
 ((
ut32_t
)0x00001000)

	)

165 
	#IS_SDIO_BUS_WIDE
(
WIDE
(((WIDE=
SDIO_BusWide_1b
|| ((WIDE=
SDIO_BusWide_4b
|| \

	)

166 ((
WIDE
=
SDIO_BusWide_8b
))

176 
	#SDIO_HdweFlowCڌ_Dib
 ((
ut32_t
)0x00000000)

	)

177 
	#SDIO_HdweFlowCڌ_Eb
 ((
ut32_t
)0x00004000)

	)

178 
	#IS_SDIO_HARDWARE_FLOW_CONTROL
(
CONTROL
(((CONTROL=
SDIO_HdweFlowCڌ_Dib
|| \

	)

179 ((
CONTROL
=
SDIO_HdweFlowCڌ_Eb
))

188 
	#SDIO_PowS_OFF
 ((
ut32_t
)0x00000000)

	)

189 
	#SDIO_PowS_ON
 ((
ut32_t
)0x00000003)

	)

190 
	#IS_SDIO_POWER_STATE
(
STATE
(((STATE=
SDIO_PowS_OFF
|| ((STATE=
SDIO_PowS_ON
))

	)

200 
	#SDIO_IT_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

201 
	#SDIO_IT_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

202 
	#SDIO_IT_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

203 
	#SDIO_IT_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

204 
	#SDIO_IT_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

205 
	#SDIO_IT_RXOVERR
 ((
ut32_t
)0x00000020)

	)

206 
	#SDIO_IT_CMDREND
 ((
ut32_t
)0x00000040)

	)

207 
	#SDIO_IT_CMDSENT
 ((
ut32_t
)0x00000080)

	)

208 
	#SDIO_IT_DATAEND
 ((
ut32_t
)0x00000100)

	)

209 
	#SDIO_IT_STBITERR
 ((
ut32_t
)0x00000200)

	)

210 
	#SDIO_IT_DBCKEND
 ((
ut32_t
)0x00000400)

	)

211 
	#SDIO_IT_CMDACT
 ((
ut32_t
)0x00000800)

	)

212 
	#SDIO_IT_TXACT
 ((
ut32_t
)0x00001000)

	)

213 
	#SDIO_IT_RXACT
 ((
ut32_t
)0x00002000)

	)

214 
	#SDIO_IT_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

215 
	#SDIO_IT_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

216 
	#SDIO_IT_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

217 
	#SDIO_IT_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

218 
	#SDIO_IT_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

219 
	#SDIO_IT_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

220 
	#SDIO_IT_TXDAVL
 ((
ut32_t
)0x00100000)

	)

221 
	#SDIO_IT_RXDAVL
 ((
ut32_t
)0x00200000)

	)

222 
	#SDIO_IT_SDIOIT
 ((
ut32_t
)0x00400000)

	)

223 
	#SDIO_IT_CEATAEND
 ((
ut32_t
)0x00800000)

	)

224 
	#IS_SDIO_IT
(
IT
((((IT& (
ut32_t
)0xFF000000=0x00&& ((IT!(ut32_t)0x00))

	)

233 
	#IS_SDIO_CMD_INDEX
(
INDEX
((INDEX< 0x40)

	)

242 
	#SDIO_Reڣ_No
 ((
ut32_t
)0x00000000)

	)

243 
	#SDIO_Reڣ_Sht
 ((
ut32_t
)0x00000040)

	)

244 
	#SDIO_Reڣ_Lg
 ((
ut32_t
)0x000000C0)

	)

245 
	#IS_SDIO_RESPONSE
(
RESPONSE
(((RESPONSE=
SDIO_Reڣ_No
|| \

	)

246 ((
RESPONSE
=
SDIO_Reڣ_Sht
) || \

247 ((
RESPONSE
=
SDIO_Reڣ_Lg
))

256 
	#SDIO_Wa_No
 ((
ut32_t
)0x00000000

	)

257 
	#SDIO_Wa_IT
 ((
ut32_t
)0x00000100

	)

258 
	#SDIO_Wa_Pd
 ((
ut32_t
)0x00000200

	)

259 
	#IS_SDIO_WAIT
(
WAIT
(((WAIT=
SDIO_Wa_No
|| ((WAIT=
SDIO_Wa_IT
|| \

	)

260 ((
WAIT
=
SDIO_Wa_Pd
))

269 
	#SDIO_CPSM_Dib
 ((
ut32_t
)0x00000000)

	)

270 
	#SDIO_CPSM_Eb
 ((
ut32_t
)0x00000400)

	)

271 
	#IS_SDIO_CPSM
(
CPSM
(((CPSM=
SDIO_CPSM_Eb
|| ((CPSM=
SDIO_CPSM_Dib
))

	)

280 
	#SDIO_RESP1
 ((
ut32_t
)0x00000000)

	)

281 
	#SDIO_RESP2
 ((
ut32_t
)0x00000004)

	)

282 
	#SDIO_RESP3
 ((
ut32_t
)0x00000008)

	)

283 
	#SDIO_RESP4
 ((
ut32_t
)0x0000000C)

	)

284 
	#IS_SDIO_RESP
(
RESP
(((RESP=
SDIO_RESP1
|| ((RESP=
SDIO_RESP2
|| \

	)

285 ((
RESP
=
SDIO_RESP3
|| ((RESP=
SDIO_RESP4
))

294 
	#IS_SDIO_DATA_LENGTH
(
LENGTH
((LENGTH<0x01FFFFFF)

	)

303 
	#SDIO_DaBlockSize_1b
 ((
ut32_t
)0x00000000)

	)

304 
	#SDIO_DaBlockSize_2b
 ((
ut32_t
)0x00000010)

	)

305 
	#SDIO_DaBlockSize_4b
 ((
ut32_t
)0x00000020)

	)

306 
	#SDIO_DaBlockSize_8b
 ((
ut32_t
)0x00000030)

	)

307 
	#SDIO_DaBlockSize_16b
 ((
ut32_t
)0x00000040)

	)

308 
	#SDIO_DaBlockSize_32b
 ((
ut32_t
)0x00000050)

	)

309 
	#SDIO_DaBlockSize_64b
 ((
ut32_t
)0x00000060)

	)

310 
	#SDIO_DaBlockSize_128b
 ((
ut32_t
)0x00000070)

	)

311 
	#SDIO_DaBlockSize_256b
 ((
ut32_t
)0x00000080)

	)

312 
	#SDIO_DaBlockSize_512b
 ((
ut32_t
)0x00000090)

	)

313 
	#SDIO_DaBlockSize_1024b
 ((
ut32_t
)0x000000A0)

	)

314 
	#SDIO_DaBlockSize_2048b
 ((
ut32_t
)0x000000B0)

	)

315 
	#SDIO_DaBlockSize_4096b
 ((
ut32_t
)0x000000C0)

	)

316 
	#SDIO_DaBlockSize_8192b
 ((
ut32_t
)0x000000D0)

	)

317 
	#SDIO_DaBlockSize_16384b
 ((
ut32_t
)0x000000E0)

	)

318 
	#IS_SDIO_BLOCK_SIZE
(
SIZE
(((SIZE=
SDIO_DaBlockSize_1b
|| \

	)

319 ((
SIZE
=
SDIO_DaBlockSize_2b
) || \

320 ((
SIZE
=
SDIO_DaBlockSize_4b
) || \

321 ((
SIZE
=
SDIO_DaBlockSize_8b
) || \

322 ((
SIZE
=
SDIO_DaBlockSize_16b
) || \

323 ((
SIZE
=
SDIO_DaBlockSize_32b
) || \

324 ((
SIZE
=
SDIO_DaBlockSize_64b
) || \

325 ((
SIZE
=
SDIO_DaBlockSize_128b
) || \

326 ((
SIZE
=
SDIO_DaBlockSize_256b
) || \

327 ((
SIZE
=
SDIO_DaBlockSize_512b
) || \

328 ((
SIZE
=
SDIO_DaBlockSize_1024b
) || \

329 ((
SIZE
=
SDIO_DaBlockSize_2048b
) || \

330 ((
SIZE
=
SDIO_DaBlockSize_4096b
) || \

331 ((
SIZE
=
SDIO_DaBlockSize_8192b
) || \

332 ((
SIZE
=
SDIO_DaBlockSize_16384b
))

341 
	#SDIO_TnsrD_ToCd
 ((
ut32_t
)0x00000000)

	)

342 
	#SDIO_TnsrD_ToSDIO
 ((
ut32_t
)0x00000002)

	)

343 
	#IS_SDIO_TRANSFER_DIR
(
DIR
(((DIR=
SDIO_TnsrD_ToCd
|| \

	)

344 ((
DIR
=
SDIO_TnsrD_ToSDIO
))

353 
	#SDIO_TnsrMode_Block
 ((
ut32_t
)0x00000000)

	)

354 
	#SDIO_TnsrMode_Sm
 ((
ut32_t
)0x00000004)

	)

355 
	#IS_SDIO_TRANSFER_MODE
(
MODE
(((MODE=
SDIO_TnsrMode_Sm
|| \

	)

356 ((
MODE
=
SDIO_TnsrMode_Block
))

365 
	#SDIO_DPSM_Dib
 ((
ut32_t
)0x00000000)

	)

366 
	#SDIO_DPSM_Eb
 ((
ut32_t
)0x00000001)

	)

367 
	#IS_SDIO_DPSM
(
DPSM
(((DPSM=
SDIO_DPSM_Eb
|| ((DPSM=
SDIO_DPSM_Dib
))

	)

376 
	#SDIO_FLAG_CCRCFAIL
 ((
ut32_t
)0x00000001)

	)

377 
	#SDIO_FLAG_DCRCFAIL
 ((
ut32_t
)0x00000002)

	)

378 
	#SDIO_FLAG_CTIMEOUT
 ((
ut32_t
)0x00000004)

	)

379 
	#SDIO_FLAG_DTIMEOUT
 ((
ut32_t
)0x00000008)

	)

380 
	#SDIO_FLAG_TXUNDERR
 ((
ut32_t
)0x00000010)

	)

381 
	#SDIO_FLAG_RXOVERR
 ((
ut32_t
)0x00000020)

	)

382 
	#SDIO_FLAG_CMDREND
 ((
ut32_t
)0x00000040)

	)

383 
	#SDIO_FLAG_CMDSENT
 ((
ut32_t
)0x00000080)

	)

384 
	#SDIO_FLAG_DATAEND
 ((
ut32_t
)0x00000100)

	)

385 
	#SDIO_FLAG_STBITERR
 ((
ut32_t
)0x00000200)

	)

386 
	#SDIO_FLAG_DBCKEND
 ((
ut32_t
)0x00000400)

	)

387 
	#SDIO_FLAG_CMDACT
 ((
ut32_t
)0x00000800)

	)

388 
	#SDIO_FLAG_TXACT
 ((
ut32_t
)0x00001000)

	)

389 
	#SDIO_FLAG_RXACT
 ((
ut32_t
)0x00002000)

	)

390 
	#SDIO_FLAG_TXFIFOHE
 ((
ut32_t
)0x00004000)

	)

391 
	#SDIO_FLAG_RXFIFOHF
 ((
ut32_t
)0x00008000)

	)

392 
	#SDIO_FLAG_TXFIFOF
 ((
ut32_t
)0x00010000)

	)

393 
	#SDIO_FLAG_RXFIFOF
 ((
ut32_t
)0x00020000)

	)

394 
	#SDIO_FLAG_TXFIFOE
 ((
ut32_t
)0x00040000)

	)

395 
	#SDIO_FLAG_RXFIFOE
 ((
ut32_t
)0x00080000)

	)

396 
	#SDIO_FLAG_TXDAVL
 ((
ut32_t
)0x00100000)

	)

397 
	#SDIO_FLAG_RXDAVL
 ((
ut32_t
)0x00200000)

	)

398 
	#SDIO_FLAG_SDIOIT
 ((
ut32_t
)0x00400000)

	)

399 
	#SDIO_FLAG_CEATAEND
 ((
ut32_t
)0x00800000)

	)

400 
	#IS_SDIO_FLAG
(
FLAG
(((FLAG=
SDIO_FLAG_CCRCFAIL
|| \

	)

401 ((
FLAG
=
SDIO_FLAG_DCRCFAIL
) || \

402 ((
FLAG
=
SDIO_FLAG_CTIMEOUT
) || \

403 ((
FLAG
=
SDIO_FLAG_DTIMEOUT
) || \

404 ((
FLAG
=
SDIO_FLAG_TXUNDERR
) || \

405 ((
FLAG
=
SDIO_FLAG_RXOVERR
) || \

406 ((
FLAG
=
SDIO_FLAG_CMDREND
) || \

407 ((
FLAG
=
SDIO_FLAG_CMDSENT
) || \

408 ((
FLAG
=
SDIO_FLAG_DATAEND
) || \

409 ((
FLAG
=
SDIO_FLAG_STBITERR
) || \

410 ((
FLAG
=
SDIO_FLAG_DBCKEND
) || \

411 ((
FLAG
=
SDIO_FLAG_CMDACT
) || \

412 ((
FLAG
=
SDIO_FLAG_TXACT
) || \

413 ((
FLAG
=
SDIO_FLAG_RXACT
) || \

414 ((
FLAG
=
SDIO_FLAG_TXFIFOHE
) || \

415 ((
FLAG
=
SDIO_FLAG_RXFIFOHF
) || \

416 ((
FLAG
=
SDIO_FLAG_TXFIFOF
) || \

417 ((
FLAG
=
SDIO_FLAG_RXFIFOF
) || \

418 ((
FLAG
=
SDIO_FLAG_TXFIFOE
) || \

419 ((
FLAG
=
SDIO_FLAG_RXFIFOE
) || \

420 ((
FLAG
=
SDIO_FLAG_TXDAVL
) || \

421 ((
FLAG
=
SDIO_FLAG_RXDAVL
) || \

422 ((
FLAG
=
SDIO_FLAG_SDIOIT
) || \

423 ((
FLAG
=
SDIO_FLAG_CEATAEND
))

425 
	#IS_SDIO_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut32_t
)0xFF3FF800=0x00&& ((FLAG!(ut32_t)0x00))

	)

427 
	#IS_SDIO_GET_IT
(
IT
(((IT=
SDIO_IT_CCRCFAIL
|| \

	)

428 ((
IT
=
SDIO_IT_DCRCFAIL
) || \

429 ((
IT
=
SDIO_IT_CTIMEOUT
) || \

430 ((
IT
=
SDIO_IT_DTIMEOUT
) || \

431 ((
IT
=
SDIO_IT_TXUNDERR
) || \

432 ((
IT
=
SDIO_IT_RXOVERR
) || \

433 ((
IT
=
SDIO_IT_CMDREND
) || \

434 ((
IT
=
SDIO_IT_CMDSENT
) || \

435 ((
IT
=
SDIO_IT_DATAEND
) || \

436 ((
IT
=
SDIO_IT_STBITERR
) || \

437 ((
IT
=
SDIO_IT_DBCKEND
) || \

438 ((
IT
=
SDIO_IT_CMDACT
) || \

439 ((
IT
=
SDIO_IT_TXACT
) || \

440 ((
IT
=
SDIO_IT_RXACT
) || \

441 ((
IT
=
SDIO_IT_TXFIFOHE
) || \

442 ((
IT
=
SDIO_IT_RXFIFOHF
) || \

443 ((
IT
=
SDIO_IT_TXFIFOF
) || \

444 ((
IT
=
SDIO_IT_RXFIFOF
) || \

445 ((
IT
=
SDIO_IT_TXFIFOE
) || \

446 ((
IT
=
SDIO_IT_RXFIFOE
) || \

447 ((
IT
=
SDIO_IT_TXDAVL
) || \

448 ((
IT
=
SDIO_IT_RXDAVL
) || \

449 ((
IT
=
SDIO_IT_SDIOIT
) || \

450 ((
IT
=
SDIO_IT_CEATAEND
))

452 
	#IS_SDIO_CLEAR_IT
(
IT
((((IT& (
ut32_t
)0xFF3FF800=0x00&& ((IT!(ut32_t)0x00))

	)

462 
	#SDIO_RdWaMode_DATA2
 ((
ut32_t
)0x00000000)

	)

463 
	#SDIO_RdWaMode_CLK
 ((
ut32_t
)0x00000001)

	)

464 
	#IS_SDIO_READWAIT_MODE
(
MODE
(((MODE=
SDIO_RdWaMode_CLK
|| \

	)

465 ((
MODE
=
SDIO_RdWaMode_DATA2
))

477 
SDIO_DeIn
();

480 
SDIO_In
(
SDIO_InTyDef
* 
SDIO_InSu
);

481 
SDIO_SuIn
(
SDIO_InTyDef
* 
SDIO_InSu
);

482 
SDIO_ClockCmd
(
FuniڮS
 
NewS
);

483 
SDIO_SPowS
(
ut32_t
 
SDIO_PowS
);

484 
ut32_t
 
SDIO_GPowS
();

487 
SDIO_SdCommd
(
SDIO_CmdInTyDef
 *
SDIO_CmdInSu
);

488 
SDIO_CmdSuIn
(
SDIO_CmdInTyDef
* 
SDIO_CmdInSu
);

489 
ut8_t
 
SDIO_GCommdReڣ
();

490 
ut32_t
 
SDIO_GReڣ
(ut32_
SDIO_RESP
);

493 
SDIO_DaCfig
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

494 
SDIO_DaSuIn
(
SDIO_DaInTyDef
* 
SDIO_DaInSu
);

495 
ut32_t
 
SDIO_GDaCou
();

496 
ut32_t
 
SDIO_RdDa
();

497 
SDIO_WreDa
(
ut32_t
 
Da
);

498 
ut32_t
 
SDIO_GFIFOCou
();

501 
SDIO_SSDIORdWa
(
FuniڮS
 
NewS
);

502 
SDIO_StSDIORdWa
(
FuniڮS
 
NewS
);

503 
SDIO_SSDIORdWaMode
(
ut32_t
 
SDIO_RdWaMode
);

504 
SDIO_SSDIOOti
(
FuniڮS
 
NewS
);

505 
SDIO_SdSDIOSudCmd
(
FuniڮS
 
NewS
);

508 
SDIO_CommdComiCmd
(
FuniڮS
 
NewS
);

509 
SDIO_CEATAITCmd
(
FuniڮS
 
NewS
);

510 
SDIO_SdCEATACmd
(
FuniڮS
 
NewS
);

513 
SDIO_DMACmd
(
FuniڮS
 
NewS
);

516 
SDIO_ITCfig
(
ut32_t
 
SDIO_IT
, 
FuniڮS
 
NewS
);

517 
FgStus
 
SDIO_GFgStus
(
ut32_t
 
SDIO_FLAG
);

518 
SDIO_CˬFg
(
ut32_t
 
SDIO_FLAG
);

519 
ITStus
 
SDIO_GITStus
(
ut32_t
 
SDIO_IT
);

520 
SDIO_CˬITPdgB
(
ut32_t
 
SDIO_IT
);

522 #ifde
__lulus


	@stm32f4xx_spi.h

30 #ide
__STM32F4xx_SPI_H


31 
	#__STM32F4xx_SPI_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut16_t
 
SPI_Dei
;

59 
ut16_t
 
SPI_Mode
;

62 
ut16_t
 
SPI_DaSize
;

65 
ut16_t
 
SPI_CPOL
;

68 
ut16_t
 
SPI_CPHA
;

71 
ut16_t
 
SPI_NSS
;

75 
ut16_t
 
SPI_BaudRePsr
;

81 
ut16_t
 
SPI_FB
;

84 
ut16_t
 
SPI_CRCPynoml
;

85 }
	tSPI_InTyDef
;

94 
ut16_t
 
I2S_Mode
;

97 
ut16_t
 
I2S_Sndd
;

100 
ut16_t
 
I2S_DaFm
;

103 
ut16_t
 
I2S_MCLKOuut
;

106 
ut32_t
 
I2S_AudioFq
;

109 
ut16_t
 
I2S_CPOL
;

111 }
	tI2S_InTyDef
;

119 
	#IS_SPI_ALL_PERIPH
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

120 ((
PERIPH
=
SPI2
) || \

121 ((
PERIPH
=
SPI3
) || \

122 ((
PERIPH
=
SPI4
) || \

123 ((
PERIPH
=
SPI5
) || \

124 ((
PERIPH
=
SPI6
))

126 
	#IS_SPI_ALL_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI1
|| \

	)

127 ((
PERIPH
=
SPI2
) || \

128 ((
PERIPH
=
SPI3
) || \

129 ((
PERIPH
=
SPI4
) || \

130 ((
PERIPH
=
SPI5
) || \

131 ((
PERIPH
=
SPI6
) || \

132 ((
PERIPH
=
I2S2ext
) || \

133 ((
PERIPH
=
I2S3ext
))

135 
	#IS_SPI_23_PERIPH
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

136 ((
PERIPH
=
SPI3
))

138 
	#IS_SPI_23_PERIPH_EXT
(
PERIPH
(((PERIPH=
SPI2
|| \

	)

139 ((
PERIPH
=
SPI3
) || \

140 ((
PERIPH
=
I2S2ext
) || \

141 ((
PERIPH
=
I2S3ext
))

143 
	#IS_I2S_EXT_PERIPH
(
PERIPH
(((PERIPH=
I2S2ext
|| \

	)

144 ((
PERIPH
=
I2S3ext
))

151 
	#SPI_Dei_2Les_FuDuex
 ((
ut16_t
)0x0000)

	)

152 
	#SPI_Dei_2Les_RxOy
 ((
ut16_t
)0x0400)

	)

153 
	#SPI_Dei_1Le_Rx
 ((
ut16_t
)0x8000)

	)

154 
	#SPI_Dei_1Le_Tx
 ((
ut16_t
)0xC000)

	)

155 
	#IS_SPI_DIRECTION_MODE
(
MODE
(((MODE=
SPI_Dei_2Les_FuDuex
|| \

	)

156 ((
MODE
=
SPI_Dei_2Les_RxOy
) || \

157 ((
MODE
=
SPI_Dei_1Le_Rx
) || \

158 ((
MODE
=
SPI_Dei_1Le_Tx
))

167 
	#SPI_Mode_Ma
 ((
ut16_t
)0x0104)

	)

168 
	#SPI_Mode_Sve
 ((
ut16_t
)0x0000)

	)

169 
	#IS_SPI_MODE
(
MODE
(((MODE=
SPI_Mode_Ma
|| \

	)

170 ((
MODE
=
SPI_Mode_Sve
))

179 
	#SPI_DaSize_16b
 ((
ut16_t
)0x0800)

	)

180 
	#SPI_DaSize_8b
 ((
ut16_t
)0x0000)

	)

181 
	#IS_SPI_DATASIZE
(
DATASIZE
(((DATASIZE=
SPI_DaSize_16b
|| \

	)

182 ((
DATASIZE
=
SPI_DaSize_8b
))

191 
	#SPI_CPOL_Low
 ((
ut16_t
)0x0000)

	)

192 
	#SPI_CPOL_High
 ((
ut16_t
)0x0002)

	)

193 
	#IS_SPI_CPOL
(
CPOL
(((CPOL=
SPI_CPOL_Low
|| \

	)

194 ((
CPOL
=
SPI_CPOL_High
))

203 
	#SPI_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

204 
	#SPI_CPHA_2Edge
 ((
ut16_t
)0x0001)

	)

205 
	#IS_SPI_CPHA
(
CPHA
(((CPHA=
SPI_CPHA_1Edge
|| \

	)

206 ((
CPHA
=
SPI_CPHA_2Edge
))

215 
	#SPI_NSS_So
 ((
ut16_t
)0x0200)

	)

216 
	#SPI_NSS_Hd
 ((
ut16_t
)0x0000)

	)

217 
	#IS_SPI_NSS
(
NSS
(((NSS=
SPI_NSS_So
|| \

	)

218 ((
NSS
=
SPI_NSS_Hd
))

227 
	#SPI_BaudRePsr_2
 ((
ut16_t
)0x0000)

	)

228 
	#SPI_BaudRePsr_4
 ((
ut16_t
)0x0008)

	)

229 
	#SPI_BaudRePsr_8
 ((
ut16_t
)0x0010)

	)

230 
	#SPI_BaudRePsr_16
 ((
ut16_t
)0x0018)

	)

231 
	#SPI_BaudRePsr_32
 ((
ut16_t
)0x0020)

	)

232 
	#SPI_BaudRePsr_64
 ((
ut16_t
)0x0028)

	)

233 
	#SPI_BaudRePsr_128
 ((
ut16_t
)0x0030)

	)

234 
	#SPI_BaudRePsr_256
 ((
ut16_t
)0x0038)

	)

235 
	#IS_SPI_BAUDRATE_PRESCALER
(
PRESCALER
(((PRESCALER=
SPI_BaudRePsr_2
|| \

	)

236 ((
PRESCALER
=
SPI_BaudRePsr_4
) || \

237 ((
PRESCALER
=
SPI_BaudRePsr_8
) || \

238 ((
PRESCALER
=
SPI_BaudRePsr_16
) || \

239 ((
PRESCALER
=
SPI_BaudRePsr_32
) || \

240 ((
PRESCALER
=
SPI_BaudRePsr_64
) || \

241 ((
PRESCALER
=
SPI_BaudRePsr_128
) || \

242 ((
PRESCALER
=
SPI_BaudRePsr_256
))

251 
	#SPI_FB_MSB
 ((
ut16_t
)0x0000)

	)

252 
	#SPI_FB_LSB
 ((
ut16_t
)0x0080)

	)

253 
	#IS_SPI_FIRST_BIT
(
BIT
(((BIT=
SPI_FB_MSB
|| \

	)

254 ((
BIT
=
SPI_FB_LSB
))

263 
	#I2S_Mode_SveTx
 ((
ut16_t
)0x0000)

	)

264 
	#I2S_Mode_SveRx
 ((
ut16_t
)0x0100)

	)

265 
	#I2S_Mode_MaTx
 ((
ut16_t
)0x0200)

	)

266 
	#I2S_Mode_MaRx
 ((
ut16_t
)0x0300)

	)

267 
	#IS_I2S_MODE
(
MODE
(((MODE=
I2S_Mode_SveTx
|| \

	)

268 ((
MODE
=
I2S_Mode_SveRx
) || \

269 ((
MODE
=
I2S_Mode_MaTx
)|| \

270 ((
MODE
=
I2S_Mode_MaRx
))

280 
	#I2S_Sndd_Phls
 ((
ut16_t
)0x0000)

	)

281 
	#I2S_Sndd_MSB
 ((
ut16_t
)0x0010)

	)

282 
	#I2S_Sndd_LSB
 ((
ut16_t
)0x0020)

	)

283 
	#I2S_Sndd_PCMSht
 ((
ut16_t
)0x0030)

	)

284 
	#I2S_Sndd_PCMLg
 ((
ut16_t
)0x00B0)

	)

285 
	#IS_I2S_STANDARD
(
STANDARD
(((STANDARD=
I2S_Sndd_Phls
|| \

	)

286 ((
STANDARD
=
I2S_Sndd_MSB
) || \

287 ((
STANDARD
=
I2S_Sndd_LSB
) || \

288 ((
STANDARD
=
I2S_Sndd_PCMSht
) || \

289 ((
STANDARD
=
I2S_Sndd_PCMLg
))

298 
	#I2S_DaFm_16b
 ((
ut16_t
)0x0000)

	)

299 
	#I2S_DaFm_16bexnded
 ((
ut16_t
)0x0001)

	)

300 
	#I2S_DaFm_24b
 ((
ut16_t
)0x0003)

	)

301 
	#I2S_DaFm_32b
 ((
ut16_t
)0x0005)

	)

302 
	#IS_I2S_DATA_FORMAT
(
FORMAT
(((FORMAT=
I2S_DaFm_16b
|| \

	)

303 ((
FORMAT
=
I2S_DaFm_16bexnded
) || \

304 ((
FORMAT
=
I2S_DaFm_24b
) || \

305 ((
FORMAT
=
I2S_DaFm_32b
))

314 
	#I2S_MCLKOuut_Eb
 ((
ut16_t
)0x0200)

	)

315 
	#I2S_MCLKOuut_Dib
 ((
ut16_t
)0x0000)

	)

316 
	#IS_I2S_MCLK_OUTPUT
(
OUTPUT
(((OUTPUT=
I2S_MCLKOuut_Eb
|| \

	)

317 ((
OUTPUT
=
I2S_MCLKOuut_Dib
))

326 
	#I2S_AudioFq_192k
 ((
ut32_t
)192000)

	)

327 
	#I2S_AudioFq_96k
 ((
ut32_t
)96000)

	)

328 
	#I2S_AudioFq_48k
 ((
ut32_t
)48000)

	)

329 
	#I2S_AudioFq_44k
 ((
ut32_t
)44100)

	)

330 
	#I2S_AudioFq_32k
 ((
ut32_t
)32000)

	)

331 
	#I2S_AudioFq_22k
 ((
ut32_t
)22050)

	)

332 
	#I2S_AudioFq_16k
 ((
ut32_t
)16000)

	)

333 
	#I2S_AudioFq_11k
 ((
ut32_t
)11025)

	)

334 
	#I2S_AudioFq_8k
 ((
ut32_t
)8000)

	)

335 
	#I2S_AudioFq_Deu
 ((
ut32_t
)2)

	)

337 
	#IS_I2S_AUDIO_FREQ
(
FREQ
((((FREQ>
I2S_AudioFq_8k
&& \

	)

338 ((
FREQ
<
I2S_AudioFq_192k
)) || \

339 ((
FREQ
=
I2S_AudioFq_Deu
))

348 
	#I2S_CPOL_Low
 ((
ut16_t
)0x0000)

	)

349 
	#I2S_CPOL_High
 ((
ut16_t
)0x0008)

	)

350 
	#IS_I2S_CPOL
(
CPOL
(((CPOL=
I2S_CPOL_Low
|| \

	)

351 ((
CPOL
=
I2S_CPOL_High
))

360 
	#SPI_I2S_DMAReq_Tx
 ((
ut16_t
)0x0002)

	)

361 
	#SPI_I2S_DMAReq_Rx
 ((
ut16_t
)0x0001)

	)

362 
	#IS_SPI_I2S_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFFFC=0x00&& ((DMAREQ!0x00))

	)

371 
	#SPI_NSSIlSo_S
 ((
ut16_t
)0x0100)

	)

372 
	#SPI_NSSIlSo_Ret
 ((
ut16_t
)0xFEFF)

	)

373 
	#IS_SPI_NSS_INTERNAL
(
INTERNAL
(((INTERNAL=
SPI_NSSIlSo_S
|| \

	)

374 ((
INTERNAL
=
SPI_NSSIlSo_Ret
))

383 
	#SPI_CRC_Tx
 ((
ut8_t
)0x00)

	)

384 
	#SPI_CRC_Rx
 ((
ut8_t
)0x01)

	)

385 
	#IS_SPI_CRC
(
CRC
(((CRC=
SPI_CRC_Tx
|| ((CRC=
SPI_CRC_Rx
))

	)

394 
	#SPI_Dei_Rx
 ((
ut16_t
)0xBFFF)

	)

395 
	#SPI_Dei_Tx
 ((
ut16_t
)0x4000)

	)

396 
	#IS_SPI_DIRECTION
(
DIRECTION
(((DIRECTION=
SPI_Dei_Rx
|| \

	)

397 ((
DIRECTION
=
SPI_Dei_Tx
))

406 
	#SPI_I2S_IT_TXE
 ((
ut8_t
)0x71)

	)

407 
	#SPI_I2S_IT_RXNE
 ((
ut8_t
)0x60)

	)

408 
	#SPI_I2S_IT_ERR
 ((
ut8_t
)0x50)

	)

409 
	#I2S_IT_UDR
 ((
ut8_t
)0x53)

	)

410 
	#SPI_I2S_IT_TIFRFE
 ((
ut8_t
)0x58)

	)

412 
	#IS_SPI_I2S_CONFIG_IT
(
IT
(((IT=
SPI_I2S_IT_TXE
|| \

	)

413 ((
IT
=
SPI_I2S_IT_RXNE
) || \

414 ((
IT
=
SPI_I2S_IT_ERR
))

416 
	#SPI_I2S_IT_OVR
 ((
ut8_t
)0x56)

	)

417 
	#SPI_IT_MODF
 ((
ut8_t
)0x55)

	)

418 
	#SPI_IT_CRCERR
 ((
ut8_t
)0x54)

	)

420 
	#IS_SPI_I2S_CLEAR_IT
(
IT
(((IT=
SPI_IT_CRCERR
))

	)

422 
	#IS_SPI_I2S_GET_IT
(
IT
(((IT=
SPI_I2S_IT_RXNE
)|| ((IT=
SPI_I2S_IT_TXE
|| \

	)

423 ((
IT
=
SPI_IT_CRCERR
|| ((IT=
SPI_IT_MODF
) || \

424 ((
IT
=
SPI_I2S_IT_OVR
|| ((IT=
I2S_IT_UDR
) ||\

425 ((
IT
=
SPI_I2S_IT_TIFRFE
))

434 
	#SPI_I2S_FLAG_RXNE
 ((
ut16_t
)0x0001)

	)

435 
	#SPI_I2S_FLAG_TXE
 ((
ut16_t
)0x0002)

	)

436 
	#I2S_FLAG_CHSIDE
 ((
ut16_t
)0x0004)

	)

437 
	#I2S_FLAG_UDR
 ((
ut16_t
)0x0008)

	)

438 
	#SPI_FLAG_CRCERR
 ((
ut16_t
)0x0010)

	)

439 
	#SPI_FLAG_MODF
 ((
ut16_t
)0x0020)

	)

440 
	#SPI_I2S_FLAG_OVR
 ((
ut16_t
)0x0040)

	)

441 
	#SPI_I2S_FLAG_BSY
 ((
ut16_t
)0x0080)

	)

442 
	#SPI_I2S_FLAG_TIFRFE
 ((
ut16_t
)0x0100)

	)

444 
	#IS_SPI_I2S_CLEAR_FLAG
(
FLAG
(((FLAG=
SPI_FLAG_CRCERR
))

	)

445 
	#IS_SPI_I2S_GET_FLAG
(
FLAG
(((FLAG=
SPI_I2S_FLAG_BSY
|| ((FLAG=
SPI_I2S_FLAG_OVR
|| \

	)

446 ((
FLAG
=
SPI_FLAG_MODF
|| ((FLAG=
SPI_FLAG_CRCERR
) || \

447 ((
FLAG
=
I2S_FLAG_UDR
|| ((FLAG=
I2S_FLAG_CHSIDE
) || \

448 ((
FLAG
=
SPI_I2S_FLAG_TXE
|| ((FLAG=
SPI_I2S_FLAG_RXNE
)|| \

449 ((
FLAG
=
SPI_I2S_FLAG_TIFRFE
))

458 
	#IS_SPI_CRC_POLYNOMIAL
(
POLYNOMIAL
((POLYNOMIAL>0x1)

	)

467 
	#SPI_DMAReq_Tx
 
SPI_I2S_DMAReq_Tx


	)

468 
	#SPI_DMAReq_Rx
 
SPI_I2S_DMAReq_Rx


	)

469 
	#SPI_IT_TXE
 
SPI_I2S_IT_TXE


	)

470 
	#SPI_IT_RXNE
 
SPI_I2S_IT_RXNE


	)

471 
	#SPI_IT_ERR
 
SPI_I2S_IT_ERR


	)

472 
	#SPI_IT_OVR
 
SPI_I2S_IT_OVR


	)

473 
	#SPI_FLAG_RXNE
 
SPI_I2S_FLAG_RXNE


	)

474 
	#SPI_FLAG_TXE
 
SPI_I2S_FLAG_TXE


	)

475 
	#SPI_FLAG_OVR
 
SPI_I2S_FLAG_OVR


	)

476 
	#SPI_FLAG_BSY
 
SPI_I2S_FLAG_BSY


	)

477 
	#SPI_DeIn
 
SPI_I2S_DeIn


	)

478 
	#SPI_ITCfig
 
SPI_I2S_ITCfig


	)

479 
	#SPI_DMACmd
 
SPI_I2S_DMACmd


	)

480 
	#SPI_SdDa
 
SPI_I2S_SdDa


	)

481 
	#SPI_ReiveDa
 
SPI_I2S_ReiveDa


	)

482 
	#SPI_GFgStus
 
SPI_I2S_GFgStus


	)

483 
	#SPI_CˬFg
 
SPI_I2S_CˬFg


	)

484 
	#SPI_GITStus
 
SPI_I2S_GITStus


	)

485 
	#SPI_CˬITPdgB
 
SPI_I2S_CˬITPdgB


	)

498 
SPI_I2S_DeIn
(
SPI_TyDef
* 
SPIx
);

501 
SPI_In
(
SPI_TyDef
* 
SPIx
, 
SPI_InTyDef
* 
SPI_InSu
);

502 
I2S_In
(
SPI_TyDef
* 
SPIx
, 
I2S_InTyDef
* 
I2S_InSu
);

503 
SPI_SuIn
(
SPI_InTyDef
* 
SPI_InSu
);

504 
I2S_SuIn
(
I2S_InTyDef
* 
I2S_InSu
);

505 
SPI_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

506 
I2S_Cmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

507 
SPI_DaSizeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_DaSize
);

508 
SPI_BiDeiڮLeCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_Dei
);

509 
SPI_NSSIlSoweCfig
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_NSSIlSo
);

510 
SPI_SSOuutCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

511 
SPI_TIModeCmd
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

513 
I2S_FuDuexCfig
(
SPI_TyDef
* 
I2Sxext
, 
I2S_InTyDef
* 
I2S_InSu
);

516 
SPI_I2S_SdDa
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
Da
);

517 
ut16_t
 
SPI_I2S_ReiveDa
(
SPI_TyDef
* 
SPIx
);

520 
SPI_CcuϋCRC
(
SPI_TyDef
* 
SPIx
, 
FuniڮS
 
NewS
);

521 
SPI_TnsmCRC
(
SPI_TyDef
* 
SPIx
);

522 
ut16_t
 
SPI_GCRC
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_CRC
);

523 
ut16_t
 
SPI_GCRCPynoml
(
SPI_TyDef
* 
SPIx
);

526 
SPI_I2S_DMACmd
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_DMAReq
, 
FuniڮS
 
NewS
);

529 
SPI_I2S_ITCfig
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
, 
FuniڮS
 
NewS
);

530 
FgStus
 
SPI_I2S_GFgStus
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

531 
SPI_I2S_CˬFg
(
SPI_TyDef
* 
SPIx
, 
ut16_t
 
SPI_I2S_FLAG
);

532 
ITStus
 
SPI_I2S_GITStus
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

533 
SPI_I2S_CˬITPdgB
(
SPI_TyDef
* 
SPIx
, 
ut8_t
 
SPI_I2S_IT
);

535 #ifde
__lulus


	@stm32f4xx_syscfg.h

30 #ide
__STM32F4xx_SYSCFG_H


31 
	#__STM32F4xx_SYSCFG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

58 
	#EXTI_PtSourGPIOA
 ((
ut8_t
)0x00)

	)

59 
	#EXTI_PtSourGPIOB
 ((
ut8_t
)0x01)

	)

60 
	#EXTI_PtSourGPIOC
 ((
ut8_t
)0x02)

	)

61 
	#EXTI_PtSourGPIOD
 ((
ut8_t
)0x03)

	)

62 
	#EXTI_PtSourGPIOE
 ((
ut8_t
)0x04)

	)

63 
	#EXTI_PtSourGPIOF
 ((
ut8_t
)0x05)

	)

64 
	#EXTI_PtSourGPIOG
 ((
ut8_t
)0x06)

	)

65 
	#EXTI_PtSourGPIOH
 ((
ut8_t
)0x07)

	)

66 
	#EXTI_PtSourGPIOI
 ((
ut8_t
)0x08)

	)

67 
	#EXTI_PtSourGPIOJ
 ((
ut8_t
)0x09)

	)

68 
	#EXTI_PtSourGPIOK
 ((
ut8_t
)0x0A)

	)

70 
	#IS_EXTI_PORT_SOURCE
(
PORTSOURCE
(((PORTSOURCE=
EXTI_PtSourGPIOA
|| \

	)

71 ((
PORTSOURCE
=
EXTI_PtSourGPIOB
) || \

72 ((
PORTSOURCE
=
EXTI_PtSourGPIOC
) || \

73 ((
PORTSOURCE
=
EXTI_PtSourGPIOD
) || \

74 ((
PORTSOURCE
=
EXTI_PtSourGPIOE
) || \

75 ((
PORTSOURCE
=
EXTI_PtSourGPIOF
) || \

76 ((
PORTSOURCE
=
EXTI_PtSourGPIOG
) || \

77 ((
PORTSOURCE
=
EXTI_PtSourGPIOH
) || \

78 ((
PORTSOURCE
=
EXTI_PtSourGPIOI
) || \

79 ((
PORTSOURCE
=
EXTI_PtSourGPIOJ
) || \

80 ((
PORTSOURCE
=
EXTI_PtSourGPIOK
))

90 
	#EXTI_PSour0
 ((
ut8_t
)0x00)

	)

91 
	#EXTI_PSour1
 ((
ut8_t
)0x01)

	)

92 
	#EXTI_PSour2
 ((
ut8_t
)0x02)

	)

93 
	#EXTI_PSour3
 ((
ut8_t
)0x03)

	)

94 
	#EXTI_PSour4
 ((
ut8_t
)0x04)

	)

95 
	#EXTI_PSour5
 ((
ut8_t
)0x05)

	)

96 
	#EXTI_PSour6
 ((
ut8_t
)0x06)

	)

97 
	#EXTI_PSour7
 ((
ut8_t
)0x07)

	)

98 
	#EXTI_PSour8
 ((
ut8_t
)0x08)

	)

99 
	#EXTI_PSour9
 ((
ut8_t
)0x09)

	)

100 
	#EXTI_PSour10
 ((
ut8_t
)0x0A)

	)

101 
	#EXTI_PSour11
 ((
ut8_t
)0x0B)

	)

102 
	#EXTI_PSour12
 ((
ut8_t
)0x0C)

	)

103 
	#EXTI_PSour13
 ((
ut8_t
)0x0D)

	)

104 
	#EXTI_PSour14
 ((
ut8_t
)0x0E)

	)

105 
	#EXTI_PSour15
 ((
ut8_t
)0x0F)

	)

106 
	#IS_EXTI_PIN_SOURCE
(
PINSOURCE
(((PINSOURCE=
EXTI_PSour0
|| \

	)

107 ((
PINSOURCE
=
EXTI_PSour1
) || \

108 ((
PINSOURCE
=
EXTI_PSour2
) || \

109 ((
PINSOURCE
=
EXTI_PSour3
) || \

110 ((
PINSOURCE
=
EXTI_PSour4
) || \

111 ((
PINSOURCE
=
EXTI_PSour5
) || \

112 ((
PINSOURCE
=
EXTI_PSour6
) || \

113 ((
PINSOURCE
=
EXTI_PSour7
) || \

114 ((
PINSOURCE
=
EXTI_PSour8
) || \

115 ((
PINSOURCE
=
EXTI_PSour9
) || \

116 ((
PINSOURCE
=
EXTI_PSour10
) || \

117 ((
PINSOURCE
=
EXTI_PSour11
) || \

118 ((
PINSOURCE
=
EXTI_PSour12
) || \

119 ((
PINSOURCE
=
EXTI_PSour13
) || \

120 ((
PINSOURCE
=
EXTI_PSour14
) || \

121 ((
PINSOURCE
=
EXTI_PSour15
))

130 
	#SYSCFG_MemyRem_Fsh
 ((
ut8_t
)0x00)

	)

131 
	#SYSCFG_MemyRem_SyemFsh
 ((
ut8_t
)0x01)

	)

132 
	#SYSCFG_MemyRem_SRAM
 ((
ut8_t
)0x03)

	)

133 
	#SYSCFG_MemyRem_SDRAM
 ((
ut8_t
)0x04)

	)

135 #i
defed
 (
STM32F40_41xxx
)

136 
	#SYSCFG_MemyRem_FSMC
 ((
ut8_t
)0x02)

	)

139 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

140 
	#SYSCFG_MemyRem_FMC
 ((
ut8_t
)0x02)

	)

143 #i
defed
 (
STM32F40_41xxx
)

144 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

145 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

146 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

147 ((
REMAP
=
SYSCFG_MemyRem_FSMC
))

150 #i
defed
 (
STM32F401xx
|| defed (
STM32F411xE
)

151 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

152 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

153 ((
REMAP
=
SYSCFG_MemyRem_SRAM
))

156 #i
defed
 (
STM32F427_437xx
|| defed (
STM32F429_439xx
)

157 
	#IS_SYSCFG_MEMORY_REMAP_CONFING
(
REMAP
(((REMAP=
SYSCFG_MemyRem_Fsh
|| \

	)

158 ((
REMAP
=
SYSCFG_MemyRem_SyemFsh
) || \

159 ((
REMAP
=
SYSCFG_MemyRem_SRAM
) || \

160 ((
REMAP
=
SYSCFG_MemyRem_SDRAM
) || \

161 ((
REMAP
=
SYSCFG_MemyRem_FMC
))

172 
	#SYSCFG_ETH_MedI_MII
 ((
ut32_t
)0x00000000)

	)

173 
	#SYSCFG_ETH_MedI_RMII
 ((
ut32_t
)0x00000001)

	)

175 
	#IS_SYSCFG_ETH_MEDIA_INTERFACE
(
INTERFACE
(((INTERFACE=
SYSCFG_ETH_MedI_MII
|| \

	)

176 ((
INTERFACE
=
SYSCFG_ETH_MedI_RMII
))

188 
SYSCFG_DeIn
();

189 
SYSCFG_MemyRemCfig
(
ut8_t
 
SYSCFG_MemyRem
);

190 
SYSCFG_MemySwpgBk
(
FuniڮS
 
NewS
);

191 
SYSCFG_EXTILeCfig
(
ut8_t
 
EXTI_PtSourGPIOx
, ut8_
EXTI_PSourx
);

192 
SYSCFG_ETH_MedICfig
(
ut32_t
 
SYSCFG_ETH_MedI
);

193 
SYSCFG_ComntiClCmd
(
FuniڮS
 
NewS
);

194 
FgStus
 
SYSCFG_GComntiClStus
();

196 #ifde
__lulus


	@stm32f4xx_tim.h

30 #ide
__STM32F4xx_TIM_H


31 
	#__STM32F4xx_TIM_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

57 
ut16_t
 
TIM_Psr
;

60 
ut16_t
 
TIM_CouMode
;

63 
ut32_t
 
TIM_Piod
;

67 
ut16_t
 
TIM_ClockDivisi
;

70 
ut8_t
 
TIM_RiCou
;

78 } 
	tTIM_TimeBaInTyDef
;

86 
ut16_t
 
TIM_OCMode
;

89 
ut16_t
 
TIM_OuutS
;

92 
ut16_t
 
TIM_OuutNS
;

96 
ut32_t
 
TIM_Pul
;

99 
ut16_t
 
TIM_OCPެy
;

102 
ut16_t
 
TIM_OCNPެy
;

106 
ut16_t
 
TIM_OCIdS
;

110 
ut16_t
 
TIM_OCNIdS
;

113 } 
	tTIM_OCInTyDef
;

122 
ut16_t
 
TIM_Chl
;

125 
ut16_t
 
TIM_ICPެy
;

128 
ut16_t
 
TIM_ICSei
;

131 
ut16_t
 
TIM_ICPsr
;

134 
ut16_t
 
TIM_ICFr
;

136 } 
	tTIM_ICInTyDef
;

146 
ut16_t
 
TIM_OSSRS
;

149 
ut16_t
 
TIM_OSSIS
;

152 
ut16_t
 
TIM_LOCKLev
;

155 
ut16_t
 
TIM_DdTime
;

159 
ut16_t
 
TIM_Bak
;

162 
ut16_t
 
TIM_BakPެy
;

165 
ut16_t
 
TIM_AutomicOuut
;

167 } 
	tTIM_BDTRInTyDef
;

175 
	#IS_TIM_ALL_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

176 ((
PERIPH
=
TIM2
) || \

177 ((
PERIPH
=
TIM3
) || \

178 ((
PERIPH
=
TIM4
) || \

179 ((
PERIPH
=
TIM5
) || \

180 ((
PERIPH
=
TIM6
) || \

181 ((
PERIPH
=
TIM7
) || \

182 ((
PERIPH
=
TIM8
) || \

183 ((
PERIPH
=
TIM9
) || \

184 ((
PERIPH
=
TIM10
) || \

185 ((
PERIPH
=
TIM11
) || \

186 ((
PERIPH
=
TIM12
) || \

187 (((
PERIPH
=
TIM13
) || \

188 ((
PERIPH
=
TIM14
)))

190 
	#IS_TIM_LIST1_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

191 ((
PERIPH
=
TIM2
) || \

192 ((
PERIPH
=
TIM3
) || \

193 ((
PERIPH
=
TIM4
) || \

194 ((
PERIPH
=
TIM5
) || \

195 ((
PERIPH
=
TIM8
) || \

196 ((
PERIPH
=
TIM9
) || \

197 ((
PERIPH
=
TIM10
) || \

198 ((
PERIPH
=
TIM11
) || \

199 ((
PERIPH
=
TIM12
) || \

200 ((
PERIPH
=
TIM13
) || \

201 ((
PERIPH
=
TIM14
))

204 
	#IS_TIM_LIST2_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

205 ((
PERIPH
=
TIM2
) || \

206 ((
PERIPH
=
TIM3
) || \

207 ((
PERIPH
=
TIM4
) || \

208 ((
PERIPH
=
TIM5
) || \

209 ((
PERIPH
=
TIM8
) || \

210 ((
PERIPH
=
TIM9
) || \

211 ((
PERIPH
=
TIM12
))

213 
	#IS_TIM_LIST3_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

214 ((
PERIPH
=
TIM2
) || \

215 ((
PERIPH
=
TIM3
) || \

216 ((
PERIPH
=
TIM4
) || \

217 ((
PERIPH
=
TIM5
) || \

218 ((
PERIPH
=
TIM8
))

220 
	#IS_TIM_LIST4_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

221 ((
PERIPH
=
TIM8
))

223 
	#IS_TIM_LIST5_PERIPH
(
PERIPH
(((PERIPH=
TIM1
|| \

	)

224 ((
PERIPH
=
TIM2
) || \

225 ((
PERIPH
=
TIM3
) || \

226 ((
PERIPH
=
TIM4
) || \

227 ((
PERIPH
=
TIM5
) || \

228 ((
PERIPH
=
TIM6
) || \

229 ((
PERIPH
=
TIM7
) || \

230 ((
PERIPH
=
TIM8
))

232 
	#IS_TIM_LIST6_PERIPH
(
TIMx
)(((TIMx=
TIM2
|| \

	)

233 ((
TIMx
=
TIM5
) || \

234 ((
TIMx
=
TIM11
))

240 
	#TIM_OCMode_Timg
 ((
ut16_t
)0x0000)

	)

241 
	#TIM_OCMode_Aive
 ((
ut16_t
)0x0010)

	)

242 
	#TIM_OCMode_Iive
 ((
ut16_t
)0x0020)

	)

243 
	#TIM_OCMode_Togg
 ((
ut16_t
)0x0030)

	)

244 
	#TIM_OCMode_PWM1
 ((
ut16_t
)0x0060)

	)

245 
	#TIM_OCMode_PWM2
 ((
ut16_t
)0x0070)

	)

246 
	#IS_TIM_OC_MODE
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

247 ((
MODE
=
TIM_OCMode_Aive
) || \

248 ((
MODE
=
TIM_OCMode_Iive
) || \

249 ((
MODE
=
TIM_OCMode_Togg
)|| \

250 ((
MODE
=
TIM_OCMode_PWM1
) || \

251 ((
MODE
=
TIM_OCMode_PWM2
))

252 
	#IS_TIM_OCM
(
MODE
(((MODE=
TIM_OCMode_Timg
|| \

	)

253 ((
MODE
=
TIM_OCMode_Aive
) || \

254 ((
MODE
=
TIM_OCMode_Iive
) || \

255 ((
MODE
=
TIM_OCMode_Togg
)|| \

256 ((
MODE
=
TIM_OCMode_PWM1
) || \

257 ((
MODE
=
TIM_OCMode_PWM2
) || \

258 ((
MODE
=
TIM_FdAi_Aive
) || \

259 ((
MODE
=
TIM_FdAi_InAive
))

268 
	#TIM_OPMode_Sg
 ((
ut16_t
)0x0008)

	)

269 
	#TIM_OPMode_Rive
 ((
ut16_t
)0x0000)

	)

270 
	#IS_TIM_OPM_MODE
(
MODE
(((MODE=
TIM_OPMode_Sg
|| \

	)

271 ((
MODE
=
TIM_OPMode_Rive
))

280 
	#TIM_Chl_1
 ((
ut16_t
)0x0000)

	)

281 
	#TIM_Chl_2
 ((
ut16_t
)0x0004)

	)

282 
	#TIM_Chl_3
 ((
ut16_t
)0x0008)

	)

283 
	#TIM_Chl_4
 ((
ut16_t
)0x000C)

	)

285 
	#IS_TIM_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

286 ((
CHANNEL
=
TIM_Chl_2
) || \

287 ((
CHANNEL
=
TIM_Chl_3
) || \

288 ((
CHANNEL
=
TIM_Chl_4
))

290 
	#IS_TIM_PWMI_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

291 ((
CHANNEL
=
TIM_Chl_2
))

292 
	#IS_TIM_COMPLEMENTARY_CHANNEL
(
CHANNEL
(((CHANNEL=
TIM_Chl_1
|| \

	)

293 ((
CHANNEL
=
TIM_Chl_2
) || \

294 ((
CHANNEL
=
TIM_Chl_3
))

303 
	#TIM_CKD_DIV1
 ((
ut16_t
)0x0000)

	)

304 
	#TIM_CKD_DIV2
 ((
ut16_t
)0x0100)

	)

305 
	#TIM_CKD_DIV4
 ((
ut16_t
)0x0200)

	)

306 
	#IS_TIM_CKD_DIV
(
DIV
(((DIV=
TIM_CKD_DIV1
|| \

	)

307 ((
DIV
=
TIM_CKD_DIV2
) || \

308 ((
DIV
=
TIM_CKD_DIV4
))

317 
	#TIM_CouMode_Up
 ((
ut16_t
)0x0000)

	)

318 
	#TIM_CouMode_Down
 ((
ut16_t
)0x0010)

	)

319 
	#TIM_CouMode_CrAligd1
 ((
ut16_t
)0x0020)

	)

320 
	#TIM_CouMode_CrAligd2
 ((
ut16_t
)0x0040)

	)

321 
	#TIM_CouMode_CrAligd3
 ((
ut16_t
)0x0060)

	)

322 
	#IS_TIM_COUNTER_MODE
(
MODE
(((MODE=
TIM_CouMode_Up
|| \

	)

323 ((
MODE
=
TIM_CouMode_Down
) || \

324 ((
MODE
=
TIM_CouMode_CrAligd1
) || \

325 ((
MODE
=
TIM_CouMode_CrAligd2
) || \

326 ((
MODE
=
TIM_CouMode_CrAligd3
))

335 
	#TIM_OCPެy_High
 ((
ut16_t
)0x0000)

	)

336 
	#TIM_OCPެy_Low
 ((
ut16_t
)0x0002)

	)

337 
	#IS_TIM_OC_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCPެy_High
|| \

	)

338 ((
POLARITY
=
TIM_OCPެy_Low
))

347 
	#TIM_OCNPެy_High
 ((
ut16_t
)0x0000)

	)

348 
	#TIM_OCNPެy_Low
 ((
ut16_t
)0x0008)

	)

349 
	#IS_TIM_OCN_POLARITY
(
POLARITY
(((POLARITY=
TIM_OCNPެy_High
|| \

	)

350 ((
POLARITY
=
TIM_OCNPެy_Low
))

359 
	#TIM_OuutS_Dib
 ((
ut16_t
)0x0000)

	)

360 
	#TIM_OuutS_Eb
 ((
ut16_t
)0x0001)

	)

361 
	#IS_TIM_OUTPUT_STATE
(
STATE
(((STATE=
TIM_OuutS_Dib
|| \

	)

362 ((
STATE
=
TIM_OuutS_Eb
))

371 
	#TIM_OuutNS_Dib
 ((
ut16_t
)0x0000)

	)

372 
	#TIM_OuutNS_Eb
 ((
ut16_t
)0x0004)

	)

373 
	#IS_TIM_OUTPUTN_STATE
(
STATE
(((STATE=
TIM_OuutNS_Dib
|| \

	)

374 ((
STATE
=
TIM_OuutNS_Eb
))

383 
	#TIM_CCx_Eb
 ((
ut16_t
)0x0001)

	)

384 
	#TIM_CCx_Dib
 ((
ut16_t
)0x0000)

	)

385 
	#IS_TIM_CCX
(
CCX
(((CCX=
TIM_CCx_Eb
|| \

	)

386 ((
CCX
=
TIM_CCx_Dib
))

395 
	#TIM_CCxN_Eb
 ((
ut16_t
)0x0004)

	)

396 
	#TIM_CCxN_Dib
 ((
ut16_t
)0x0000)

	)

397 
	#IS_TIM_CCXN
(
CCXN
(((CCXN=
TIM_CCxN_Eb
|| \

	)

398 ((
CCXN
=
TIM_CCxN_Dib
))

407 
	#TIM_Bak_Eb
 ((
ut16_t
)0x1000)

	)

408 
	#TIM_Bak_Dib
 ((
ut16_t
)0x0000)

	)

409 
	#IS_TIM_BREAK_STATE
(
STATE
(((STATE=
TIM_Bak_Eb
|| \

	)

410 ((
STATE
=
TIM_Bak_Dib
))

419 
	#TIM_BakPެy_Low
 ((
ut16_t
)0x0000)

	)

420 
	#TIM_BakPެy_High
 ((
ut16_t
)0x2000)

	)

421 
	#IS_TIM_BREAK_POLARITY
(
POLARITY
(((POLARITY=
TIM_BakPެy_Low
|| \

	)

422 ((
POLARITY
=
TIM_BakPެy_High
))

431 
	#TIM_AutomicOuut_Eb
 ((
ut16_t
)0x4000)

	)

432 
	#TIM_AutomicOuut_Dib
 ((
ut16_t
)0x0000)

	)

433 
	#IS_TIM_AUTOMATIC_OUTPUT_STATE
(
STATE
(((STATE=
TIM_AutomicOuut_Eb
|| \

	)

434 ((
STATE
=
TIM_AutomicOuut_Dib
))

443 
	#TIM_LOCKLev_OFF
 ((
ut16_t
)0x0000)

	)

444 
	#TIM_LOCKLev_1
 ((
ut16_t
)0x0100)

	)

445 
	#TIM_LOCKLev_2
 ((
ut16_t
)0x0200)

	)

446 
	#TIM_LOCKLev_3
 ((
ut16_t
)0x0300)

	)

447 
	#IS_TIM_LOCK_LEVEL
(
LEVEL
(((LEVEL=
TIM_LOCKLev_OFF
|| \

	)

448 ((
LEVEL
=
TIM_LOCKLev_1
) || \

449 ((
LEVEL
=
TIM_LOCKLev_2
) || \

450 ((
LEVEL
=
TIM_LOCKLev_3
))

459 
	#TIM_OSSIS_Eb
 ((
ut16_t
)0x0400)

	)

460 
	#TIM_OSSIS_Dib
 ((
ut16_t
)0x0000)

	)

461 
	#IS_TIM_OSSI_STATE
(
STATE
(((STATE=
TIM_OSSIS_Eb
|| \

	)

462 ((
STATE
=
TIM_OSSIS_Dib
))

471 
	#TIM_OSSRS_Eb
 ((
ut16_t
)0x0800)

	)

472 
	#TIM_OSSRS_Dib
 ((
ut16_t
)0x0000)

	)

473 
	#IS_TIM_OSSR_STATE
(
STATE
(((STATE=
TIM_OSSRS_Eb
|| \

	)

474 ((
STATE
=
TIM_OSSRS_Dib
))

483 
	#TIM_OCIdS_S
 ((
ut16_t
)0x0100)

	)

484 
	#TIM_OCIdS_Ret
 ((
ut16_t
)0x0000)

	)

485 
	#IS_TIM_OCIDLE_STATE
(
STATE
(((STATE=
TIM_OCIdS_S
|| \

	)

486 ((
STATE
=
TIM_OCIdS_Ret
))

495 
	#TIM_OCNIdS_S
 ((
ut16_t
)0x0200)

	)

496 
	#TIM_OCNIdS_Ret
 ((
ut16_t
)0x0000)

	)

497 
	#IS_TIM_OCNIDLE_STATE
(
STATE
(((STATE=
TIM_OCNIdS_S
|| \

	)

498 ((
STATE
=
TIM_OCNIdS_Ret
))

507 
	#TIM_ICPެy_Risg
 ((
ut16_t
)0x0000)

	)

508 
	#TIM_ICPެy_Flg
 ((
ut16_t
)0x0002)

	)

509 
	#TIM_ICPެy_BhEdge
 ((
ut16_t
)0x000A)

	)

510 
	#IS_TIM_IC_POLARITY
(
POLARITY
(((POLARITY=
TIM_ICPެy_Risg
|| \

	)

511 ((
POLARITY
=
TIM_ICPެy_Flg
)|| \

512 ((
POLARITY
=
TIM_ICPެy_BhEdge
))

521 
	#TIM_ICSei_DeTI
 ((
ut16_t
)0x0001

	)

523 
	#TIM_ICSei_IndeTI
 ((
ut16_t
)0x0002

	)

525 
	#TIM_ICSei_TRC
 ((
ut16_t
)0x0003

	)

526 
	#IS_TIM_IC_SELECTION
(
SELECTION
(((SELECTION=
TIM_ICSei_DeTI
|| \

	)

527 ((
SELECTION
=
TIM_ICSei_IndeTI
) || \

528 ((
SELECTION
=
TIM_ICSei_TRC
))

537 
	#TIM_ICPSC_DIV1
 ((
ut16_t
)0x0000

	)

538 
	#TIM_ICPSC_DIV2
 ((
ut16_t
)0x0004

	)

539 
	#TIM_ICPSC_DIV4
 ((
ut16_t
)0x0008

	)

540 
	#TIM_ICPSC_DIV8
 ((
ut16_t
)0x000C

	)

541 
	#IS_TIM_IC_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ICPSC_DIV1
|| \

	)

542 ((
PRESCALER
=
TIM_ICPSC_DIV2
) || \

543 ((
PRESCALER
=
TIM_ICPSC_DIV4
) || \

544 ((
PRESCALER
=
TIM_ICPSC_DIV8
))

553 
	#TIM_IT_Upde
 ((
ut16_t
)0x0001)

	)

554 
	#TIM_IT_CC1
 ((
ut16_t
)0x0002)

	)

555 
	#TIM_IT_CC2
 ((
ut16_t
)0x0004)

	)

556 
	#TIM_IT_CC3
 ((
ut16_t
)0x0008)

	)

557 
	#TIM_IT_CC4
 ((
ut16_t
)0x0010)

	)

558 
	#TIM_IT_COM
 ((
ut16_t
)0x0020)

	)

559 
	#TIM_IT_Trigg
 ((
ut16_t
)0x0040)

	)

560 
	#TIM_IT_Bak
 ((
ut16_t
)0x0080)

	)

561 
	#IS_TIM_IT
(
IT
((((IT& (
ut16_t
)0xFF00=0x0000&& ((IT!0x0000))

	)

563 
	#IS_TIM_GET_IT
(
IT
(((IT=
TIM_IT_Upde
|| \

	)

564 ((
IT
=
TIM_IT_CC1
) || \

565 ((
IT
=
TIM_IT_CC2
) || \

566 ((
IT
=
TIM_IT_CC3
) || \

567 ((
IT
=
TIM_IT_CC4
) || \

568 ((
IT
=
TIM_IT_COM
) || \

569 ((
IT
=
TIM_IT_Trigg
) || \

570 ((
IT
=
TIM_IT_Bak
))

579 
	#TIM_DMABa_CR1
 ((
ut16_t
)0x0000)

	)

580 
	#TIM_DMABa_CR2
 ((
ut16_t
)0x0001)

	)

581 
	#TIM_DMABa_SMCR
 ((
ut16_t
)0x0002)

	)

582 
	#TIM_DMABa_DIER
 ((
ut16_t
)0x0003)

	)

583 
	#TIM_DMABa_SR
 ((
ut16_t
)0x0004)

	)

584 
	#TIM_DMABa_EGR
 ((
ut16_t
)0x0005)

	)

585 
	#TIM_DMABa_CCMR1
 ((
ut16_t
)0x0006)

	)

586 
	#TIM_DMABa_CCMR2
 ((
ut16_t
)0x0007)

	)

587 
	#TIM_DMABa_CCER
 ((
ut16_t
)0x0008)

	)

588 
	#TIM_DMABa_CNT
 ((
ut16_t
)0x0009)

	)

589 
	#TIM_DMABa_PSC
 ((
ut16_t
)0x000A)

	)

590 
	#TIM_DMABa_ARR
 ((
ut16_t
)0x000B)

	)

591 
	#TIM_DMABa_RCR
 ((
ut16_t
)0x000C)

	)

592 
	#TIM_DMABa_CCR1
 ((
ut16_t
)0x000D)

	)

593 
	#TIM_DMABa_CCR2
 ((
ut16_t
)0x000E)

	)

594 
	#TIM_DMABa_CCR3
 ((
ut16_t
)0x000F)

	)

595 
	#TIM_DMABa_CCR4
 ((
ut16_t
)0x0010)

	)

596 
	#TIM_DMABa_BDTR
 ((
ut16_t
)0x0011)

	)

597 
	#TIM_DMABa_DCR
 ((
ut16_t
)0x0012)

	)

598 
	#TIM_DMABa_OR
 ((
ut16_t
)0x0013)

	)

599 
	#IS_TIM_DMA_BASE
(
BASE
(((BASE=
TIM_DMABa_CR1
|| \

	)

600 ((
BASE
=
TIM_DMABa_CR2
) || \

601 ((
BASE
=
TIM_DMABa_SMCR
) || \

602 ((
BASE
=
TIM_DMABa_DIER
) || \

603 ((
BASE
=
TIM_DMABa_SR
) || \

604 ((
BASE
=
TIM_DMABa_EGR
) || \

605 ((
BASE
=
TIM_DMABa_CCMR1
) || \

606 ((
BASE
=
TIM_DMABa_CCMR2
) || \

607 ((
BASE
=
TIM_DMABa_CCER
) || \

608 ((
BASE
=
TIM_DMABa_CNT
) || \

609 ((
BASE
=
TIM_DMABa_PSC
) || \

610 ((
BASE
=
TIM_DMABa_ARR
) || \

611 ((
BASE
=
TIM_DMABa_RCR
) || \

612 ((
BASE
=
TIM_DMABa_CCR1
) || \

613 ((
BASE
=
TIM_DMABa_CCR2
) || \

614 ((
BASE
=
TIM_DMABa_CCR3
) || \

615 ((
BASE
=
TIM_DMABa_CCR4
) || \

616 ((
BASE
=
TIM_DMABa_BDTR
) || \

617 ((
BASE
=
TIM_DMABa_DCR
) || \

618 ((
BASE
=
TIM_DMABa_OR
))

627 
	#TIM_DMABurLgth_1Tnsr
 ((
ut16_t
)0x0000)

	)

628 
	#TIM_DMABurLgth_2Tnsrs
 ((
ut16_t
)0x0100)

	)

629 
	#TIM_DMABurLgth_3Tnsrs
 ((
ut16_t
)0x0200)

	)

630 
	#TIM_DMABurLgth_4Tnsrs
 ((
ut16_t
)0x0300)

	)

631 
	#TIM_DMABurLgth_5Tnsrs
 ((
ut16_t
)0x0400)

	)

632 
	#TIM_DMABurLgth_6Tnsrs
 ((
ut16_t
)0x0500)

	)

633 
	#TIM_DMABurLgth_7Tnsrs
 ((
ut16_t
)0x0600)

	)

634 
	#TIM_DMABurLgth_8Tnsrs
 ((
ut16_t
)0x0700)

	)

635 
	#TIM_DMABurLgth_9Tnsrs
 ((
ut16_t
)0x0800)

	)

636 
	#TIM_DMABurLgth_10Tnsrs
 ((
ut16_t
)0x0900)

	)

637 
	#TIM_DMABurLgth_11Tnsrs
 ((
ut16_t
)0x0A00)

	)

638 
	#TIM_DMABurLgth_12Tnsrs
 ((
ut16_t
)0x0B00)

	)

639 
	#TIM_DMABurLgth_13Tnsrs
 ((
ut16_t
)0x0C00)

	)

640 
	#TIM_DMABurLgth_14Tnsrs
 ((
ut16_t
)0x0D00)

	)

641 
	#TIM_DMABurLgth_15Tnsrs
 ((
ut16_t
)0x0E00)

	)

642 
	#TIM_DMABurLgth_16Tnsrs
 ((
ut16_t
)0x0F00)

	)

643 
	#TIM_DMABurLgth_17Tnsrs
 ((
ut16_t
)0x1000)

	)

644 
	#TIM_DMABurLgth_18Tnsrs
 ((
ut16_t
)0x1100)

	)

645 
	#IS_TIM_DMA_LENGTH
(
LENGTH
(((LENGTH=
TIM_DMABurLgth_1Tnsr
|| \

	)

646 ((
LENGTH
=
TIM_DMABurLgth_2Tnsrs
) || \

647 ((
LENGTH
=
TIM_DMABurLgth_3Tnsrs
) || \

648 ((
LENGTH
=
TIM_DMABurLgth_4Tnsrs
) || \

649 ((
LENGTH
=
TIM_DMABurLgth_5Tnsrs
) || \

650 ((
LENGTH
=
TIM_DMABurLgth_6Tnsrs
) || \

651 ((
LENGTH
=
TIM_DMABurLgth_7Tnsrs
) || \

652 ((
LENGTH
=
TIM_DMABurLgth_8Tnsrs
) || \

653 ((
LENGTH
=
TIM_DMABurLgth_9Tnsrs
) || \

654 ((
LENGTH
=
TIM_DMABurLgth_10Tnsrs
) || \

655 ((
LENGTH
=
TIM_DMABurLgth_11Tnsrs
) || \

656 ((
LENGTH
=
TIM_DMABurLgth_12Tnsrs
) || \

657 ((
LENGTH
=
TIM_DMABurLgth_13Tnsrs
) || \

658 ((
LENGTH
=
TIM_DMABurLgth_14Tnsrs
) || \

659 ((
LENGTH
=
TIM_DMABurLgth_15Tnsrs
) || \

660 ((
LENGTH
=
TIM_DMABurLgth_16Tnsrs
) || \

661 ((
LENGTH
=
TIM_DMABurLgth_17Tnsrs
) || \

662 ((
LENGTH
=
TIM_DMABurLgth_18Tnsrs
))

671 
	#TIM_DMA_Upde
 ((
ut16_t
)0x0100)

	)

672 
	#TIM_DMA_CC1
 ((
ut16_t
)0x0200)

	)

673 
	#TIM_DMA_CC2
 ((
ut16_t
)0x0400)

	)

674 
	#TIM_DMA_CC3
 ((
ut16_t
)0x0800)

	)

675 
	#TIM_DMA_CC4
 ((
ut16_t
)0x1000)

	)

676 
	#TIM_DMA_COM
 ((
ut16_t
)0x2000)

	)

677 
	#TIM_DMA_Trigg
 ((
ut16_t
)0x4000)

	)

678 
	#IS_TIM_DMA_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0x80FF=0x0000&& ((SOURCE!0x0000))

	)

688 
	#TIM_ExtTRGPSC_OFF
 ((
ut16_t
)0x0000)

	)

689 
	#TIM_ExtTRGPSC_DIV2
 ((
ut16_t
)0x1000)

	)

690 
	#TIM_ExtTRGPSC_DIV4
 ((
ut16_t
)0x2000)

	)

691 
	#TIM_ExtTRGPSC_DIV8
 ((
ut16_t
)0x3000)

	)

692 
	#IS_TIM_EXT_PRESCALER
(
PRESCALER
(((PRESCALER=
TIM_ExtTRGPSC_OFF
|| \

	)

693 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV2
) || \

694 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV4
) || \

695 ((
PRESCALER
=
TIM_ExtTRGPSC_DIV8
))

704 
	#TIM_TS_ITR0
 ((
ut16_t
)0x0000)

	)

705 
	#TIM_TS_ITR1
 ((
ut16_t
)0x0010)

	)

706 
	#TIM_TS_ITR2
 ((
ut16_t
)0x0020)

	)

707 
	#TIM_TS_ITR3
 ((
ut16_t
)0x0030)

	)

708 
	#TIM_TS_TI1F_ED
 ((
ut16_t
)0x0040)

	)

709 
	#TIM_TS_TI1FP1
 ((
ut16_t
)0x0050)

	)

710 
	#TIM_TS_TI2FP2
 ((
ut16_t
)0x0060)

	)

711 
	#TIM_TS_ETRF
 ((
ut16_t
)0x0070)

	)

712 
	#IS_TIM_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

713 ((
SELECTION
=
TIM_TS_ITR1
) || \

714 ((
SELECTION
=
TIM_TS_ITR2
) || \

715 ((
SELECTION
=
TIM_TS_ITR3
) || \

716 ((
SELECTION
=
TIM_TS_TI1F_ED
) || \

717 ((
SELECTION
=
TIM_TS_TI1FP1
) || \

718 ((
SELECTION
=
TIM_TS_TI2FP2
) || \

719 ((
SELECTION
=
TIM_TS_ETRF
))

720 
	#IS_TIM_INTERNAL_TRIGGER_SELECTION
(
SELECTION
(((SELECTION=
TIM_TS_ITR0
|| \

	)

721 ((
SELECTION
=
TIM_TS_ITR1
) || \

722 ((
SELECTION
=
TIM_TS_ITR2
) || \

723 ((
SELECTION
=
TIM_TS_ITR3
))

732 
	#TIM_TIxExCLK1Sour_TI1
 ((
ut16_t
)0x0050)

	)

733 
	#TIM_TIxExCLK1Sour_TI2
 ((
ut16_t
)0x0060)

	)

734 
	#TIM_TIxExCLK1Sour_TI1ED
 ((
ut16_t
)0x0040)

	)

743 
	#TIM_ExtTRGPެy_Invd
 ((
ut16_t
)0x8000)

	)

744 
	#TIM_ExtTRGPެy_NInvd
 ((
ut16_t
)0x0000)

	)

745 
	#IS_TIM_EXT_POLARITY
(
POLARITY
(((POLARITY=
TIM_ExtTRGPެy_Invd
|| \

	)

746 ((
POLARITY
=
TIM_ExtTRGPެy_NInvd
))

755 
	#TIM_PSCRdMode_Upde
 ((
ut16_t
)0x0000)

	)

756 
	#TIM_PSCRdMode_Immed
 ((
ut16_t
)0x0001)

	)

757 
	#IS_TIM_PRESCALER_RELOAD
(
RELOAD
(((RELOAD=
TIM_PSCRdMode_Upde
|| \

	)

758 ((
RELOAD
=
TIM_PSCRdMode_Immed
))

767 
	#TIM_FdAi_Aive
 ((
ut16_t
)0x0050)

	)

768 
	#TIM_FdAi_InAive
 ((
ut16_t
)0x0040)

	)

769 
	#IS_TIM_FORCED_ACTION
(
ACTION
(((ACTION=
TIM_FdAi_Aive
|| \

	)

770 ((
ACTION
=
TIM_FdAi_InAive
))

779 
	#TIM_EncodMode_TI1
 ((
ut16_t
)0x0001)

	)

780 
	#TIM_EncodMode_TI2
 ((
ut16_t
)0x0002)

	)

781 
	#TIM_EncodMode_TI12
 ((
ut16_t
)0x0003)

	)

782 
	#IS_TIM_ENCODER_MODE
(
MODE
(((MODE=
TIM_EncodMode_TI1
|| \

	)

783 ((
MODE
=
TIM_EncodMode_TI2
) || \

784 ((
MODE
=
TIM_EncodMode_TI12
))

794 
	#TIM_EvtSour_Upde
 ((
ut16_t
)0x0001)

	)

795 
	#TIM_EvtSour_CC1
 ((
ut16_t
)0x0002)

	)

796 
	#TIM_EvtSour_CC2
 ((
ut16_t
)0x0004)

	)

797 
	#TIM_EvtSour_CC3
 ((
ut16_t
)0x0008)

	)

798 
	#TIM_EvtSour_CC4
 ((
ut16_t
)0x0010)

	)

799 
	#TIM_EvtSour_COM
 ((
ut16_t
)0x0020)

	)

800 
	#TIM_EvtSour_Trigg
 ((
ut16_t
)0x0040)

	)

801 
	#TIM_EvtSour_Bak
 ((
ut16_t
)0x0080)

	)

802 
	#IS_TIM_EVENT_SOURCE
(
SOURCE
((((SOURCE& (
ut16_t
)0xFF00=0x0000&& ((SOURCE!0x0000))

	)

812 
	#TIM_UpdeSour_Glob
 ((
ut16_t
)0x0000

	)

815 
	#TIM_UpdeSour_Regur
 ((
ut16_t
)0x0001

	)

816 
	#IS_TIM_UPDATE_SOURCE
(
SOURCE
(((SOURCE=
TIM_UpdeSour_Glob
|| \

	)

817 ((
SOURCE
=
TIM_UpdeSour_Regur
))

826 
	#TIM_OCPld_Eb
 ((
ut16_t
)0x0008)

	)

827 
	#TIM_OCPld_Dib
 ((
ut16_t
)0x0000)

	)

828 
	#IS_TIM_OCPRELOAD_STATE
(
STATE
(((STATE=
TIM_OCPld_Eb
|| \

	)

829 ((
STATE
=
TIM_OCPld_Dib
))

838 
	#TIM_OCFa_Eb
 ((
ut16_t
)0x0004)

	)

839 
	#TIM_OCFa_Dib
 ((
ut16_t
)0x0000)

	)

840 
	#IS_TIM_OCFAST_STATE
(
STATE
(((STATE=
TIM_OCFa_Eb
|| \

	)

841 ((
STATE
=
TIM_OCFa_Dib
))

851 
	#TIM_OCCˬ_Eb
 ((
ut16_t
)0x0080)

	)

852 
	#TIM_OCCˬ_Dib
 ((
ut16_t
)0x0000)

	)

853 
	#IS_TIM_OCCLEAR_STATE
(
STATE
(((STATE=
TIM_OCCˬ_Eb
|| \

	)

854 ((
STATE
=
TIM_OCCˬ_Dib
))

863 
	#TIM_TRGOSour_Ret
 ((
ut16_t
)0x0000)

	)

864 
	#TIM_TRGOSour_Eb
 ((
ut16_t
)0x0010)

	)

865 
	#TIM_TRGOSour_Upde
 ((
ut16_t
)0x0020)

	)

866 
	#TIM_TRGOSour_OC1
 ((
ut16_t
)0x0030)

	)

867 
	#TIM_TRGOSour_OC1Ref
 ((
ut16_t
)0x0040)

	)

868 
	#TIM_TRGOSour_OC2Ref
 ((
ut16_t
)0x0050)

	)

869 
	#TIM_TRGOSour_OC3Ref
 ((
ut16_t
)0x0060)

	)

870 
	#TIM_TRGOSour_OC4Ref
 ((
ut16_t
)0x0070)

	)

871 
	#IS_TIM_TRGO_SOURCE
(
SOURCE
(((SOURCE=
TIM_TRGOSour_Ret
|| \

	)

872 ((
SOURCE
=
TIM_TRGOSour_Eb
) || \

873 ((
SOURCE
=
TIM_TRGOSour_Upde
) || \

874 ((
SOURCE
=
TIM_TRGOSour_OC1
) || \

875 ((
SOURCE
=
TIM_TRGOSour_OC1Ref
) || \

876 ((
SOURCE
=
TIM_TRGOSour_OC2Ref
) || \

877 ((
SOURCE
=
TIM_TRGOSour_OC3Ref
) || \

878 ((
SOURCE
=
TIM_TRGOSour_OC4Ref
))

887 
	#TIM_SveMode_Ret
 ((
ut16_t
)0x0004)

	)

888 
	#TIM_SveMode_Ged
 ((
ut16_t
)0x0005)

	)

889 
	#TIM_SveMode_Trigg
 ((
ut16_t
)0x0006)

	)

890 
	#TIM_SveMode_Ex1
 ((
ut16_t
)0x0007)

	)

891 
	#IS_TIM_SLAVE_MODE
(
MODE
(((MODE=
TIM_SveMode_Ret
|| \

	)

892 ((
MODE
=
TIM_SveMode_Ged
) || \

893 ((
MODE
=
TIM_SveMode_Trigg
) || \

894 ((
MODE
=
TIM_SveMode_Ex1
))

903 
	#TIM_MaSveMode_Eb
 ((
ut16_t
)0x0080)

	)

904 
	#TIM_MaSveMode_Dib
 ((
ut16_t
)0x0000)

	)

905 
	#IS_TIM_MSM_STATE
(
STATE
(((STATE=
TIM_MaSveMode_Eb
|| \

	)

906 ((
STATE
=
TIM_MaSveMode_Dib
))

914 
	#TIM2_TIM8_TRGO
 ((
ut16_t
)0x0000)

	)

915 
	#TIM2_ETH_PTP
 ((
ut16_t
)0x0400)

	)

916 
	#TIM2_USBFS_SOF
 ((
ut16_t
)0x0800)

	)

917 
	#TIM2_USBHS_SOF
 ((
ut16_t
)0x0C00)

	)

919 
	#TIM5_GPIO
 ((
ut16_t
)0x0000)

	)

920 
	#TIM5_LSI
 ((
ut16_t
)0x0040)

	)

921 
	#TIM5_LSE
 ((
ut16_t
)0x0080)

	)

922 
	#TIM5_RTC
 ((
ut16_t
)0x00C0)

	)

924 
	#TIM11_GPIO
 ((
ut16_t
)0x0000)

	)

925 
	#TIM11_HSE
 ((
ut16_t
)0x0002)

	)

927 
	#IS_TIM_REMAP
(
TIM_REMAP
(((TIM_REMAP=
TIM2_TIM8_TRGO
)||\

	)

928 ((
TIM_REMAP
=
TIM2_ETH_PTP
)||\

929 ((
TIM_REMAP
=
TIM2_USBFS_SOF
)||\

930 ((
TIM_REMAP
=
TIM2_USBHS_SOF
)||\

931 ((
TIM_REMAP
=
TIM5_GPIO
)||\

932 ((
TIM_REMAP
=
TIM5_LSI
)||\

933 ((
TIM_REMAP
=
TIM5_LSE
)||\

934 ((
TIM_REMAP
=
TIM5_RTC
)||\

935 ((
TIM_REMAP
=
TIM11_GPIO
)||\

936 ((
TIM_REMAP
=
TIM11_HSE
))

945 
	#TIM_FLAG_Upde
 ((
ut16_t
)0x0001)

	)

946 
	#TIM_FLAG_CC1
 ((
ut16_t
)0x0002)

	)

947 
	#TIM_FLAG_CC2
 ((
ut16_t
)0x0004)

	)

948 
	#TIM_FLAG_CC3
 ((
ut16_t
)0x0008)

	)

949 
	#TIM_FLAG_CC4
 ((
ut16_t
)0x0010)

	)

950 
	#TIM_FLAG_COM
 ((
ut16_t
)0x0020)

	)

951 
	#TIM_FLAG_Trigg
 ((
ut16_t
)0x0040)

	)

952 
	#TIM_FLAG_Bak
 ((
ut16_t
)0x0080)

	)

953 
	#TIM_FLAG_CC1OF
 ((
ut16_t
)0x0200)

	)

954 
	#TIM_FLAG_CC2OF
 ((
ut16_t
)0x0400)

	)

955 
	#TIM_FLAG_CC3OF
 ((
ut16_t
)0x0800)

	)

956 
	#TIM_FLAG_CC4OF
 ((
ut16_t
)0x1000)

	)

957 
	#IS_TIM_GET_FLAG
(
FLAG
(((FLAG=
TIM_FLAG_Upde
|| \

	)

958 ((
FLAG
=
TIM_FLAG_CC1
) || \

959 ((
FLAG
=
TIM_FLAG_CC2
) || \

960 ((
FLAG
=
TIM_FLAG_CC3
) || \

961 ((
FLAG
=
TIM_FLAG_CC4
) || \

962 ((
FLAG
=
TIM_FLAG_COM
) || \

963 ((
FLAG
=
TIM_FLAG_Trigg
) || \

964 ((
FLAG
=
TIM_FLAG_Bak
) || \

965 ((
FLAG
=
TIM_FLAG_CC1OF
) || \

966 ((
FLAG
=
TIM_FLAG_CC2OF
) || \

967 ((
FLAG
=
TIM_FLAG_CC3OF
) || \

968 ((
FLAG
=
TIM_FLAG_CC4OF
))

978 
	#IS_TIM_IC_FILTER
(
ICFILTER
((ICFILTER<0xF)

	)

987 
	#IS_TIM_EXT_FILTER
(
EXTFILTER
((EXTFILTER<0xF)

	)

996 
	#TIM_DMABurLgth_1By
 
TIM_DMABurLgth_1Tnsr


	)

997 
	#TIM_DMABurLgth_2Bys
 
TIM_DMABurLgth_2Tnsrs


	)

998 
	#TIM_DMABurLgth_3Bys
 
TIM_DMABurLgth_3Tnsrs


	)

999 
	#TIM_DMABurLgth_4Bys
 
TIM_DMABurLgth_4Tnsrs


	)

1000 
	#TIM_DMABurLgth_5Bys
 
TIM_DMABurLgth_5Tnsrs


	)

1001 
	#TIM_DMABurLgth_6Bys
 
TIM_DMABurLgth_6Tnsrs


	)

1002 
	#TIM_DMABurLgth_7Bys
 
TIM_DMABurLgth_7Tnsrs


	)

1003 
	#TIM_DMABurLgth_8Bys
 
TIM_DMABurLgth_8Tnsrs


	)

1004 
	#TIM_DMABurLgth_9Bys
 
TIM_DMABurLgth_9Tnsrs


	)

1005 
	#TIM_DMABurLgth_10Bys
 
TIM_DMABurLgth_10Tnsrs


	)

1006 
	#TIM_DMABurLgth_11Bys
 
TIM_DMABurLgth_11Tnsrs


	)

1007 
	#TIM_DMABurLgth_12Bys
 
TIM_DMABurLgth_12Tnsrs


	)

1008 
	#TIM_DMABurLgth_13Bys
 
TIM_DMABurLgth_13Tnsrs


	)

1009 
	#TIM_DMABurLgth_14Bys
 
TIM_DMABurLgth_14Tnsrs


	)

1010 
	#TIM_DMABurLgth_15Bys
 
TIM_DMABurLgth_15Tnsrs


	)

1011 
	#TIM_DMABurLgth_16Bys
 
TIM_DMABurLgth_16Tnsrs


	)

1012 
	#TIM_DMABurLgth_17Bys
 
TIM_DMABurLgth_17Tnsrs


	)

1013 
	#TIM_DMABurLgth_18Bys
 
TIM_DMABurLgth_18Tnsrs


	)

1026 
TIM_DeIn
(
TIM_TyDef
* 
TIMx
);

1027 
TIM_TimeBaIn
(
TIM_TyDef
* 
TIMx
, 
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1028 
TIM_TimeBaSuIn
(
TIM_TimeBaInTyDef
* 
TIM_TimeBaInSu
);

1029 
TIM_PsrCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
Psr
, ut16_
TIM_PSCRdMode
);

1030 
TIM_CouModeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CouMode
);

1031 
TIM_SCou
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Cou
);

1032 
TIM_SAutܖd
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Autܖd
);

1033 
ut32_t
 
TIM_GCou
(
TIM_TyDef
* 
TIMx
);

1034 
ut16_t
 
TIM_GPsr
(
TIM_TyDef
* 
TIMx
);

1035 
TIM_UpdeDibCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1036 
TIM_UpdeRequeCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_UpdeSour
);

1037 
TIM_ARRPldCfig
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1038 
TIM_SeOPulMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OPMode
);

1039 
TIM_SClockDivisi
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_CKD
);

1040 
TIM_Cmd
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1043 
TIM_OC1In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1044 
TIM_OC2In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1045 
TIM_OC3In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1046 
TIM_OC4In
(
TIM_TyDef
* 
TIMx
, 
TIM_OCInTyDef
* 
TIM_OCInSu
);

1047 
TIM_OCSuIn
(
TIM_OCInTyDef
* 
TIM_OCInSu
);

1048 
TIM_SeOCxM
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_OCMode
);

1049 
TIM_SCom1
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com1
);

1050 
TIM_SCom2
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com2
);

1051 
TIM_SCom3
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com3
);

1052 
TIM_SCom4
(
TIM_TyDef
* 
TIMx
, 
ut32_t
 
Com4
);

1053 
TIM_FdOC1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1054 
TIM_FdOC2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1055 
TIM_FdOC3Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1056 
TIM_FdOC4Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FdAi
);

1057 
TIM_OC1PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1058 
TIM_OC2PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1059 
TIM_OC3PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1060 
TIM_OC4PldCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPld
);

1061 
TIM_OC1FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1062 
TIM_OC2FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1063 
TIM_OC3FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1064 
TIM_OC4FaCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCFa
);

1065 
TIM_CˬOC1Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1066 
TIM_CˬOC2Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1067 
TIM_CˬOC3Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1068 
TIM_CˬOC4Ref
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCCˬ
);

1069 
TIM_OC1PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1070 
TIM_OC1NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1071 
TIM_OC2PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1072 
TIM_OC2NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1073 
TIM_OC3PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1074 
TIM_OC3NPެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCNPެy
);

1075 
TIM_OC4PެyCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_OCPެy
);

1076 
TIM_CCxCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCx
);

1077 
TIM_CCxNCmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Chl
, ut16_
TIM_CCxN
);

1080 
TIM_ICIn
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1081 
TIM_ICSuIn
(
TIM_ICInTyDef
* 
TIM_ICInSu
);

1082 
TIM_PWMICfig
(
TIM_TyDef
* 
TIMx
, 
TIM_ICInTyDef
* 
TIM_ICInSu
);

1083 
ut32_t
 
TIM_GCtu1
(
TIM_TyDef
* 
TIMx
);

1084 
ut32_t
 
TIM_GCtu2
(
TIM_TyDef
* 
TIMx
);

1085 
ut32_t
 
TIM_GCtu3
(
TIM_TyDef
* 
TIMx
);

1086 
ut32_t
 
TIM_GCtu4
(
TIM_TyDef
* 
TIMx
);

1087 
TIM_SIC1Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1088 
TIM_SIC2Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1089 
TIM_SIC3Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1090 
TIM_SIC4Psr
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ICPSC
);

1093 
TIM_BDTRCfig
(
TIM_TyDef
* 
TIMx
, 
TIM_BDTRInTyDef
 *
TIM_BDTRInSu
);

1094 
TIM_BDTRSuIn
(
TIM_BDTRInTyDef
* 
TIM_BDTRInSu
);

1095 
TIM_ClPWMOuuts
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1096 
TIM_SeCOM
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1097 
TIM_CCPldCڌ
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1100 
TIM_ITCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
, 
FuniڮS
 
NewS
);

1101 
TIM_GeEvt
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EvtSour
);

1102 
FgStus
 
TIM_GFgStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1103 
TIM_CˬFg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_FLAG
);

1104 
ITStus
 
TIM_GITStus
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1105 
TIM_CˬITPdgB
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IT
);

1106 
TIM_DMACfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMABa
, ut16_
TIM_DMABurLgth
);

1107 
TIM_DMACmd
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_DMASour
, 
FuniڮS
 
NewS
);

1108 
TIM_SeCCDMA
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1111 
TIM_IlClockCfig
(
TIM_TyDef
* 
TIMx
);

1112 
TIM_ITRxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1113 
TIM_TIxExClockCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TIxExCLKSour
,

1114 
ut16_t
 
TIM_ICPެy
, ut16_
ICFr
);

1115 
TIM_ETRClockMode1Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1116 
ut16_t
 
ExtTRGFr
);

1117 
TIM_ETRClockMode2Cfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
,

1118 
ut16_t
 
TIM_ExtTRGPެy
, ut16_
ExtTRGFr
);

1121 
TIM_SeIutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_IutTriggSour
);

1122 
TIM_SeOuutTrigg
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_TRGOSour
);

1123 
TIM_SeSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_SveMode
);

1124 
TIM_SeMaSveMode
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_MaSveMode
);

1125 
TIM_ETRCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_ExtTRGPsr
, ut16_
TIM_ExtTRGPެy
,

1126 
ut16_t
 
ExtTRGFr
);

1129 
TIM_EncodICfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_EncodMode
,

1130 
ut16_t
 
TIM_IC1Pެy
, ut16_
TIM_IC2Pެy
);

1131 
TIM_SeHlSs
(
TIM_TyDef
* 
TIMx
, 
FuniڮS
 
NewS
);

1134 
TIM_RemCfig
(
TIM_TyDef
* 
TIMx
, 
ut16_t
 
TIM_Rem
);

1136 #ifde
__lulus


	@stm32f4xx_usart.h

30 #ide
__STM32F4xx_USART_H


31 
	#__STM32F4xx_USART_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

56 
ut32_t
 
USART_BaudRe
;

62 
ut16_t
 
USART_WdLgth
;

65 
ut16_t
 
USART_StBs
;

68 
ut16_t
 
USART_Py
;

75 
ut16_t
 
USART_Mode
;

78 
ut16_t
 
USART_HdweFlowCڌ
;

81 } 
	tUSART_InTyDef
;

90 
ut16_t
 
USART_Clock
;

93 
ut16_t
 
USART_CPOL
;

96 
ut16_t
 
USART_CPHA
;

99 
ut16_t
 
USART_LaB
;

102 } 
	tUSART_ClockInTyDef
;

110 
	#IS_USART_ALL_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

111 ((
PERIPH
=
USART2
) || \

112 ((
PERIPH
=
USART3
) || \

113 ((
PERIPH
=
UART4
) || \

114 ((
PERIPH
=
UART5
) || \

115 ((
PERIPH
=
USART6
) || \

116 ((
PERIPH
=
UART7
) || \

117 ((
PERIPH
=
UART8
))

119 
	#IS_USART_1236_PERIPH
(
PERIPH
(((PERIPH=
USART1
|| \

	)

120 ((
PERIPH
=
USART2
) || \

121 ((
PERIPH
=
USART3
) || \

122 ((
PERIPH
=
USART6
))

128 
	#USART_WdLgth_8b
 ((
ut16_t
)0x0000)

	)

129 
	#USART_WdLgth_9b
 ((
ut16_t
)0x1000)

	)

131 
	#IS_USART_WORD_LENGTH
(
LENGTH
(((LENGTH=
USART_WdLgth_8b
|| \

	)

132 ((
LENGTH
=
USART_WdLgth_9b
))

141 
	#USART_StBs_1
 ((
ut16_t
)0x0000)

	)

142 
	#USART_StBs_0_5
 ((
ut16_t
)0x1000)

	)

143 
	#USART_StBs_2
 ((
ut16_t
)0x2000)

	)

144 
	#USART_StBs_1_5
 ((
ut16_t
)0x3000)

	)

145 
	#IS_USART_STOPBITS
(
STOPBITS
(((STOPBITS=
USART_StBs_1
|| \

	)

146 ((
STOPBITS
=
USART_StBs_0_5
) || \

147 ((
STOPBITS
=
USART_StBs_2
) || \

148 ((
STOPBITS
=
USART_StBs_1_5
))

157 
	#USART_Py_No
 ((
ut16_t
)0x0000)

	)

158 
	#USART_Py_Ev
 ((
ut16_t
)0x0400)

	)

159 
	#USART_Py_Odd
 ((
ut16_t
)0x0600)

	)

160 
	#IS_USART_PARITY
(
PARITY
(((PARITY=
USART_Py_No
|| \

	)

161 ((
PARITY
=
USART_Py_Ev
) || \

162 ((
PARITY
=
USART_Py_Odd
))

171 
	#USART_Mode_Rx
 ((
ut16_t
)0x0004)

	)

172 
	#USART_Mode_Tx
 ((
ut16_t
)0x0008)

	)

173 
	#IS_USART_MODE
(
MODE
((((MODE& (
ut16_t
)0xFFF3=0x00&& ((MODE!(ut16_t)0x00))

	)

181 
	#USART_HdweFlowCڌ_Ne
 ((
ut16_t
)0x0000)

	)

182 
	#USART_HdweFlowCڌ_RTS
 ((
ut16_t
)0x0100)

	)

183 
	#USART_HdweFlowCڌ_CTS
 ((
ut16_t
)0x0200)

	)

184 
	#USART_HdweFlowCڌ_RTS_CTS
 ((
ut16_t
)0x0300)

	)

185 
	#IS_USART_HARDWARE_FLOW_CONTROL
(
CONTROL
)\

	)

186 (((
CONTROL
=
USART_HdweFlowCڌ_Ne
) || \

187 ((
CONTROL
=
USART_HdweFlowCڌ_RTS
) || \

188 ((
CONTROL
=
USART_HdweFlowCڌ_CTS
) || \

189 ((
CONTROL
=
USART_HdweFlowCڌ_RTS_CTS
))

197 
	#USART_Clock_Dib
 ((
ut16_t
)0x0000)

	)

198 
	#USART_Clock_Eb
 ((
ut16_t
)0x0800)

	)

199 
	#IS_USART_CLOCK
(
CLOCK
(((CLOCK=
USART_Clock_Dib
|| \

	)

200 ((
CLOCK
=
USART_Clock_Eb
))

209 
	#USART_CPOL_Low
 ((
ut16_t
)0x0000)

	)

210 
	#USART_CPOL_High
 ((
ut16_t
)0x0400)

	)

211 
	#IS_USART_CPOL
(
CPOL
(((CPOL=
USART_CPOL_Low
|| ((CPOL=
USART_CPOL_High
))

	)

221 
	#USART_CPHA_1Edge
 ((
ut16_t
)0x0000)

	)

222 
	#USART_CPHA_2Edge
 ((
ut16_t
)0x0200)

	)

223 
	#IS_USART_CPHA
(
CPHA
(((CPHA=
USART_CPHA_1Edge
|| ((CPHA=
USART_CPHA_2Edge
))

	)

233 
	#USART_LaB_Dib
 ((
ut16_t
)0x0000)

	)

234 
	#USART_LaB_Eb
 ((
ut16_t
)0x0100)

	)

235 
	#IS_USART_LASTBIT
(
LASTBIT
(((LASTBIT=
USART_LaB_Dib
|| \

	)

236 ((
LASTBIT
=
USART_LaB_Eb
))

245 
	#USART_IT_PE
 ((
ut16_t
)0x0028)

	)

246 
	#USART_IT_TXE
 ((
ut16_t
)0x0727)

	)

247 
	#USART_IT_TC
 ((
ut16_t
)0x0626)

	)

248 
	#USART_IT_RXNE
 ((
ut16_t
)0x0525)

	)

249 
	#USART_IT_ORE_RX
 ((
ut16_t
)0x0325

	)

250 
	#USART_IT_IDLE
 ((
ut16_t
)0x0424)

	)

251 
	#USART_IT_LBD
 ((
ut16_t
)0x0846)

	)

252 
	#USART_IT_CTS
 ((
ut16_t
)0x096A)

	)

253 
	#USART_IT_ERR
 ((
ut16_t
)0x0060)

	)

254 
	#USART_IT_ORE_ER
 ((
ut16_t
)0x0360

	)

255 
	#USART_IT_NE
 ((
ut16_t
)0x0260)

	)

256 
	#USART_IT_FE
 ((
ut16_t
)0x0160)

	)

261 
	#USART_IT_ORE
 
USART_IT_ORE_ER


	)

266 
	#IS_USART_CONFIG_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

267 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

268 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

269 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ERR
))

270 
	#IS_USART_GET_IT
(
IT
(((IT=
USART_IT_PE
|| ((IT=
USART_IT_TXE
|| \

	)

271 ((
IT
=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
) || \

272 ((
IT
=
USART_IT_IDLE
|| ((IT=
USART_IT_LBD
) || \

273 ((
IT
=
USART_IT_CTS
|| ((IT=
USART_IT_ORE
) || \

274 ((
IT
=
USART_IT_ORE_RX
|| ((IT=
USART_IT_ORE_ER
) || \

275 ((
IT
=
USART_IT_NE
|| ((IT=
USART_IT_FE
))

276 
	#IS_USART_CLEAR_IT
(
IT
(((IT=
USART_IT_TC
|| ((IT=
USART_IT_RXNE
|| \

	)

277 ((
IT
=
USART_IT_LBD
|| ((IT=
USART_IT_CTS
))

286 
	#USART_DMAReq_Tx
 ((
ut16_t
)0x0080)

	)

287 
	#USART_DMAReq_Rx
 ((
ut16_t
)0x0040)

	)

288 
	#IS_USART_DMAREQ
(
DMAREQ
((((DMAREQ& (
ut16_t
)0xFF3F=0x00&& ((DMAREQ!(ut16_t)0x00))

	)

298 
	#USART_WakeUp_IdLe
 ((
ut16_t
)0x0000)

	)

299 
	#USART_WakeUp_AddssMk
 ((
ut16_t
)0x0800)

	)

300 
	#IS_USART_WAKEUP
(
WAKEUP
(((WAKEUP=
USART_WakeUp_IdLe
|| \

	)

301 ((
WAKEUP
=
USART_WakeUp_AddssMk
))

310 
	#USART_LINBakDeLgth_10b
 ((
ut16_t
)0x0000)

	)

311 
	#USART_LINBakDeLgth_11b
 ((
ut16_t
)0x0020)

	)

312 
	#IS_USART_LIN_BREAK_DETECT_LENGTH
(
LENGTH
\

	)

313 (((
LENGTH
=
USART_LINBakDeLgth_10b
) || \

314 ((
LENGTH
=
USART_LINBakDeLgth_11b
))

323 
	#USART_IrDAMode_LowPow
 ((
ut16_t
)0x0004)

	)

324 
	#USART_IrDAMode_Nm
 ((
ut16_t
)0x0000)

	)

325 
	#IS_USART_IRDA_MODE
(
MODE
(((MODE=
USART_IrDAMode_LowPow
|| \

	)

326 ((
MODE
=
USART_IrDAMode_Nm
))

335 
	#USART_FLAG_CTS
 ((
ut16_t
)0x0200)

	)

336 
	#USART_FLAG_LBD
 ((
ut16_t
)0x0100)

	)

337 
	#USART_FLAG_TXE
 ((
ut16_t
)0x0080)

	)

338 
	#USART_FLAG_TC
 ((
ut16_t
)0x0040)

	)

339 
	#USART_FLAG_RXNE
 ((
ut16_t
)0x0020)

	)

340 
	#USART_FLAG_IDLE
 ((
ut16_t
)0x0010)

	)

341 
	#USART_FLAG_ORE
 ((
ut16_t
)0x0008)

	)

342 
	#USART_FLAG_NE
 ((
ut16_t
)0x0004)

	)

343 
	#USART_FLAG_FE
 ((
ut16_t
)0x0002)

	)

344 
	#USART_FLAG_PE
 ((
ut16_t
)0x0001)

	)

345 
	#IS_USART_FLAG
(
FLAG
(((FLAG=
USART_FLAG_PE
|| ((FLAG=
USART_FLAG_TXE
|| \

	)

346 ((
FLAG
=
USART_FLAG_TC
|| ((FLAG=
USART_FLAG_RXNE
) || \

347 ((
FLAG
=
USART_FLAG_IDLE
|| ((FLAG=
USART_FLAG_LBD
) || \

348 ((
FLAG
=
USART_FLAG_CTS
|| ((FLAG=
USART_FLAG_ORE
) || \

349 ((
FLAG
=
USART_FLAG_NE
|| ((FLAG=
USART_FLAG_FE
))

351 
	#IS_USART_CLEAR_FLAG
(
FLAG
((((FLAG& (
ut16_t
)0xFC9F=0x00&& ((FLAG!(ut16_t)0x00))

	)

353 
	#IS_USART_BAUDRATE
(
BAUDRATE
(((BAUDRATE> 0&& ((BAUDRATE< 7500001))

	)

354 
	#IS_USART_ADDRESS
(
ADDRESS
((ADDRESS<0xF)

	)

355 
	#IS_USART_DATA
(
DATA
((DATA<0x1FF)

	)

369 
USART_DeIn
(
USART_TyDef
* 
USARTx
);

372 
USART_In
(
USART_TyDef
* 
USARTx
, 
USART_InTyDef
* 
USART_InSu
);

373 
USART_SuIn
(
USART_InTyDef
* 
USART_InSu
);

374 
USART_ClockIn
(
USART_TyDef
* 
USARTx
, 
USART_ClockInTyDef
* 
USART_ClockInSu
);

375 
USART_ClockSuIn
(
USART_ClockInTyDef
* 
USART_ClockInSu
);

376 
USART_Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

377 
USART_SPsr
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Psr
);

378 
USART_OvSamg8Cmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

379 
USART_OBMhodCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

382 
USART_SdDa
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
Da
);

383 
ut16_t
 
USART_ReiveDa
(
USART_TyDef
* 
USARTx
);

386 
USART_SAddss
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_Addss
);

387 
USART_WakeUpCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_WakeUp
);

388 
USART_ReivWakeUpCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

391 
USART_LINBakDeLgthCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_LINBakDeLgth
);

392 
USART_LINCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

393 
USART_SdBak
(
USART_TyDef
* 
USARTx
);

396 
USART_HfDuexCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

399 
USART_SmtCdCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

400 
USART_SmtCdNACKCmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

401 
USART_SGudTime
(
USART_TyDef
* 
USARTx
, 
ut8_t
 
USART_GudTime
);

404 
USART_IrDACfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IrDAMode
);

405 
USART_IrDACmd
(
USART_TyDef
* 
USARTx
, 
FuniڮS
 
NewS
);

408 
USART_DMACmd
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_DMAReq
, 
FuniڮS
 
NewS
);

411 
USART_ITCfig
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
, 
FuniڮS
 
NewS
);

412 
FgStus
 
USART_GFgStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

413 
USART_CˬFg
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_FLAG
);

414 
ITStus
 
USART_GITStus
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

415 
USART_CˬITPdgB
(
USART_TyDef
* 
USARTx
, 
ut16_t
 
USART_IT
);

417 #ifde
__lulus


	@stm32f4xx_wwdg.h

30 #ide
__STM32F4xx_WWDG_H


31 
	#__STM32F4xx_WWDG_H


	)

33 #ifde
__lulus


38 
	~"m32f4xx.h
"

59 
	#WWDG_Psr_1
 ((
ut32_t
)0x00000000)

	)

60 
	#WWDG_Psr_2
 ((
ut32_t
)0x00000080)

	)

61 
	#WWDG_Psr_4
 ((
ut32_t
)0x00000100)

	)

62 
	#WWDG_Psr_8
 ((
ut32_t
)0x00000180)

	)

63 
	#IS_WWDG_PRESCALER
(
PRESCALER
(((PRESCALER=
WWDG_Psr_1
|| \

	)

64 ((
PRESCALER
=
WWDG_Psr_2
) || \

65 ((
PRESCALER
=
WWDG_Psr_4
) || \

66 ((
PRESCALER
=
WWDG_Psr_8
))

67 
	#IS_WWDG_WINDOW_VALUE
(
VALUE
((VALUE<0x7F)

	)

68 
	#IS_WWDG_COUNTER
(
COUNTER
(((COUNTER>0x40&& ((COUNTER<0x7F))

	)

82 
WWDG_DeIn
();

85 
WWDG_SPsr
(
ut32_t
 
WWDG_Psr
);

86 
WWDG_SWdowVue
(
ut8_t
 
WdowVue
);

87 
WWDG_EbIT
();

88 
WWDG_SCou
(
ut8_t
 
Cou
);

91 
WWDG_Eb
(
ut8_t
 
Cou
);

94 
FgStus
 
WWDG_GFgStus
();

95 
WWDG_CˬFg
();

97 #ifde
__lulus


	@
1
.
1
/usr/include
31
519
misc.h
stm32f4xx_adc.h
stm32f4xx_can.h
stm32f4xx_crc.h
stm32f4xx_cryp.h
stm32f4xx_dac.h
stm32f4xx_dbgmcu.h
stm32f4xx_dcmi.h
stm32f4xx_dma.h
stm32f4xx_dma2d.h
stm32f4xx_exti.h
stm32f4xx_flash.h
stm32f4xx_flash_ramfunc.h
stm32f4xx_fmc.h
stm32f4xx_fsmc.h
stm32f4xx_gpio.h
stm32f4xx_hash.h
stm32f4xx_i2c.h
stm32f4xx_iwdg.h
stm32f4xx_ltdc.h
stm32f4xx_pwr.h
stm32f4xx_rcc.h
stm32f4xx_rng.h
stm32f4xx_rtc.h
stm32f4xx_sai.h
stm32f4xx_sdio.h
stm32f4xx_spi.h
stm32f4xx_syscfg.h
stm32f4xx_tim.h
stm32f4xx_usart.h
stm32f4xx_wwdg.h
