--------------------------------------------------------------------------------
-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--------------------------------------------------------------------------------
--   ____  ____
--  /   /\/   /
-- /___/  \  /    Vendor: Xilinx
-- \   \   \/     Version: P.20131013
--  \   \         Application: netgen
--  /   /         Filename: controller_synthesis.vhd
-- /___/   /\     Timestamp: Tue Oct 10 12:44:27 2017
-- \   \  /  \ 
--  \___\/\___\
--             
-- Command	: -intstyle ise -ar Structure -tm controller -w -dir netgen/synthesis -ofmt vhdl -sim controller.ngc controller_synthesis.vhd 
-- Device	: xc5vlx50-1-ff676
-- Input file	: controller.ngc
-- Output file	: C:\Users\paul.rogers\OldStuff\GradSchool\Xilinx\ReConFig\Source\Vf\Vf_controller\netgen\synthesis\controller_synthesis.vhd
-- # of Entities	: 1
-- Design Name	: controller
-- Xilinx	: C:\Xilinx\14.7\ISE_DS\ISE\
--             
-- Purpose:    
--     This VHDL netlist is a verification model and uses simulation 
--     primitives which may not represent the true implementation of the 
--     device, however the netlist is functionally correct and should not 
--     be modified. This file cannot be synthesized and should only be used 
--     with supported simulation tools.
--             
-- Reference:  
--     Command Line Tools User Guide, Chapter 23
--     Synthesis and Simulation Design Guide, Chapter 6
--             
--------------------------------------------------------------------------------

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
use UNISIM.VPKG.ALL;

entity controller is
  port (
    clk : in STD_LOGIC := 'X'; 
    reset : in STD_LOGIC := 'X'; 
    clk_enable : in STD_LOGIC := 'X'; 
    ce_out : out STD_LOGIC; 
    Va : out STD_LOGIC_VECTOR ( 83 downto 0 ); 
    Vb : out STD_LOGIC_VECTOR ( 83 downto 0 ); 
    Vc : out STD_LOGIC_VECTOR ( 83 downto 0 ); 
    freq : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    i_a : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    i_b : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    sampleTime : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    paramCurrentControlI : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    Electrical_Position : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    paramCurrentControlP : in STD_LOGIC_VECTOR ( 15 downto 0 ); 
    Current_Command : in STD_LOGIC_VECTOR ( 15 downto 0 ) 
  );
end controller;

architecture Structure of controller is
  signal Madd_phaseadc_out1_cy_67_rt_450 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_68_rt_452 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_71_rt_456 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_72_rt_458 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_73_rt_460 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_74_rt_462 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_75_rt_464 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_76_rt_466 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_77_rt_468 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_78_rt_470 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_79_rt_472 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_80_rt_474 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_81_rt_476 : STD_LOGIC; 
  signal Madd_phaseadc_out1_cy_82_rt_478 : STD_LOGIC; 
  signal Madd_phaseadc_out1_lut_66_Q : STD_LOGIC; 
  signal Madd_phaseadc_out1_lut_69_Q : STD_LOGIC; 
  signal Madd_phaseadc_out1_lut_70_Q : STD_LOGIC; 
  signal Madd_phaseadc_out1_xor_83_rt_482 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_67_rt_485 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_68_rt_487 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_71_rt_491 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_72_rt_493 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_73_rt_495 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_74_rt_497 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_75_rt_499 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_76_rt_501 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_77_rt_503 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_78_rt_505 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_79_rt_507 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_80_rt_509 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_81_rt_511 : STD_LOGIC; 
  signal Madd_phasebdc_out1_cy_82_rt_513 : STD_LOGIC; 
  signal Madd_phasebdc_out1_lut_66_Q : STD_LOGIC; 
  signal Madd_phasebdc_out1_lut_69_Q : STD_LOGIC; 
  signal Madd_phasebdc_out1_lut_70_Q : STD_LOGIC; 
  signal Madd_phasebdc_out1_xor_83_rt_517 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_67_rt_520 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_68_rt_522 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_71_rt_526 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_72_rt_528 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_73_rt_530 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_74_rt_532 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_75_rt_534 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_76_rt_536 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_77_rt_538 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_78_rt_540 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_79_rt_542 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_80_rt_544 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_81_rt_546 : STD_LOGIC; 
  signal Madd_phasecdc_out1_cy_82_rt_548 : STD_LOGIC; 
  signal Madd_phasecdc_out1_lut_66_Q : STD_LOGIC; 
  signal Madd_phasecdc_out1_lut_69_Q : STD_LOGIC; 
  signal Madd_phasecdc_out1_lut_70_Q : STD_LOGIC; 
  signal Madd_phasecdc_out1_xor_83_rt_552 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_30 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_31 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_32 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_33 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_34 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_35 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_36 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_37 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_38 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_39 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_40 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_41 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_42 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_43 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_44 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_45 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_46 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_47 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_9 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_9 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_30 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_31 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_32 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_33 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_34 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_35 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_36 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_37 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_38 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_39 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_40 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_41 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_42 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_43 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_44 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_45 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_46 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_47 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_9 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_30 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_31 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_32 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_33 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_34 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_35 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_36 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_37 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_38 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_39 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_40 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_41 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_42 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_43 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_44 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_45 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_46 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_47 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_48 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_49 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_50 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_51 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_52 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_53 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_54 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_55 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_56 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_57 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_58 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_59 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_60 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_61 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_62 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_63 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_64 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_65 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_66 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_67 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_68 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_69 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_70 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_71 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_72 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_73 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_9 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_9 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_30 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_31 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_32 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_33 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_34 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_35 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_36 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_37 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_38 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_39 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_40 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_41 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_42 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_43 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_44 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_45 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_46 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_47 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_9 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_30 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_31 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_32 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_33 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_34 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_35 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_36 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_37 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_38 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_39 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_40 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_41 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_9 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_9 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_0 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_1 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_10 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_11 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_12 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_13 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_14 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_15 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_16 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_17 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_18 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_19 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_2 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_20 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_21 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_22 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_23 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_24 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_25 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_26 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_27 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_28 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_29 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_3 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_30 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_31 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_32 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_33 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_34 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_35 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_36 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_37 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_38 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_39 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_4 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_40 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_41 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_42 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_43 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_44 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_45 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_46 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_47 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_5 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_6 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_7 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_8 : STD_LOGIC; 
  signal Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_30 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_31 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_32 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_33 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_34 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_35 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_36 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_37 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_38 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_39 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_40 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_41 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_42 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_43 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_44 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_45 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_46 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_47 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_30 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_31 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_32 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_33 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_34 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_35 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_36 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_37 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_38 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_39 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_40 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_41 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_42 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_43 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_44 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_45 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_46 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_47 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_30 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_31 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_32 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_33 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_34 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_35 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_36 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_37 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_38 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_39 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_40 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_41 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_42 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_43 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_44 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_45 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_46 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_47 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_48 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_49 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_50 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_51 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_52 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_53 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_54 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_55 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_56 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_57 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_58 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_59 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_60 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_61 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_62 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_63 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_64 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_65 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_66 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_67 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_68 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_69 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_70 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_71 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_72 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_73 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_30 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_31 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_32 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_33 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_34 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_35 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_36 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_37 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_38 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_39 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_40 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_41 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_42 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_43 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_44 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_45 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_46 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_47 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_30 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_31 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_32 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_33 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_34 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_35 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_36 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_37 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_38 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_39 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_40 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_41 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_9 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_0 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_1 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_10 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_11 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_12 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_13 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_14 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_15 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_16 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_17 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_18 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_19 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_2 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_20 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_21 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_22 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_23 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_24 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_25 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_26 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_27 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_28 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_29 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_3 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_30 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_31 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_32 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_33 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_34 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_35 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_36 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_37 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_38 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_39 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_4 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_40 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_41 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_42 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_43 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_44 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_45 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_46 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_47 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_5 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_6 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_7 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_8 : STD_LOGIC; 
  signal Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_30 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_31 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_32 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_33 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_34 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_35 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_36 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_37 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_38 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_39 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_40 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_41 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_42 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_43 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_44 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_45 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_46 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_47 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_30 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_31 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_32 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_33 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_34 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_35 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_36 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_37 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_38 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_39 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_40 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_41 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_42 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_43 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_44 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_45 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_46 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_47 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_30 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_31 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_32 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_33 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_34 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_35 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_36 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_37 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_38 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_39 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_40 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_41 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_42 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_43 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_44 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_45 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_46 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_47 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_48 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_49 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_50 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_51 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_52 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_53 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_54 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_55 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_56 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_57 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_58 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_59 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_60 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_61 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_62 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_63 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_64 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_65 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_66 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_67 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_68 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_69 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_70 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_71 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_72 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_73 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_30 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_31 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_32 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_33 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_34 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_35 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_36 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_37 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_38 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_39 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_40 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_41 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_42 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_43 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_44 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_45 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_46 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_47 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_30 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_31 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_32 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_33 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_34 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_35 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_36 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_37 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_38 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_39 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_40 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_41 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_9 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_0 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_1 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_10 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_11 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_12 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_13 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_14 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_15 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_16 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_17 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_18 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_19 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_2 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_20 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_21 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_22 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_23 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_24 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_25 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_26 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_27 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_28 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_29 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_3 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_30 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_31 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_32 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_33 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_34 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_35 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_36 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_37 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_38 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_39 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_4 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_40 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_41 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_42 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_43 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_44 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_45 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_46 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_47 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_5 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_6 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_7 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_8 : STD_LOGIC; 
  signal Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_9 : STD_LOGIC; 
  signal Msub_subtractb_out1_cy_23_rt_1997 : STD_LOGIC; 
  signal Msub_subtractb_out1_cy_25_rt_2000 : STD_LOGIC; 
  signal Msub_subtractb_out1_cy_27_rt_2003 : STD_LOGIC; 
  signal Msub_subtractb_out1_cy_29_rt_2006 : STD_LOGIC; 
  signal Msub_subtractb_out1_cy_31_rt_2009 : STD_LOGIC; 
  signal Msub_subtractb_out1_cy_33_rt_2012 : STD_LOGIC; 
  signal Msub_subtractb_out1_lut_24_Q : STD_LOGIC; 
  signal Msub_subtractb_out1_lut_26_Q : STD_LOGIC; 
  signal Msub_subtractb_out1_lut_28_Q : STD_LOGIC; 
  signal Msub_subtractb_out1_lut_30_Q : STD_LOGIC; 
  signal Msub_subtractb_out1_lut_32_Q : STD_LOGIC; 
  signal Msub_subtractb_out1_lut_34_Q : STD_LOGIC; 
  signal Msub_subtractc_out1_cy_23_rt_2020 : STD_LOGIC; 
  signal Msub_subtractc_out1_cy_24_rt_2022 : STD_LOGIC; 
  signal Msub_subtractc_out1_cy_26_rt_2025 : STD_LOGIC; 
  signal Msub_subtractc_out1_cy_28_rt_2028 : STD_LOGIC; 
  signal Msub_subtractc_out1_cy_30_rt_2031 : STD_LOGIC; 
  signal Msub_subtractc_out1_cy_32_rt_2034 : STD_LOGIC; 
  signal Msub_subtractc_out1_lut_25_Q : STD_LOGIC; 
  signal Msub_subtractc_out1_lut_27_Q : STD_LOGIC; 
  signal Msub_subtractc_out1_lut_29_Q : STD_LOGIC; 
  signal Msub_subtractc_out1_lut_31_Q : STD_LOGIC; 
  signal Msub_subtractc_out1_lut_33_1 : STD_LOGIC; 
  signal Msub_subtractc_out1_xor_34_rt_2041 : STD_LOGIC; 
  signal N0 : STD_LOGIC; 
  signal N01 : STD_LOGIC; 
  signal N1 : STD_LOGIC; 
  signal N120 : STD_LOGIC; 
  signal N121 : STD_LOGIC; 
  signal N122 : STD_LOGIC; 
  signal N188 : STD_LOGIC; 
  signal N189 : STD_LOGIC; 
  signal N190 : STD_LOGIC; 
  signal N191 : STD_LOGIC; 
  signal N192 : STD_LOGIC; 
  signal N193 : STD_LOGIC; 
  signal N194 : STD_LOGIC; 
  signal N195 : STD_LOGIC; 
  signal N196 : STD_LOGIC; 
  signal N197 : STD_LOGIC; 
  signal N198 : STD_LOGIC; 
  signal N199 : STD_LOGIC; 
  signal N200 : STD_LOGIC; 
  signal N201 : STD_LOGIC; 
  signal N202 : STD_LOGIC; 
  signal N203 : STD_LOGIC; 
  signal N204 : STD_LOGIC; 
  signal N205 : STD_LOGIC; 
  signal N206 : STD_LOGIC; 
  signal N207 : STD_LOGIC; 
  signal N208 : STD_LOGIC; 
  signal N209 : STD_LOGIC; 
  signal N210 : STD_LOGIC; 
  signal N211 : STD_LOGIC; 
  signal N212 : STD_LOGIC; 
  signal N213 : STD_LOGIC; 
  signal N214 : STD_LOGIC; 
  signal N215 : STD_LOGIC; 
  signal N216 : STD_LOGIC; 
  signal N217 : STD_LOGIC; 
  signal N218 : STD_LOGIC; 
  signal N219 : STD_LOGIC; 
  signal N220 : STD_LOGIC; 
  signal N221 : STD_LOGIC; 
  signal N222 : STD_LOGIC; 
  signal N223 : STD_LOGIC; 
  signal N224 : STD_LOGIC; 
  signal N225 : STD_LOGIC; 
  signal N226 : STD_LOGIC; 
  signal N227 : STD_LOGIC; 
  signal N228 : STD_LOGIC; 
  signal N229 : STD_LOGIC; 
  signal N230 : STD_LOGIC; 
  signal N231 : STD_LOGIC; 
  signal N232 : STD_LOGIC; 
  signal N233 : STD_LOGIC; 
  signal N234 : STD_LOGIC; 
  signal N235 : STD_LOGIC; 
  signal N236 : STD_LOGIC; 
  signal N237 : STD_LOGIC; 
  signal N238 : STD_LOGIC; 
  signal N239 : STD_LOGIC; 
  signal N240 : STD_LOGIC; 
  signal N241 : STD_LOGIC; 
  signal N242 : STD_LOGIC; 
  signal N243 : STD_LOGIC; 
  signal N48 : STD_LOGIC; 
  signal N50 : STD_LOGIC; 
  signal N80 : STD_LOGIC; 
  signal N81 : STD_LOGIC; 
  signal N82 : STD_LOGIC; 
  signal NlwRenamedSignal_ce_out : STD_LOGIC; 
  signal reduced_reg_0_0_2667 : STD_LOGIC; 
  signal reduced_reg_0_1_2668 : STD_LOGIC; 
  signal reduced_reg_0_10_2669 : STD_LOGIC; 
  signal reduced_reg_0_11_2670 : STD_LOGIC; 
  signal reduced_reg_0_12_2671 : STD_LOGIC; 
  signal reduced_reg_0_13_2672 : STD_LOGIC; 
  signal reduced_reg_0_14_2673 : STD_LOGIC; 
  signal reduced_reg_0_15_2674 : STD_LOGIC; 
  signal reduced_reg_0_16_2675 : STD_LOGIC; 
  signal reduced_reg_0_17_2676 : STD_LOGIC; 
  signal reduced_reg_0_18_2677 : STD_LOGIC; 
  signal reduced_reg_0_19_2678 : STD_LOGIC; 
  signal reduced_reg_0_2_2679 : STD_LOGIC; 
  signal reduced_reg_0_20_2680 : STD_LOGIC; 
  signal reduced_reg_0_21_2681 : STD_LOGIC; 
  signal reduced_reg_0_22_2682 : STD_LOGIC; 
  signal reduced_reg_0_23_2683 : STD_LOGIC; 
  signal reduced_reg_0_24_2684 : STD_LOGIC; 
  signal reduced_reg_0_25_2685 : STD_LOGIC; 
  signal reduced_reg_0_26_2686 : STD_LOGIC; 
  signal reduced_reg_0_3_2687 : STD_LOGIC; 
  signal reduced_reg_0_4_2688 : STD_LOGIC; 
  signal reduced_reg_0_5_2689 : STD_LOGIC; 
  signal reduced_reg_0_6_2690 : STD_LOGIC; 
  signal reduced_reg_0_7_2691 : STD_LOGIC; 
  signal reduced_reg_0_8_2692 : STD_LOGIC; 
  signal reduced_reg_0_9_2693 : STD_LOGIC; 
  signal reduced_reg_1_0_2694 : STD_LOGIC; 
  signal reduced_reg_1_1_2695 : STD_LOGIC; 
  signal reduced_reg_1_10_2696 : STD_LOGIC; 
  signal reduced_reg_1_11_2697 : STD_LOGIC; 
  signal reduced_reg_1_12_2698 : STD_LOGIC; 
  signal reduced_reg_1_13_2699 : STD_LOGIC; 
  signal reduced_reg_1_14_2700 : STD_LOGIC; 
  signal reduced_reg_1_15_2701 : STD_LOGIC; 
  signal reduced_reg_1_16_2702 : STD_LOGIC; 
  signal reduced_reg_1_17_2703 : STD_LOGIC; 
  signal reduced_reg_1_18_2704 : STD_LOGIC; 
  signal reduced_reg_1_19_2705 : STD_LOGIC; 
  signal reduced_reg_1_2_2706 : STD_LOGIC; 
  signal reduced_reg_1_20_2707 : STD_LOGIC; 
  signal reduced_reg_1_21_2708 : STD_LOGIC; 
  signal reduced_reg_1_22_2709 : STD_LOGIC; 
  signal reduced_reg_1_23_2710 : STD_LOGIC; 
  signal reduced_reg_1_24_2711 : STD_LOGIC; 
  signal reduced_reg_1_25_2712 : STD_LOGIC; 
  signal reduced_reg_1_26_2713 : STD_LOGIC; 
  signal reduced_reg_1_3_2714 : STD_LOGIC; 
  signal reduced_reg_1_4_2715 : STD_LOGIC; 
  signal reduced_reg_1_5_2716 : STD_LOGIC; 
  signal reduced_reg_1_6_2717 : STD_LOGIC; 
  signal reduced_reg_1_7_2718 : STD_LOGIC; 
  signal reduced_reg_1_8_2719 : STD_LOGIC; 
  signal reduced_reg_1_9_2720 : STD_LOGIC; 
  signal reset_inv : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_0_Q : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_10_Q_2748 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_11_Q_2749 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_2_Q_2750 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_3_Q_2751 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_4_Q_2752 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_5_Q_2753 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_6_Q_2754 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_7_Q_2755 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_8_Q_2756 : STD_LOGIC; 
  signal u_cosinea_CastU16En2_out1_9_Q_2757 : STD_LOGIC; 
  signal u_cosinea_Madd_Negate_cast_1_Madd_cy_0_rt_2810 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_cy_12_rt_2913 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_39_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_39_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_40_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_40_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_41_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_41_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_42_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_42_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_43_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_43_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_44_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_44_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_45_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_45_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_46_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_46_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_47_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_47_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_48_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_48_1 : STD_LOGIC; 
  signal u_cosinea_Madd_p25mA_out1_not0000_50_Q : STD_LOGIC; 
  signal u_cosinea_Madd_p75mA_out1_cy_12_rt_2947 : STD_LOGIC; 
  signal u_cosinea_Madd_p75mA_out1_cy_13_rt_2949 : STD_LOGIC; 
  signal u_cosinea_N1 : STD_LOGIC; 
  signal u_cosinea_N2 : STD_LOGIC; 
  signal u_cosinea_N21 : STD_LOGIC; 
  signal u_cosinea_QuadHandle2_out1_10_1_3013 : STD_LOGIC; 
  signal u_cosinea_opDTCbool : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_39_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_40_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_41_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_42_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_43_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_44_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_45_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_46_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_47_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_48_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_49_Q : STD_LOGIC; 
  signal u_cosinea_p25mA_out1_51_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_39_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_40_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_41_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_42_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_43_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_44_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_45_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_46_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_47_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_48_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_49_Q : STD_LOGIC; 
  signal u_cosinea_p75mA_out1_51_Q : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_0_Q : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_10_Q_3041 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_11_Q_3042 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_2_Q_3043 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_3_Q_3044 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_4_Q_3045 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_5_Q_3046 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_6_Q_3047 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_7_Q_3048 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_8_Q_3049 : STD_LOGIC; 
  signal u_cosineb_CastU16En2_out1_9_Q_3050 : STD_LOGIC; 
  signal u_cosineb_Madd_Negate_cast_1_Madd_cy_0_rt_3103 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_cy_12_rt_3206 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_39_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_39_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_40_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_40_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_41_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_41_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_42_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_42_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_43_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_43_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_44_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_44_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_45_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_45_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_46_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_46_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_47_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_47_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_48_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_48_1 : STD_LOGIC; 
  signal u_cosineb_Madd_p25mA_out1_not0000_50_Q : STD_LOGIC; 
  signal u_cosineb_Madd_p75mA_out1_cy_12_rt_3240 : STD_LOGIC; 
  signal u_cosineb_Madd_p75mA_out1_cy_13_rt_3242 : STD_LOGIC; 
  signal u_cosineb_N1 : STD_LOGIC; 
  signal u_cosineb_N2 : STD_LOGIC; 
  signal u_cosineb_N21 : STD_LOGIC; 
  signal u_cosineb_QuadHandle2_out1_10_1_3306 : STD_LOGIC; 
  signal u_cosineb_opDTCbool : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_39_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_40_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_41_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_42_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_43_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_44_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_45_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_46_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_47_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_48_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_49_Q : STD_LOGIC; 
  signal u_cosineb_p25mA_out1_51_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_39_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_40_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_41_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_42_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_43_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_44_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_45_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_46_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_47_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_48_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_49_Q : STD_LOGIC; 
  signal u_cosineb_p75mA_out1_51_Q : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_0_Q : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_10_Q_3334 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_11_Q_3335 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_2_Q_3336 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_3_Q_3337 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_4_Q_3338 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_5_Q_3339 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_6_Q_3340 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_7_Q_3341 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_8_Q_3342 : STD_LOGIC; 
  signal u_cosinec_CastU16En2_out1_9_Q_3343 : STD_LOGIC; 
  signal u_cosinec_Madd_Negate_cast_1_Madd_cy_0_rt_3396 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_cy_12_rt_3499 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_39_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_39_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_40_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_40_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_41_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_41_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_42_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_42_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_43_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_43_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_44_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_44_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_45_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_45_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_46_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_46_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_47_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_47_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_48_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_48_1 : STD_LOGIC; 
  signal u_cosinec_Madd_p25mA_out1_not0000_50_Q : STD_LOGIC; 
  signal u_cosinec_Madd_p75mA_out1_cy_12_rt_3533 : STD_LOGIC; 
  signal u_cosinec_Madd_p75mA_out1_cy_13_rt_3535 : STD_LOGIC; 
  signal u_cosinec_N1 : STD_LOGIC; 
  signal u_cosinec_N2 : STD_LOGIC; 
  signal u_cosinec_N21 : STD_LOGIC; 
  signal u_cosinec_QuadHandle2_out1_10_1_3599 : STD_LOGIC; 
  signal u_cosinec_opDTCbool : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_39_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_40_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_41_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_42_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_43_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_44_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_45_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_46_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_47_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_48_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_49_Q : STD_LOGIC; 
  signal u_cosinec_p25mA_out1_51_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_39_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_40_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_41_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_42_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_43_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_44_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_45_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_46_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_47_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_48_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_49_Q : STD_LOGIC; 
  signal u_cosinec_p75mA_out1_51_Q : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_mul_temp_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_gain_out1_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_P_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_P_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PATTERNBDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PATTERNDETECT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_OVERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_UNDERFLOW_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYCASCIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYCASCOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_MULTSIGNIN_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_MULTSIGNOUT_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_A_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_C_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_47_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_46_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_45_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_44_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_43_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_42_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_41_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_40_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_39_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_38_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_37_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_36_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_35_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_34_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_33_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_32_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_P_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYOUT_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYOUT_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYOUT_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYOUT_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPA_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_REGCEBU_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_REGCEBL_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGA_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGB_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPA_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPA_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPA_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_31_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_30_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_29_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_28_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_27_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_26_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_25_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_24_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_23_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_22_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_21_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_20_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_19_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_18_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_17_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_16_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_15_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_14_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_13_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_12_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_11_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_10_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_9_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_8_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_7_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_6_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_5_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_4_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_0_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPB_3_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPB_2_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPB_1_UNCONNECTED : STD_LOGIC; 
  signal NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPB_0_UNCONNECTED : STD_LOGIC; 
  signal Cosine : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal Cosine_1 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal Cosine_2 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal Cosine_3 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal Cosine_4 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal Cosine_5 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal Discrete_Time_Integrator_indtc_1 : STD_LOGIC_VECTOR ( 15 downto 0 ); 
  signal Discrete_Time_Integrator_u_gain_1 : STD_LOGIC_VECTOR ( 21 downto 0 ); 
  signal Discrete_Time_Integrator_x_reg : STD_LOGIC_VECTOR ( 34 downto 0 ); 
  signal Maccum_Discrete_Time_Integrator_x_reg_cy : STD_LOGIC_VECTOR ( 33 downto 0 ); 
  signal Maccum_Discrete_Time_Integrator_x_reg_lut : STD_LOGIC_VECTOR ( 34 downto 0 ); 
  signal Madd_phaseadc_out1_cy : STD_LOGIC_VECTOR ( 82 downto 66 ); 
  signal Madd_phasebdc_out1_cy : STD_LOGIC_VECTOR ( 82 downto 66 ); 
  signal Madd_phasecdc_out1_cy : STD_LOGIC_VECTOR ( 82 downto 66 ); 
  signal Mmult_phaseamultiplier_out10_Madd_cy : STD_LOGIC_VECTOR ( 81 downto 41 ); 
  signal Mmult_phaseamultiplier_out10_Madd_lut : STD_LOGIC_VECTOR ( 82 downto 41 ); 
  signal Mmult_phasebmultiplier_out10_Madd_cy : STD_LOGIC_VECTOR ( 81 downto 41 ); 
  signal Mmult_phasebmultiplier_out10_Madd_lut : STD_LOGIC_VECTOR ( 82 downto 41 ); 
  signal Mmult_phasecmultiplier_out10_Madd_cy : STD_LOGIC_VECTOR ( 81 downto 41 ); 
  signal Mmult_phasecmultiplier_out10_Madd_lut : STD_LOGIC_VECTOR ( 82 downto 41 ); 
  signal Msub_subtractb_out1_cy : STD_LOGIC_VECTOR ( 33 downto 23 ); 
  signal Msub_subtractc_out1_cy : STD_LOGIC_VECTOR ( 33 downto 23 ); 
  signal Result : STD_LOGIC_VECTOR ( 34 downto 0 ); 
  signal gain_mul_temp : STD_LOGIC_VECTOR ( 29 downto 8 ); 
  signal gain_out1 : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal gain_out1_1 : STD_LOGIC_VECTOR ( 26 downto 0 ); 
  signal phaseamultiplier_out1 : STD_LOGIC_VECTOR ( 82 downto 41 ); 
  signal phaseamultiplier_out1_1 : STD_LOGIC_VECTOR ( 82 downto 0 ); 
  signal phasebmultiplier_out1 : STD_LOGIC_VECTOR ( 82 downto 41 ); 
  signal phasebmultiplier_out1_1 : STD_LOGIC_VECTOR ( 82 downto 0 ); 
  signal phasecmultiplier_out1 : STD_LOGIC_VECTOR ( 82 downto 41 ); 
  signal phasecmultiplier_out1_1 : STD_LOGIC_VECTOR ( 82 downto 0 ); 
  signal subtractb_out1 : STD_LOGIC_VECTOR ( 34 downto 23 ); 
  signal subtractc_out1 : STD_LOGIC_VECTOR ( 34 downto 23 ); 
  signal u_cosinea_Look_Up_Table_out1_1 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal u_cosinea_Madd_Negate_cast_1_Madd_cy : STD_LOGIC_VECTOR ( 49 downto 0 ); 
  signal u_cosinea_Madd_Negate_cast_1_not0000 : STD_LOGIC_VECTOR ( 50 downto 1 ); 
  signal u_cosinea_Madd_p25mA_out1_cy : STD_LOGIC_VECTOR ( 13 downto 2 ); 
  signal u_cosinea_Madd_p75mA_out1_cy : STD_LOGIC_VECTOR ( 13 downto 2 ); 
  signal u_cosinea_Negate_cast_1 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal u_cosinea_QuadHandle2_out1 : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal u_cosinea_alpha1st_or_4th_Quad_out1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_cosineb_Look_Up_Table_out1_1 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal u_cosineb_Madd_Negate_cast_1_Madd_cy : STD_LOGIC_VECTOR ( 49 downto 0 ); 
  signal u_cosineb_Madd_Negate_cast_1_not0000 : STD_LOGIC_VECTOR ( 50 downto 1 ); 
  signal u_cosineb_Madd_p25mA_out1_cy : STD_LOGIC_VECTOR ( 13 downto 2 ); 
  signal u_cosineb_Madd_p75mA_out1_cy : STD_LOGIC_VECTOR ( 13 downto 2 ); 
  signal u_cosineb_Negate_cast_1 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal u_cosineb_QuadHandle2_out1 : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal u_cosineb_alpha1st_or_4th_Quad_out1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
  signal u_cosinec_Look_Up_Table_out1_1 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal u_cosinec_Madd_Negate_cast_1_Madd_cy : STD_LOGIC_VECTOR ( 49 downto 0 ); 
  signal u_cosinec_Madd_Negate_cast_1_not0000 : STD_LOGIC_VECTOR ( 50 downto 1 ); 
  signal u_cosinec_Madd_p25mA_out1_cy : STD_LOGIC_VECTOR ( 13 downto 2 ); 
  signal u_cosinec_Madd_p75mA_out1_cy : STD_LOGIC_VECTOR ( 13 downto 2 ); 
  signal u_cosinec_Negate_cast_1 : STD_LOGIC_VECTOR ( 50 downto 0 ); 
  signal u_cosinec_QuadHandle2_out1 : STD_LOGIC_VECTOR ( 10 downto 10 ); 
  signal u_cosinec_alpha1st_or_4th_Quad_out1 : STD_LOGIC_VECTOR ( 1 downto 1 ); 
begin
  NlwRenamedSignal_ce_out <= clk_enable;
  ce_out <= NlwRenamedSignal_ce_out;
  Va(65) <= phaseamultiplier_out1_1(65);
  Va(64) <= phaseamultiplier_out1_1(64);
  Va(63) <= phaseamultiplier_out1_1(63);
  Va(62) <= phaseamultiplier_out1_1(62);
  Va(61) <= phaseamultiplier_out1_1(61);
  Va(60) <= phaseamultiplier_out1_1(60);
  Va(59) <= phaseamultiplier_out1_1(59);
  Va(58) <= phaseamultiplier_out1_1(58);
  Va(57) <= phaseamultiplier_out1_1(57);
  Va(56) <= phaseamultiplier_out1_1(56);
  Va(55) <= phaseamultiplier_out1_1(55);
  Va(54) <= phaseamultiplier_out1_1(54);
  Va(53) <= phaseamultiplier_out1_1(53);
  Va(52) <= phaseamultiplier_out1_1(52);
  Va(51) <= phaseamultiplier_out1_1(51);
  Va(50) <= phaseamultiplier_out1_1(50);
  Va(49) <= phaseamultiplier_out1_1(49);
  Va(48) <= phaseamultiplier_out1_1(48);
  Va(47) <= phaseamultiplier_out1_1(47);
  Va(46) <= phaseamultiplier_out1_1(46);
  Va(45) <= phaseamultiplier_out1_1(45);
  Va(44) <= phaseamultiplier_out1_1(44);
  Va(43) <= phaseamultiplier_out1_1(43);
  Va(42) <= phaseamultiplier_out1_1(42);
  Va(41) <= phaseamultiplier_out1_1(41);
  Va(40) <= phaseamultiplier_out1_1(40);
  Va(39) <= phaseamultiplier_out1_1(39);
  Va(38) <= phaseamultiplier_out1_1(38);
  Va(37) <= phaseamultiplier_out1_1(37);
  Va(36) <= phaseamultiplier_out1_1(36);
  Va(35) <= phaseamultiplier_out1_1(35);
  Va(34) <= phaseamultiplier_out1_1(34);
  Va(33) <= phaseamultiplier_out1_1(33);
  Va(32) <= phaseamultiplier_out1_1(32);
  Va(31) <= phaseamultiplier_out1_1(31);
  Va(30) <= phaseamultiplier_out1_1(30);
  Va(29) <= phaseamultiplier_out1_1(29);
  Va(28) <= phaseamultiplier_out1_1(28);
  Va(27) <= phaseamultiplier_out1_1(27);
  Va(26) <= phaseamultiplier_out1_1(26);
  Va(25) <= phaseamultiplier_out1_1(25);
  Va(24) <= phaseamultiplier_out1_1(24);
  Va(23) <= phaseamultiplier_out1_1(23);
  Va(22) <= phaseamultiplier_out1_1(22);
  Va(21) <= phaseamultiplier_out1_1(21);
  Va(20) <= phaseamultiplier_out1_1(20);
  Va(19) <= phaseamultiplier_out1_1(19);
  Va(18) <= phaseamultiplier_out1_1(18);
  Va(17) <= phaseamultiplier_out1_1(17);
  Va(16) <= phaseamultiplier_out1_1(16);
  Va(15) <= phaseamultiplier_out1_1(15);
  Va(14) <= phaseamultiplier_out1_1(14);
  Va(13) <= phaseamultiplier_out1_1(13);
  Va(12) <= phaseamultiplier_out1_1(12);
  Va(11) <= phaseamultiplier_out1_1(11);
  Va(10) <= phaseamultiplier_out1_1(10);
  Va(9) <= phaseamultiplier_out1_1(9);
  Va(8) <= phaseamultiplier_out1_1(8);
  Va(7) <= phaseamultiplier_out1_1(7);
  Va(6) <= phaseamultiplier_out1_1(6);
  Va(5) <= phaseamultiplier_out1_1(5);
  Va(4) <= phaseamultiplier_out1_1(4);
  Va(3) <= phaseamultiplier_out1_1(3);
  Va(2) <= phaseamultiplier_out1_1(2);
  Va(1) <= phaseamultiplier_out1_1(1);
  Va(0) <= phaseamultiplier_out1_1(0);
  Vb(65) <= phasebmultiplier_out1_1(65);
  Vb(64) <= phasebmultiplier_out1_1(64);
  Vb(63) <= phasebmultiplier_out1_1(63);
  Vb(62) <= phasebmultiplier_out1_1(62);
  Vb(61) <= phasebmultiplier_out1_1(61);
  Vb(60) <= phasebmultiplier_out1_1(60);
  Vb(59) <= phasebmultiplier_out1_1(59);
  Vb(58) <= phasebmultiplier_out1_1(58);
  Vb(57) <= phasebmultiplier_out1_1(57);
  Vb(56) <= phasebmultiplier_out1_1(56);
  Vb(55) <= phasebmultiplier_out1_1(55);
  Vb(54) <= phasebmultiplier_out1_1(54);
  Vb(53) <= phasebmultiplier_out1_1(53);
  Vb(52) <= phasebmultiplier_out1_1(52);
  Vb(51) <= phasebmultiplier_out1_1(51);
  Vb(50) <= phasebmultiplier_out1_1(50);
  Vb(49) <= phasebmultiplier_out1_1(49);
  Vb(48) <= phasebmultiplier_out1_1(48);
  Vb(47) <= phasebmultiplier_out1_1(47);
  Vb(46) <= phasebmultiplier_out1_1(46);
  Vb(45) <= phasebmultiplier_out1_1(45);
  Vb(44) <= phasebmultiplier_out1_1(44);
  Vb(43) <= phasebmultiplier_out1_1(43);
  Vb(42) <= phasebmultiplier_out1_1(42);
  Vb(41) <= phasebmultiplier_out1_1(41);
  Vb(40) <= phasebmultiplier_out1_1(40);
  Vb(39) <= phasebmultiplier_out1_1(39);
  Vb(38) <= phasebmultiplier_out1_1(38);
  Vb(37) <= phasebmultiplier_out1_1(37);
  Vb(36) <= phasebmultiplier_out1_1(36);
  Vb(35) <= phasebmultiplier_out1_1(35);
  Vb(34) <= phasebmultiplier_out1_1(34);
  Vb(33) <= phasebmultiplier_out1_1(33);
  Vb(32) <= phasebmultiplier_out1_1(32);
  Vb(31) <= phasebmultiplier_out1_1(31);
  Vb(30) <= phasebmultiplier_out1_1(30);
  Vb(29) <= phasebmultiplier_out1_1(29);
  Vb(28) <= phasebmultiplier_out1_1(28);
  Vb(27) <= phasebmultiplier_out1_1(27);
  Vb(26) <= phasebmultiplier_out1_1(26);
  Vb(25) <= phasebmultiplier_out1_1(25);
  Vb(24) <= phasebmultiplier_out1_1(24);
  Vb(23) <= phasebmultiplier_out1_1(23);
  Vb(22) <= phasebmultiplier_out1_1(22);
  Vb(21) <= phasebmultiplier_out1_1(21);
  Vb(20) <= phasebmultiplier_out1_1(20);
  Vb(19) <= phasebmultiplier_out1_1(19);
  Vb(18) <= phasebmultiplier_out1_1(18);
  Vb(17) <= phasebmultiplier_out1_1(17);
  Vb(16) <= phasebmultiplier_out1_1(16);
  Vb(15) <= phasebmultiplier_out1_1(15);
  Vb(14) <= phasebmultiplier_out1_1(14);
  Vb(13) <= phasebmultiplier_out1_1(13);
  Vb(12) <= phasebmultiplier_out1_1(12);
  Vb(11) <= phasebmultiplier_out1_1(11);
  Vb(10) <= phasebmultiplier_out1_1(10);
  Vb(9) <= phasebmultiplier_out1_1(9);
  Vb(8) <= phasebmultiplier_out1_1(8);
  Vb(7) <= phasebmultiplier_out1_1(7);
  Vb(6) <= phasebmultiplier_out1_1(6);
  Vb(5) <= phasebmultiplier_out1_1(5);
  Vb(4) <= phasebmultiplier_out1_1(4);
  Vb(3) <= phasebmultiplier_out1_1(3);
  Vb(2) <= phasebmultiplier_out1_1(2);
  Vb(1) <= phasebmultiplier_out1_1(1);
  Vb(0) <= phasebmultiplier_out1_1(0);
  Vc(65) <= phasecmultiplier_out1_1(65);
  Vc(64) <= phasecmultiplier_out1_1(64);
  Vc(63) <= phasecmultiplier_out1_1(63);
  Vc(62) <= phasecmultiplier_out1_1(62);
  Vc(61) <= phasecmultiplier_out1_1(61);
  Vc(60) <= phasecmultiplier_out1_1(60);
  Vc(59) <= phasecmultiplier_out1_1(59);
  Vc(58) <= phasecmultiplier_out1_1(58);
  Vc(57) <= phasecmultiplier_out1_1(57);
  Vc(56) <= phasecmultiplier_out1_1(56);
  Vc(55) <= phasecmultiplier_out1_1(55);
  Vc(54) <= phasecmultiplier_out1_1(54);
  Vc(53) <= phasecmultiplier_out1_1(53);
  Vc(52) <= phasecmultiplier_out1_1(52);
  Vc(51) <= phasecmultiplier_out1_1(51);
  Vc(50) <= phasecmultiplier_out1_1(50);
  Vc(49) <= phasecmultiplier_out1_1(49);
  Vc(48) <= phasecmultiplier_out1_1(48);
  Vc(47) <= phasecmultiplier_out1_1(47);
  Vc(46) <= phasecmultiplier_out1_1(46);
  Vc(45) <= phasecmultiplier_out1_1(45);
  Vc(44) <= phasecmultiplier_out1_1(44);
  Vc(43) <= phasecmultiplier_out1_1(43);
  Vc(42) <= phasecmultiplier_out1_1(42);
  Vc(41) <= phasecmultiplier_out1_1(41);
  Vc(40) <= phasecmultiplier_out1_1(40);
  Vc(39) <= phasecmultiplier_out1_1(39);
  Vc(38) <= phasecmultiplier_out1_1(38);
  Vc(37) <= phasecmultiplier_out1_1(37);
  Vc(36) <= phasecmultiplier_out1_1(36);
  Vc(35) <= phasecmultiplier_out1_1(35);
  Vc(34) <= phasecmultiplier_out1_1(34);
  Vc(33) <= phasecmultiplier_out1_1(33);
  Vc(32) <= phasecmultiplier_out1_1(32);
  Vc(31) <= phasecmultiplier_out1_1(31);
  Vc(30) <= phasecmultiplier_out1_1(30);
  Vc(29) <= phasecmultiplier_out1_1(29);
  Vc(28) <= phasecmultiplier_out1_1(28);
  Vc(27) <= phasecmultiplier_out1_1(27);
  Vc(26) <= phasecmultiplier_out1_1(26);
  Vc(25) <= phasecmultiplier_out1_1(25);
  Vc(24) <= phasecmultiplier_out1_1(24);
  Vc(23) <= phasecmultiplier_out1_1(23);
  Vc(22) <= phasecmultiplier_out1_1(22);
  Vc(21) <= phasecmultiplier_out1_1(21);
  Vc(20) <= phasecmultiplier_out1_1(20);
  Vc(19) <= phasecmultiplier_out1_1(19);
  Vc(18) <= phasecmultiplier_out1_1(18);
  Vc(17) <= phasecmultiplier_out1_1(17);
  Vc(16) <= phasecmultiplier_out1_1(16);
  Vc(15) <= phasecmultiplier_out1_1(15);
  Vc(14) <= phasecmultiplier_out1_1(14);
  Vc(13) <= phasecmultiplier_out1_1(13);
  Vc(12) <= phasecmultiplier_out1_1(12);
  Vc(11) <= phasecmultiplier_out1_1(11);
  Vc(10) <= phasecmultiplier_out1_1(10);
  Vc(9) <= phasecmultiplier_out1_1(9);
  Vc(8) <= phasecmultiplier_out1_1(8);
  Vc(7) <= phasecmultiplier_out1_1(7);
  Vc(6) <= phasecmultiplier_out1_1(6);
  Vc(5) <= phasecmultiplier_out1_1(5);
  Vc(4) <= phasecmultiplier_out1_1(4);
  Vc(3) <= phasecmultiplier_out1_1(3);
  Vc(2) <= phasecmultiplier_out1_1(2);
  Vc(1) <= phasecmultiplier_out1_1(1);
  Vc(0) <= phasecmultiplier_out1_1(0);
  XST_GND : GND
    port map (
      G => N0
    );
  XST_VCC : VCC
    port map (
      P => N1
    );
  Discrete_Time_Integrator_indtc_1_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(0),
      Q => Discrete_Time_Integrator_indtc_1(0)
    );
  Discrete_Time_Integrator_indtc_1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(1),
      Q => Discrete_Time_Integrator_indtc_1(1)
    );
  Discrete_Time_Integrator_indtc_1_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(2),
      Q => Discrete_Time_Integrator_indtc_1(2)
    );
  Discrete_Time_Integrator_indtc_1_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(3),
      Q => Discrete_Time_Integrator_indtc_1(3)
    );
  Discrete_Time_Integrator_indtc_1_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(4),
      Q => Discrete_Time_Integrator_indtc_1(4)
    );
  Discrete_Time_Integrator_indtc_1_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(5),
      Q => Discrete_Time_Integrator_indtc_1(5)
    );
  Discrete_Time_Integrator_indtc_1_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(6),
      Q => Discrete_Time_Integrator_indtc_1(6)
    );
  Discrete_Time_Integrator_indtc_1_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(7),
      Q => Discrete_Time_Integrator_indtc_1(7)
    );
  Discrete_Time_Integrator_indtc_1_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(8),
      Q => Discrete_Time_Integrator_indtc_1(8)
    );
  Discrete_Time_Integrator_indtc_1_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(9),
      Q => Discrete_Time_Integrator_indtc_1(9)
    );
  Discrete_Time_Integrator_indtc_1_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(10),
      Q => Discrete_Time_Integrator_indtc_1(10)
    );
  Discrete_Time_Integrator_indtc_1_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(11),
      Q => Discrete_Time_Integrator_indtc_1(11)
    );
  Discrete_Time_Integrator_indtc_1_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(12),
      Q => Discrete_Time_Integrator_indtc_1(12)
    );
  Discrete_Time_Integrator_indtc_1_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(13),
      Q => Discrete_Time_Integrator_indtc_1(13)
    );
  Discrete_Time_Integrator_indtc_1_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(14),
      Q => Discrete_Time_Integrator_indtc_1(14)
    );
  Discrete_Time_Integrator_indtc_1_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => freq(15),
      Q => Discrete_Time_Integrator_indtc_1(15)
    );
  gain_out1_1_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(0),
      Q => gain_out1_1(0)
    );
  gain_out1_1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(1),
      Q => gain_out1_1(1)
    );
  gain_out1_1_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(2),
      Q => gain_out1_1(2)
    );
  gain_out1_1_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(3),
      Q => gain_out1_1(3)
    );
  gain_out1_1_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(4),
      Q => gain_out1_1(4)
    );
  gain_out1_1_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(5),
      Q => gain_out1_1(5)
    );
  gain_out1_1_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(6),
      Q => gain_out1_1(6)
    );
  gain_out1_1_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(7),
      Q => gain_out1_1(7)
    );
  gain_out1_1_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(8),
      Q => gain_out1_1(8)
    );
  gain_out1_1_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(9),
      Q => gain_out1_1(9)
    );
  gain_out1_1_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(10),
      Q => gain_out1_1(10)
    );
  gain_out1_1_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(11),
      Q => gain_out1_1(11)
    );
  gain_out1_1_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(12),
      Q => gain_out1_1(12)
    );
  gain_out1_1_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(13),
      Q => gain_out1_1(13)
    );
  gain_out1_1_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(14),
      Q => gain_out1_1(14)
    );
  gain_out1_1_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(15),
      Q => gain_out1_1(15)
    );
  gain_out1_1_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(16),
      Q => gain_out1_1(16)
    );
  gain_out1_1_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(17),
      Q => gain_out1_1(17)
    );
  gain_out1_1_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(18),
      Q => gain_out1_1(18)
    );
  gain_out1_1_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(19),
      Q => gain_out1_1(19)
    );
  gain_out1_1_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(20),
      Q => gain_out1_1(20)
    );
  gain_out1_1_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(21),
      Q => gain_out1_1(21)
    );
  gain_out1_1_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(22),
      Q => gain_out1_1(22)
    );
  gain_out1_1_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(23),
      Q => gain_out1_1(23)
    );
  gain_out1_1_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(24),
      Q => gain_out1_1(24)
    );
  gain_out1_1_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(25),
      Q => gain_out1_1(25)
    );
  gain_out1_1_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1(26),
      Q => gain_out1_1(26)
    );
  Discrete_Time_Integrator_u_gain_1_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(8),
      Q => Discrete_Time_Integrator_u_gain_1(0)
    );
  Discrete_Time_Integrator_u_gain_1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(9),
      Q => Discrete_Time_Integrator_u_gain_1(1)
    );
  Discrete_Time_Integrator_u_gain_1_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(10),
      Q => Discrete_Time_Integrator_u_gain_1(2)
    );
  Discrete_Time_Integrator_u_gain_1_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(11),
      Q => Discrete_Time_Integrator_u_gain_1(3)
    );
  Discrete_Time_Integrator_u_gain_1_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(12),
      Q => Discrete_Time_Integrator_u_gain_1(4)
    );
  Discrete_Time_Integrator_u_gain_1_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(13),
      Q => Discrete_Time_Integrator_u_gain_1(5)
    );
  Discrete_Time_Integrator_u_gain_1_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(14),
      Q => Discrete_Time_Integrator_u_gain_1(6)
    );
  Discrete_Time_Integrator_u_gain_1_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(15),
      Q => Discrete_Time_Integrator_u_gain_1(7)
    );
  Discrete_Time_Integrator_u_gain_1_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(16),
      Q => Discrete_Time_Integrator_u_gain_1(8)
    );
  Discrete_Time_Integrator_u_gain_1_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(17),
      Q => Discrete_Time_Integrator_u_gain_1(9)
    );
  Discrete_Time_Integrator_u_gain_1_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(18),
      Q => Discrete_Time_Integrator_u_gain_1(10)
    );
  Discrete_Time_Integrator_u_gain_1_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(19),
      Q => Discrete_Time_Integrator_u_gain_1(11)
    );
  Discrete_Time_Integrator_u_gain_1_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(20),
      Q => Discrete_Time_Integrator_u_gain_1(12)
    );
  Discrete_Time_Integrator_u_gain_1_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(21),
      Q => Discrete_Time_Integrator_u_gain_1(13)
    );
  Discrete_Time_Integrator_u_gain_1_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(22),
      Q => Discrete_Time_Integrator_u_gain_1(14)
    );
  Discrete_Time_Integrator_u_gain_1_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(23),
      Q => Discrete_Time_Integrator_u_gain_1(15)
    );
  Discrete_Time_Integrator_u_gain_1_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(24),
      Q => Discrete_Time_Integrator_u_gain_1(16)
    );
  Discrete_Time_Integrator_u_gain_1_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(25),
      Q => Discrete_Time_Integrator_u_gain_1(17)
    );
  Discrete_Time_Integrator_u_gain_1_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(26),
      Q => Discrete_Time_Integrator_u_gain_1(18)
    );
  Discrete_Time_Integrator_u_gain_1_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(27),
      Q => Discrete_Time_Integrator_u_gain_1(19)
    );
  Discrete_Time_Integrator_u_gain_1_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(28),
      Q => Discrete_Time_Integrator_u_gain_1(20)
    );
  Discrete_Time_Integrator_u_gain_1_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_mul_temp(29),
      Q => Discrete_Time_Integrator_u_gain_1(21)
    );
  reduced_reg_0_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(0),
      Q => reduced_reg_0_0_2667
    );
  reduced_reg_0_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(1),
      Q => reduced_reg_0_1_2668
    );
  reduced_reg_0_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(2),
      Q => reduced_reg_0_2_2679
    );
  reduced_reg_0_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(3),
      Q => reduced_reg_0_3_2687
    );
  reduced_reg_0_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(4),
      Q => reduced_reg_0_4_2688
    );
  reduced_reg_0_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(5),
      Q => reduced_reg_0_5_2689
    );
  reduced_reg_0_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(6),
      Q => reduced_reg_0_6_2690
    );
  reduced_reg_0_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(7),
      Q => reduced_reg_0_7_2691
    );
  reduced_reg_0_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(8),
      Q => reduced_reg_0_8_2692
    );
  reduced_reg_0_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(9),
      Q => reduced_reg_0_9_2693
    );
  reduced_reg_0_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(10),
      Q => reduced_reg_0_10_2669
    );
  reduced_reg_0_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(11),
      Q => reduced_reg_0_11_2670
    );
  reduced_reg_0_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(12),
      Q => reduced_reg_0_12_2671
    );
  reduced_reg_0_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(13),
      Q => reduced_reg_0_13_2672
    );
  reduced_reg_0_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(14),
      Q => reduced_reg_0_14_2673
    );
  reduced_reg_0_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(15),
      Q => reduced_reg_0_15_2674
    );
  reduced_reg_0_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(16),
      Q => reduced_reg_0_16_2675
    );
  reduced_reg_0_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(17),
      Q => reduced_reg_0_17_2676
    );
  reduced_reg_0_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(18),
      Q => reduced_reg_0_18_2677
    );
  reduced_reg_0_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(19),
      Q => reduced_reg_0_19_2678
    );
  reduced_reg_0_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(20),
      Q => reduced_reg_0_20_2680
    );
  reduced_reg_0_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(21),
      Q => reduced_reg_0_21_2681
    );
  reduced_reg_0_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(22),
      Q => reduced_reg_0_22_2682
    );
  reduced_reg_0_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(23),
      Q => reduced_reg_0_23_2683
    );
  reduced_reg_0_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(24),
      Q => reduced_reg_0_24_2684
    );
  reduced_reg_0_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(25),
      Q => reduced_reg_0_25_2685
    );
  reduced_reg_0_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => gain_out1_1(26),
      Q => reduced_reg_0_26_2686
    );
  reduced_reg_1_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_0_2667,
      Q => reduced_reg_1_0_2694
    );
  reduced_reg_1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_1_2668,
      Q => reduced_reg_1_1_2695
    );
  reduced_reg_1_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_2_2679,
      Q => reduced_reg_1_2_2706
    );
  reduced_reg_1_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_3_2687,
      Q => reduced_reg_1_3_2714
    );
  reduced_reg_1_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_4_2688,
      Q => reduced_reg_1_4_2715
    );
  reduced_reg_1_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_5_2689,
      Q => reduced_reg_1_5_2716
    );
  reduced_reg_1_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_6_2690,
      Q => reduced_reg_1_6_2717
    );
  reduced_reg_1_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_7_2691,
      Q => reduced_reg_1_7_2718
    );
  reduced_reg_1_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_8_2692,
      Q => reduced_reg_1_8_2719
    );
  reduced_reg_1_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_9_2693,
      Q => reduced_reg_1_9_2720
    );
  reduced_reg_1_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_10_2669,
      Q => reduced_reg_1_10_2696
    );
  reduced_reg_1_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_11_2670,
      Q => reduced_reg_1_11_2697
    );
  reduced_reg_1_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_12_2671,
      Q => reduced_reg_1_12_2698
    );
  reduced_reg_1_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_13_2672,
      Q => reduced_reg_1_13_2699
    );
  reduced_reg_1_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_14_2673,
      Q => reduced_reg_1_14_2700
    );
  reduced_reg_1_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_15_2674,
      Q => reduced_reg_1_15_2701
    );
  reduced_reg_1_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_16_2675,
      Q => reduced_reg_1_16_2702
    );
  reduced_reg_1_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_17_2676,
      Q => reduced_reg_1_17_2703
    );
  reduced_reg_1_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_18_2677,
      Q => reduced_reg_1_18_2704
    );
  reduced_reg_1_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_19_2678,
      Q => reduced_reg_1_19_2705
    );
  reduced_reg_1_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_20_2680,
      Q => reduced_reg_1_20_2707
    );
  reduced_reg_1_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_21_2681,
      Q => reduced_reg_1_21_2708
    );
  reduced_reg_1_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_22_2682,
      Q => reduced_reg_1_22_2709
    );
  reduced_reg_1_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_23_2683,
      Q => reduced_reg_1_23_2710
    );
  reduced_reg_1_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_24_2684,
      Q => reduced_reg_1_24_2711
    );
  reduced_reg_1_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_25_2685,
      Q => reduced_reg_1_25_2712
    );
  reduced_reg_1_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => reduced_reg_0_26_2686,
      Q => reduced_reg_1_26_2713
    );
  Cosine_1_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(0),
      Q => Cosine_1(0)
    );
  Cosine_1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(1),
      Q => Cosine_1(1)
    );
  Cosine_1_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(2),
      Q => Cosine_1(2)
    );
  Cosine_1_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(3),
      Q => Cosine_1(3)
    );
  Cosine_1_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(4),
      Q => Cosine_1(4)
    );
  Cosine_1_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(5),
      Q => Cosine_1(5)
    );
  Cosine_1_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(6),
      Q => Cosine_1(6)
    );
  Cosine_1_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(7),
      Q => Cosine_1(7)
    );
  Cosine_1_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(8),
      Q => Cosine_1(8)
    );
  Cosine_1_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(9),
      Q => Cosine_1(9)
    );
  Cosine_1_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(10),
      Q => Cosine_1(10)
    );
  Cosine_1_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(11),
      Q => Cosine_1(11)
    );
  Cosine_1_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(12),
      Q => Cosine_1(12)
    );
  Cosine_1_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(13),
      Q => Cosine_1(13)
    );
  Cosine_1_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(14),
      Q => Cosine_1(14)
    );
  Cosine_1_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(15),
      Q => Cosine_1(15)
    );
  Cosine_1_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(16),
      Q => Cosine_1(16)
    );
  Cosine_1_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(17),
      Q => Cosine_1(17)
    );
  Cosine_1_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(18),
      Q => Cosine_1(18)
    );
  Cosine_1_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(19),
      Q => Cosine_1(19)
    );
  Cosine_1_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(20),
      Q => Cosine_1(20)
    );
  Cosine_1_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(21),
      Q => Cosine_1(21)
    );
  Cosine_1_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(22),
      Q => Cosine_1(22)
    );
  Cosine_1_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(23),
      Q => Cosine_1(23)
    );
  Cosine_1_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(24),
      Q => Cosine_1(24)
    );
  Cosine_1_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(25),
      Q => Cosine_1(25)
    );
  Cosine_1_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(26),
      Q => Cosine_1(26)
    );
  Cosine_1_27 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(27),
      Q => Cosine_1(27)
    );
  Cosine_1_28 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(28),
      Q => Cosine_1(28)
    );
  Cosine_1_29 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(29),
      Q => Cosine_1(29)
    );
  Cosine_1_30 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(30),
      Q => Cosine_1(30)
    );
  Cosine_1_31 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(31),
      Q => Cosine_1(31)
    );
  Cosine_1_32 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(32),
      Q => Cosine_1(32)
    );
  Cosine_1_33 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(33),
      Q => Cosine_1(33)
    );
  Cosine_1_34 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(34),
      Q => Cosine_1(34)
    );
  Cosine_1_35 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(35),
      Q => Cosine_1(35)
    );
  Cosine_1_36 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(36),
      Q => Cosine_1(36)
    );
  Cosine_1_37 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(37),
      Q => Cosine_1(37)
    );
  Cosine_1_38 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(38),
      Q => Cosine_1(38)
    );
  Cosine_1_39 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(39),
      Q => Cosine_1(39)
    );
  Cosine_1_40 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(40),
      Q => Cosine_1(40)
    );
  Cosine_1_41 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(41),
      Q => Cosine_1(41)
    );
  Cosine_1_42 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(42),
      Q => Cosine_1(42)
    );
  Cosine_1_43 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(43),
      Q => Cosine_1(43)
    );
  Cosine_1_44 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(44),
      Q => Cosine_1(44)
    );
  Cosine_1_45 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(45),
      Q => Cosine_1(45)
    );
  Cosine_1_46 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(46),
      Q => Cosine_1(46)
    );
  Cosine_1_47 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(47),
      Q => Cosine_1(47)
    );
  Cosine_1_48 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(48),
      Q => Cosine_1(48)
    );
  Cosine_1_49 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(49),
      Q => Cosine_1(49)
    );
  Cosine_1_50 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine(50),
      Q => Cosine_1(50)
    );
  Cosine_3_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(0),
      Q => Cosine_3(0)
    );
  Cosine_3_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(1),
      Q => Cosine_3(1)
    );
  Cosine_3_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(2),
      Q => Cosine_3(2)
    );
  Cosine_3_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(3),
      Q => Cosine_3(3)
    );
  Cosine_3_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(4),
      Q => Cosine_3(4)
    );
  Cosine_3_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(5),
      Q => Cosine_3(5)
    );
  Cosine_3_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(6),
      Q => Cosine_3(6)
    );
  Cosine_3_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(7),
      Q => Cosine_3(7)
    );
  Cosine_3_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(8),
      Q => Cosine_3(8)
    );
  Cosine_3_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(9),
      Q => Cosine_3(9)
    );
  Cosine_3_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(10),
      Q => Cosine_3(10)
    );
  Cosine_3_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(11),
      Q => Cosine_3(11)
    );
  Cosine_3_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(12),
      Q => Cosine_3(12)
    );
  Cosine_3_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(13),
      Q => Cosine_3(13)
    );
  Cosine_3_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(14),
      Q => Cosine_3(14)
    );
  Cosine_3_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(15),
      Q => Cosine_3(15)
    );
  Cosine_3_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(16),
      Q => Cosine_3(16)
    );
  Cosine_3_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(17),
      Q => Cosine_3(17)
    );
  Cosine_3_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(18),
      Q => Cosine_3(18)
    );
  Cosine_3_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(19),
      Q => Cosine_3(19)
    );
  Cosine_3_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(20),
      Q => Cosine_3(20)
    );
  Cosine_3_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(21),
      Q => Cosine_3(21)
    );
  Cosine_3_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(22),
      Q => Cosine_3(22)
    );
  Cosine_3_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(23),
      Q => Cosine_3(23)
    );
  Cosine_3_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(24),
      Q => Cosine_3(24)
    );
  Cosine_3_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(25),
      Q => Cosine_3(25)
    );
  Cosine_3_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(26),
      Q => Cosine_3(26)
    );
  Cosine_3_27 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(27),
      Q => Cosine_3(27)
    );
  Cosine_3_28 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(28),
      Q => Cosine_3(28)
    );
  Cosine_3_29 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(29),
      Q => Cosine_3(29)
    );
  Cosine_3_30 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(30),
      Q => Cosine_3(30)
    );
  Cosine_3_31 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(31),
      Q => Cosine_3(31)
    );
  Cosine_3_32 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(32),
      Q => Cosine_3(32)
    );
  Cosine_3_33 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(33),
      Q => Cosine_3(33)
    );
  Cosine_3_34 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(34),
      Q => Cosine_3(34)
    );
  Cosine_3_35 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(35),
      Q => Cosine_3(35)
    );
  Cosine_3_36 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(36),
      Q => Cosine_3(36)
    );
  Cosine_3_37 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(37),
      Q => Cosine_3(37)
    );
  Cosine_3_38 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(38),
      Q => Cosine_3(38)
    );
  Cosine_3_39 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(39),
      Q => Cosine_3(39)
    );
  Cosine_3_40 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(40),
      Q => Cosine_3(40)
    );
  Cosine_3_41 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(41),
      Q => Cosine_3(41)
    );
  Cosine_3_42 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(42),
      Q => Cosine_3(42)
    );
  Cosine_3_43 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(43),
      Q => Cosine_3(43)
    );
  Cosine_3_44 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(44),
      Q => Cosine_3(44)
    );
  Cosine_3_45 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(45),
      Q => Cosine_3(45)
    );
  Cosine_3_46 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(46),
      Q => Cosine_3(46)
    );
  Cosine_3_47 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(47),
      Q => Cosine_3(47)
    );
  Cosine_3_48 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(48),
      Q => Cosine_3(48)
    );
  Cosine_3_49 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(49),
      Q => Cosine_3(49)
    );
  Cosine_3_50 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_2(50),
      Q => Cosine_3(50)
    );
  Cosine_5_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(0),
      Q => Cosine_5(0)
    );
  Cosine_5_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(1),
      Q => Cosine_5(1)
    );
  Cosine_5_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(2),
      Q => Cosine_5(2)
    );
  Cosine_5_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(3),
      Q => Cosine_5(3)
    );
  Cosine_5_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(4),
      Q => Cosine_5(4)
    );
  Cosine_5_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(5),
      Q => Cosine_5(5)
    );
  Cosine_5_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(6),
      Q => Cosine_5(6)
    );
  Cosine_5_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(7),
      Q => Cosine_5(7)
    );
  Cosine_5_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(8),
      Q => Cosine_5(8)
    );
  Cosine_5_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(9),
      Q => Cosine_5(9)
    );
  Cosine_5_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(10),
      Q => Cosine_5(10)
    );
  Cosine_5_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(11),
      Q => Cosine_5(11)
    );
  Cosine_5_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(12),
      Q => Cosine_5(12)
    );
  Cosine_5_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(13),
      Q => Cosine_5(13)
    );
  Cosine_5_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(14),
      Q => Cosine_5(14)
    );
  Cosine_5_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(15),
      Q => Cosine_5(15)
    );
  Cosine_5_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(16),
      Q => Cosine_5(16)
    );
  Cosine_5_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(17),
      Q => Cosine_5(17)
    );
  Cosine_5_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(18),
      Q => Cosine_5(18)
    );
  Cosine_5_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(19),
      Q => Cosine_5(19)
    );
  Cosine_5_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(20),
      Q => Cosine_5(20)
    );
  Cosine_5_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(21),
      Q => Cosine_5(21)
    );
  Cosine_5_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(22),
      Q => Cosine_5(22)
    );
  Cosine_5_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(23),
      Q => Cosine_5(23)
    );
  Cosine_5_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(24),
      Q => Cosine_5(24)
    );
  Cosine_5_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(25),
      Q => Cosine_5(25)
    );
  Cosine_5_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(26),
      Q => Cosine_5(26)
    );
  Cosine_5_27 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(27),
      Q => Cosine_5(27)
    );
  Cosine_5_28 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(28),
      Q => Cosine_5(28)
    );
  Cosine_5_29 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(29),
      Q => Cosine_5(29)
    );
  Cosine_5_30 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(30),
      Q => Cosine_5(30)
    );
  Cosine_5_31 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(31),
      Q => Cosine_5(31)
    );
  Cosine_5_32 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(32),
      Q => Cosine_5(32)
    );
  Cosine_5_33 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(33),
      Q => Cosine_5(33)
    );
  Cosine_5_34 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(34),
      Q => Cosine_5(34)
    );
  Cosine_5_35 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(35),
      Q => Cosine_5(35)
    );
  Cosine_5_36 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(36),
      Q => Cosine_5(36)
    );
  Cosine_5_37 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(37),
      Q => Cosine_5(37)
    );
  Cosine_5_38 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(38),
      Q => Cosine_5(38)
    );
  Cosine_5_39 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(39),
      Q => Cosine_5(39)
    );
  Cosine_5_40 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(40),
      Q => Cosine_5(40)
    );
  Cosine_5_41 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(41),
      Q => Cosine_5(41)
    );
  Cosine_5_42 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(42),
      Q => Cosine_5(42)
    );
  Cosine_5_43 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(43),
      Q => Cosine_5(43)
    );
  Cosine_5_44 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(44),
      Q => Cosine_5(44)
    );
  Cosine_5_45 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(45),
      Q => Cosine_5(45)
    );
  Cosine_5_46 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(46),
      Q => Cosine_5(46)
    );
  Cosine_5_47 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(47),
      Q => Cosine_5(47)
    );
  Cosine_5_48 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(48),
      Q => Cosine_5(48)
    );
  Cosine_5_49 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(49),
      Q => Cosine_5(49)
    );
  Cosine_5_50 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Cosine_4(50),
      Q => Cosine_5(50)
    );
  phaseamultiplier_out1_1_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_0,
      Q => phaseamultiplier_out1_1(0)
    );
  phaseamultiplier_out1_1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_1,
      Q => phaseamultiplier_out1_1(1)
    );
  phaseamultiplier_out1_1_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_2,
      Q => phaseamultiplier_out1_1(2)
    );
  phaseamultiplier_out1_1_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_3,
      Q => phaseamultiplier_out1_1(3)
    );
  phaseamultiplier_out1_1_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_4,
      Q => phaseamultiplier_out1_1(4)
    );
  phaseamultiplier_out1_1_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_5,
      Q => phaseamultiplier_out1_1(5)
    );
  phaseamultiplier_out1_1_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_6,
      Q => phaseamultiplier_out1_1(6)
    );
  phaseamultiplier_out1_1_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_7,
      Q => phaseamultiplier_out1_1(7)
    );
  phaseamultiplier_out1_1_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_8,
      Q => phaseamultiplier_out1_1(8)
    );
  phaseamultiplier_out1_1_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_9,
      Q => phaseamultiplier_out1_1(9)
    );
  phaseamultiplier_out1_1_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_10,
      Q => phaseamultiplier_out1_1(10)
    );
  phaseamultiplier_out1_1_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_11,
      Q => phaseamultiplier_out1_1(11)
    );
  phaseamultiplier_out1_1_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_12,
      Q => phaseamultiplier_out1_1(12)
    );
  phaseamultiplier_out1_1_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_13,
      Q => phaseamultiplier_out1_1(13)
    );
  phaseamultiplier_out1_1_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_14,
      Q => phaseamultiplier_out1_1(14)
    );
  phaseamultiplier_out1_1_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_15,
      Q => phaseamultiplier_out1_1(15)
    );
  phaseamultiplier_out1_1_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_16,
      Q => phaseamultiplier_out1_1(16)
    );
  phaseamultiplier_out1_1_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_17,
      Q => phaseamultiplier_out1_1(17)
    );
  phaseamultiplier_out1_1_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_18,
      Q => phaseamultiplier_out1_1(18)
    );
  phaseamultiplier_out1_1_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_19,
      Q => phaseamultiplier_out1_1(19)
    );
  phaseamultiplier_out1_1_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_20,
      Q => phaseamultiplier_out1_1(20)
    );
  phaseamultiplier_out1_1_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_21,
      Q => phaseamultiplier_out1_1(21)
    );
  phaseamultiplier_out1_1_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_22,
      Q => phaseamultiplier_out1_1(22)
    );
  phaseamultiplier_out1_1_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_23,
      Q => phaseamultiplier_out1_1(23)
    );
  phaseamultiplier_out1_1_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_24,
      Q => phaseamultiplier_out1_1(24)
    );
  phaseamultiplier_out1_1_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_25,
      Q => phaseamultiplier_out1_1(25)
    );
  phaseamultiplier_out1_1_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_26,
      Q => phaseamultiplier_out1_1(26)
    );
  phaseamultiplier_out1_1_27 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_27,
      Q => phaseamultiplier_out1_1(27)
    );
  phaseamultiplier_out1_1_28 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_28,
      Q => phaseamultiplier_out1_1(28)
    );
  phaseamultiplier_out1_1_29 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_29,
      Q => phaseamultiplier_out1_1(29)
    );
  phaseamultiplier_out1_1_30 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_30,
      Q => phaseamultiplier_out1_1(30)
    );
  phaseamultiplier_out1_1_31 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_31,
      Q => phaseamultiplier_out1_1(31)
    );
  phaseamultiplier_out1_1_32 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_32,
      Q => phaseamultiplier_out1_1(32)
    );
  phaseamultiplier_out1_1_33 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_33,
      Q => phaseamultiplier_out1_1(33)
    );
  phaseamultiplier_out1_1_34 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_34,
      Q => phaseamultiplier_out1_1(34)
    );
  phaseamultiplier_out1_1_35 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_35,
      Q => phaseamultiplier_out1_1(35)
    );
  phaseamultiplier_out1_1_36 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_36,
      Q => phaseamultiplier_out1_1(36)
    );
  phaseamultiplier_out1_1_37 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_37,
      Q => phaseamultiplier_out1_1(37)
    );
  phaseamultiplier_out1_1_38 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_38,
      Q => phaseamultiplier_out1_1(38)
    );
  phaseamultiplier_out1_1_39 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_39,
      Q => phaseamultiplier_out1_1(39)
    );
  phaseamultiplier_out1_1_40 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phaseamultiplier_out1_submult_0_40,
      Q => phaseamultiplier_out1_1(40)
    );
  phaseamultiplier_out1_1_41 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(41),
      Q => phaseamultiplier_out1_1(41)
    );
  phaseamultiplier_out1_1_42 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(42),
      Q => phaseamultiplier_out1_1(42)
    );
  phaseamultiplier_out1_1_43 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(43),
      Q => phaseamultiplier_out1_1(43)
    );
  phaseamultiplier_out1_1_44 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(44),
      Q => phaseamultiplier_out1_1(44)
    );
  phaseamultiplier_out1_1_45 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(45),
      Q => phaseamultiplier_out1_1(45)
    );
  phaseamultiplier_out1_1_46 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(46),
      Q => phaseamultiplier_out1_1(46)
    );
  phaseamultiplier_out1_1_47 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(47),
      Q => phaseamultiplier_out1_1(47)
    );
  phaseamultiplier_out1_1_48 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(48),
      Q => phaseamultiplier_out1_1(48)
    );
  phaseamultiplier_out1_1_49 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(49),
      Q => phaseamultiplier_out1_1(49)
    );
  phaseamultiplier_out1_1_50 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(50),
      Q => phaseamultiplier_out1_1(50)
    );
  phaseamultiplier_out1_1_51 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(51),
      Q => phaseamultiplier_out1_1(51)
    );
  phaseamultiplier_out1_1_52 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(52),
      Q => phaseamultiplier_out1_1(52)
    );
  phaseamultiplier_out1_1_53 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(53),
      Q => phaseamultiplier_out1_1(53)
    );
  phaseamultiplier_out1_1_54 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(54),
      Q => phaseamultiplier_out1_1(54)
    );
  phaseamultiplier_out1_1_55 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(55),
      Q => phaseamultiplier_out1_1(55)
    );
  phaseamultiplier_out1_1_56 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(56),
      Q => phaseamultiplier_out1_1(56)
    );
  phaseamultiplier_out1_1_57 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(57),
      Q => phaseamultiplier_out1_1(57)
    );
  phaseamultiplier_out1_1_58 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(58),
      Q => phaseamultiplier_out1_1(58)
    );
  phaseamultiplier_out1_1_59 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(59),
      Q => phaseamultiplier_out1_1(59)
    );
  phaseamultiplier_out1_1_60 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(60),
      Q => phaseamultiplier_out1_1(60)
    );
  phaseamultiplier_out1_1_61 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(61),
      Q => phaseamultiplier_out1_1(61)
    );
  phaseamultiplier_out1_1_62 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(62),
      Q => phaseamultiplier_out1_1(62)
    );
  phaseamultiplier_out1_1_63 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(63),
      Q => phaseamultiplier_out1_1(63)
    );
  phaseamultiplier_out1_1_64 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(64),
      Q => phaseamultiplier_out1_1(64)
    );
  phaseamultiplier_out1_1_65 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(65),
      Q => phaseamultiplier_out1_1(65)
    );
  phaseamultiplier_out1_1_66 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(66),
      Q => phaseamultiplier_out1_1(66)
    );
  phaseamultiplier_out1_1_67 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(67),
      Q => phaseamultiplier_out1_1(67)
    );
  phaseamultiplier_out1_1_68 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(68),
      Q => phaseamultiplier_out1_1(68)
    );
  phaseamultiplier_out1_1_69 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(69),
      Q => phaseamultiplier_out1_1(69)
    );
  phaseamultiplier_out1_1_70 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(70),
      Q => phaseamultiplier_out1_1(70)
    );
  phaseamultiplier_out1_1_71 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(71),
      Q => phaseamultiplier_out1_1(71)
    );
  phaseamultiplier_out1_1_72 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(72),
      Q => phaseamultiplier_out1_1(72)
    );
  phaseamultiplier_out1_1_73 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(73),
      Q => phaseamultiplier_out1_1(73)
    );
  phaseamultiplier_out1_1_74 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(74),
      Q => phaseamultiplier_out1_1(74)
    );
  phaseamultiplier_out1_1_75 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(75),
      Q => phaseamultiplier_out1_1(75)
    );
  phaseamultiplier_out1_1_76 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(76),
      Q => phaseamultiplier_out1_1(76)
    );
  phaseamultiplier_out1_1_77 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(77),
      Q => phaseamultiplier_out1_1(77)
    );
  phaseamultiplier_out1_1_78 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(78),
      Q => phaseamultiplier_out1_1(78)
    );
  phaseamultiplier_out1_1_79 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(79),
      Q => phaseamultiplier_out1_1(79)
    );
  phaseamultiplier_out1_1_80 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(80),
      Q => phaseamultiplier_out1_1(80)
    );
  phaseamultiplier_out1_1_81 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(81),
      Q => phaseamultiplier_out1_1(81)
    );
  phaseamultiplier_out1_1_82 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phaseamultiplier_out1(82),
      Q => phaseamultiplier_out1_1(82)
    );
  phasebmultiplier_out1_1_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_0,
      Q => phasebmultiplier_out1_1(0)
    );
  phasebmultiplier_out1_1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_1,
      Q => phasebmultiplier_out1_1(1)
    );
  phasebmultiplier_out1_1_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_2,
      Q => phasebmultiplier_out1_1(2)
    );
  phasebmultiplier_out1_1_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_3,
      Q => phasebmultiplier_out1_1(3)
    );
  phasebmultiplier_out1_1_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_4,
      Q => phasebmultiplier_out1_1(4)
    );
  phasebmultiplier_out1_1_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_5,
      Q => phasebmultiplier_out1_1(5)
    );
  phasebmultiplier_out1_1_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_6,
      Q => phasebmultiplier_out1_1(6)
    );
  phasebmultiplier_out1_1_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_7,
      Q => phasebmultiplier_out1_1(7)
    );
  phasebmultiplier_out1_1_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_8,
      Q => phasebmultiplier_out1_1(8)
    );
  phasebmultiplier_out1_1_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_9,
      Q => phasebmultiplier_out1_1(9)
    );
  phasebmultiplier_out1_1_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_10,
      Q => phasebmultiplier_out1_1(10)
    );
  phasebmultiplier_out1_1_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_11,
      Q => phasebmultiplier_out1_1(11)
    );
  phasebmultiplier_out1_1_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_12,
      Q => phasebmultiplier_out1_1(12)
    );
  phasebmultiplier_out1_1_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_13,
      Q => phasebmultiplier_out1_1(13)
    );
  phasebmultiplier_out1_1_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_14,
      Q => phasebmultiplier_out1_1(14)
    );
  phasebmultiplier_out1_1_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_15,
      Q => phasebmultiplier_out1_1(15)
    );
  phasebmultiplier_out1_1_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_16,
      Q => phasebmultiplier_out1_1(16)
    );
  phasebmultiplier_out1_1_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_17,
      Q => phasebmultiplier_out1_1(17)
    );
  phasebmultiplier_out1_1_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_18,
      Q => phasebmultiplier_out1_1(18)
    );
  phasebmultiplier_out1_1_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_19,
      Q => phasebmultiplier_out1_1(19)
    );
  phasebmultiplier_out1_1_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_20,
      Q => phasebmultiplier_out1_1(20)
    );
  phasebmultiplier_out1_1_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_21,
      Q => phasebmultiplier_out1_1(21)
    );
  phasebmultiplier_out1_1_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_22,
      Q => phasebmultiplier_out1_1(22)
    );
  phasebmultiplier_out1_1_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_23,
      Q => phasebmultiplier_out1_1(23)
    );
  phasebmultiplier_out1_1_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_24,
      Q => phasebmultiplier_out1_1(24)
    );
  phasebmultiplier_out1_1_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_25,
      Q => phasebmultiplier_out1_1(25)
    );
  phasebmultiplier_out1_1_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_26,
      Q => phasebmultiplier_out1_1(26)
    );
  phasebmultiplier_out1_1_27 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_27,
      Q => phasebmultiplier_out1_1(27)
    );
  phasebmultiplier_out1_1_28 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_28,
      Q => phasebmultiplier_out1_1(28)
    );
  phasebmultiplier_out1_1_29 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_29,
      Q => phasebmultiplier_out1_1(29)
    );
  phasebmultiplier_out1_1_30 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_30,
      Q => phasebmultiplier_out1_1(30)
    );
  phasebmultiplier_out1_1_31 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_31,
      Q => phasebmultiplier_out1_1(31)
    );
  phasebmultiplier_out1_1_32 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_32,
      Q => phasebmultiplier_out1_1(32)
    );
  phasebmultiplier_out1_1_33 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_33,
      Q => phasebmultiplier_out1_1(33)
    );
  phasebmultiplier_out1_1_34 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_34,
      Q => phasebmultiplier_out1_1(34)
    );
  phasebmultiplier_out1_1_35 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_35,
      Q => phasebmultiplier_out1_1(35)
    );
  phasebmultiplier_out1_1_36 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_36,
      Q => phasebmultiplier_out1_1(36)
    );
  phasebmultiplier_out1_1_37 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_37,
      Q => phasebmultiplier_out1_1(37)
    );
  phasebmultiplier_out1_1_38 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_38,
      Q => phasebmultiplier_out1_1(38)
    );
  phasebmultiplier_out1_1_39 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_39,
      Q => phasebmultiplier_out1_1(39)
    );
  phasebmultiplier_out1_1_40 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasebmultiplier_out1_submult_0_40,
      Q => phasebmultiplier_out1_1(40)
    );
  phasebmultiplier_out1_1_41 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(41),
      Q => phasebmultiplier_out1_1(41)
    );
  phasebmultiplier_out1_1_42 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(42),
      Q => phasebmultiplier_out1_1(42)
    );
  phasebmultiplier_out1_1_43 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(43),
      Q => phasebmultiplier_out1_1(43)
    );
  phasebmultiplier_out1_1_44 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(44),
      Q => phasebmultiplier_out1_1(44)
    );
  phasebmultiplier_out1_1_45 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(45),
      Q => phasebmultiplier_out1_1(45)
    );
  phasebmultiplier_out1_1_46 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(46),
      Q => phasebmultiplier_out1_1(46)
    );
  phasebmultiplier_out1_1_47 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(47),
      Q => phasebmultiplier_out1_1(47)
    );
  phasebmultiplier_out1_1_48 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(48),
      Q => phasebmultiplier_out1_1(48)
    );
  phasebmultiplier_out1_1_49 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(49),
      Q => phasebmultiplier_out1_1(49)
    );
  phasebmultiplier_out1_1_50 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(50),
      Q => phasebmultiplier_out1_1(50)
    );
  phasebmultiplier_out1_1_51 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(51),
      Q => phasebmultiplier_out1_1(51)
    );
  phasebmultiplier_out1_1_52 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(52),
      Q => phasebmultiplier_out1_1(52)
    );
  phasebmultiplier_out1_1_53 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(53),
      Q => phasebmultiplier_out1_1(53)
    );
  phasebmultiplier_out1_1_54 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(54),
      Q => phasebmultiplier_out1_1(54)
    );
  phasebmultiplier_out1_1_55 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(55),
      Q => phasebmultiplier_out1_1(55)
    );
  phasebmultiplier_out1_1_56 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(56),
      Q => phasebmultiplier_out1_1(56)
    );
  phasebmultiplier_out1_1_57 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(57),
      Q => phasebmultiplier_out1_1(57)
    );
  phasebmultiplier_out1_1_58 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(58),
      Q => phasebmultiplier_out1_1(58)
    );
  phasebmultiplier_out1_1_59 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(59),
      Q => phasebmultiplier_out1_1(59)
    );
  phasebmultiplier_out1_1_60 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(60),
      Q => phasebmultiplier_out1_1(60)
    );
  phasebmultiplier_out1_1_61 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(61),
      Q => phasebmultiplier_out1_1(61)
    );
  phasebmultiplier_out1_1_62 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(62),
      Q => phasebmultiplier_out1_1(62)
    );
  phasebmultiplier_out1_1_63 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(63),
      Q => phasebmultiplier_out1_1(63)
    );
  phasebmultiplier_out1_1_64 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(64),
      Q => phasebmultiplier_out1_1(64)
    );
  phasebmultiplier_out1_1_65 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(65),
      Q => phasebmultiplier_out1_1(65)
    );
  phasebmultiplier_out1_1_66 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(66),
      Q => phasebmultiplier_out1_1(66)
    );
  phasebmultiplier_out1_1_67 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(67),
      Q => phasebmultiplier_out1_1(67)
    );
  phasebmultiplier_out1_1_68 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(68),
      Q => phasebmultiplier_out1_1(68)
    );
  phasebmultiplier_out1_1_69 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(69),
      Q => phasebmultiplier_out1_1(69)
    );
  phasebmultiplier_out1_1_70 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(70),
      Q => phasebmultiplier_out1_1(70)
    );
  phasebmultiplier_out1_1_71 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(71),
      Q => phasebmultiplier_out1_1(71)
    );
  phasebmultiplier_out1_1_72 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(72),
      Q => phasebmultiplier_out1_1(72)
    );
  phasebmultiplier_out1_1_73 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(73),
      Q => phasebmultiplier_out1_1(73)
    );
  phasebmultiplier_out1_1_74 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(74),
      Q => phasebmultiplier_out1_1(74)
    );
  phasebmultiplier_out1_1_75 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(75),
      Q => phasebmultiplier_out1_1(75)
    );
  phasebmultiplier_out1_1_76 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(76),
      Q => phasebmultiplier_out1_1(76)
    );
  phasebmultiplier_out1_1_77 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(77),
      Q => phasebmultiplier_out1_1(77)
    );
  phasebmultiplier_out1_1_78 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(78),
      Q => phasebmultiplier_out1_1(78)
    );
  phasebmultiplier_out1_1_79 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(79),
      Q => phasebmultiplier_out1_1(79)
    );
  phasebmultiplier_out1_1_80 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(80),
      Q => phasebmultiplier_out1_1(80)
    );
  phasebmultiplier_out1_1_81 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(81),
      Q => phasebmultiplier_out1_1(81)
    );
  phasebmultiplier_out1_1_82 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasebmultiplier_out1(82),
      Q => phasebmultiplier_out1_1(82)
    );
  phasecmultiplier_out1_1_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_0,
      Q => phasecmultiplier_out1_1(0)
    );
  phasecmultiplier_out1_1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_1,
      Q => phasecmultiplier_out1_1(1)
    );
  phasecmultiplier_out1_1_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_2,
      Q => phasecmultiplier_out1_1(2)
    );
  phasecmultiplier_out1_1_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_3,
      Q => phasecmultiplier_out1_1(3)
    );
  phasecmultiplier_out1_1_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_4,
      Q => phasecmultiplier_out1_1(4)
    );
  phasecmultiplier_out1_1_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_5,
      Q => phasecmultiplier_out1_1(5)
    );
  phasecmultiplier_out1_1_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_6,
      Q => phasecmultiplier_out1_1(6)
    );
  phasecmultiplier_out1_1_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_7,
      Q => phasecmultiplier_out1_1(7)
    );
  phasecmultiplier_out1_1_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_8,
      Q => phasecmultiplier_out1_1(8)
    );
  phasecmultiplier_out1_1_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_9,
      Q => phasecmultiplier_out1_1(9)
    );
  phasecmultiplier_out1_1_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_10,
      Q => phasecmultiplier_out1_1(10)
    );
  phasecmultiplier_out1_1_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_11,
      Q => phasecmultiplier_out1_1(11)
    );
  phasecmultiplier_out1_1_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_12,
      Q => phasecmultiplier_out1_1(12)
    );
  phasecmultiplier_out1_1_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_13,
      Q => phasecmultiplier_out1_1(13)
    );
  phasecmultiplier_out1_1_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_14,
      Q => phasecmultiplier_out1_1(14)
    );
  phasecmultiplier_out1_1_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_15,
      Q => phasecmultiplier_out1_1(15)
    );
  phasecmultiplier_out1_1_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_16,
      Q => phasecmultiplier_out1_1(16)
    );
  phasecmultiplier_out1_1_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_17,
      Q => phasecmultiplier_out1_1(17)
    );
  phasecmultiplier_out1_1_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_18,
      Q => phasecmultiplier_out1_1(18)
    );
  phasecmultiplier_out1_1_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_19,
      Q => phasecmultiplier_out1_1(19)
    );
  phasecmultiplier_out1_1_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_20,
      Q => phasecmultiplier_out1_1(20)
    );
  phasecmultiplier_out1_1_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_21,
      Q => phasecmultiplier_out1_1(21)
    );
  phasecmultiplier_out1_1_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_22,
      Q => phasecmultiplier_out1_1(22)
    );
  phasecmultiplier_out1_1_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_23,
      Q => phasecmultiplier_out1_1(23)
    );
  phasecmultiplier_out1_1_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_24,
      Q => phasecmultiplier_out1_1(24)
    );
  phasecmultiplier_out1_1_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_25,
      Q => phasecmultiplier_out1_1(25)
    );
  phasecmultiplier_out1_1_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_26,
      Q => phasecmultiplier_out1_1(26)
    );
  phasecmultiplier_out1_1_27 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_27,
      Q => phasecmultiplier_out1_1(27)
    );
  phasecmultiplier_out1_1_28 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_28,
      Q => phasecmultiplier_out1_1(28)
    );
  phasecmultiplier_out1_1_29 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_29,
      Q => phasecmultiplier_out1_1(29)
    );
  phasecmultiplier_out1_1_30 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_30,
      Q => phasecmultiplier_out1_1(30)
    );
  phasecmultiplier_out1_1_31 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_31,
      Q => phasecmultiplier_out1_1(31)
    );
  phasecmultiplier_out1_1_32 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_32,
      Q => phasecmultiplier_out1_1(32)
    );
  phasecmultiplier_out1_1_33 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_33,
      Q => phasecmultiplier_out1_1(33)
    );
  phasecmultiplier_out1_1_34 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_34,
      Q => phasecmultiplier_out1_1(34)
    );
  phasecmultiplier_out1_1_35 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_35,
      Q => phasecmultiplier_out1_1(35)
    );
  phasecmultiplier_out1_1_36 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_36,
      Q => phasecmultiplier_out1_1(36)
    );
  phasecmultiplier_out1_1_37 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_37,
      Q => phasecmultiplier_out1_1(37)
    );
  phasecmultiplier_out1_1_38 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_38,
      Q => phasecmultiplier_out1_1(38)
    );
  phasecmultiplier_out1_1_39 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_39,
      Q => phasecmultiplier_out1_1(39)
    );
  phasecmultiplier_out1_1_40 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Mmult_phasecmultiplier_out1_submult_0_40,
      Q => phasecmultiplier_out1_1(40)
    );
  phasecmultiplier_out1_1_41 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(41),
      Q => phasecmultiplier_out1_1(41)
    );
  phasecmultiplier_out1_1_42 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(42),
      Q => phasecmultiplier_out1_1(42)
    );
  phasecmultiplier_out1_1_43 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(43),
      Q => phasecmultiplier_out1_1(43)
    );
  phasecmultiplier_out1_1_44 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(44),
      Q => phasecmultiplier_out1_1(44)
    );
  phasecmultiplier_out1_1_45 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(45),
      Q => phasecmultiplier_out1_1(45)
    );
  phasecmultiplier_out1_1_46 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(46),
      Q => phasecmultiplier_out1_1(46)
    );
  phasecmultiplier_out1_1_47 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(47),
      Q => phasecmultiplier_out1_1(47)
    );
  phasecmultiplier_out1_1_48 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(48),
      Q => phasecmultiplier_out1_1(48)
    );
  phasecmultiplier_out1_1_49 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(49),
      Q => phasecmultiplier_out1_1(49)
    );
  phasecmultiplier_out1_1_50 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(50),
      Q => phasecmultiplier_out1_1(50)
    );
  phasecmultiplier_out1_1_51 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(51),
      Q => phasecmultiplier_out1_1(51)
    );
  phasecmultiplier_out1_1_52 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(52),
      Q => phasecmultiplier_out1_1(52)
    );
  phasecmultiplier_out1_1_53 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(53),
      Q => phasecmultiplier_out1_1(53)
    );
  phasecmultiplier_out1_1_54 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(54),
      Q => phasecmultiplier_out1_1(54)
    );
  phasecmultiplier_out1_1_55 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(55),
      Q => phasecmultiplier_out1_1(55)
    );
  phasecmultiplier_out1_1_56 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(56),
      Q => phasecmultiplier_out1_1(56)
    );
  phasecmultiplier_out1_1_57 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(57),
      Q => phasecmultiplier_out1_1(57)
    );
  phasecmultiplier_out1_1_58 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(58),
      Q => phasecmultiplier_out1_1(58)
    );
  phasecmultiplier_out1_1_59 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(59),
      Q => phasecmultiplier_out1_1(59)
    );
  phasecmultiplier_out1_1_60 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(60),
      Q => phasecmultiplier_out1_1(60)
    );
  phasecmultiplier_out1_1_61 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(61),
      Q => phasecmultiplier_out1_1(61)
    );
  phasecmultiplier_out1_1_62 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(62),
      Q => phasecmultiplier_out1_1(62)
    );
  phasecmultiplier_out1_1_63 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(63),
      Q => phasecmultiplier_out1_1(63)
    );
  phasecmultiplier_out1_1_64 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(64),
      Q => phasecmultiplier_out1_1(64)
    );
  phasecmultiplier_out1_1_65 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(65),
      Q => phasecmultiplier_out1_1(65)
    );
  phasecmultiplier_out1_1_66 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(66),
      Q => phasecmultiplier_out1_1(66)
    );
  phasecmultiplier_out1_1_67 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(67),
      Q => phasecmultiplier_out1_1(67)
    );
  phasecmultiplier_out1_1_68 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(68),
      Q => phasecmultiplier_out1_1(68)
    );
  phasecmultiplier_out1_1_69 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(69),
      Q => phasecmultiplier_out1_1(69)
    );
  phasecmultiplier_out1_1_70 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(70),
      Q => phasecmultiplier_out1_1(70)
    );
  phasecmultiplier_out1_1_71 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(71),
      Q => phasecmultiplier_out1_1(71)
    );
  phasecmultiplier_out1_1_72 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(72),
      Q => phasecmultiplier_out1_1(72)
    );
  phasecmultiplier_out1_1_73 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(73),
      Q => phasecmultiplier_out1_1(73)
    );
  phasecmultiplier_out1_1_74 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(74),
      Q => phasecmultiplier_out1_1(74)
    );
  phasecmultiplier_out1_1_75 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(75),
      Q => phasecmultiplier_out1_1(75)
    );
  phasecmultiplier_out1_1_76 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(76),
      Q => phasecmultiplier_out1_1(76)
    );
  phasecmultiplier_out1_1_77 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(77),
      Q => phasecmultiplier_out1_1(77)
    );
  phasecmultiplier_out1_1_78 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(78),
      Q => phasecmultiplier_out1_1(78)
    );
  phasecmultiplier_out1_1_79 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(79),
      Q => phasecmultiplier_out1_1(79)
    );
  phasecmultiplier_out1_1_80 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(80),
      Q => phasecmultiplier_out1_1(80)
    );
  phasecmultiplier_out1_1_81 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(81),
      Q => phasecmultiplier_out1_1(81)
    );
  phasecmultiplier_out1_1_82 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => phasecmultiplier_out1(82),
      Q => phasecmultiplier_out1_1(82)
    );
  Mmult_gain_mul_temp : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_gain_mul_temp_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_gain_mul_temp_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_gain_mul_temp_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_gain_mul_temp_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_gain_mul_temp_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_gain_mul_temp_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_gain_mul_temp_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_gain_mul_temp_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_gain_mul_temp_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_gain_mul_temp_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_gain_mul_temp_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_gain_mul_temp_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_gain_mul_temp_A_25_UNCONNECTED,
      A(24) => Discrete_Time_Integrator_indtc_1(15),
      A(23) => Discrete_Time_Integrator_indtc_1(15),
      A(22) => Discrete_Time_Integrator_indtc_1(15),
      A(21) => Discrete_Time_Integrator_indtc_1(15),
      A(20) => Discrete_Time_Integrator_indtc_1(15),
      A(19) => Discrete_Time_Integrator_indtc_1(15),
      A(18) => Discrete_Time_Integrator_indtc_1(15),
      A(17) => Discrete_Time_Integrator_indtc_1(15),
      A(16) => Discrete_Time_Integrator_indtc_1(15),
      A(15) => Discrete_Time_Integrator_indtc_1(15),
      A(14) => Discrete_Time_Integrator_indtc_1(14),
      A(13) => Discrete_Time_Integrator_indtc_1(13),
      A(12) => Discrete_Time_Integrator_indtc_1(12),
      A(11) => Discrete_Time_Integrator_indtc_1(11),
      A(10) => Discrete_Time_Integrator_indtc_1(10),
      A(9) => Discrete_Time_Integrator_indtc_1(9),
      A(8) => Discrete_Time_Integrator_indtc_1(8),
      A(7) => Discrete_Time_Integrator_indtc_1(7),
      A(6) => Discrete_Time_Integrator_indtc_1(6),
      A(5) => Discrete_Time_Integrator_indtc_1(5),
      A(4) => Discrete_Time_Integrator_indtc_1(4),
      A(3) => Discrete_Time_Integrator_indtc_1(3),
      A(2) => Discrete_Time_Integrator_indtc_1(2),
      A(1) => Discrete_Time_Integrator_indtc_1(1),
      A(0) => Discrete_Time_Integrator_indtc_1(0),
      PCIN(47) => NLW_Mmult_gain_mul_temp_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Mmult_gain_mul_temp_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Mmult_gain_mul_temp_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Mmult_gain_mul_temp_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Mmult_gain_mul_temp_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Mmult_gain_mul_temp_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Mmult_gain_mul_temp_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Mmult_gain_mul_temp_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Mmult_gain_mul_temp_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Mmult_gain_mul_temp_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Mmult_gain_mul_temp_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Mmult_gain_mul_temp_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Mmult_gain_mul_temp_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Mmult_gain_mul_temp_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Mmult_gain_mul_temp_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Mmult_gain_mul_temp_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Mmult_gain_mul_temp_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Mmult_gain_mul_temp_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Mmult_gain_mul_temp_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Mmult_gain_mul_temp_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Mmult_gain_mul_temp_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Mmult_gain_mul_temp_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Mmult_gain_mul_temp_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Mmult_gain_mul_temp_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Mmult_gain_mul_temp_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Mmult_gain_mul_temp_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Mmult_gain_mul_temp_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Mmult_gain_mul_temp_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Mmult_gain_mul_temp_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Mmult_gain_mul_temp_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Mmult_gain_mul_temp_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Mmult_gain_mul_temp_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Mmult_gain_mul_temp_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Mmult_gain_mul_temp_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Mmult_gain_mul_temp_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Mmult_gain_mul_temp_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Mmult_gain_mul_temp_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Mmult_gain_mul_temp_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Mmult_gain_mul_temp_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Mmult_gain_mul_temp_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Mmult_gain_mul_temp_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Mmult_gain_mul_temp_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Mmult_gain_mul_temp_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Mmult_gain_mul_temp_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Mmult_gain_mul_temp_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Mmult_gain_mul_temp_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Mmult_gain_mul_temp_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Mmult_gain_mul_temp_PCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => N0,
      B(15) => N0,
      B(14) => N0,
      B(13) => N0,
      B(12) => N1,
      B(11) => N0,
      B(10) => N0,
      B(9) => N0,
      B(8) => N0,
      B(7) => N1,
      B(6) => N1,
      B(5) => N0,
      B(4) => N0,
      B(3) => N0,
      B(2) => N1,
      B(1) => N1,
      B(0) => N1,
      C(47) => NLW_Mmult_gain_mul_temp_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_gain_mul_temp_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_gain_mul_temp_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_gain_mul_temp_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_gain_mul_temp_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_gain_mul_temp_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_gain_mul_temp_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_gain_mul_temp_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_gain_mul_temp_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_gain_mul_temp_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_gain_mul_temp_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_gain_mul_temp_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_gain_mul_temp_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_gain_mul_temp_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_gain_mul_temp_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_gain_mul_temp_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_gain_mul_temp_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_gain_mul_temp_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_gain_mul_temp_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_gain_mul_temp_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_gain_mul_temp_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_gain_mul_temp_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_gain_mul_temp_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_gain_mul_temp_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_gain_mul_temp_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_gain_mul_temp_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_gain_mul_temp_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_gain_mul_temp_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_gain_mul_temp_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_gain_mul_temp_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_gain_mul_temp_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_gain_mul_temp_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_gain_mul_temp_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_gain_mul_temp_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_gain_mul_temp_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_gain_mul_temp_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_gain_mul_temp_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_gain_mul_temp_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_gain_mul_temp_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_gain_mul_temp_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_gain_mul_temp_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_gain_mul_temp_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_gain_mul_temp_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_gain_mul_temp_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_gain_mul_temp_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_gain_mul_temp_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_gain_mul_temp_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_gain_mul_temp_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_gain_mul_temp_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_gain_mul_temp_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_gain_mul_temp_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_gain_mul_temp_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_gain_mul_temp_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_gain_mul_temp_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_gain_mul_temp_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_gain_mul_temp_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_gain_mul_temp_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_gain_mul_temp_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_gain_mul_temp_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_gain_mul_temp_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_gain_mul_temp_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_gain_mul_temp_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_gain_mul_temp_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_gain_mul_temp_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_gain_mul_temp_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_gain_mul_temp_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => NLW_Mmult_gain_mul_temp_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Mmult_gain_mul_temp_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Mmult_gain_mul_temp_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Mmult_gain_mul_temp_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Mmult_gain_mul_temp_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Mmult_gain_mul_temp_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Mmult_gain_mul_temp_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Mmult_gain_mul_temp_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Mmult_gain_mul_temp_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Mmult_gain_mul_temp_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Mmult_gain_mul_temp_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Mmult_gain_mul_temp_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Mmult_gain_mul_temp_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Mmult_gain_mul_temp_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Mmult_gain_mul_temp_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Mmult_gain_mul_temp_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Mmult_gain_mul_temp_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Mmult_gain_mul_temp_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Mmult_gain_mul_temp_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Mmult_gain_mul_temp_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Mmult_gain_mul_temp_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Mmult_gain_mul_temp_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Mmult_gain_mul_temp_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Mmult_gain_mul_temp_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Mmult_gain_mul_temp_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Mmult_gain_mul_temp_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Mmult_gain_mul_temp_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Mmult_gain_mul_temp_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Mmult_gain_mul_temp_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Mmult_gain_mul_temp_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Mmult_gain_mul_temp_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Mmult_gain_mul_temp_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Mmult_gain_mul_temp_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Mmult_gain_mul_temp_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Mmult_gain_mul_temp_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Mmult_gain_mul_temp_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Mmult_gain_mul_temp_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Mmult_gain_mul_temp_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Mmult_gain_mul_temp_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Mmult_gain_mul_temp_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Mmult_gain_mul_temp_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Mmult_gain_mul_temp_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Mmult_gain_mul_temp_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Mmult_gain_mul_temp_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Mmult_gain_mul_temp_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Mmult_gain_mul_temp_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Mmult_gain_mul_temp_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Mmult_gain_mul_temp_PCOUT_0_UNCONNECTED,
      P(47) => NLW_Mmult_gain_mul_temp_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_gain_mul_temp_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_gain_mul_temp_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_gain_mul_temp_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_gain_mul_temp_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_gain_mul_temp_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_gain_mul_temp_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_gain_mul_temp_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_gain_mul_temp_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_gain_mul_temp_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_gain_mul_temp_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_gain_mul_temp_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_gain_mul_temp_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_gain_mul_temp_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_gain_mul_temp_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_gain_mul_temp_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_gain_mul_temp_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_gain_mul_temp_P_30_UNCONNECTED,
      P(29) => gain_mul_temp(29),
      P(28) => gain_mul_temp(28),
      P(27) => gain_mul_temp(27),
      P(26) => gain_mul_temp(26),
      P(25) => gain_mul_temp(25),
      P(24) => gain_mul_temp(24),
      P(23) => gain_mul_temp(23),
      P(22) => gain_mul_temp(22),
      P(21) => gain_mul_temp(21),
      P(20) => gain_mul_temp(20),
      P(19) => gain_mul_temp(19),
      P(18) => gain_mul_temp(18),
      P(17) => gain_mul_temp(17),
      P(16) => gain_mul_temp(16),
      P(15) => gain_mul_temp(15),
      P(14) => gain_mul_temp(14),
      P(13) => gain_mul_temp(13),
      P(12) => gain_mul_temp(12),
      P(11) => gain_mul_temp(11),
      P(10) => gain_mul_temp(10),
      P(9) => gain_mul_temp(9),
      P(8) => gain_mul_temp(8),
      P(7) => NLW_Mmult_gain_mul_temp_P_7_UNCONNECTED,
      P(6) => NLW_Mmult_gain_mul_temp_P_6_UNCONNECTED,
      P(5) => NLW_Mmult_gain_mul_temp_P_5_UNCONNECTED,
      P(4) => NLW_Mmult_gain_mul_temp_P_4_UNCONNECTED,
      P(3) => NLW_Mmult_gain_mul_temp_P_3_UNCONNECTED,
      P(2) => NLW_Mmult_gain_mul_temp_P_2_UNCONNECTED,
      P(1) => NLW_Mmult_gain_mul_temp_P_1_UNCONNECTED,
      P(0) => NLW_Mmult_gain_mul_temp_P_0_UNCONNECTED,
      BCOUT(17) => NLW_Mmult_gain_mul_temp_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_gain_mul_temp_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_gain_mul_temp_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_gain_mul_temp_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_gain_mul_temp_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_gain_mul_temp_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_gain_mul_temp_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_gain_mul_temp_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_gain_mul_temp_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_gain_mul_temp_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_gain_mul_temp_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_gain_mul_temp_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_gain_mul_temp_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_gain_mul_temp_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_gain_mul_temp_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_gain_mul_temp_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_gain_mul_temp_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_gain_mul_temp_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_gain_mul_temp_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_gain_mul_temp_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_gain_mul_temp_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_gain_mul_temp_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_gain_mul_temp_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_gain_mul_temp_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_gain_mul_temp_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_gain_mul_temp_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_gain_mul_temp_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_gain_mul_temp_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_gain_mul_temp_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_gain_mul_temp_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_gain_mul_temp_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_gain_mul_temp_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_gain_mul_temp_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_gain_mul_temp_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_gain_mul_temp_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_gain_mul_temp_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_gain_mul_temp_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_gain_mul_temp_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_gain_mul_temp_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_gain_mul_temp_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_gain_mul_temp_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_gain_mul_temp_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_gain_mul_temp_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_gain_mul_temp_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_gain_mul_temp_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_gain_mul_temp_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_gain_mul_temp_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_gain_mul_temp_ACIN_0_UNCONNECTED,
      ACOUT(29) => NLW_Mmult_gain_mul_temp_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_gain_mul_temp_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_gain_mul_temp_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_gain_mul_temp_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_gain_mul_temp_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_gain_mul_temp_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_gain_mul_temp_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_gain_mul_temp_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_gain_mul_temp_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_gain_mul_temp_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_gain_mul_temp_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_gain_mul_temp_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_gain_mul_temp_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_gain_mul_temp_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_gain_mul_temp_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_gain_mul_temp_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_gain_mul_temp_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_gain_mul_temp_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_gain_mul_temp_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_gain_mul_temp_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_gain_mul_temp_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_gain_mul_temp_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_gain_mul_temp_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_gain_mul_temp_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_gain_mul_temp_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_gain_mul_temp_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_gain_mul_temp_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_gain_mul_temp_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_gain_mul_temp_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_gain_mul_temp_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_gain_mul_temp_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_gain_mul_temp_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_gain_mul_temp_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_gain_mul_temp_CARRYOUT_0_UNCONNECTED
    );
  Mmult_gain_out1 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_gain_out1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_gain_out1_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_gain_out1_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_gain_out1_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_gain_out1_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_gain_out1_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_gain_out1_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_gain_out1_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_gain_out1_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_gain_out1_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_gain_out1_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_gain_out1_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_gain_out1_A_25_UNCONNECTED,
      A(24) => Discrete_Time_Integrator_indtc_1(15),
      A(23) => Discrete_Time_Integrator_indtc_1(15),
      A(22) => Discrete_Time_Integrator_indtc_1(15),
      A(21) => Discrete_Time_Integrator_indtc_1(15),
      A(20) => Discrete_Time_Integrator_indtc_1(15),
      A(19) => Discrete_Time_Integrator_indtc_1(15),
      A(18) => Discrete_Time_Integrator_indtc_1(15),
      A(17) => Discrete_Time_Integrator_indtc_1(15),
      A(16) => Discrete_Time_Integrator_indtc_1(15),
      A(15) => Discrete_Time_Integrator_indtc_1(15),
      A(14) => Discrete_Time_Integrator_indtc_1(14),
      A(13) => Discrete_Time_Integrator_indtc_1(13),
      A(12) => Discrete_Time_Integrator_indtc_1(12),
      A(11) => Discrete_Time_Integrator_indtc_1(11),
      A(10) => Discrete_Time_Integrator_indtc_1(10),
      A(9) => Discrete_Time_Integrator_indtc_1(9),
      A(8) => Discrete_Time_Integrator_indtc_1(8),
      A(7) => Discrete_Time_Integrator_indtc_1(7),
      A(6) => Discrete_Time_Integrator_indtc_1(6),
      A(5) => Discrete_Time_Integrator_indtc_1(5),
      A(4) => Discrete_Time_Integrator_indtc_1(4),
      A(3) => Discrete_Time_Integrator_indtc_1(3),
      A(2) => Discrete_Time_Integrator_indtc_1(2),
      A(1) => Discrete_Time_Integrator_indtc_1(1),
      A(0) => Discrete_Time_Integrator_indtc_1(0),
      PCIN(47) => NLW_Mmult_gain_out1_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Mmult_gain_out1_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Mmult_gain_out1_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Mmult_gain_out1_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Mmult_gain_out1_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Mmult_gain_out1_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Mmult_gain_out1_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Mmult_gain_out1_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Mmult_gain_out1_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Mmult_gain_out1_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Mmult_gain_out1_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Mmult_gain_out1_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Mmult_gain_out1_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Mmult_gain_out1_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Mmult_gain_out1_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Mmult_gain_out1_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Mmult_gain_out1_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Mmult_gain_out1_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Mmult_gain_out1_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Mmult_gain_out1_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Mmult_gain_out1_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Mmult_gain_out1_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Mmult_gain_out1_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Mmult_gain_out1_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Mmult_gain_out1_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Mmult_gain_out1_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Mmult_gain_out1_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Mmult_gain_out1_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Mmult_gain_out1_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Mmult_gain_out1_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Mmult_gain_out1_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Mmult_gain_out1_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Mmult_gain_out1_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Mmult_gain_out1_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Mmult_gain_out1_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Mmult_gain_out1_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Mmult_gain_out1_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Mmult_gain_out1_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Mmult_gain_out1_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Mmult_gain_out1_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Mmult_gain_out1_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Mmult_gain_out1_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Mmult_gain_out1_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Mmult_gain_out1_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Mmult_gain_out1_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Mmult_gain_out1_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Mmult_gain_out1_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Mmult_gain_out1_PCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => N0,
      B(15) => N0,
      B(14) => N0,
      B(13) => N0,
      B(12) => N0,
      B(11) => N0,
      B(10) => N0,
      B(9) => N1,
      B(8) => N1,
      B(7) => N0,
      B(6) => N1,
      B(5) => N0,
      B(4) => N0,
      B(3) => N0,
      B(2) => N1,
      B(1) => N0,
      B(0) => N0,
      C(47) => NLW_Mmult_gain_out1_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_gain_out1_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_gain_out1_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_gain_out1_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_gain_out1_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_gain_out1_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_gain_out1_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_gain_out1_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_gain_out1_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_gain_out1_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_gain_out1_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_gain_out1_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_gain_out1_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_gain_out1_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_gain_out1_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_gain_out1_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_gain_out1_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_gain_out1_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_gain_out1_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_gain_out1_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_gain_out1_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_gain_out1_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_gain_out1_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_gain_out1_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_gain_out1_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_gain_out1_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_gain_out1_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_gain_out1_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_gain_out1_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_gain_out1_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_gain_out1_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_gain_out1_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_gain_out1_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_gain_out1_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_gain_out1_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_gain_out1_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_gain_out1_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_gain_out1_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_gain_out1_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_gain_out1_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_gain_out1_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_gain_out1_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_gain_out1_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_gain_out1_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_gain_out1_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_gain_out1_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_gain_out1_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_gain_out1_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_gain_out1_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_gain_out1_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_gain_out1_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_gain_out1_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_gain_out1_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_gain_out1_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_gain_out1_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_gain_out1_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_gain_out1_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_gain_out1_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_gain_out1_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_gain_out1_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_gain_out1_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_gain_out1_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_gain_out1_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_gain_out1_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_gain_out1_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_gain_out1_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => NLW_Mmult_gain_out1_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Mmult_gain_out1_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Mmult_gain_out1_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Mmult_gain_out1_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Mmult_gain_out1_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Mmult_gain_out1_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Mmult_gain_out1_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Mmult_gain_out1_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Mmult_gain_out1_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Mmult_gain_out1_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Mmult_gain_out1_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Mmult_gain_out1_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Mmult_gain_out1_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Mmult_gain_out1_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Mmult_gain_out1_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Mmult_gain_out1_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Mmult_gain_out1_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Mmult_gain_out1_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Mmult_gain_out1_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Mmult_gain_out1_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Mmult_gain_out1_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Mmult_gain_out1_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Mmult_gain_out1_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Mmult_gain_out1_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Mmult_gain_out1_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Mmult_gain_out1_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Mmult_gain_out1_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Mmult_gain_out1_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Mmult_gain_out1_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Mmult_gain_out1_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Mmult_gain_out1_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Mmult_gain_out1_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Mmult_gain_out1_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Mmult_gain_out1_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Mmult_gain_out1_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Mmult_gain_out1_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Mmult_gain_out1_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Mmult_gain_out1_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Mmult_gain_out1_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Mmult_gain_out1_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Mmult_gain_out1_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Mmult_gain_out1_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Mmult_gain_out1_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Mmult_gain_out1_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Mmult_gain_out1_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Mmult_gain_out1_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Mmult_gain_out1_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Mmult_gain_out1_PCOUT_0_UNCONNECTED,
      P(47) => NLW_Mmult_gain_out1_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_gain_out1_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_gain_out1_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_gain_out1_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_gain_out1_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_gain_out1_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_gain_out1_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_gain_out1_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_gain_out1_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_gain_out1_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_gain_out1_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_gain_out1_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_gain_out1_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_gain_out1_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_gain_out1_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_gain_out1_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_gain_out1_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_gain_out1_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_gain_out1_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_gain_out1_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_gain_out1_P_27_UNCONNECTED,
      P(26) => gain_out1(26),
      P(25) => gain_out1(25),
      P(24) => gain_out1(24),
      P(23) => gain_out1(23),
      P(22) => gain_out1(22),
      P(21) => gain_out1(21),
      P(20) => gain_out1(20),
      P(19) => gain_out1(19),
      P(18) => gain_out1(18),
      P(17) => gain_out1(17),
      P(16) => gain_out1(16),
      P(15) => gain_out1(15),
      P(14) => gain_out1(14),
      P(13) => gain_out1(13),
      P(12) => gain_out1(12),
      P(11) => gain_out1(11),
      P(10) => gain_out1(10),
      P(9) => gain_out1(9),
      P(8) => gain_out1(8),
      P(7) => gain_out1(7),
      P(6) => gain_out1(6),
      P(5) => gain_out1(5),
      P(4) => gain_out1(4),
      P(3) => gain_out1(3),
      P(2) => gain_out1(2),
      P(1) => gain_out1(1),
      P(0) => gain_out1(0),
      BCOUT(17) => NLW_Mmult_gain_out1_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_gain_out1_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_gain_out1_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_gain_out1_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_gain_out1_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_gain_out1_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_gain_out1_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_gain_out1_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_gain_out1_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_gain_out1_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_gain_out1_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_gain_out1_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_gain_out1_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_gain_out1_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_gain_out1_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_gain_out1_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_gain_out1_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_gain_out1_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_gain_out1_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_gain_out1_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_gain_out1_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_gain_out1_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_gain_out1_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_gain_out1_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_gain_out1_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_gain_out1_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_gain_out1_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_gain_out1_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_gain_out1_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_gain_out1_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_gain_out1_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_gain_out1_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_gain_out1_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_gain_out1_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_gain_out1_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_gain_out1_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_gain_out1_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_gain_out1_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_gain_out1_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_gain_out1_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_gain_out1_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_gain_out1_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_gain_out1_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_gain_out1_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_gain_out1_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_gain_out1_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_gain_out1_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_gain_out1_ACIN_0_UNCONNECTED,
      ACOUT(29) => NLW_Mmult_gain_out1_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_gain_out1_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_gain_out1_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_gain_out1_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_gain_out1_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_gain_out1_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_gain_out1_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_gain_out1_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_gain_out1_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_gain_out1_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_gain_out1_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_gain_out1_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_gain_out1_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_gain_out1_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_gain_out1_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_gain_out1_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_gain_out1_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_gain_out1_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_gain_out1_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_gain_out1_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_gain_out1_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_gain_out1_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_gain_out1_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_gain_out1_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_gain_out1_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_gain_out1_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_gain_out1_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_gain_out1_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_gain_out1_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_gain_out1_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_gain_out1_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_gain_out1_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_gain_out1_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_gain_out1_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasebmultiplier_out1_submult_0 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasebmultiplier_out1_submult_0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasebmultiplier_out1_submult_0_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_0_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_0_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasebmultiplier_out1_submult_0_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasebmultiplier_out1_submult_0_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasebmultiplier_out1_submult_0_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasebmultiplier_out1_submult_0_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasebmultiplier_out1_submult_0_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasebmultiplier_out1_submult_0_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasebmultiplier_out1_submult_0_A_25_UNCONNECTED,
      A(24) => N0,
      A(23) => N0,
      A(22) => N0,
      A(21) => N0,
      A(20) => N0,
      A(19) => N0,
      A(18) => N0,
      A(17) => N0,
      A(16) => Cosine_3(16),
      A(15) => Cosine_3(15),
      A(14) => Cosine_3(14),
      A(13) => Cosine_3(13),
      A(12) => Cosine_3(12),
      A(11) => Cosine_3(11),
      A(10) => Cosine_3(10),
      A(9) => Cosine_3(9),
      A(8) => Cosine_3(8),
      A(7) => Cosine_3(7),
      A(6) => Cosine_3(6),
      A(5) => Cosine_3(5),
      A(4) => Cosine_3(4),
      A(3) => Cosine_3(3),
      A(2) => Cosine_3(2),
      A(1) => Cosine_3(1),
      A(0) => Cosine_3(0),
      PCIN(47) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_0_PCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasebmultiplier_out1_submult_0_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_47,
      PCOUT(46) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_46,
      PCOUT(45) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_45,
      PCOUT(44) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_44,
      PCOUT(43) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_43,
      PCOUT(42) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_42,
      PCOUT(41) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_41,
      PCOUT(40) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_40,
      PCOUT(39) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_39,
      PCOUT(38) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_38,
      PCOUT(37) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_37,
      PCOUT(36) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_36,
      PCOUT(35) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_35,
      PCOUT(34) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_34,
      PCOUT(33) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_33,
      PCOUT(32) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_32,
      PCOUT(31) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_31,
      PCOUT(30) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_30,
      PCOUT(29) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_29,
      PCOUT(28) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_28,
      PCOUT(27) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_27,
      PCOUT(26) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_26,
      PCOUT(25) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_25,
      PCOUT(24) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_24,
      PCOUT(23) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_23,
      PCOUT(22) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_22,
      PCOUT(21) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_21,
      PCOUT(20) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_20,
      PCOUT(19) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_19,
      PCOUT(18) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_18,
      PCOUT(17) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_17,
      PCOUT(16) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_16,
      PCOUT(15) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_15,
      PCOUT(14) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_14,
      PCOUT(13) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_13,
      PCOUT(12) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_12,
      PCOUT(11) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_11,
      PCOUT(10) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_10,
      PCOUT(9) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_9,
      PCOUT(8) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_8,
      PCOUT(7) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_7,
      PCOUT(6) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_6,
      PCOUT(5) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_5,
      PCOUT(4) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_4,
      PCOUT(3) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_3,
      PCOUT(2) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_2,
      PCOUT(1) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_1,
      PCOUT(0) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_0,
      P(47) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phasebmultiplier_out1_submult_0_P_17_UNCONNECTED,
      P(16) => Mmult_phasebmultiplier_out1_submult_0_16,
      P(15) => Mmult_phasebmultiplier_out1_submult_0_15,
      P(14) => Mmult_phasebmultiplier_out1_submult_0_14,
      P(13) => Mmult_phasebmultiplier_out1_submult_0_13,
      P(12) => Mmult_phasebmultiplier_out1_submult_0_12,
      P(11) => Mmult_phasebmultiplier_out1_submult_0_11,
      P(10) => Mmult_phasebmultiplier_out1_submult_0_10,
      P(9) => Mmult_phasebmultiplier_out1_submult_0_9,
      P(8) => Mmult_phasebmultiplier_out1_submult_0_8,
      P(7) => Mmult_phasebmultiplier_out1_submult_0_7,
      P(6) => Mmult_phasebmultiplier_out1_submult_0_6,
      P(5) => Mmult_phasebmultiplier_out1_submult_0_5,
      P(4) => Mmult_phasebmultiplier_out1_submult_0_4,
      P(3) => Mmult_phasebmultiplier_out1_submult_0_3,
      P(2) => Mmult_phasebmultiplier_out1_submult_0_2,
      P(1) => Mmult_phasebmultiplier_out1_submult_0_1,
      P(0) => Mmult_phasebmultiplier_out1_submult_0_0,
      BCOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_0_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_0_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_29,
      ACOUT(28) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_28,
      ACOUT(27) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_27,
      ACOUT(26) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_26,
      ACOUT(25) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_25,
      ACOUT(24) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_24,
      ACOUT(23) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_23,
      ACOUT(22) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_22,
      ACOUT(21) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_21,
      ACOUT(20) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_20,
      ACOUT(19) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_19,
      ACOUT(18) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_18,
      ACOUT(17) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_17,
      ACOUT(16) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_16,
      ACOUT(15) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_15,
      ACOUT(14) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_14,
      ACOUT(13) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_13,
      ACOUT(12) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_12,
      ACOUT(11) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_11,
      ACOUT(10) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_10,
      ACOUT(9) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_9,
      ACOUT(8) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_8,
      ACOUT(7) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_7,
      ACOUT(6) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_6,
      ACOUT(5) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_5,
      ACOUT(4) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_4,
      ACOUT(3) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_3,
      ACOUT(2) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_2,
      ACOUT(1) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_1,
      ACOUT(0) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_0_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasebmultiplier_out1_submult_01 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasebmultiplier_out1_submult_01_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasebmultiplier_out1_submult_01_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_01_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_01_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasebmultiplier_out1_submult_01_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasebmultiplier_out1_submult_01_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phasebmultiplier_out1_submult_01_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_47,
      PCIN(46) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_46,
      PCIN(45) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_45,
      PCIN(44) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_44,
      PCIN(43) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_43,
      PCIN(42) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_42,
      PCIN(41) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_41,
      PCIN(40) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_40,
      PCIN(39) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_39,
      PCIN(38) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_38,
      PCIN(37) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_37,
      PCIN(36) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_36,
      PCIN(35) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_35,
      PCIN(34) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_34,
      PCIN(33) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_33,
      PCIN(32) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_32,
      PCIN(31) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_31,
      PCIN(30) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_30,
      PCIN(29) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_29,
      PCIN(28) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_28,
      PCIN(27) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_27,
      PCIN(26) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_26,
      PCIN(25) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_25,
      PCIN(24) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_24,
      PCIN(23) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_23,
      PCIN(22) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_22,
      PCIN(21) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_21,
      PCIN(20) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_20,
      PCIN(19) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_19,
      PCIN(18) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_18,
      PCIN(17) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_17,
      PCIN(16) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_16,
      PCIN(15) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_15,
      PCIN(14) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_14,
      PCIN(13) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_13,
      PCIN(12) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_12,
      PCIN(11) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_11,
      PCIN(10) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_10,
      PCIN(9) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_9,
      PCIN(8) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_8,
      PCIN(7) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_7,
      PCIN(6) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_6,
      PCIN(5) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_5,
      PCIN(4) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_4,
      PCIN(3) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_3,
      PCIN(2) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_2,
      PCIN(1) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_1,
      PCIN(0) => Mmult_phasebmultiplier_out1_submult_0_PCOUT_to_Mmult_phasebmultiplier_out1_submult_01_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasebmultiplier_out1_submult_01_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_47,
      PCOUT(46) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_46,
      PCOUT(45) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_45,
      PCOUT(44) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_44,
      PCOUT(43) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_43,
      PCOUT(42) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_42,
      PCOUT(41) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_41,
      PCOUT(40) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_40,
      PCOUT(39) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_39,
      PCOUT(38) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_38,
      PCOUT(37) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_37,
      PCOUT(36) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_36,
      PCOUT(35) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_35,
      PCOUT(34) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_34,
      PCOUT(33) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_33,
      PCOUT(32) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_32,
      PCOUT(31) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_31,
      PCOUT(30) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_30,
      PCOUT(29) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_29,
      PCOUT(28) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_28,
      PCOUT(27) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_27,
      PCOUT(26) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_26,
      PCOUT(25) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_25,
      PCOUT(24) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_24,
      PCOUT(23) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_23,
      PCOUT(22) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_22,
      PCOUT(21) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_21,
      PCOUT(20) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_20,
      PCOUT(19) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_19,
      PCOUT(18) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_18,
      PCOUT(17) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_17,
      PCOUT(16) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_16,
      PCOUT(15) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_15,
      PCOUT(14) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_14,
      PCOUT(13) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_13,
      PCOUT(12) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_12,
      PCOUT(11) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_11,
      PCOUT(10) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_10,
      PCOUT(9) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_9,
      PCOUT(8) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_8,
      PCOUT(7) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_7,
      PCOUT(6) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_6,
      PCOUT(5) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_5,
      PCOUT(4) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_4,
      PCOUT(3) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_3,
      PCOUT(2) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_2,
      PCOUT(1) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_1,
      PCOUT(0) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_0,
      P(47) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_17_UNCONNECTED,
      P(16) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_16_UNCONNECTED,
      P(15) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_15_UNCONNECTED,
      P(14) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_14_UNCONNECTED,
      P(13) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_13_UNCONNECTED,
      P(12) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_12_UNCONNECTED,
      P(11) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_11_UNCONNECTED,
      P(10) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_10_UNCONNECTED,
      P(9) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_9_UNCONNECTED,
      P(8) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_8_UNCONNECTED,
      P(7) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_7_UNCONNECTED,
      P(6) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_6_UNCONNECTED,
      P(5) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_5_UNCONNECTED,
      P(4) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_4_UNCONNECTED,
      P(3) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_3_UNCONNECTED,
      P(2) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_2_UNCONNECTED,
      P(1) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_1_UNCONNECTED,
      P(0) => NLW_Mmult_phasebmultiplier_out1_submult_01_P_0_UNCONNECTED,
      BCOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_01_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_29,
      ACIN(28) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_28,
      ACIN(27) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_27,
      ACIN(26) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_26,
      ACIN(25) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_25,
      ACIN(24) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_24,
      ACIN(23) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_23,
      ACIN(22) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_22,
      ACIN(21) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_21,
      ACIN(20) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_20,
      ACIN(19) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_19,
      ACIN(18) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_18,
      ACIN(17) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_17,
      ACIN(16) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_16,
      ACIN(15) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_15,
      ACIN(14) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_14,
      ACIN(13) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_13,
      ACIN(12) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_12,
      ACIN(11) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_11,
      ACIN(10) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_10,
      ACIN(9) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_9,
      ACIN(8) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_8,
      ACIN(7) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_7,
      ACIN(6) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_6,
      ACIN(5) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_5,
      ACIN(4) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_4,
      ACIN(3) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_3,
      ACIN(2) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_2,
      ACIN(1) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_1,
      ACIN(0) => Mmult_phasebmultiplier_out1_submult_0_ACOUT_to_Mmult_phasebmultiplier_out1_submult_01_ACIN_0,
      ACOUT(29) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_01_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_01_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasebmultiplier_out1_submult_02 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasebmultiplier_out1_submult_02_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasebmultiplier_out1_submult_02_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_02_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_02_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasebmultiplier_out1_submult_02_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasebmultiplier_out1_submult_02_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasebmultiplier_out1_submult_02_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasebmultiplier_out1_submult_02_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasebmultiplier_out1_submult_02_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasebmultiplier_out1_submult_02_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasebmultiplier_out1_submult_02_A_25_UNCONNECTED,
      A(24) => N0,
      A(23) => Cosine_3(40),
      A(22) => Cosine_3(39),
      A(21) => Cosine_3(38),
      A(20) => Cosine_3(37),
      A(19) => Cosine_3(36),
      A(18) => Cosine_3(35),
      A(17) => Cosine_3(34),
      A(16) => Cosine_3(33),
      A(15) => Cosine_3(32),
      A(14) => Cosine_3(31),
      A(13) => Cosine_3(30),
      A(12) => Cosine_3(29),
      A(11) => Cosine_3(28),
      A(10) => Cosine_3(27),
      A(9) => Cosine_3(26),
      A(8) => Cosine_3(25),
      A(7) => Cosine_3(24),
      A(6) => Cosine_3(23),
      A(5) => Cosine_3(22),
      A(4) => Cosine_3(21),
      A(3) => Cosine_3(20),
      A(2) => Cosine_3(19),
      A(1) => Cosine_3(18),
      A(0) => Cosine_3(17),
      PCIN(47) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_47,
      PCIN(46) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_46,
      PCIN(45) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_45,
      PCIN(44) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_44,
      PCIN(43) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_43,
      PCIN(42) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_42,
      PCIN(41) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_41,
      PCIN(40) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_40,
      PCIN(39) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_39,
      PCIN(38) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_38,
      PCIN(37) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_37,
      PCIN(36) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_36,
      PCIN(35) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_35,
      PCIN(34) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_34,
      PCIN(33) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_33,
      PCIN(32) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_32,
      PCIN(31) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_31,
      PCIN(30) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_30,
      PCIN(29) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_29,
      PCIN(28) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_28,
      PCIN(27) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_27,
      PCIN(26) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_26,
      PCIN(25) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_25,
      PCIN(24) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_24,
      PCIN(23) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_23,
      PCIN(22) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_22,
      PCIN(21) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_21,
      PCIN(20) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_20,
      PCIN(19) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_19,
      PCIN(18) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_18,
      PCIN(17) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_17,
      PCIN(16) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_16,
      PCIN(15) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_15,
      PCIN(14) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_14,
      PCIN(13) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_13,
      PCIN(12) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_12,
      PCIN(11) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_11,
      PCIN(10) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_10,
      PCIN(9) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_9,
      PCIN(8) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_8,
      PCIN(7) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_7,
      PCIN(6) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_6,
      PCIN(5) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_5,
      PCIN(4) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_4,
      PCIN(3) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_3,
      PCIN(2) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_2,
      PCIN(1) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_1,
      PCIN(0) => Mmult_phasebmultiplier_out1_submult_01_PCOUT_to_Mmult_phasebmultiplier_out1_submult_02_PCIN_0,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasebmultiplier_out1_submult_02_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_47,
      PCOUT(46) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_46,
      PCOUT(45) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_45,
      PCOUT(44) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_44,
      PCOUT(43) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_43,
      PCOUT(42) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_42,
      PCOUT(41) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_41,
      PCOUT(40) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_40,
      PCOUT(39) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_39,
      PCOUT(38) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_38,
      PCOUT(37) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_37,
      PCOUT(36) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_36,
      PCOUT(35) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_35,
      PCOUT(34) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_34,
      PCOUT(33) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_33,
      PCOUT(32) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_32,
      PCOUT(31) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_31,
      PCOUT(30) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_30,
      PCOUT(29) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_29,
      PCOUT(28) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_28,
      PCOUT(27) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_27,
      PCOUT(26) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_26,
      PCOUT(25) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_25,
      PCOUT(24) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_24,
      PCOUT(23) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_23,
      PCOUT(22) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_22,
      PCOUT(21) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_21,
      PCOUT(20) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_20,
      PCOUT(19) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_19,
      PCOUT(18) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_18,
      PCOUT(17) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_17,
      PCOUT(16) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_16,
      PCOUT(15) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_15,
      PCOUT(14) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_14,
      PCOUT(13) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_13,
      PCOUT(12) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_12,
      PCOUT(11) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_11,
      PCOUT(10) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_10,
      PCOUT(9) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_9,
      PCOUT(8) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_8,
      PCOUT(7) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_7,
      PCOUT(6) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_6,
      PCOUT(5) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_5,
      PCOUT(4) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_4,
      PCOUT(3) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_3,
      PCOUT(2) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_2,
      PCOUT(1) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_1,
      PCOUT(0) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_0,
      P(47) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phasebmultiplier_out1_submult_02_P_17_UNCONNECTED,
      P(16) => Mmult_phasebmultiplier_out1_submult_0_33,
      P(15) => Mmult_phasebmultiplier_out1_submult_0_32,
      P(14) => Mmult_phasebmultiplier_out1_submult_0_31,
      P(13) => Mmult_phasebmultiplier_out1_submult_0_30,
      P(12) => Mmult_phasebmultiplier_out1_submult_0_29,
      P(11) => Mmult_phasebmultiplier_out1_submult_0_28,
      P(10) => Mmult_phasebmultiplier_out1_submult_0_27,
      P(9) => Mmult_phasebmultiplier_out1_submult_0_26,
      P(8) => Mmult_phasebmultiplier_out1_submult_0_25,
      P(7) => Mmult_phasebmultiplier_out1_submult_0_24,
      P(6) => Mmult_phasebmultiplier_out1_submult_0_23,
      P(5) => Mmult_phasebmultiplier_out1_submult_0_22,
      P(4) => Mmult_phasebmultiplier_out1_submult_0_21,
      P(3) => Mmult_phasebmultiplier_out1_submult_0_20,
      P(2) => Mmult_phasebmultiplier_out1_submult_0_19,
      P(1) => Mmult_phasebmultiplier_out1_submult_0_18,
      P(0) => Mmult_phasebmultiplier_out1_submult_0_17,
      BCOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_02_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_02_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_29,
      ACOUT(28) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_28,
      ACOUT(27) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_27,
      ACOUT(26) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_26,
      ACOUT(25) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_25,
      ACOUT(24) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_24,
      ACOUT(23) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_23,
      ACOUT(22) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_22,
      ACOUT(21) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_21,
      ACOUT(20) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_20,
      ACOUT(19) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_19,
      ACOUT(18) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_18,
      ACOUT(17) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_17,
      ACOUT(16) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_16,
      ACOUT(15) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_15,
      ACOUT(14) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_14,
      ACOUT(13) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_13,
      ACOUT(12) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_12,
      ACOUT(11) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_11,
      ACOUT(10) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_10,
      ACOUT(9) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_9,
      ACOUT(8) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_8,
      ACOUT(7) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_7,
      ACOUT(6) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_6,
      ACOUT(5) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_5,
      ACOUT(4) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_4,
      ACOUT(3) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_3,
      ACOUT(2) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_2,
      ACOUT(1) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_1,
      ACOUT(0) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_02_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasebmultiplier_out1_submult_03 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasebmultiplier_out1_submult_03_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasebmultiplier_out1_submult_03_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_03_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_03_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasebmultiplier_out1_submult_03_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasebmultiplier_out1_submult_03_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phasebmultiplier_out1_submult_03_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_47,
      PCIN(46) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_46,
      PCIN(45) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_45,
      PCIN(44) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_44,
      PCIN(43) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_43,
      PCIN(42) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_42,
      PCIN(41) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_41,
      PCIN(40) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_40,
      PCIN(39) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_39,
      PCIN(38) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_38,
      PCIN(37) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_37,
      PCIN(36) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_36,
      PCIN(35) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_35,
      PCIN(34) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_34,
      PCIN(33) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_33,
      PCIN(32) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_32,
      PCIN(31) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_31,
      PCIN(30) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_30,
      PCIN(29) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_29,
      PCIN(28) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_28,
      PCIN(27) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_27,
      PCIN(26) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_26,
      PCIN(25) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_25,
      PCIN(24) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_24,
      PCIN(23) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_23,
      PCIN(22) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_22,
      PCIN(21) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_21,
      PCIN(20) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_20,
      PCIN(19) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_19,
      PCIN(18) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_18,
      PCIN(17) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_17,
      PCIN(16) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_16,
      PCIN(15) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_15,
      PCIN(14) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_14,
      PCIN(13) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_13,
      PCIN(12) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_12,
      PCIN(11) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_11,
      PCIN(10) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_10,
      PCIN(9) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_9,
      PCIN(8) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_8,
      PCIN(7) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_7,
      PCIN(6) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_6,
      PCIN(5) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_5,
      PCIN(4) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_4,
      PCIN(3) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_3,
      PCIN(2) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_2,
      PCIN(1) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_1,
      PCIN(0) => Mmult_phasebmultiplier_out1_submult_02_PCOUT_to_Mmult_phasebmultiplier_out1_submult_03_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasebmultiplier_out1_submult_03_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_03_PCOUT_0_UNCONNECTED,
      P(47) => NLW_Mmult_phasebmultiplier_out1_submult_03_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasebmultiplier_out1_submult_03_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasebmultiplier_out1_submult_03_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasebmultiplier_out1_submult_03_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasebmultiplier_out1_submult_03_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasebmultiplier_out1_submult_03_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasebmultiplier_out1_submult_03_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasebmultiplier_out1_submult_03_P_40_UNCONNECTED,
      P(39) => Mmult_phasebmultiplier_out1_submult_0_73,
      P(38) => Mmult_phasebmultiplier_out1_submult_0_72,
      P(37) => Mmult_phasebmultiplier_out1_submult_0_71,
      P(36) => Mmult_phasebmultiplier_out1_submult_0_70,
      P(35) => Mmult_phasebmultiplier_out1_submult_0_69,
      P(34) => Mmult_phasebmultiplier_out1_submult_0_68,
      P(33) => Mmult_phasebmultiplier_out1_submult_0_67,
      P(32) => Mmult_phasebmultiplier_out1_submult_0_66,
      P(31) => Mmult_phasebmultiplier_out1_submult_0_65,
      P(30) => Mmult_phasebmultiplier_out1_submult_0_64,
      P(29) => Mmult_phasebmultiplier_out1_submult_0_63,
      P(28) => Mmult_phasebmultiplier_out1_submult_0_62,
      P(27) => Mmult_phasebmultiplier_out1_submult_0_61,
      P(26) => Mmult_phasebmultiplier_out1_submult_0_60,
      P(25) => Mmult_phasebmultiplier_out1_submult_0_59,
      P(24) => Mmult_phasebmultiplier_out1_submult_0_58,
      P(23) => Mmult_phasebmultiplier_out1_submult_0_57,
      P(22) => Mmult_phasebmultiplier_out1_submult_0_56,
      P(21) => Mmult_phasebmultiplier_out1_submult_0_55,
      P(20) => Mmult_phasebmultiplier_out1_submult_0_54,
      P(19) => Mmult_phasebmultiplier_out1_submult_0_53,
      P(18) => Mmult_phasebmultiplier_out1_submult_0_52,
      P(17) => Mmult_phasebmultiplier_out1_submult_0_51,
      P(16) => Mmult_phasebmultiplier_out1_submult_0_50,
      P(15) => Mmult_phasebmultiplier_out1_submult_0_49,
      P(14) => Mmult_phasebmultiplier_out1_submult_0_48,
      P(13) => Mmult_phasebmultiplier_out1_submult_0_47,
      P(12) => Mmult_phasebmultiplier_out1_submult_0_46,
      P(11) => Mmult_phasebmultiplier_out1_submult_0_45,
      P(10) => Mmult_phasebmultiplier_out1_submult_0_44,
      P(9) => Mmult_phasebmultiplier_out1_submult_0_43,
      P(8) => Mmult_phasebmultiplier_out1_submult_0_42,
      P(7) => Mmult_phasebmultiplier_out1_submult_0_41,
      P(6) => Mmult_phasebmultiplier_out1_submult_0_40,
      P(5) => Mmult_phasebmultiplier_out1_submult_0_39,
      P(4) => Mmult_phasebmultiplier_out1_submult_0_38,
      P(3) => Mmult_phasebmultiplier_out1_submult_0_37,
      P(2) => Mmult_phasebmultiplier_out1_submult_0_36,
      P(1) => Mmult_phasebmultiplier_out1_submult_0_35,
      P(0) => Mmult_phasebmultiplier_out1_submult_0_34,
      BCOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_03_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_29,
      ACIN(28) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_28,
      ACIN(27) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_27,
      ACIN(26) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_26,
      ACIN(25) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_25,
      ACIN(24) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_24,
      ACIN(23) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_23,
      ACIN(22) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_22,
      ACIN(21) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_21,
      ACIN(20) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_20,
      ACIN(19) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_19,
      ACIN(18) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_18,
      ACIN(17) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_17,
      ACIN(16) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_16,
      ACIN(15) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_15,
      ACIN(14) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_14,
      ACIN(13) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_13,
      ACIN(12) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_12,
      ACIN(11) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_11,
      ACIN(10) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_10,
      ACIN(9) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_9,
      ACIN(8) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_8,
      ACIN(7) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_7,
      ACIN(6) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_6,
      ACIN(5) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_5,
      ACIN(4) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_4,
      ACIN(3) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_3,
      ACIN(2) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_2,
      ACIN(1) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_1,
      ACIN(0) => Mmult_phasebmultiplier_out1_submult_02_ACOUT_to_Mmult_phasebmultiplier_out1_submult_03_ACIN_0,
      ACOUT(29) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_03_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_03_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasebmultiplier_out1_submult_1 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasebmultiplier_out1_submult_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasebmultiplier_out1_submult_1_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_1_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_1_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasebmultiplier_out1_submult_1_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasebmultiplier_out1_submult_1_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasebmultiplier_out1_submult_1_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasebmultiplier_out1_submult_1_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasebmultiplier_out1_submult_1_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasebmultiplier_out1_submult_1_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasebmultiplier_out1_submult_1_A_25_UNCONNECTED,
      A(24) => Cosine_3(50),
      A(23) => Cosine_3(50),
      A(22) => Cosine_3(50),
      A(21) => Cosine_3(50),
      A(20) => Cosine_3(50),
      A(19) => Cosine_3(50),
      A(18) => Cosine_3(50),
      A(17) => Cosine_3(50),
      A(16) => Cosine_3(50),
      A(15) => Cosine_3(50),
      A(14) => Cosine_3(50),
      A(13) => Cosine_3(50),
      A(12) => Cosine_3(50),
      A(11) => Cosine_3(50),
      A(10) => Cosine_3(50),
      A(9) => Cosine_3(50),
      A(8) => Cosine_3(49),
      A(7) => Cosine_3(48),
      A(6) => Cosine_3(47),
      A(5) => Cosine_3(46),
      A(4) => Cosine_3(45),
      A(3) => Cosine_3(44),
      A(2) => Cosine_3(43),
      A(1) => Cosine_3(42),
      A(0) => Cosine_3(41),
      PCIN(47) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_1_PCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasebmultiplier_out1_submult_1_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_47,
      PCOUT(46) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_46,
      PCOUT(45) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_45,
      PCOUT(44) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_44,
      PCOUT(43) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_43,
      PCOUT(42) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_42,
      PCOUT(41) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_41,
      PCOUT(40) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_40,
      PCOUT(39) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_39,
      PCOUT(38) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_38,
      PCOUT(37) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_37,
      PCOUT(36) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_36,
      PCOUT(35) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_35,
      PCOUT(34) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_34,
      PCOUT(33) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_33,
      PCOUT(32) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_32,
      PCOUT(31) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_31,
      PCOUT(30) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_30,
      PCOUT(29) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_29,
      PCOUT(28) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_28,
      PCOUT(27) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_27,
      PCOUT(26) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_26,
      PCOUT(25) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_25,
      PCOUT(24) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_24,
      PCOUT(23) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_23,
      PCOUT(22) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_22,
      PCOUT(21) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_21,
      PCOUT(20) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_20,
      PCOUT(19) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_19,
      PCOUT(18) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_18,
      PCOUT(17) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_17,
      PCOUT(16) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_16,
      PCOUT(15) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_15,
      PCOUT(14) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_14,
      PCOUT(13) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_13,
      PCOUT(12) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_12,
      PCOUT(11) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_11,
      PCOUT(10) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_10,
      PCOUT(9) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_9,
      PCOUT(8) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_8,
      PCOUT(7) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_7,
      PCOUT(6) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_6,
      PCOUT(5) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_5,
      PCOUT(4) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_4,
      PCOUT(3) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_3,
      PCOUT(2) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_2,
      PCOUT(1) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_1,
      PCOUT(0) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_0,
      P(47) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phasebmultiplier_out1_submult_1_P_17_UNCONNECTED,
      P(16) => Mmult_phasebmultiplier_out1_submult_1_16,
      P(15) => Mmult_phasebmultiplier_out1_submult_1_15,
      P(14) => Mmult_phasebmultiplier_out1_submult_1_14,
      P(13) => Mmult_phasebmultiplier_out1_submult_1_13,
      P(12) => Mmult_phasebmultiplier_out1_submult_1_12,
      P(11) => Mmult_phasebmultiplier_out1_submult_1_11,
      P(10) => Mmult_phasebmultiplier_out1_submult_1_10,
      P(9) => Mmult_phasebmultiplier_out1_submult_1_9,
      P(8) => Mmult_phasebmultiplier_out1_submult_1_8,
      P(7) => Mmult_phasebmultiplier_out1_submult_1_7,
      P(6) => Mmult_phasebmultiplier_out1_submult_1_6,
      P(5) => Mmult_phasebmultiplier_out1_submult_1_5,
      P(4) => Mmult_phasebmultiplier_out1_submult_1_4,
      P(3) => Mmult_phasebmultiplier_out1_submult_1_3,
      P(2) => Mmult_phasebmultiplier_out1_submult_1_2,
      P(1) => Mmult_phasebmultiplier_out1_submult_1_1,
      P(0) => Mmult_phasebmultiplier_out1_submult_1_0,
      BCOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_1_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_1_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_29,
      ACOUT(28) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_28,
      ACOUT(27) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_27,
      ACOUT(26) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_26,
      ACOUT(25) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_25,
      ACOUT(24) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_24,
      ACOUT(23) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_23,
      ACOUT(22) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_22,
      ACOUT(21) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_21,
      ACOUT(20) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_20,
      ACOUT(19) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_19,
      ACOUT(18) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_18,
      ACOUT(17) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_17,
      ACOUT(16) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_16,
      ACOUT(15) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_15,
      ACOUT(14) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_14,
      ACOUT(13) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_13,
      ACOUT(12) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_12,
      ACOUT(11) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_11,
      ACOUT(10) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_10,
      ACOUT(9) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_9,
      ACOUT(8) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_8,
      ACOUT(7) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_7,
      ACOUT(6) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_6,
      ACOUT(5) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_5,
      ACOUT(4) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_4,
      ACOUT(3) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_3,
      ACOUT(2) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_2,
      ACOUT(1) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_1,
      ACOUT(0) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_1_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasebmultiplier_out1_submult_11 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasebmultiplier_out1_submult_11_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasebmultiplier_out1_submult_11_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_11_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasebmultiplier_out1_submult_11_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasebmultiplier_out1_submult_11_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasebmultiplier_out1_submult_11_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phasebmultiplier_out1_submult_11_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_47,
      PCIN(46) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_46,
      PCIN(45) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_45,
      PCIN(44) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_44,
      PCIN(43) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_43,
      PCIN(42) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_42,
      PCIN(41) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_41,
      PCIN(40) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_40,
      PCIN(39) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_39,
      PCIN(38) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_38,
      PCIN(37) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_37,
      PCIN(36) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_36,
      PCIN(35) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_35,
      PCIN(34) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_34,
      PCIN(33) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_33,
      PCIN(32) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_32,
      PCIN(31) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_31,
      PCIN(30) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_30,
      PCIN(29) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_29,
      PCIN(28) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_28,
      PCIN(27) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_27,
      PCIN(26) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_26,
      PCIN(25) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_25,
      PCIN(24) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_24,
      PCIN(23) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_23,
      PCIN(22) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_22,
      PCIN(21) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_21,
      PCIN(20) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_20,
      PCIN(19) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_19,
      PCIN(18) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_18,
      PCIN(17) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_17,
      PCIN(16) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_16,
      PCIN(15) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_15,
      PCIN(14) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_14,
      PCIN(13) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_13,
      PCIN(12) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_12,
      PCIN(11) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_11,
      PCIN(10) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_10,
      PCIN(9) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_9,
      PCIN(8) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_8,
      PCIN(7) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_7,
      PCIN(6) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_6,
      PCIN(5) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_5,
      PCIN(4) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_4,
      PCIN(3) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_3,
      PCIN(2) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_2,
      PCIN(1) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_1,
      PCIN(0) => Mmult_phasebmultiplier_out1_submult_1_PCOUT_to_Mmult_phasebmultiplier_out1_submult_11_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasebmultiplier_out1_submult_11_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_11_PCOUT_0_UNCONNECTED,
      P(47) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasebmultiplier_out1_submult_11_P_25_UNCONNECTED,
      P(24) => Mmult_phasebmultiplier_out1_submult_1_41,
      P(23) => Mmult_phasebmultiplier_out1_submult_1_40,
      P(22) => Mmult_phasebmultiplier_out1_submult_1_39,
      P(21) => Mmult_phasebmultiplier_out1_submult_1_38,
      P(20) => Mmult_phasebmultiplier_out1_submult_1_37,
      P(19) => Mmult_phasebmultiplier_out1_submult_1_36,
      P(18) => Mmult_phasebmultiplier_out1_submult_1_35,
      P(17) => Mmult_phasebmultiplier_out1_submult_1_34,
      P(16) => Mmult_phasebmultiplier_out1_submult_1_33,
      P(15) => Mmult_phasebmultiplier_out1_submult_1_32,
      P(14) => Mmult_phasebmultiplier_out1_submult_1_31,
      P(13) => Mmult_phasebmultiplier_out1_submult_1_30,
      P(12) => Mmult_phasebmultiplier_out1_submult_1_29,
      P(11) => Mmult_phasebmultiplier_out1_submult_1_28,
      P(10) => Mmult_phasebmultiplier_out1_submult_1_27,
      P(9) => Mmult_phasebmultiplier_out1_submult_1_26,
      P(8) => Mmult_phasebmultiplier_out1_submult_1_25,
      P(7) => Mmult_phasebmultiplier_out1_submult_1_24,
      P(6) => Mmult_phasebmultiplier_out1_submult_1_23,
      P(5) => Mmult_phasebmultiplier_out1_submult_1_22,
      P(4) => Mmult_phasebmultiplier_out1_submult_1_21,
      P(3) => Mmult_phasebmultiplier_out1_submult_1_20,
      P(2) => Mmult_phasebmultiplier_out1_submult_1_19,
      P(1) => Mmult_phasebmultiplier_out1_submult_1_18,
      P(0) => Mmult_phasebmultiplier_out1_submult_1_17,
      BCOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_11_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_29,
      ACIN(28) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_28,
      ACIN(27) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_27,
      ACIN(26) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_26,
      ACIN(25) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_25,
      ACIN(24) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_24,
      ACIN(23) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_23,
      ACIN(22) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_22,
      ACIN(21) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_21,
      ACIN(20) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_20,
      ACIN(19) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_19,
      ACIN(18) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_18,
      ACIN(17) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_17,
      ACIN(16) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_16,
      ACIN(15) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_15,
      ACIN(14) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_14,
      ACIN(13) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_13,
      ACIN(12) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_12,
      ACIN(11) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_11,
      ACIN(10) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_10,
      ACIN(9) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_9,
      ACIN(8) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_8,
      ACIN(7) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_7,
      ACIN(6) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_6,
      ACIN(5) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_5,
      ACIN(4) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_4,
      ACIN(3) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_3,
      ACIN(2) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_2,
      ACIN(1) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_1,
      ACIN(0) => Mmult_phasebmultiplier_out1_submult_1_ACOUT_to_Mmult_phasebmultiplier_out1_submult_11_ACIN_0,
      ACOUT(29) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_11_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasebmultiplier_out1_submult_11_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasecmultiplier_out1_submult_0 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasecmultiplier_out1_submult_0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasecmultiplier_out1_submult_0_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_0_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_0_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasecmultiplier_out1_submult_0_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasecmultiplier_out1_submult_0_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasecmultiplier_out1_submult_0_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasecmultiplier_out1_submult_0_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasecmultiplier_out1_submult_0_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasecmultiplier_out1_submult_0_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasecmultiplier_out1_submult_0_A_25_UNCONNECTED,
      A(24) => N0,
      A(23) => N0,
      A(22) => N0,
      A(21) => N0,
      A(20) => N0,
      A(19) => N0,
      A(18) => N0,
      A(17) => N0,
      A(16) => Cosine_5(16),
      A(15) => Cosine_5(15),
      A(14) => Cosine_5(14),
      A(13) => Cosine_5(13),
      A(12) => Cosine_5(12),
      A(11) => Cosine_5(11),
      A(10) => Cosine_5(10),
      A(9) => Cosine_5(9),
      A(8) => Cosine_5(8),
      A(7) => Cosine_5(7),
      A(6) => Cosine_5(6),
      A(5) => Cosine_5(5),
      A(4) => Cosine_5(4),
      A(3) => Cosine_5(3),
      A(2) => Cosine_5(2),
      A(1) => Cosine_5(1),
      A(0) => Cosine_5(0),
      PCIN(47) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_0_PCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasecmultiplier_out1_submult_0_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_47,
      PCOUT(46) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_46,
      PCOUT(45) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_45,
      PCOUT(44) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_44,
      PCOUT(43) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_43,
      PCOUT(42) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_42,
      PCOUT(41) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_41,
      PCOUT(40) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_40,
      PCOUT(39) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_39,
      PCOUT(38) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_38,
      PCOUT(37) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_37,
      PCOUT(36) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_36,
      PCOUT(35) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_35,
      PCOUT(34) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_34,
      PCOUT(33) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_33,
      PCOUT(32) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_32,
      PCOUT(31) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_31,
      PCOUT(30) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_30,
      PCOUT(29) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_29,
      PCOUT(28) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_28,
      PCOUT(27) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_27,
      PCOUT(26) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_26,
      PCOUT(25) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_25,
      PCOUT(24) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_24,
      PCOUT(23) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_23,
      PCOUT(22) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_22,
      PCOUT(21) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_21,
      PCOUT(20) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_20,
      PCOUT(19) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_19,
      PCOUT(18) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_18,
      PCOUT(17) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_17,
      PCOUT(16) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_16,
      PCOUT(15) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_15,
      PCOUT(14) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_14,
      PCOUT(13) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_13,
      PCOUT(12) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_12,
      PCOUT(11) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_11,
      PCOUT(10) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_10,
      PCOUT(9) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_9,
      PCOUT(8) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_8,
      PCOUT(7) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_7,
      PCOUT(6) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_6,
      PCOUT(5) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_5,
      PCOUT(4) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_4,
      PCOUT(3) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_3,
      PCOUT(2) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_2,
      PCOUT(1) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_1,
      PCOUT(0) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_0,
      P(47) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phasecmultiplier_out1_submult_0_P_17_UNCONNECTED,
      P(16) => Mmult_phasecmultiplier_out1_submult_0_16,
      P(15) => Mmult_phasecmultiplier_out1_submult_0_15,
      P(14) => Mmult_phasecmultiplier_out1_submult_0_14,
      P(13) => Mmult_phasecmultiplier_out1_submult_0_13,
      P(12) => Mmult_phasecmultiplier_out1_submult_0_12,
      P(11) => Mmult_phasecmultiplier_out1_submult_0_11,
      P(10) => Mmult_phasecmultiplier_out1_submult_0_10,
      P(9) => Mmult_phasecmultiplier_out1_submult_0_9,
      P(8) => Mmult_phasecmultiplier_out1_submult_0_8,
      P(7) => Mmult_phasecmultiplier_out1_submult_0_7,
      P(6) => Mmult_phasecmultiplier_out1_submult_0_6,
      P(5) => Mmult_phasecmultiplier_out1_submult_0_5,
      P(4) => Mmult_phasecmultiplier_out1_submult_0_4,
      P(3) => Mmult_phasecmultiplier_out1_submult_0_3,
      P(2) => Mmult_phasecmultiplier_out1_submult_0_2,
      P(1) => Mmult_phasecmultiplier_out1_submult_0_1,
      P(0) => Mmult_phasecmultiplier_out1_submult_0_0,
      BCOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_0_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_0_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_29,
      ACOUT(28) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_28,
      ACOUT(27) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_27,
      ACOUT(26) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_26,
      ACOUT(25) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_25,
      ACOUT(24) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_24,
      ACOUT(23) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_23,
      ACOUT(22) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_22,
      ACOUT(21) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_21,
      ACOUT(20) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_20,
      ACOUT(19) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_19,
      ACOUT(18) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_18,
      ACOUT(17) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_17,
      ACOUT(16) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_16,
      ACOUT(15) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_15,
      ACOUT(14) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_14,
      ACOUT(13) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_13,
      ACOUT(12) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_12,
      ACOUT(11) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_11,
      ACOUT(10) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_10,
      ACOUT(9) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_9,
      ACOUT(8) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_8,
      ACOUT(7) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_7,
      ACOUT(6) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_6,
      ACOUT(5) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_5,
      ACOUT(4) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_4,
      ACOUT(3) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_3,
      ACOUT(2) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_2,
      ACOUT(1) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_1,
      ACOUT(0) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_0_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasecmultiplier_out1_submult_01 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasecmultiplier_out1_submult_01_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasecmultiplier_out1_submult_01_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_01_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_01_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasecmultiplier_out1_submult_01_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasecmultiplier_out1_submult_01_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phasecmultiplier_out1_submult_01_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_47,
      PCIN(46) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_46,
      PCIN(45) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_45,
      PCIN(44) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_44,
      PCIN(43) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_43,
      PCIN(42) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_42,
      PCIN(41) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_41,
      PCIN(40) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_40,
      PCIN(39) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_39,
      PCIN(38) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_38,
      PCIN(37) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_37,
      PCIN(36) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_36,
      PCIN(35) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_35,
      PCIN(34) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_34,
      PCIN(33) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_33,
      PCIN(32) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_32,
      PCIN(31) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_31,
      PCIN(30) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_30,
      PCIN(29) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_29,
      PCIN(28) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_28,
      PCIN(27) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_27,
      PCIN(26) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_26,
      PCIN(25) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_25,
      PCIN(24) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_24,
      PCIN(23) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_23,
      PCIN(22) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_22,
      PCIN(21) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_21,
      PCIN(20) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_20,
      PCIN(19) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_19,
      PCIN(18) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_18,
      PCIN(17) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_17,
      PCIN(16) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_16,
      PCIN(15) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_15,
      PCIN(14) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_14,
      PCIN(13) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_13,
      PCIN(12) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_12,
      PCIN(11) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_11,
      PCIN(10) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_10,
      PCIN(9) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_9,
      PCIN(8) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_8,
      PCIN(7) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_7,
      PCIN(6) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_6,
      PCIN(5) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_5,
      PCIN(4) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_4,
      PCIN(3) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_3,
      PCIN(2) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_2,
      PCIN(1) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_1,
      PCIN(0) => Mmult_phasecmultiplier_out1_submult_0_PCOUT_to_Mmult_phasecmultiplier_out1_submult_01_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasecmultiplier_out1_submult_01_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_47,
      PCOUT(46) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_46,
      PCOUT(45) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_45,
      PCOUT(44) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_44,
      PCOUT(43) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_43,
      PCOUT(42) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_42,
      PCOUT(41) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_41,
      PCOUT(40) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_40,
      PCOUT(39) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_39,
      PCOUT(38) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_38,
      PCOUT(37) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_37,
      PCOUT(36) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_36,
      PCOUT(35) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_35,
      PCOUT(34) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_34,
      PCOUT(33) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_33,
      PCOUT(32) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_32,
      PCOUT(31) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_31,
      PCOUT(30) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_30,
      PCOUT(29) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_29,
      PCOUT(28) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_28,
      PCOUT(27) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_27,
      PCOUT(26) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_26,
      PCOUT(25) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_25,
      PCOUT(24) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_24,
      PCOUT(23) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_23,
      PCOUT(22) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_22,
      PCOUT(21) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_21,
      PCOUT(20) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_20,
      PCOUT(19) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_19,
      PCOUT(18) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_18,
      PCOUT(17) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_17,
      PCOUT(16) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_16,
      PCOUT(15) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_15,
      PCOUT(14) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_14,
      PCOUT(13) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_13,
      PCOUT(12) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_12,
      PCOUT(11) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_11,
      PCOUT(10) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_10,
      PCOUT(9) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_9,
      PCOUT(8) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_8,
      PCOUT(7) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_7,
      PCOUT(6) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_6,
      PCOUT(5) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_5,
      PCOUT(4) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_4,
      PCOUT(3) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_3,
      PCOUT(2) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_2,
      PCOUT(1) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_1,
      PCOUT(0) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_0,
      P(47) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_17_UNCONNECTED,
      P(16) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_16_UNCONNECTED,
      P(15) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_15_UNCONNECTED,
      P(14) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_14_UNCONNECTED,
      P(13) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_13_UNCONNECTED,
      P(12) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_12_UNCONNECTED,
      P(11) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_11_UNCONNECTED,
      P(10) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_10_UNCONNECTED,
      P(9) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_9_UNCONNECTED,
      P(8) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_8_UNCONNECTED,
      P(7) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_7_UNCONNECTED,
      P(6) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_6_UNCONNECTED,
      P(5) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_5_UNCONNECTED,
      P(4) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_4_UNCONNECTED,
      P(3) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_3_UNCONNECTED,
      P(2) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_2_UNCONNECTED,
      P(1) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_1_UNCONNECTED,
      P(0) => NLW_Mmult_phasecmultiplier_out1_submult_01_P_0_UNCONNECTED,
      BCOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_01_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_29,
      ACIN(28) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_28,
      ACIN(27) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_27,
      ACIN(26) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_26,
      ACIN(25) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_25,
      ACIN(24) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_24,
      ACIN(23) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_23,
      ACIN(22) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_22,
      ACIN(21) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_21,
      ACIN(20) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_20,
      ACIN(19) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_19,
      ACIN(18) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_18,
      ACIN(17) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_17,
      ACIN(16) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_16,
      ACIN(15) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_15,
      ACIN(14) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_14,
      ACIN(13) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_13,
      ACIN(12) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_12,
      ACIN(11) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_11,
      ACIN(10) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_10,
      ACIN(9) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_9,
      ACIN(8) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_8,
      ACIN(7) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_7,
      ACIN(6) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_6,
      ACIN(5) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_5,
      ACIN(4) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_4,
      ACIN(3) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_3,
      ACIN(2) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_2,
      ACIN(1) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_1,
      ACIN(0) => Mmult_phasecmultiplier_out1_submult_0_ACOUT_to_Mmult_phasecmultiplier_out1_submult_01_ACIN_0,
      ACOUT(29) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_01_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_01_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasecmultiplier_out1_submult_02 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasecmultiplier_out1_submult_02_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasecmultiplier_out1_submult_02_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_02_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_02_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasecmultiplier_out1_submult_02_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasecmultiplier_out1_submult_02_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasecmultiplier_out1_submult_02_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasecmultiplier_out1_submult_02_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasecmultiplier_out1_submult_02_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasecmultiplier_out1_submult_02_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasecmultiplier_out1_submult_02_A_25_UNCONNECTED,
      A(24) => N0,
      A(23) => Cosine_5(40),
      A(22) => Cosine_5(39),
      A(21) => Cosine_5(38),
      A(20) => Cosine_5(37),
      A(19) => Cosine_5(36),
      A(18) => Cosine_5(35),
      A(17) => Cosine_5(34),
      A(16) => Cosine_5(33),
      A(15) => Cosine_5(32),
      A(14) => Cosine_5(31),
      A(13) => Cosine_5(30),
      A(12) => Cosine_5(29),
      A(11) => Cosine_5(28),
      A(10) => Cosine_5(27),
      A(9) => Cosine_5(26),
      A(8) => Cosine_5(25),
      A(7) => Cosine_5(24),
      A(6) => Cosine_5(23),
      A(5) => Cosine_5(22),
      A(4) => Cosine_5(21),
      A(3) => Cosine_5(20),
      A(2) => Cosine_5(19),
      A(1) => Cosine_5(18),
      A(0) => Cosine_5(17),
      PCIN(47) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_47,
      PCIN(46) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_46,
      PCIN(45) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_45,
      PCIN(44) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_44,
      PCIN(43) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_43,
      PCIN(42) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_42,
      PCIN(41) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_41,
      PCIN(40) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_40,
      PCIN(39) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_39,
      PCIN(38) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_38,
      PCIN(37) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_37,
      PCIN(36) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_36,
      PCIN(35) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_35,
      PCIN(34) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_34,
      PCIN(33) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_33,
      PCIN(32) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_32,
      PCIN(31) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_31,
      PCIN(30) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_30,
      PCIN(29) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_29,
      PCIN(28) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_28,
      PCIN(27) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_27,
      PCIN(26) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_26,
      PCIN(25) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_25,
      PCIN(24) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_24,
      PCIN(23) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_23,
      PCIN(22) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_22,
      PCIN(21) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_21,
      PCIN(20) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_20,
      PCIN(19) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_19,
      PCIN(18) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_18,
      PCIN(17) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_17,
      PCIN(16) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_16,
      PCIN(15) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_15,
      PCIN(14) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_14,
      PCIN(13) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_13,
      PCIN(12) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_12,
      PCIN(11) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_11,
      PCIN(10) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_10,
      PCIN(9) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_9,
      PCIN(8) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_8,
      PCIN(7) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_7,
      PCIN(6) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_6,
      PCIN(5) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_5,
      PCIN(4) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_4,
      PCIN(3) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_3,
      PCIN(2) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_2,
      PCIN(1) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_1,
      PCIN(0) => Mmult_phasecmultiplier_out1_submult_01_PCOUT_to_Mmult_phasecmultiplier_out1_submult_02_PCIN_0,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasecmultiplier_out1_submult_02_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_47,
      PCOUT(46) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_46,
      PCOUT(45) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_45,
      PCOUT(44) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_44,
      PCOUT(43) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_43,
      PCOUT(42) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_42,
      PCOUT(41) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_41,
      PCOUT(40) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_40,
      PCOUT(39) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_39,
      PCOUT(38) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_38,
      PCOUT(37) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_37,
      PCOUT(36) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_36,
      PCOUT(35) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_35,
      PCOUT(34) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_34,
      PCOUT(33) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_33,
      PCOUT(32) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_32,
      PCOUT(31) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_31,
      PCOUT(30) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_30,
      PCOUT(29) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_29,
      PCOUT(28) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_28,
      PCOUT(27) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_27,
      PCOUT(26) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_26,
      PCOUT(25) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_25,
      PCOUT(24) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_24,
      PCOUT(23) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_23,
      PCOUT(22) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_22,
      PCOUT(21) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_21,
      PCOUT(20) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_20,
      PCOUT(19) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_19,
      PCOUT(18) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_18,
      PCOUT(17) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_17,
      PCOUT(16) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_16,
      PCOUT(15) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_15,
      PCOUT(14) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_14,
      PCOUT(13) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_13,
      PCOUT(12) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_12,
      PCOUT(11) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_11,
      PCOUT(10) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_10,
      PCOUT(9) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_9,
      PCOUT(8) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_8,
      PCOUT(7) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_7,
      PCOUT(6) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_6,
      PCOUT(5) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_5,
      PCOUT(4) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_4,
      PCOUT(3) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_3,
      PCOUT(2) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_2,
      PCOUT(1) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_1,
      PCOUT(0) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_0,
      P(47) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phasecmultiplier_out1_submult_02_P_17_UNCONNECTED,
      P(16) => Mmult_phasecmultiplier_out1_submult_0_33,
      P(15) => Mmult_phasecmultiplier_out1_submult_0_32,
      P(14) => Mmult_phasecmultiplier_out1_submult_0_31,
      P(13) => Mmult_phasecmultiplier_out1_submult_0_30,
      P(12) => Mmult_phasecmultiplier_out1_submult_0_29,
      P(11) => Mmult_phasecmultiplier_out1_submult_0_28,
      P(10) => Mmult_phasecmultiplier_out1_submult_0_27,
      P(9) => Mmult_phasecmultiplier_out1_submult_0_26,
      P(8) => Mmult_phasecmultiplier_out1_submult_0_25,
      P(7) => Mmult_phasecmultiplier_out1_submult_0_24,
      P(6) => Mmult_phasecmultiplier_out1_submult_0_23,
      P(5) => Mmult_phasecmultiplier_out1_submult_0_22,
      P(4) => Mmult_phasecmultiplier_out1_submult_0_21,
      P(3) => Mmult_phasecmultiplier_out1_submult_0_20,
      P(2) => Mmult_phasecmultiplier_out1_submult_0_19,
      P(1) => Mmult_phasecmultiplier_out1_submult_0_18,
      P(0) => Mmult_phasecmultiplier_out1_submult_0_17,
      BCOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_02_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_02_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_29,
      ACOUT(28) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_28,
      ACOUT(27) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_27,
      ACOUT(26) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_26,
      ACOUT(25) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_25,
      ACOUT(24) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_24,
      ACOUT(23) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_23,
      ACOUT(22) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_22,
      ACOUT(21) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_21,
      ACOUT(20) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_20,
      ACOUT(19) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_19,
      ACOUT(18) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_18,
      ACOUT(17) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_17,
      ACOUT(16) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_16,
      ACOUT(15) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_15,
      ACOUT(14) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_14,
      ACOUT(13) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_13,
      ACOUT(12) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_12,
      ACOUT(11) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_11,
      ACOUT(10) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_10,
      ACOUT(9) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_9,
      ACOUT(8) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_8,
      ACOUT(7) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_7,
      ACOUT(6) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_6,
      ACOUT(5) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_5,
      ACOUT(4) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_4,
      ACOUT(3) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_3,
      ACOUT(2) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_2,
      ACOUT(1) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_1,
      ACOUT(0) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_02_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasecmultiplier_out1_submult_03 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasecmultiplier_out1_submult_03_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasecmultiplier_out1_submult_03_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_03_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_03_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasecmultiplier_out1_submult_03_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasecmultiplier_out1_submult_03_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phasecmultiplier_out1_submult_03_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_47,
      PCIN(46) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_46,
      PCIN(45) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_45,
      PCIN(44) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_44,
      PCIN(43) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_43,
      PCIN(42) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_42,
      PCIN(41) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_41,
      PCIN(40) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_40,
      PCIN(39) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_39,
      PCIN(38) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_38,
      PCIN(37) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_37,
      PCIN(36) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_36,
      PCIN(35) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_35,
      PCIN(34) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_34,
      PCIN(33) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_33,
      PCIN(32) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_32,
      PCIN(31) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_31,
      PCIN(30) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_30,
      PCIN(29) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_29,
      PCIN(28) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_28,
      PCIN(27) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_27,
      PCIN(26) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_26,
      PCIN(25) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_25,
      PCIN(24) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_24,
      PCIN(23) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_23,
      PCIN(22) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_22,
      PCIN(21) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_21,
      PCIN(20) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_20,
      PCIN(19) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_19,
      PCIN(18) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_18,
      PCIN(17) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_17,
      PCIN(16) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_16,
      PCIN(15) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_15,
      PCIN(14) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_14,
      PCIN(13) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_13,
      PCIN(12) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_12,
      PCIN(11) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_11,
      PCIN(10) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_10,
      PCIN(9) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_9,
      PCIN(8) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_8,
      PCIN(7) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_7,
      PCIN(6) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_6,
      PCIN(5) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_5,
      PCIN(4) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_4,
      PCIN(3) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_3,
      PCIN(2) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_2,
      PCIN(1) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_1,
      PCIN(0) => Mmult_phasecmultiplier_out1_submult_02_PCOUT_to_Mmult_phasecmultiplier_out1_submult_03_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasecmultiplier_out1_submult_03_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_03_PCOUT_0_UNCONNECTED,
      P(47) => NLW_Mmult_phasecmultiplier_out1_submult_03_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasecmultiplier_out1_submult_03_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasecmultiplier_out1_submult_03_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasecmultiplier_out1_submult_03_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasecmultiplier_out1_submult_03_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasecmultiplier_out1_submult_03_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasecmultiplier_out1_submult_03_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasecmultiplier_out1_submult_03_P_40_UNCONNECTED,
      P(39) => Mmult_phasecmultiplier_out1_submult_0_73,
      P(38) => Mmult_phasecmultiplier_out1_submult_0_72,
      P(37) => Mmult_phasecmultiplier_out1_submult_0_71,
      P(36) => Mmult_phasecmultiplier_out1_submult_0_70,
      P(35) => Mmult_phasecmultiplier_out1_submult_0_69,
      P(34) => Mmult_phasecmultiplier_out1_submult_0_68,
      P(33) => Mmult_phasecmultiplier_out1_submult_0_67,
      P(32) => Mmult_phasecmultiplier_out1_submult_0_66,
      P(31) => Mmult_phasecmultiplier_out1_submult_0_65,
      P(30) => Mmult_phasecmultiplier_out1_submult_0_64,
      P(29) => Mmult_phasecmultiplier_out1_submult_0_63,
      P(28) => Mmult_phasecmultiplier_out1_submult_0_62,
      P(27) => Mmult_phasecmultiplier_out1_submult_0_61,
      P(26) => Mmult_phasecmultiplier_out1_submult_0_60,
      P(25) => Mmult_phasecmultiplier_out1_submult_0_59,
      P(24) => Mmult_phasecmultiplier_out1_submult_0_58,
      P(23) => Mmult_phasecmultiplier_out1_submult_0_57,
      P(22) => Mmult_phasecmultiplier_out1_submult_0_56,
      P(21) => Mmult_phasecmultiplier_out1_submult_0_55,
      P(20) => Mmult_phasecmultiplier_out1_submult_0_54,
      P(19) => Mmult_phasecmultiplier_out1_submult_0_53,
      P(18) => Mmult_phasecmultiplier_out1_submult_0_52,
      P(17) => Mmult_phasecmultiplier_out1_submult_0_51,
      P(16) => Mmult_phasecmultiplier_out1_submult_0_50,
      P(15) => Mmult_phasecmultiplier_out1_submult_0_49,
      P(14) => Mmult_phasecmultiplier_out1_submult_0_48,
      P(13) => Mmult_phasecmultiplier_out1_submult_0_47,
      P(12) => Mmult_phasecmultiplier_out1_submult_0_46,
      P(11) => Mmult_phasecmultiplier_out1_submult_0_45,
      P(10) => Mmult_phasecmultiplier_out1_submult_0_44,
      P(9) => Mmult_phasecmultiplier_out1_submult_0_43,
      P(8) => Mmult_phasecmultiplier_out1_submult_0_42,
      P(7) => Mmult_phasecmultiplier_out1_submult_0_41,
      P(6) => Mmult_phasecmultiplier_out1_submult_0_40,
      P(5) => Mmult_phasecmultiplier_out1_submult_0_39,
      P(4) => Mmult_phasecmultiplier_out1_submult_0_38,
      P(3) => Mmult_phasecmultiplier_out1_submult_0_37,
      P(2) => Mmult_phasecmultiplier_out1_submult_0_36,
      P(1) => Mmult_phasecmultiplier_out1_submult_0_35,
      P(0) => Mmult_phasecmultiplier_out1_submult_0_34,
      BCOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_03_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_29,
      ACIN(28) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_28,
      ACIN(27) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_27,
      ACIN(26) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_26,
      ACIN(25) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_25,
      ACIN(24) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_24,
      ACIN(23) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_23,
      ACIN(22) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_22,
      ACIN(21) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_21,
      ACIN(20) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_20,
      ACIN(19) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_19,
      ACIN(18) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_18,
      ACIN(17) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_17,
      ACIN(16) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_16,
      ACIN(15) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_15,
      ACIN(14) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_14,
      ACIN(13) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_13,
      ACIN(12) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_12,
      ACIN(11) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_11,
      ACIN(10) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_10,
      ACIN(9) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_9,
      ACIN(8) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_8,
      ACIN(7) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_7,
      ACIN(6) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_6,
      ACIN(5) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_5,
      ACIN(4) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_4,
      ACIN(3) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_3,
      ACIN(2) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_2,
      ACIN(1) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_1,
      ACIN(0) => Mmult_phasecmultiplier_out1_submult_02_ACOUT_to_Mmult_phasecmultiplier_out1_submult_03_ACIN_0,
      ACOUT(29) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_03_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_03_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasecmultiplier_out1_submult_1 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasecmultiplier_out1_submult_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasecmultiplier_out1_submult_1_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_1_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_1_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasecmultiplier_out1_submult_1_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasecmultiplier_out1_submult_1_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasecmultiplier_out1_submult_1_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasecmultiplier_out1_submult_1_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasecmultiplier_out1_submult_1_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasecmultiplier_out1_submult_1_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasecmultiplier_out1_submult_1_A_25_UNCONNECTED,
      A(24) => Cosine_5(50),
      A(23) => Cosine_5(50),
      A(22) => Cosine_5(50),
      A(21) => Cosine_5(50),
      A(20) => Cosine_5(50),
      A(19) => Cosine_5(50),
      A(18) => Cosine_5(50),
      A(17) => Cosine_5(50),
      A(16) => Cosine_5(50),
      A(15) => Cosine_5(50),
      A(14) => Cosine_5(50),
      A(13) => Cosine_5(50),
      A(12) => Cosine_5(50),
      A(11) => Cosine_5(50),
      A(10) => Cosine_5(50),
      A(9) => Cosine_5(50),
      A(8) => Cosine_5(49),
      A(7) => Cosine_5(48),
      A(6) => Cosine_5(47),
      A(5) => Cosine_5(46),
      A(4) => Cosine_5(45),
      A(3) => Cosine_5(44),
      A(2) => Cosine_5(43),
      A(1) => Cosine_5(42),
      A(0) => Cosine_5(41),
      PCIN(47) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_1_PCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasecmultiplier_out1_submult_1_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_47,
      PCOUT(46) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_46,
      PCOUT(45) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_45,
      PCOUT(44) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_44,
      PCOUT(43) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_43,
      PCOUT(42) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_42,
      PCOUT(41) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_41,
      PCOUT(40) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_40,
      PCOUT(39) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_39,
      PCOUT(38) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_38,
      PCOUT(37) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_37,
      PCOUT(36) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_36,
      PCOUT(35) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_35,
      PCOUT(34) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_34,
      PCOUT(33) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_33,
      PCOUT(32) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_32,
      PCOUT(31) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_31,
      PCOUT(30) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_30,
      PCOUT(29) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_29,
      PCOUT(28) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_28,
      PCOUT(27) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_27,
      PCOUT(26) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_26,
      PCOUT(25) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_25,
      PCOUT(24) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_24,
      PCOUT(23) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_23,
      PCOUT(22) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_22,
      PCOUT(21) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_21,
      PCOUT(20) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_20,
      PCOUT(19) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_19,
      PCOUT(18) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_18,
      PCOUT(17) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_17,
      PCOUT(16) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_16,
      PCOUT(15) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_15,
      PCOUT(14) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_14,
      PCOUT(13) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_13,
      PCOUT(12) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_12,
      PCOUT(11) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_11,
      PCOUT(10) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_10,
      PCOUT(9) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_9,
      PCOUT(8) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_8,
      PCOUT(7) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_7,
      PCOUT(6) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_6,
      PCOUT(5) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_5,
      PCOUT(4) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_4,
      PCOUT(3) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_3,
      PCOUT(2) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_2,
      PCOUT(1) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_1,
      PCOUT(0) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_0,
      P(47) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phasecmultiplier_out1_submult_1_P_17_UNCONNECTED,
      P(16) => Mmult_phasecmultiplier_out1_submult_1_16,
      P(15) => Mmult_phasecmultiplier_out1_submult_1_15,
      P(14) => Mmult_phasecmultiplier_out1_submult_1_14,
      P(13) => Mmult_phasecmultiplier_out1_submult_1_13,
      P(12) => Mmult_phasecmultiplier_out1_submult_1_12,
      P(11) => Mmult_phasecmultiplier_out1_submult_1_11,
      P(10) => Mmult_phasecmultiplier_out1_submult_1_10,
      P(9) => Mmult_phasecmultiplier_out1_submult_1_9,
      P(8) => Mmult_phasecmultiplier_out1_submult_1_8,
      P(7) => Mmult_phasecmultiplier_out1_submult_1_7,
      P(6) => Mmult_phasecmultiplier_out1_submult_1_6,
      P(5) => Mmult_phasecmultiplier_out1_submult_1_5,
      P(4) => Mmult_phasecmultiplier_out1_submult_1_4,
      P(3) => Mmult_phasecmultiplier_out1_submult_1_3,
      P(2) => Mmult_phasecmultiplier_out1_submult_1_2,
      P(1) => Mmult_phasecmultiplier_out1_submult_1_1,
      P(0) => Mmult_phasecmultiplier_out1_submult_1_0,
      BCOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_1_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_1_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_29,
      ACOUT(28) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_28,
      ACOUT(27) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_27,
      ACOUT(26) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_26,
      ACOUT(25) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_25,
      ACOUT(24) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_24,
      ACOUT(23) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_23,
      ACOUT(22) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_22,
      ACOUT(21) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_21,
      ACOUT(20) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_20,
      ACOUT(19) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_19,
      ACOUT(18) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_18,
      ACOUT(17) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_17,
      ACOUT(16) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_16,
      ACOUT(15) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_15,
      ACOUT(14) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_14,
      ACOUT(13) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_13,
      ACOUT(12) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_12,
      ACOUT(11) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_11,
      ACOUT(10) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_10,
      ACOUT(9) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_9,
      ACOUT(8) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_8,
      ACOUT(7) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_7,
      ACOUT(6) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_6,
      ACOUT(5) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_5,
      ACOUT(4) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_4,
      ACOUT(3) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_3,
      ACOUT(2) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_2,
      ACOUT(1) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_1,
      ACOUT(0) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_1_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phasecmultiplier_out1_submult_11 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phasecmultiplier_out1_submult_11_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phasecmultiplier_out1_submult_11_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_11_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phasecmultiplier_out1_submult_11_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phasecmultiplier_out1_submult_11_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phasecmultiplier_out1_submult_11_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phasecmultiplier_out1_submult_11_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_47,
      PCIN(46) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_46,
      PCIN(45) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_45,
      PCIN(44) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_44,
      PCIN(43) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_43,
      PCIN(42) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_42,
      PCIN(41) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_41,
      PCIN(40) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_40,
      PCIN(39) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_39,
      PCIN(38) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_38,
      PCIN(37) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_37,
      PCIN(36) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_36,
      PCIN(35) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_35,
      PCIN(34) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_34,
      PCIN(33) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_33,
      PCIN(32) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_32,
      PCIN(31) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_31,
      PCIN(30) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_30,
      PCIN(29) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_29,
      PCIN(28) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_28,
      PCIN(27) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_27,
      PCIN(26) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_26,
      PCIN(25) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_25,
      PCIN(24) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_24,
      PCIN(23) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_23,
      PCIN(22) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_22,
      PCIN(21) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_21,
      PCIN(20) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_20,
      PCIN(19) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_19,
      PCIN(18) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_18,
      PCIN(17) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_17,
      PCIN(16) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_16,
      PCIN(15) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_15,
      PCIN(14) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_14,
      PCIN(13) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_13,
      PCIN(12) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_12,
      PCIN(11) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_11,
      PCIN(10) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_10,
      PCIN(9) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_9,
      PCIN(8) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_8,
      PCIN(7) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_7,
      PCIN(6) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_6,
      PCIN(5) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_5,
      PCIN(4) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_4,
      PCIN(3) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_3,
      PCIN(2) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_2,
      PCIN(1) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_1,
      PCIN(0) => Mmult_phasecmultiplier_out1_submult_1_PCOUT_to_Mmult_phasecmultiplier_out1_submult_11_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phasecmultiplier_out1_submult_11_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_11_PCOUT_0_UNCONNECTED,
      P(47) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phasecmultiplier_out1_submult_11_P_25_UNCONNECTED,
      P(24) => Mmult_phasecmultiplier_out1_submult_1_41,
      P(23) => Mmult_phasecmultiplier_out1_submult_1_40,
      P(22) => Mmult_phasecmultiplier_out1_submult_1_39,
      P(21) => Mmult_phasecmultiplier_out1_submult_1_38,
      P(20) => Mmult_phasecmultiplier_out1_submult_1_37,
      P(19) => Mmult_phasecmultiplier_out1_submult_1_36,
      P(18) => Mmult_phasecmultiplier_out1_submult_1_35,
      P(17) => Mmult_phasecmultiplier_out1_submult_1_34,
      P(16) => Mmult_phasecmultiplier_out1_submult_1_33,
      P(15) => Mmult_phasecmultiplier_out1_submult_1_32,
      P(14) => Mmult_phasecmultiplier_out1_submult_1_31,
      P(13) => Mmult_phasecmultiplier_out1_submult_1_30,
      P(12) => Mmult_phasecmultiplier_out1_submult_1_29,
      P(11) => Mmult_phasecmultiplier_out1_submult_1_28,
      P(10) => Mmult_phasecmultiplier_out1_submult_1_27,
      P(9) => Mmult_phasecmultiplier_out1_submult_1_26,
      P(8) => Mmult_phasecmultiplier_out1_submult_1_25,
      P(7) => Mmult_phasecmultiplier_out1_submult_1_24,
      P(6) => Mmult_phasecmultiplier_out1_submult_1_23,
      P(5) => Mmult_phasecmultiplier_out1_submult_1_22,
      P(4) => Mmult_phasecmultiplier_out1_submult_1_21,
      P(3) => Mmult_phasecmultiplier_out1_submult_1_20,
      P(2) => Mmult_phasecmultiplier_out1_submult_1_19,
      P(1) => Mmult_phasecmultiplier_out1_submult_1_18,
      P(0) => Mmult_phasecmultiplier_out1_submult_1_17,
      BCOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_11_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_29,
      ACIN(28) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_28,
      ACIN(27) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_27,
      ACIN(26) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_26,
      ACIN(25) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_25,
      ACIN(24) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_24,
      ACIN(23) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_23,
      ACIN(22) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_22,
      ACIN(21) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_21,
      ACIN(20) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_20,
      ACIN(19) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_19,
      ACIN(18) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_18,
      ACIN(17) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_17,
      ACIN(16) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_16,
      ACIN(15) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_15,
      ACIN(14) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_14,
      ACIN(13) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_13,
      ACIN(12) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_12,
      ACIN(11) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_11,
      ACIN(10) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_10,
      ACIN(9) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_9,
      ACIN(8) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_8,
      ACIN(7) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_7,
      ACIN(6) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_6,
      ACIN(5) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_5,
      ACIN(4) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_4,
      ACIN(3) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_3,
      ACIN(2) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_2,
      ACIN(1) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_1,
      ACIN(0) => Mmult_phasecmultiplier_out1_submult_1_ACOUT_to_Mmult_phasecmultiplier_out1_submult_11_ACIN_0,
      ACOUT(29) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_11_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phasecmultiplier_out1_submult_11_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phaseamultiplier_out1_submult_0 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phaseamultiplier_out1_submult_0_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phaseamultiplier_out1_submult_0_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_0_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_0_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phaseamultiplier_out1_submult_0_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phaseamultiplier_out1_submult_0_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phaseamultiplier_out1_submult_0_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phaseamultiplier_out1_submult_0_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phaseamultiplier_out1_submult_0_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phaseamultiplier_out1_submult_0_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phaseamultiplier_out1_submult_0_A_25_UNCONNECTED,
      A(24) => N0,
      A(23) => N0,
      A(22) => N0,
      A(21) => N0,
      A(20) => N0,
      A(19) => N0,
      A(18) => N0,
      A(17) => N0,
      A(16) => Cosine_1(16),
      A(15) => Cosine_1(15),
      A(14) => Cosine_1(14),
      A(13) => Cosine_1(13),
      A(12) => Cosine_1(12),
      A(11) => Cosine_1(11),
      A(10) => Cosine_1(10),
      A(9) => Cosine_1(9),
      A(8) => Cosine_1(8),
      A(7) => Cosine_1(7),
      A(6) => Cosine_1(6),
      A(5) => Cosine_1(5),
      A(4) => Cosine_1(4),
      A(3) => Cosine_1(3),
      A(2) => Cosine_1(2),
      A(1) => Cosine_1(1),
      A(0) => Cosine_1(0),
      PCIN(47) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_0_PCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phaseamultiplier_out1_submult_0_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_47,
      PCOUT(46) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_46,
      PCOUT(45) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_45,
      PCOUT(44) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_44,
      PCOUT(43) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_43,
      PCOUT(42) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_42,
      PCOUT(41) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_41,
      PCOUT(40) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_40,
      PCOUT(39) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_39,
      PCOUT(38) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_38,
      PCOUT(37) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_37,
      PCOUT(36) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_36,
      PCOUT(35) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_35,
      PCOUT(34) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_34,
      PCOUT(33) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_33,
      PCOUT(32) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_32,
      PCOUT(31) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_31,
      PCOUT(30) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_30,
      PCOUT(29) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_29,
      PCOUT(28) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_28,
      PCOUT(27) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_27,
      PCOUT(26) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_26,
      PCOUT(25) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_25,
      PCOUT(24) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_24,
      PCOUT(23) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_23,
      PCOUT(22) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_22,
      PCOUT(21) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_21,
      PCOUT(20) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_20,
      PCOUT(19) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_19,
      PCOUT(18) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_18,
      PCOUT(17) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_17,
      PCOUT(16) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_16,
      PCOUT(15) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_15,
      PCOUT(14) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_14,
      PCOUT(13) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_13,
      PCOUT(12) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_12,
      PCOUT(11) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_11,
      PCOUT(10) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_10,
      PCOUT(9) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_9,
      PCOUT(8) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_8,
      PCOUT(7) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_7,
      PCOUT(6) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_6,
      PCOUT(5) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_5,
      PCOUT(4) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_4,
      PCOUT(3) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_3,
      PCOUT(2) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_2,
      PCOUT(1) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_1,
      PCOUT(0) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_0,
      P(47) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phaseamultiplier_out1_submult_0_P_17_UNCONNECTED,
      P(16) => Mmult_phaseamultiplier_out1_submult_0_16,
      P(15) => Mmult_phaseamultiplier_out1_submult_0_15,
      P(14) => Mmult_phaseamultiplier_out1_submult_0_14,
      P(13) => Mmult_phaseamultiplier_out1_submult_0_13,
      P(12) => Mmult_phaseamultiplier_out1_submult_0_12,
      P(11) => Mmult_phaseamultiplier_out1_submult_0_11,
      P(10) => Mmult_phaseamultiplier_out1_submult_0_10,
      P(9) => Mmult_phaseamultiplier_out1_submult_0_9,
      P(8) => Mmult_phaseamultiplier_out1_submult_0_8,
      P(7) => Mmult_phaseamultiplier_out1_submult_0_7,
      P(6) => Mmult_phaseamultiplier_out1_submult_0_6,
      P(5) => Mmult_phaseamultiplier_out1_submult_0_5,
      P(4) => Mmult_phaseamultiplier_out1_submult_0_4,
      P(3) => Mmult_phaseamultiplier_out1_submult_0_3,
      P(2) => Mmult_phaseamultiplier_out1_submult_0_2,
      P(1) => Mmult_phaseamultiplier_out1_submult_0_1,
      P(0) => Mmult_phaseamultiplier_out1_submult_0_0,
      BCOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_0_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_0_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_29,
      ACOUT(28) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_28,
      ACOUT(27) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_27,
      ACOUT(26) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_26,
      ACOUT(25) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_25,
      ACOUT(24) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_24,
      ACOUT(23) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_23,
      ACOUT(22) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_22,
      ACOUT(21) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_21,
      ACOUT(20) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_20,
      ACOUT(19) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_19,
      ACOUT(18) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_18,
      ACOUT(17) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_17,
      ACOUT(16) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_16,
      ACOUT(15) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_15,
      ACOUT(14) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_14,
      ACOUT(13) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_13,
      ACOUT(12) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_12,
      ACOUT(11) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_11,
      ACOUT(10) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_10,
      ACOUT(9) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_9,
      ACOUT(8) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_8,
      ACOUT(7) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_7,
      ACOUT(6) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_6,
      ACOUT(5) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_5,
      ACOUT(4) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_4,
      ACOUT(3) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_3,
      ACOUT(2) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_2,
      ACOUT(1) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_1,
      ACOUT(0) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_0_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phaseamultiplier_out1_submult_01 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phaseamultiplier_out1_submult_01_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phaseamultiplier_out1_submult_01_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_01_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_01_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phaseamultiplier_out1_submult_01_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phaseamultiplier_out1_submult_01_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phaseamultiplier_out1_submult_01_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_47,
      PCIN(46) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_46,
      PCIN(45) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_45,
      PCIN(44) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_44,
      PCIN(43) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_43,
      PCIN(42) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_42,
      PCIN(41) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_41,
      PCIN(40) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_40,
      PCIN(39) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_39,
      PCIN(38) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_38,
      PCIN(37) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_37,
      PCIN(36) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_36,
      PCIN(35) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_35,
      PCIN(34) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_34,
      PCIN(33) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_33,
      PCIN(32) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_32,
      PCIN(31) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_31,
      PCIN(30) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_30,
      PCIN(29) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_29,
      PCIN(28) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_28,
      PCIN(27) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_27,
      PCIN(26) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_26,
      PCIN(25) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_25,
      PCIN(24) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_24,
      PCIN(23) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_23,
      PCIN(22) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_22,
      PCIN(21) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_21,
      PCIN(20) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_20,
      PCIN(19) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_19,
      PCIN(18) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_18,
      PCIN(17) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_17,
      PCIN(16) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_16,
      PCIN(15) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_15,
      PCIN(14) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_14,
      PCIN(13) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_13,
      PCIN(12) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_12,
      PCIN(11) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_11,
      PCIN(10) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_10,
      PCIN(9) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_9,
      PCIN(8) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_8,
      PCIN(7) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_7,
      PCIN(6) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_6,
      PCIN(5) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_5,
      PCIN(4) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_4,
      PCIN(3) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_3,
      PCIN(2) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_2,
      PCIN(1) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_1,
      PCIN(0) => Mmult_phaseamultiplier_out1_submult_0_PCOUT_to_Mmult_phaseamultiplier_out1_submult_01_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phaseamultiplier_out1_submult_01_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_47,
      PCOUT(46) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_46,
      PCOUT(45) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_45,
      PCOUT(44) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_44,
      PCOUT(43) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_43,
      PCOUT(42) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_42,
      PCOUT(41) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_41,
      PCOUT(40) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_40,
      PCOUT(39) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_39,
      PCOUT(38) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_38,
      PCOUT(37) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_37,
      PCOUT(36) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_36,
      PCOUT(35) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_35,
      PCOUT(34) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_34,
      PCOUT(33) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_33,
      PCOUT(32) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_32,
      PCOUT(31) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_31,
      PCOUT(30) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_30,
      PCOUT(29) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_29,
      PCOUT(28) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_28,
      PCOUT(27) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_27,
      PCOUT(26) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_26,
      PCOUT(25) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_25,
      PCOUT(24) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_24,
      PCOUT(23) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_23,
      PCOUT(22) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_22,
      PCOUT(21) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_21,
      PCOUT(20) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_20,
      PCOUT(19) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_19,
      PCOUT(18) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_18,
      PCOUT(17) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_17,
      PCOUT(16) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_16,
      PCOUT(15) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_15,
      PCOUT(14) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_14,
      PCOUT(13) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_13,
      PCOUT(12) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_12,
      PCOUT(11) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_11,
      PCOUT(10) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_10,
      PCOUT(9) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_9,
      PCOUT(8) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_8,
      PCOUT(7) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_7,
      PCOUT(6) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_6,
      PCOUT(5) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_5,
      PCOUT(4) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_4,
      PCOUT(3) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_3,
      PCOUT(2) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_2,
      PCOUT(1) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_1,
      PCOUT(0) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_0,
      P(47) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_17_UNCONNECTED,
      P(16) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_16_UNCONNECTED,
      P(15) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_15_UNCONNECTED,
      P(14) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_14_UNCONNECTED,
      P(13) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_13_UNCONNECTED,
      P(12) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_12_UNCONNECTED,
      P(11) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_11_UNCONNECTED,
      P(10) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_10_UNCONNECTED,
      P(9) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_9_UNCONNECTED,
      P(8) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_8_UNCONNECTED,
      P(7) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_7_UNCONNECTED,
      P(6) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_6_UNCONNECTED,
      P(5) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_5_UNCONNECTED,
      P(4) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_4_UNCONNECTED,
      P(3) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_3_UNCONNECTED,
      P(2) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_2_UNCONNECTED,
      P(1) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_1_UNCONNECTED,
      P(0) => NLW_Mmult_phaseamultiplier_out1_submult_01_P_0_UNCONNECTED,
      BCOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_01_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_29,
      ACIN(28) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_28,
      ACIN(27) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_27,
      ACIN(26) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_26,
      ACIN(25) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_25,
      ACIN(24) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_24,
      ACIN(23) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_23,
      ACIN(22) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_22,
      ACIN(21) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_21,
      ACIN(20) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_20,
      ACIN(19) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_19,
      ACIN(18) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_18,
      ACIN(17) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_17,
      ACIN(16) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_16,
      ACIN(15) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_15,
      ACIN(14) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_14,
      ACIN(13) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_13,
      ACIN(12) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_12,
      ACIN(11) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_11,
      ACIN(10) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_10,
      ACIN(9) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_9,
      ACIN(8) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_8,
      ACIN(7) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_7,
      ACIN(6) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_6,
      ACIN(5) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_5,
      ACIN(4) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_4,
      ACIN(3) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_3,
      ACIN(2) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_2,
      ACIN(1) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_1,
      ACIN(0) => Mmult_phaseamultiplier_out1_submult_0_ACOUT_to_Mmult_phaseamultiplier_out1_submult_01_ACIN_0,
      ACOUT(29) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_01_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_01_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phaseamultiplier_out1_submult_02 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phaseamultiplier_out1_submult_02_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phaseamultiplier_out1_submult_02_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_02_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_02_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phaseamultiplier_out1_submult_02_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phaseamultiplier_out1_submult_02_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phaseamultiplier_out1_submult_02_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phaseamultiplier_out1_submult_02_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phaseamultiplier_out1_submult_02_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phaseamultiplier_out1_submult_02_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phaseamultiplier_out1_submult_02_A_25_UNCONNECTED,
      A(24) => N0,
      A(23) => Cosine_1(40),
      A(22) => Cosine_1(39),
      A(21) => Cosine_1(38),
      A(20) => Cosine_1(37),
      A(19) => Cosine_1(36),
      A(18) => Cosine_1(35),
      A(17) => Cosine_1(34),
      A(16) => Cosine_1(33),
      A(15) => Cosine_1(32),
      A(14) => Cosine_1(31),
      A(13) => Cosine_1(30),
      A(12) => Cosine_1(29),
      A(11) => Cosine_1(28),
      A(10) => Cosine_1(27),
      A(9) => Cosine_1(26),
      A(8) => Cosine_1(25),
      A(7) => Cosine_1(24),
      A(6) => Cosine_1(23),
      A(5) => Cosine_1(22),
      A(4) => Cosine_1(21),
      A(3) => Cosine_1(20),
      A(2) => Cosine_1(19),
      A(1) => Cosine_1(18),
      A(0) => Cosine_1(17),
      PCIN(47) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_47,
      PCIN(46) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_46,
      PCIN(45) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_45,
      PCIN(44) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_44,
      PCIN(43) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_43,
      PCIN(42) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_42,
      PCIN(41) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_41,
      PCIN(40) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_40,
      PCIN(39) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_39,
      PCIN(38) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_38,
      PCIN(37) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_37,
      PCIN(36) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_36,
      PCIN(35) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_35,
      PCIN(34) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_34,
      PCIN(33) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_33,
      PCIN(32) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_32,
      PCIN(31) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_31,
      PCIN(30) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_30,
      PCIN(29) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_29,
      PCIN(28) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_28,
      PCIN(27) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_27,
      PCIN(26) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_26,
      PCIN(25) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_25,
      PCIN(24) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_24,
      PCIN(23) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_23,
      PCIN(22) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_22,
      PCIN(21) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_21,
      PCIN(20) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_20,
      PCIN(19) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_19,
      PCIN(18) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_18,
      PCIN(17) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_17,
      PCIN(16) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_16,
      PCIN(15) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_15,
      PCIN(14) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_14,
      PCIN(13) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_13,
      PCIN(12) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_12,
      PCIN(11) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_11,
      PCIN(10) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_10,
      PCIN(9) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_9,
      PCIN(8) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_8,
      PCIN(7) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_7,
      PCIN(6) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_6,
      PCIN(5) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_5,
      PCIN(4) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_4,
      PCIN(3) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_3,
      PCIN(2) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_2,
      PCIN(1) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_1,
      PCIN(0) => Mmult_phaseamultiplier_out1_submult_01_PCOUT_to_Mmult_phaseamultiplier_out1_submult_02_PCIN_0,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phaseamultiplier_out1_submult_02_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_47,
      PCOUT(46) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_46,
      PCOUT(45) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_45,
      PCOUT(44) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_44,
      PCOUT(43) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_43,
      PCOUT(42) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_42,
      PCOUT(41) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_41,
      PCOUT(40) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_40,
      PCOUT(39) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_39,
      PCOUT(38) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_38,
      PCOUT(37) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_37,
      PCOUT(36) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_36,
      PCOUT(35) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_35,
      PCOUT(34) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_34,
      PCOUT(33) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_33,
      PCOUT(32) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_32,
      PCOUT(31) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_31,
      PCOUT(30) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_30,
      PCOUT(29) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_29,
      PCOUT(28) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_28,
      PCOUT(27) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_27,
      PCOUT(26) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_26,
      PCOUT(25) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_25,
      PCOUT(24) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_24,
      PCOUT(23) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_23,
      PCOUT(22) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_22,
      PCOUT(21) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_21,
      PCOUT(20) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_20,
      PCOUT(19) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_19,
      PCOUT(18) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_18,
      PCOUT(17) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_17,
      PCOUT(16) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_16,
      PCOUT(15) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_15,
      PCOUT(14) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_14,
      PCOUT(13) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_13,
      PCOUT(12) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_12,
      PCOUT(11) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_11,
      PCOUT(10) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_10,
      PCOUT(9) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_9,
      PCOUT(8) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_8,
      PCOUT(7) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_7,
      PCOUT(6) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_6,
      PCOUT(5) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_5,
      PCOUT(4) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_4,
      PCOUT(3) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_3,
      PCOUT(2) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_2,
      PCOUT(1) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_1,
      PCOUT(0) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_0,
      P(47) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phaseamultiplier_out1_submult_02_P_17_UNCONNECTED,
      P(16) => Mmult_phaseamultiplier_out1_submult_0_33,
      P(15) => Mmult_phaseamultiplier_out1_submult_0_32,
      P(14) => Mmult_phaseamultiplier_out1_submult_0_31,
      P(13) => Mmult_phaseamultiplier_out1_submult_0_30,
      P(12) => Mmult_phaseamultiplier_out1_submult_0_29,
      P(11) => Mmult_phaseamultiplier_out1_submult_0_28,
      P(10) => Mmult_phaseamultiplier_out1_submult_0_27,
      P(9) => Mmult_phaseamultiplier_out1_submult_0_26,
      P(8) => Mmult_phaseamultiplier_out1_submult_0_25,
      P(7) => Mmult_phaseamultiplier_out1_submult_0_24,
      P(6) => Mmult_phaseamultiplier_out1_submult_0_23,
      P(5) => Mmult_phaseamultiplier_out1_submult_0_22,
      P(4) => Mmult_phaseamultiplier_out1_submult_0_21,
      P(3) => Mmult_phaseamultiplier_out1_submult_0_20,
      P(2) => Mmult_phaseamultiplier_out1_submult_0_19,
      P(1) => Mmult_phaseamultiplier_out1_submult_0_18,
      P(0) => Mmult_phaseamultiplier_out1_submult_0_17,
      BCOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_02_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_02_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_29,
      ACOUT(28) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_28,
      ACOUT(27) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_27,
      ACOUT(26) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_26,
      ACOUT(25) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_25,
      ACOUT(24) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_24,
      ACOUT(23) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_23,
      ACOUT(22) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_22,
      ACOUT(21) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_21,
      ACOUT(20) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_20,
      ACOUT(19) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_19,
      ACOUT(18) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_18,
      ACOUT(17) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_17,
      ACOUT(16) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_16,
      ACOUT(15) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_15,
      ACOUT(14) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_14,
      ACOUT(13) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_13,
      ACOUT(12) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_12,
      ACOUT(11) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_11,
      ACOUT(10) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_10,
      ACOUT(9) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_9,
      ACOUT(8) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_8,
      ACOUT(7) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_7,
      ACOUT(6) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_6,
      ACOUT(5) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_5,
      ACOUT(4) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_4,
      ACOUT(3) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_3,
      ACOUT(2) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_2,
      ACOUT(1) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_1,
      ACOUT(0) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_02_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phaseamultiplier_out1_submult_03 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phaseamultiplier_out1_submult_03_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phaseamultiplier_out1_submult_03_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_03_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_03_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phaseamultiplier_out1_submult_03_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phaseamultiplier_out1_submult_03_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phaseamultiplier_out1_submult_03_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_47,
      PCIN(46) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_46,
      PCIN(45) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_45,
      PCIN(44) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_44,
      PCIN(43) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_43,
      PCIN(42) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_42,
      PCIN(41) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_41,
      PCIN(40) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_40,
      PCIN(39) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_39,
      PCIN(38) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_38,
      PCIN(37) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_37,
      PCIN(36) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_36,
      PCIN(35) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_35,
      PCIN(34) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_34,
      PCIN(33) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_33,
      PCIN(32) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_32,
      PCIN(31) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_31,
      PCIN(30) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_30,
      PCIN(29) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_29,
      PCIN(28) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_28,
      PCIN(27) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_27,
      PCIN(26) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_26,
      PCIN(25) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_25,
      PCIN(24) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_24,
      PCIN(23) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_23,
      PCIN(22) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_22,
      PCIN(21) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_21,
      PCIN(20) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_20,
      PCIN(19) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_19,
      PCIN(18) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_18,
      PCIN(17) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_17,
      PCIN(16) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_16,
      PCIN(15) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_15,
      PCIN(14) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_14,
      PCIN(13) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_13,
      PCIN(12) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_12,
      PCIN(11) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_11,
      PCIN(10) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_10,
      PCIN(9) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_9,
      PCIN(8) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_8,
      PCIN(7) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_7,
      PCIN(6) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_6,
      PCIN(5) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_5,
      PCIN(4) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_4,
      PCIN(3) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_3,
      PCIN(2) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_2,
      PCIN(1) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_1,
      PCIN(0) => Mmult_phaseamultiplier_out1_submult_02_PCOUT_to_Mmult_phaseamultiplier_out1_submult_03_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phaseamultiplier_out1_submult_03_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_03_PCOUT_0_UNCONNECTED,
      P(47) => NLW_Mmult_phaseamultiplier_out1_submult_03_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phaseamultiplier_out1_submult_03_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phaseamultiplier_out1_submult_03_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phaseamultiplier_out1_submult_03_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phaseamultiplier_out1_submult_03_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phaseamultiplier_out1_submult_03_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phaseamultiplier_out1_submult_03_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phaseamultiplier_out1_submult_03_P_40_UNCONNECTED,
      P(39) => Mmult_phaseamultiplier_out1_submult_0_73,
      P(38) => Mmult_phaseamultiplier_out1_submult_0_72,
      P(37) => Mmult_phaseamultiplier_out1_submult_0_71,
      P(36) => Mmult_phaseamultiplier_out1_submult_0_70,
      P(35) => Mmult_phaseamultiplier_out1_submult_0_69,
      P(34) => Mmult_phaseamultiplier_out1_submult_0_68,
      P(33) => Mmult_phaseamultiplier_out1_submult_0_67,
      P(32) => Mmult_phaseamultiplier_out1_submult_0_66,
      P(31) => Mmult_phaseamultiplier_out1_submult_0_65,
      P(30) => Mmult_phaseamultiplier_out1_submult_0_64,
      P(29) => Mmult_phaseamultiplier_out1_submult_0_63,
      P(28) => Mmult_phaseamultiplier_out1_submult_0_62,
      P(27) => Mmult_phaseamultiplier_out1_submult_0_61,
      P(26) => Mmult_phaseamultiplier_out1_submult_0_60,
      P(25) => Mmult_phaseamultiplier_out1_submult_0_59,
      P(24) => Mmult_phaseamultiplier_out1_submult_0_58,
      P(23) => Mmult_phaseamultiplier_out1_submult_0_57,
      P(22) => Mmult_phaseamultiplier_out1_submult_0_56,
      P(21) => Mmult_phaseamultiplier_out1_submult_0_55,
      P(20) => Mmult_phaseamultiplier_out1_submult_0_54,
      P(19) => Mmult_phaseamultiplier_out1_submult_0_53,
      P(18) => Mmult_phaseamultiplier_out1_submult_0_52,
      P(17) => Mmult_phaseamultiplier_out1_submult_0_51,
      P(16) => Mmult_phaseamultiplier_out1_submult_0_50,
      P(15) => Mmult_phaseamultiplier_out1_submult_0_49,
      P(14) => Mmult_phaseamultiplier_out1_submult_0_48,
      P(13) => Mmult_phaseamultiplier_out1_submult_0_47,
      P(12) => Mmult_phaseamultiplier_out1_submult_0_46,
      P(11) => Mmult_phaseamultiplier_out1_submult_0_45,
      P(10) => Mmult_phaseamultiplier_out1_submult_0_44,
      P(9) => Mmult_phaseamultiplier_out1_submult_0_43,
      P(8) => Mmult_phaseamultiplier_out1_submult_0_42,
      P(7) => Mmult_phaseamultiplier_out1_submult_0_41,
      P(6) => Mmult_phaseamultiplier_out1_submult_0_40,
      P(5) => Mmult_phaseamultiplier_out1_submult_0_39,
      P(4) => Mmult_phaseamultiplier_out1_submult_0_38,
      P(3) => Mmult_phaseamultiplier_out1_submult_0_37,
      P(2) => Mmult_phaseamultiplier_out1_submult_0_36,
      P(1) => Mmult_phaseamultiplier_out1_submult_0_35,
      P(0) => Mmult_phaseamultiplier_out1_submult_0_34,
      BCOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_03_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_29,
      ACIN(28) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_28,
      ACIN(27) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_27,
      ACIN(26) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_26,
      ACIN(25) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_25,
      ACIN(24) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_24,
      ACIN(23) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_23,
      ACIN(22) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_22,
      ACIN(21) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_21,
      ACIN(20) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_20,
      ACIN(19) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_19,
      ACIN(18) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_18,
      ACIN(17) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_17,
      ACIN(16) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_16,
      ACIN(15) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_15,
      ACIN(14) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_14,
      ACIN(13) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_13,
      ACIN(12) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_12,
      ACIN(11) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_11,
      ACIN(10) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_10,
      ACIN(9) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_9,
      ACIN(8) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_8,
      ACIN(7) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_7,
      ACIN(6) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_6,
      ACIN(5) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_5,
      ACIN(4) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_4,
      ACIN(3) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_3,
      ACIN(2) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_2,
      ACIN(1) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_1,
      ACIN(0) => Mmult_phaseamultiplier_out1_submult_02_ACOUT_to_Mmult_phaseamultiplier_out1_submult_03_ACIN_0,
      ACOUT(29) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_03_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_03_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phaseamultiplier_out1_submult_1 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phaseamultiplier_out1_submult_1_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phaseamultiplier_out1_submult_1_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_1_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_1_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phaseamultiplier_out1_submult_1_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phaseamultiplier_out1_submult_1_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phaseamultiplier_out1_submult_1_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phaseamultiplier_out1_submult_1_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phaseamultiplier_out1_submult_1_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phaseamultiplier_out1_submult_1_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phaseamultiplier_out1_submult_1_A_25_UNCONNECTED,
      A(24) => Cosine_1(50),
      A(23) => Cosine_1(50),
      A(22) => Cosine_1(50),
      A(21) => Cosine_1(50),
      A(20) => Cosine_1(50),
      A(19) => Cosine_1(50),
      A(18) => Cosine_1(50),
      A(17) => Cosine_1(50),
      A(16) => Cosine_1(50),
      A(15) => Cosine_1(50),
      A(14) => Cosine_1(50),
      A(13) => Cosine_1(50),
      A(12) => Cosine_1(50),
      A(11) => Cosine_1(50),
      A(10) => Cosine_1(50),
      A(9) => Cosine_1(50),
      A(8) => Cosine_1(49),
      A(7) => Cosine_1(48),
      A(6) => Cosine_1(47),
      A(5) => Cosine_1(46),
      A(4) => Cosine_1(45),
      A(3) => Cosine_1(44),
      A(2) => Cosine_1(43),
      A(1) => Cosine_1(42),
      A(0) => Cosine_1(41),
      PCIN(47) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_47_UNCONNECTED,
      PCIN(46) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_46_UNCONNECTED,
      PCIN(45) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_45_UNCONNECTED,
      PCIN(44) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_44_UNCONNECTED,
      PCIN(43) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_43_UNCONNECTED,
      PCIN(42) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_42_UNCONNECTED,
      PCIN(41) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_41_UNCONNECTED,
      PCIN(40) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_40_UNCONNECTED,
      PCIN(39) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_39_UNCONNECTED,
      PCIN(38) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_38_UNCONNECTED,
      PCIN(37) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_37_UNCONNECTED,
      PCIN(36) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_36_UNCONNECTED,
      PCIN(35) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_35_UNCONNECTED,
      PCIN(34) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_34_UNCONNECTED,
      PCIN(33) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_33_UNCONNECTED,
      PCIN(32) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_32_UNCONNECTED,
      PCIN(31) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_31_UNCONNECTED,
      PCIN(30) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_30_UNCONNECTED,
      PCIN(29) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_29_UNCONNECTED,
      PCIN(28) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_28_UNCONNECTED,
      PCIN(27) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_27_UNCONNECTED,
      PCIN(26) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_26_UNCONNECTED,
      PCIN(25) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_25_UNCONNECTED,
      PCIN(24) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_24_UNCONNECTED,
      PCIN(23) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_23_UNCONNECTED,
      PCIN(22) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_22_UNCONNECTED,
      PCIN(21) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_21_UNCONNECTED,
      PCIN(20) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_20_UNCONNECTED,
      PCIN(19) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_19_UNCONNECTED,
      PCIN(18) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_18_UNCONNECTED,
      PCIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_17_UNCONNECTED,
      PCIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_16_UNCONNECTED,
      PCIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_15_UNCONNECTED,
      PCIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_14_UNCONNECTED,
      PCIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_13_UNCONNECTED,
      PCIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_12_UNCONNECTED,
      PCIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_11_UNCONNECTED,
      PCIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_10_UNCONNECTED,
      PCIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_9_UNCONNECTED,
      PCIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_8_UNCONNECTED,
      PCIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_7_UNCONNECTED,
      PCIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_6_UNCONNECTED,
      PCIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_5_UNCONNECTED,
      PCIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_4_UNCONNECTED,
      PCIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_3_UNCONNECTED,
      PCIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_2_UNCONNECTED,
      PCIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_1_UNCONNECTED,
      PCIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_1_PCIN_0_UNCONNECTED,
      B(17) => N0,
      B(16) => reduced_reg_1_16_2702,
      B(15) => reduced_reg_1_15_2701,
      B(14) => reduced_reg_1_14_2700,
      B(13) => reduced_reg_1_13_2699,
      B(12) => reduced_reg_1_12_2698,
      B(11) => reduced_reg_1_11_2697,
      B(10) => reduced_reg_1_10_2696,
      B(9) => reduced_reg_1_9_2720,
      B(8) => reduced_reg_1_8_2719,
      B(7) => reduced_reg_1_7_2718,
      B(6) => reduced_reg_1_6_2717,
      B(5) => reduced_reg_1_5_2716,
      B(4) => reduced_reg_1_4_2715,
      B(3) => reduced_reg_1_3_2714,
      B(2) => reduced_reg_1_2_2706,
      B(1) => reduced_reg_1_1_2695,
      B(0) => reduced_reg_1_0_2694,
      C(47) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phaseamultiplier_out1_submult_1_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N0,
      OPMODE(5) => N0,
      OPMODE(4) => N0,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_47,
      PCOUT(46) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_46,
      PCOUT(45) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_45,
      PCOUT(44) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_44,
      PCOUT(43) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_43,
      PCOUT(42) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_42,
      PCOUT(41) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_41,
      PCOUT(40) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_40,
      PCOUT(39) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_39,
      PCOUT(38) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_38,
      PCOUT(37) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_37,
      PCOUT(36) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_36,
      PCOUT(35) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_35,
      PCOUT(34) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_34,
      PCOUT(33) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_33,
      PCOUT(32) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_32,
      PCOUT(31) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_31,
      PCOUT(30) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_30,
      PCOUT(29) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_29,
      PCOUT(28) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_28,
      PCOUT(27) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_27,
      PCOUT(26) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_26,
      PCOUT(25) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_25,
      PCOUT(24) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_24,
      PCOUT(23) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_23,
      PCOUT(22) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_22,
      PCOUT(21) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_21,
      PCOUT(20) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_20,
      PCOUT(19) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_19,
      PCOUT(18) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_18,
      PCOUT(17) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_17,
      PCOUT(16) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_16,
      PCOUT(15) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_15,
      PCOUT(14) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_14,
      PCOUT(13) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_13,
      PCOUT(12) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_12,
      PCOUT(11) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_11,
      PCOUT(10) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_10,
      PCOUT(9) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_9,
      PCOUT(8) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_8,
      PCOUT(7) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_7,
      PCOUT(6) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_6,
      PCOUT(5) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_5,
      PCOUT(4) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_4,
      PCOUT(3) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_3,
      PCOUT(2) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_2,
      PCOUT(1) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_1,
      PCOUT(0) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_0,
      P(47) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_25_UNCONNECTED,
      P(24) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_24_UNCONNECTED,
      P(23) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_23_UNCONNECTED,
      P(22) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_22_UNCONNECTED,
      P(21) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_21_UNCONNECTED,
      P(20) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_20_UNCONNECTED,
      P(19) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_19_UNCONNECTED,
      P(18) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_18_UNCONNECTED,
      P(17) => NLW_Mmult_phaseamultiplier_out1_submult_1_P_17_UNCONNECTED,
      P(16) => Mmult_phaseamultiplier_out1_submult_1_16,
      P(15) => Mmult_phaseamultiplier_out1_submult_1_15,
      P(14) => Mmult_phaseamultiplier_out1_submult_1_14,
      P(13) => Mmult_phaseamultiplier_out1_submult_1_13,
      P(12) => Mmult_phaseamultiplier_out1_submult_1_12,
      P(11) => Mmult_phaseamultiplier_out1_submult_1_11,
      P(10) => Mmult_phaseamultiplier_out1_submult_1_10,
      P(9) => Mmult_phaseamultiplier_out1_submult_1_9,
      P(8) => Mmult_phaseamultiplier_out1_submult_1_8,
      P(7) => Mmult_phaseamultiplier_out1_submult_1_7,
      P(6) => Mmult_phaseamultiplier_out1_submult_1_6,
      P(5) => Mmult_phaseamultiplier_out1_submult_1_5,
      P(4) => Mmult_phaseamultiplier_out1_submult_1_4,
      P(3) => Mmult_phaseamultiplier_out1_submult_1_3,
      P(2) => Mmult_phaseamultiplier_out1_submult_1_2,
      P(1) => Mmult_phaseamultiplier_out1_submult_1_1,
      P(0) => Mmult_phaseamultiplier_out1_submult_1_0,
      BCOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_1_BCOUT_0_UNCONNECTED,
      ACIN(29) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_29_UNCONNECTED,
      ACIN(28) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_28_UNCONNECTED,
      ACIN(27) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_27_UNCONNECTED,
      ACIN(26) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_26_UNCONNECTED,
      ACIN(25) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_25_UNCONNECTED,
      ACIN(24) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_24_UNCONNECTED,
      ACIN(23) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_23_UNCONNECTED,
      ACIN(22) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_22_UNCONNECTED,
      ACIN(21) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_21_UNCONNECTED,
      ACIN(20) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_20_UNCONNECTED,
      ACIN(19) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_19_UNCONNECTED,
      ACIN(18) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_18_UNCONNECTED,
      ACIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_17_UNCONNECTED,
      ACIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_16_UNCONNECTED,
      ACIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_15_UNCONNECTED,
      ACIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_14_UNCONNECTED,
      ACIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_13_UNCONNECTED,
      ACIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_12_UNCONNECTED,
      ACIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_11_UNCONNECTED,
      ACIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_10_UNCONNECTED,
      ACIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_9_UNCONNECTED,
      ACIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_8_UNCONNECTED,
      ACIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_7_UNCONNECTED,
      ACIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_6_UNCONNECTED,
      ACIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_5_UNCONNECTED,
      ACIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_4_UNCONNECTED,
      ACIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_3_UNCONNECTED,
      ACIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_2_UNCONNECTED,
      ACIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_1_UNCONNECTED,
      ACIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_1_ACIN_0_UNCONNECTED,
      ACOUT(29) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_29,
      ACOUT(28) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_28,
      ACOUT(27) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_27,
      ACOUT(26) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_26,
      ACOUT(25) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_25,
      ACOUT(24) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_24,
      ACOUT(23) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_23,
      ACOUT(22) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_22,
      ACOUT(21) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_21,
      ACOUT(20) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_20,
      ACOUT(19) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_19,
      ACOUT(18) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_18,
      ACOUT(17) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_17,
      ACOUT(16) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_16,
      ACOUT(15) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_15,
      ACOUT(14) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_14,
      ACOUT(13) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_13,
      ACOUT(12) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_12,
      ACOUT(11) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_11,
      ACOUT(10) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_10,
      ACOUT(9) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_9,
      ACOUT(8) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_8,
      ACOUT(7) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_7,
      ACOUT(6) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_6,
      ACOUT(5) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_5,
      ACOUT(4) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_4,
      ACOUT(3) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_3,
      ACOUT(2) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_2,
      ACOUT(1) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_1,
      ACOUT(0) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_0,
      CARRYOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_1_CARRYOUT_0_UNCONNECTED
    );
  Mmult_phaseamultiplier_out1_submult_11 : DSP48E
    generic map(
      B_INPUT => "DIRECT",
      MASK => X"3FFFFFFFFFFF",
      AREG => 0,
      ACASCREG => 0,
      BREG => 0,
      MREG => 0,
      PREG => 0,
      CARRYINREG => 0,
      OPMODEREG => 0,
      ALUMODEREG => 0,
      CARRYINSELREG => 0,
      MULTCARRYINREG => 0,
      USE_MULT => "MULT",
      A_INPUT => "CASCADE",
      BCASCREG => 0,
      CREG => 0,
      USE_SIMD => "ONE48",
      USE_PATTERN_DETECT => "NO_PATDET",
      PATTERN => X"000000000000",
      SEL_PATTERN => "PATTERN",
      SEL_MASK => "MASK",
      SEL_ROUNDING_MASK => "SEL_MASK",
      AUTORESET_PATTERN_DETECT => FALSE,
      AUTORESET_PATTERN_DETECT_OPTINV => "MATCH"
    )
    port map (
      CARRYIN => N0,
      CEA1 => N0,
      CEA2 => N0,
      CEB1 => N0,
      CEB2 => N0,
      CEC => N0,
      CECTRL => N0,
      CEP => N0,
      CEM => N0,
      CECARRYIN => N0,
      CEMULTCARRYIN => N0,
      CLK => N0,
      RSTA => N0,
      RSTB => N0,
      RSTC => N0,
      RSTCTRL => N0,
      RSTP => N0,
      RSTM => N0,
      RSTALLCARRYIN => N0,
      CEALUMODE => N0,
      RSTALUMODE => N0,
      PATTERNBDETECT => NLW_Mmult_phaseamultiplier_out1_submult_11_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_Mmult_phaseamultiplier_out1_submult_11_PATTERNDETECT_UNCONNECTED,
      OVERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_11_OVERFLOW_UNCONNECTED,
      UNDERFLOW => NLW_Mmult_phaseamultiplier_out1_submult_11_UNDERFLOW_UNCONNECTED,
      CARRYCASCIN => NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYCASCIN_UNCONNECTED,
      CARRYCASCOUT => NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYCASCOUT_UNCONNECTED,
      MULTSIGNIN => NLW_Mmult_phaseamultiplier_out1_submult_11_MULTSIGNIN_UNCONNECTED,
      MULTSIGNOUT => NLW_Mmult_phaseamultiplier_out1_submult_11_MULTSIGNOUT_UNCONNECTED,
      A(29) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_29_UNCONNECTED,
      A(28) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_28_UNCONNECTED,
      A(27) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_27_UNCONNECTED,
      A(26) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_26_UNCONNECTED,
      A(25) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_25_UNCONNECTED,
      A(24) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_24_UNCONNECTED,
      A(23) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_23_UNCONNECTED,
      A(22) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_22_UNCONNECTED,
      A(21) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_21_UNCONNECTED,
      A(20) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_20_UNCONNECTED,
      A(19) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_19_UNCONNECTED,
      A(18) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_18_UNCONNECTED,
      A(17) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_17_UNCONNECTED,
      A(16) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_16_UNCONNECTED,
      A(15) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_15_UNCONNECTED,
      A(14) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_14_UNCONNECTED,
      A(13) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_13_UNCONNECTED,
      A(12) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_12_UNCONNECTED,
      A(11) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_11_UNCONNECTED,
      A(10) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_10_UNCONNECTED,
      A(9) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_9_UNCONNECTED,
      A(8) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_8_UNCONNECTED,
      A(7) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_7_UNCONNECTED,
      A(6) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_6_UNCONNECTED,
      A(5) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_5_UNCONNECTED,
      A(4) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_4_UNCONNECTED,
      A(3) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_3_UNCONNECTED,
      A(2) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_2_UNCONNECTED,
      A(1) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_1_UNCONNECTED,
      A(0) => NLW_Mmult_phaseamultiplier_out1_submult_11_A_0_UNCONNECTED,
      PCIN(47) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_47,
      PCIN(46) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_46,
      PCIN(45) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_45,
      PCIN(44) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_44,
      PCIN(43) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_43,
      PCIN(42) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_42,
      PCIN(41) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_41,
      PCIN(40) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_40,
      PCIN(39) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_39,
      PCIN(38) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_38,
      PCIN(37) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_37,
      PCIN(36) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_36,
      PCIN(35) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_35,
      PCIN(34) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_34,
      PCIN(33) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_33,
      PCIN(32) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_32,
      PCIN(31) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_31,
      PCIN(30) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_30,
      PCIN(29) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_29,
      PCIN(28) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_28,
      PCIN(27) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_27,
      PCIN(26) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_26,
      PCIN(25) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_25,
      PCIN(24) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_24,
      PCIN(23) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_23,
      PCIN(22) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_22,
      PCIN(21) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_21,
      PCIN(20) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_20,
      PCIN(19) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_19,
      PCIN(18) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_18,
      PCIN(17) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_17,
      PCIN(16) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_16,
      PCIN(15) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_15,
      PCIN(14) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_14,
      PCIN(13) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_13,
      PCIN(12) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_12,
      PCIN(11) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_11,
      PCIN(10) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_10,
      PCIN(9) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_9,
      PCIN(8) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_8,
      PCIN(7) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_7,
      PCIN(6) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_6,
      PCIN(5) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_5,
      PCIN(4) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_4,
      PCIN(3) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_3,
      PCIN(2) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_2,
      PCIN(1) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_1,
      PCIN(0) => Mmult_phaseamultiplier_out1_submult_1_PCOUT_to_Mmult_phaseamultiplier_out1_submult_11_PCIN_0,
      B(17) => reduced_reg_1_26_2713,
      B(16) => reduced_reg_1_26_2713,
      B(15) => reduced_reg_1_26_2713,
      B(14) => reduced_reg_1_26_2713,
      B(13) => reduced_reg_1_26_2713,
      B(12) => reduced_reg_1_26_2713,
      B(11) => reduced_reg_1_26_2713,
      B(10) => reduced_reg_1_26_2713,
      B(9) => reduced_reg_1_26_2713,
      B(8) => reduced_reg_1_25_2712,
      B(7) => reduced_reg_1_24_2711,
      B(6) => reduced_reg_1_23_2710,
      B(5) => reduced_reg_1_22_2709,
      B(4) => reduced_reg_1_21_2708,
      B(3) => reduced_reg_1_20_2707,
      B(2) => reduced_reg_1_19_2705,
      B(1) => reduced_reg_1_18_2704,
      B(0) => reduced_reg_1_17_2703,
      C(47) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_47_UNCONNECTED,
      C(46) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_46_UNCONNECTED,
      C(45) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_45_UNCONNECTED,
      C(44) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_44_UNCONNECTED,
      C(43) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_43_UNCONNECTED,
      C(42) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_42_UNCONNECTED,
      C(41) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_41_UNCONNECTED,
      C(40) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_40_UNCONNECTED,
      C(39) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_39_UNCONNECTED,
      C(38) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_38_UNCONNECTED,
      C(37) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_37_UNCONNECTED,
      C(36) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_36_UNCONNECTED,
      C(35) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_35_UNCONNECTED,
      C(34) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_34_UNCONNECTED,
      C(33) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_33_UNCONNECTED,
      C(32) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_32_UNCONNECTED,
      C(31) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_31_UNCONNECTED,
      C(30) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_30_UNCONNECTED,
      C(29) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_29_UNCONNECTED,
      C(28) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_28_UNCONNECTED,
      C(27) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_27_UNCONNECTED,
      C(26) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_26_UNCONNECTED,
      C(25) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_25_UNCONNECTED,
      C(24) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_24_UNCONNECTED,
      C(23) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_23_UNCONNECTED,
      C(22) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_22_UNCONNECTED,
      C(21) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_21_UNCONNECTED,
      C(20) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_20_UNCONNECTED,
      C(19) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_19_UNCONNECTED,
      C(18) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_18_UNCONNECTED,
      C(17) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_17_UNCONNECTED,
      C(16) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_16_UNCONNECTED,
      C(15) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_15_UNCONNECTED,
      C(14) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_14_UNCONNECTED,
      C(13) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_13_UNCONNECTED,
      C(12) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_12_UNCONNECTED,
      C(11) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_11_UNCONNECTED,
      C(10) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_10_UNCONNECTED,
      C(9) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_9_UNCONNECTED,
      C(8) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_8_UNCONNECTED,
      C(7) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_7_UNCONNECTED,
      C(6) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_6_UNCONNECTED,
      C(5) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_5_UNCONNECTED,
      C(4) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_4_UNCONNECTED,
      C(3) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_3_UNCONNECTED,
      C(2) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_2_UNCONNECTED,
      C(1) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_1_UNCONNECTED,
      C(0) => NLW_Mmult_phaseamultiplier_out1_submult_11_C_0_UNCONNECTED,
      CARRYINSEL(2) => N0,
      CARRYINSEL(1) => N0,
      CARRYINSEL(0) => N0,
      OPMODE(6) => N1,
      OPMODE(5) => N0,
      OPMODE(4) => N1,
      OPMODE(3) => N0,
      OPMODE(2) => N1,
      OPMODE(1) => N0,
      OPMODE(0) => N1,
      BCIN(17) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_17_UNCONNECTED,
      BCIN(16) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_16_UNCONNECTED,
      BCIN(15) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_15_UNCONNECTED,
      BCIN(14) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_14_UNCONNECTED,
      BCIN(13) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_13_UNCONNECTED,
      BCIN(12) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_12_UNCONNECTED,
      BCIN(11) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_11_UNCONNECTED,
      BCIN(10) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_10_UNCONNECTED,
      BCIN(9) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_9_UNCONNECTED,
      BCIN(8) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_8_UNCONNECTED,
      BCIN(7) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_7_UNCONNECTED,
      BCIN(6) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_6_UNCONNECTED,
      BCIN(5) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_5_UNCONNECTED,
      BCIN(4) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_4_UNCONNECTED,
      BCIN(3) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_3_UNCONNECTED,
      BCIN(2) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_2_UNCONNECTED,
      BCIN(1) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_1_UNCONNECTED,
      BCIN(0) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCIN_0_UNCONNECTED,
      ALUMODE(3) => N0,
      ALUMODE(2) => N0,
      ALUMODE(1) => N0,
      ALUMODE(0) => N0,
      PCOUT(47) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_47_UNCONNECTED,
      PCOUT(46) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_46_UNCONNECTED,
      PCOUT(45) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_45_UNCONNECTED,
      PCOUT(44) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_44_UNCONNECTED,
      PCOUT(43) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_43_UNCONNECTED,
      PCOUT(42) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_42_UNCONNECTED,
      PCOUT(41) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_41_UNCONNECTED,
      PCOUT(40) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_40_UNCONNECTED,
      PCOUT(39) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_39_UNCONNECTED,
      PCOUT(38) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_38_UNCONNECTED,
      PCOUT(37) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_37_UNCONNECTED,
      PCOUT(36) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_36_UNCONNECTED,
      PCOUT(35) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_35_UNCONNECTED,
      PCOUT(34) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_34_UNCONNECTED,
      PCOUT(33) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_33_UNCONNECTED,
      PCOUT(32) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_32_UNCONNECTED,
      PCOUT(31) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_31_UNCONNECTED,
      PCOUT(30) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_30_UNCONNECTED,
      PCOUT(29) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_29_UNCONNECTED,
      PCOUT(28) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_28_UNCONNECTED,
      PCOUT(27) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_27_UNCONNECTED,
      PCOUT(26) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_26_UNCONNECTED,
      PCOUT(25) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_25_UNCONNECTED,
      PCOUT(24) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_24_UNCONNECTED,
      PCOUT(23) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_23_UNCONNECTED,
      PCOUT(22) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_22_UNCONNECTED,
      PCOUT(21) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_21_UNCONNECTED,
      PCOUT(20) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_20_UNCONNECTED,
      PCOUT(19) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_19_UNCONNECTED,
      PCOUT(18) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_18_UNCONNECTED,
      PCOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_17_UNCONNECTED,
      PCOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_16_UNCONNECTED,
      PCOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_15_UNCONNECTED,
      PCOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_14_UNCONNECTED,
      PCOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_13_UNCONNECTED,
      PCOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_12_UNCONNECTED,
      PCOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_11_UNCONNECTED,
      PCOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_10_UNCONNECTED,
      PCOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_9_UNCONNECTED,
      PCOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_8_UNCONNECTED,
      PCOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_7_UNCONNECTED,
      PCOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_6_UNCONNECTED,
      PCOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_5_UNCONNECTED,
      PCOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_4_UNCONNECTED,
      PCOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_3_UNCONNECTED,
      PCOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_2_UNCONNECTED,
      PCOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_1_UNCONNECTED,
      PCOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_11_PCOUT_0_UNCONNECTED,
      P(47) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_47_UNCONNECTED,
      P(46) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_46_UNCONNECTED,
      P(45) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_45_UNCONNECTED,
      P(44) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_44_UNCONNECTED,
      P(43) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_43_UNCONNECTED,
      P(42) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_42_UNCONNECTED,
      P(41) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_41_UNCONNECTED,
      P(40) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_40_UNCONNECTED,
      P(39) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_39_UNCONNECTED,
      P(38) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_38_UNCONNECTED,
      P(37) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_37_UNCONNECTED,
      P(36) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_36_UNCONNECTED,
      P(35) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_35_UNCONNECTED,
      P(34) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_34_UNCONNECTED,
      P(33) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_33_UNCONNECTED,
      P(32) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_32_UNCONNECTED,
      P(31) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_31_UNCONNECTED,
      P(30) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_30_UNCONNECTED,
      P(29) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_29_UNCONNECTED,
      P(28) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_28_UNCONNECTED,
      P(27) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_27_UNCONNECTED,
      P(26) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_26_UNCONNECTED,
      P(25) => NLW_Mmult_phaseamultiplier_out1_submult_11_P_25_UNCONNECTED,
      P(24) => Mmult_phaseamultiplier_out1_submult_1_41,
      P(23) => Mmult_phaseamultiplier_out1_submult_1_40,
      P(22) => Mmult_phaseamultiplier_out1_submult_1_39,
      P(21) => Mmult_phaseamultiplier_out1_submult_1_38,
      P(20) => Mmult_phaseamultiplier_out1_submult_1_37,
      P(19) => Mmult_phaseamultiplier_out1_submult_1_36,
      P(18) => Mmult_phaseamultiplier_out1_submult_1_35,
      P(17) => Mmult_phaseamultiplier_out1_submult_1_34,
      P(16) => Mmult_phaseamultiplier_out1_submult_1_33,
      P(15) => Mmult_phaseamultiplier_out1_submult_1_32,
      P(14) => Mmult_phaseamultiplier_out1_submult_1_31,
      P(13) => Mmult_phaseamultiplier_out1_submult_1_30,
      P(12) => Mmult_phaseamultiplier_out1_submult_1_29,
      P(11) => Mmult_phaseamultiplier_out1_submult_1_28,
      P(10) => Mmult_phaseamultiplier_out1_submult_1_27,
      P(9) => Mmult_phaseamultiplier_out1_submult_1_26,
      P(8) => Mmult_phaseamultiplier_out1_submult_1_25,
      P(7) => Mmult_phaseamultiplier_out1_submult_1_24,
      P(6) => Mmult_phaseamultiplier_out1_submult_1_23,
      P(5) => Mmult_phaseamultiplier_out1_submult_1_22,
      P(4) => Mmult_phaseamultiplier_out1_submult_1_21,
      P(3) => Mmult_phaseamultiplier_out1_submult_1_20,
      P(2) => Mmult_phaseamultiplier_out1_submult_1_19,
      P(1) => Mmult_phaseamultiplier_out1_submult_1_18,
      P(0) => Mmult_phaseamultiplier_out1_submult_1_17,
      BCOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_17_UNCONNECTED,
      BCOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_16_UNCONNECTED,
      BCOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_15_UNCONNECTED,
      BCOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_14_UNCONNECTED,
      BCOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_13_UNCONNECTED,
      BCOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_12_UNCONNECTED,
      BCOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_11_UNCONNECTED,
      BCOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_10_UNCONNECTED,
      BCOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_9_UNCONNECTED,
      BCOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_8_UNCONNECTED,
      BCOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_7_UNCONNECTED,
      BCOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_6_UNCONNECTED,
      BCOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_5_UNCONNECTED,
      BCOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_4_UNCONNECTED,
      BCOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_3_UNCONNECTED,
      BCOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_2_UNCONNECTED,
      BCOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_1_UNCONNECTED,
      BCOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_11_BCOUT_0_UNCONNECTED,
      ACIN(29) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_29,
      ACIN(28) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_28,
      ACIN(27) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_27,
      ACIN(26) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_26,
      ACIN(25) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_25,
      ACIN(24) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_24,
      ACIN(23) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_23,
      ACIN(22) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_22,
      ACIN(21) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_21,
      ACIN(20) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_20,
      ACIN(19) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_19,
      ACIN(18) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_18,
      ACIN(17) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_17,
      ACIN(16) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_16,
      ACIN(15) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_15,
      ACIN(14) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_14,
      ACIN(13) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_13,
      ACIN(12) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_12,
      ACIN(11) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_11,
      ACIN(10) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_10,
      ACIN(9) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_9,
      ACIN(8) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_8,
      ACIN(7) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_7,
      ACIN(6) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_6,
      ACIN(5) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_5,
      ACIN(4) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_4,
      ACIN(3) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_3,
      ACIN(2) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_2,
      ACIN(1) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_1,
      ACIN(0) => Mmult_phaseamultiplier_out1_submult_1_ACOUT_to_Mmult_phaseamultiplier_out1_submult_11_ACIN_0,
      ACOUT(29) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_29_UNCONNECTED,
      ACOUT(28) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_28_UNCONNECTED,
      ACOUT(27) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_27_UNCONNECTED,
      ACOUT(26) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_26_UNCONNECTED,
      ACOUT(25) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_25_UNCONNECTED,
      ACOUT(24) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_24_UNCONNECTED,
      ACOUT(23) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_23_UNCONNECTED,
      ACOUT(22) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_22_UNCONNECTED,
      ACOUT(21) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_21_UNCONNECTED,
      ACOUT(20) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_20_UNCONNECTED,
      ACOUT(19) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_19_UNCONNECTED,
      ACOUT(18) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_18_UNCONNECTED,
      ACOUT(17) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_17_UNCONNECTED,
      ACOUT(16) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_16_UNCONNECTED,
      ACOUT(15) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_15_UNCONNECTED,
      ACOUT(14) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_14_UNCONNECTED,
      ACOUT(13) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_13_UNCONNECTED,
      ACOUT(12) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_12_UNCONNECTED,
      ACOUT(11) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_11_UNCONNECTED,
      ACOUT(10) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_10_UNCONNECTED,
      ACOUT(9) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_9_UNCONNECTED,
      ACOUT(8) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_8_UNCONNECTED,
      ACOUT(7) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_7_UNCONNECTED,
      ACOUT(6) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_6_UNCONNECTED,
      ACOUT(5) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_5_UNCONNECTED,
      ACOUT(4) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_4_UNCONNECTED,
      ACOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_3_UNCONNECTED,
      ACOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_2_UNCONNECTED,
      ACOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_1_UNCONNECTED,
      ACOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_11_ACOUT_0_UNCONNECTED,
      CARRYOUT(3) => NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYOUT_3_UNCONNECTED,
      CARRYOUT(2) => NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYOUT_2_UNCONNECTED,
      CARRYOUT(1) => NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYOUT_1_UNCONNECTED,
      CARRYOUT(0) => NLW_Mmult_phaseamultiplier_out1_submult_11_CARRYOUT_0_UNCONNECTED
    );
  Discrete_Time_Integrator_x_reg_0 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(0),
      Q => Discrete_Time_Integrator_x_reg(0)
    );
  Discrete_Time_Integrator_x_reg_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(1),
      Q => Discrete_Time_Integrator_x_reg(1)
    );
  Discrete_Time_Integrator_x_reg_2 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(2),
      Q => Discrete_Time_Integrator_x_reg(2)
    );
  Discrete_Time_Integrator_x_reg_3 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(3),
      Q => Discrete_Time_Integrator_x_reg(3)
    );
  Discrete_Time_Integrator_x_reg_4 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(4),
      Q => Discrete_Time_Integrator_x_reg(4)
    );
  Discrete_Time_Integrator_x_reg_5 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(5),
      Q => Discrete_Time_Integrator_x_reg(5)
    );
  Discrete_Time_Integrator_x_reg_6 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(6),
      Q => Discrete_Time_Integrator_x_reg(6)
    );
  Discrete_Time_Integrator_x_reg_7 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(7),
      Q => Discrete_Time_Integrator_x_reg(7)
    );
  Discrete_Time_Integrator_x_reg_8 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(8),
      Q => Discrete_Time_Integrator_x_reg(8)
    );
  Discrete_Time_Integrator_x_reg_9 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(9),
      Q => Discrete_Time_Integrator_x_reg(9)
    );
  Discrete_Time_Integrator_x_reg_10 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(10),
      Q => Discrete_Time_Integrator_x_reg(10)
    );
  Discrete_Time_Integrator_x_reg_11 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(11),
      Q => Discrete_Time_Integrator_x_reg(11)
    );
  Discrete_Time_Integrator_x_reg_12 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(12),
      Q => Discrete_Time_Integrator_x_reg(12)
    );
  Discrete_Time_Integrator_x_reg_13 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(13),
      Q => Discrete_Time_Integrator_x_reg(13)
    );
  Discrete_Time_Integrator_x_reg_14 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(14),
      Q => Discrete_Time_Integrator_x_reg(14)
    );
  Discrete_Time_Integrator_x_reg_15 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(15),
      Q => Discrete_Time_Integrator_x_reg(15)
    );
  Discrete_Time_Integrator_x_reg_16 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(16),
      Q => Discrete_Time_Integrator_x_reg(16)
    );
  Discrete_Time_Integrator_x_reg_17 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(17),
      Q => Discrete_Time_Integrator_x_reg(17)
    );
  Discrete_Time_Integrator_x_reg_18 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(18),
      Q => Discrete_Time_Integrator_x_reg(18)
    );
  Discrete_Time_Integrator_x_reg_19 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(19),
      Q => Discrete_Time_Integrator_x_reg(19)
    );
  Discrete_Time_Integrator_x_reg_20 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(20),
      Q => Discrete_Time_Integrator_x_reg(20)
    );
  Discrete_Time_Integrator_x_reg_21 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(21),
      Q => Discrete_Time_Integrator_x_reg(21)
    );
  Discrete_Time_Integrator_x_reg_22 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(22),
      Q => Discrete_Time_Integrator_x_reg(22)
    );
  Discrete_Time_Integrator_x_reg_23 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(23),
      Q => Discrete_Time_Integrator_x_reg(23)
    );
  Discrete_Time_Integrator_x_reg_24 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(24),
      Q => Discrete_Time_Integrator_x_reg(24)
    );
  Discrete_Time_Integrator_x_reg_25 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(25),
      Q => Discrete_Time_Integrator_x_reg(25)
    );
  Discrete_Time_Integrator_x_reg_26 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(26),
      Q => Discrete_Time_Integrator_x_reg(26)
    );
  Discrete_Time_Integrator_x_reg_27 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(27),
      Q => Discrete_Time_Integrator_x_reg(27)
    );
  Discrete_Time_Integrator_x_reg_28 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(28),
      Q => Discrete_Time_Integrator_x_reg(28)
    );
  Discrete_Time_Integrator_x_reg_29 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(29),
      Q => Discrete_Time_Integrator_x_reg(29)
    );
  Discrete_Time_Integrator_x_reg_30 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(30),
      Q => Discrete_Time_Integrator_x_reg(30)
    );
  Discrete_Time_Integrator_x_reg_31 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(31),
      Q => Discrete_Time_Integrator_x_reg(31)
    );
  Discrete_Time_Integrator_x_reg_32 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(32),
      Q => Discrete_Time_Integrator_x_reg(32)
    );
  Discrete_Time_Integrator_x_reg_33 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(33),
      Q => Discrete_Time_Integrator_x_reg(33)
    );
  Discrete_Time_Integrator_x_reg_34 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => Result(34),
      Q => Discrete_Time_Integrator_x_reg(34)
    );
  Madd_phasebdc_out1_cy_66_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => Madd_phasebdc_out1_lut_66_Q,
      O => Madd_phasebdc_out1_cy(66)
    );
  Madd_phasebdc_out1_xor_66_Q : XORCY
    port map (
      CI => N0,
      LI => Madd_phasebdc_out1_lut_66_Q,
      O => Vb(66)
    );
  Madd_phasebdc_out1_cy_67_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(66),
      DI => N0,
      S => Madd_phasebdc_out1_cy_67_rt_485,
      O => Madd_phasebdc_out1_cy(67)
    );
  Madd_phasebdc_out1_xor_67_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(66),
      LI => Madd_phasebdc_out1_cy_67_rt_485,
      O => Vb(67)
    );
  Madd_phasebdc_out1_cy_68_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(67),
      DI => N0,
      S => Madd_phasebdc_out1_cy_68_rt_487,
      O => Madd_phasebdc_out1_cy(68)
    );
  Madd_phasebdc_out1_xor_68_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(67),
      LI => Madd_phasebdc_out1_cy_68_rt_487,
      O => Vb(68)
    );
  Madd_phasebdc_out1_cy_69_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(68),
      DI => N1,
      S => Madd_phasebdc_out1_lut_69_Q,
      O => Madd_phasebdc_out1_cy(69)
    );
  Madd_phasebdc_out1_xor_69_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(68),
      LI => Madd_phasebdc_out1_lut_69_Q,
      O => Vb(69)
    );
  Madd_phasebdc_out1_cy_70_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(69),
      DI => N1,
      S => Madd_phasebdc_out1_lut_70_Q,
      O => Madd_phasebdc_out1_cy(70)
    );
  Madd_phasebdc_out1_xor_70_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(69),
      LI => Madd_phasebdc_out1_lut_70_Q,
      O => Vb(70)
    );
  Madd_phasebdc_out1_cy_71_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(70),
      DI => N0,
      S => Madd_phasebdc_out1_cy_71_rt_491,
      O => Madd_phasebdc_out1_cy(71)
    );
  Madd_phasebdc_out1_xor_71_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(70),
      LI => Madd_phasebdc_out1_cy_71_rt_491,
      O => Vb(71)
    );
  Madd_phasebdc_out1_cy_72_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(71),
      DI => N0,
      S => Madd_phasebdc_out1_cy_72_rt_493,
      O => Madd_phasebdc_out1_cy(72)
    );
  Madd_phasebdc_out1_xor_72_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(71),
      LI => Madd_phasebdc_out1_cy_72_rt_493,
      O => Vb(72)
    );
  Madd_phasebdc_out1_cy_73_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(72),
      DI => N0,
      S => Madd_phasebdc_out1_cy_73_rt_495,
      O => Madd_phasebdc_out1_cy(73)
    );
  Madd_phasebdc_out1_xor_73_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(72),
      LI => Madd_phasebdc_out1_cy_73_rt_495,
      O => Vb(73)
    );
  Madd_phasebdc_out1_cy_74_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(73),
      DI => N0,
      S => Madd_phasebdc_out1_cy_74_rt_497,
      O => Madd_phasebdc_out1_cy(74)
    );
  Madd_phasebdc_out1_xor_74_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(73),
      LI => Madd_phasebdc_out1_cy_74_rt_497,
      O => Vb(74)
    );
  Madd_phasebdc_out1_cy_75_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(74),
      DI => N0,
      S => Madd_phasebdc_out1_cy_75_rt_499,
      O => Madd_phasebdc_out1_cy(75)
    );
  Madd_phasebdc_out1_xor_75_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(74),
      LI => Madd_phasebdc_out1_cy_75_rt_499,
      O => Vb(75)
    );
  Madd_phasebdc_out1_cy_76_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(75),
      DI => N0,
      S => Madd_phasebdc_out1_cy_76_rt_501,
      O => Madd_phasebdc_out1_cy(76)
    );
  Madd_phasebdc_out1_xor_76_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(75),
      LI => Madd_phasebdc_out1_cy_76_rt_501,
      O => Vb(76)
    );
  Madd_phasebdc_out1_cy_77_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(76),
      DI => N0,
      S => Madd_phasebdc_out1_cy_77_rt_503,
      O => Madd_phasebdc_out1_cy(77)
    );
  Madd_phasebdc_out1_xor_77_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(76),
      LI => Madd_phasebdc_out1_cy_77_rt_503,
      O => Vb(77)
    );
  Madd_phasebdc_out1_cy_78_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(77),
      DI => N0,
      S => Madd_phasebdc_out1_cy_78_rt_505,
      O => Madd_phasebdc_out1_cy(78)
    );
  Madd_phasebdc_out1_xor_78_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(77),
      LI => Madd_phasebdc_out1_cy_78_rt_505,
      O => Vb(78)
    );
  Madd_phasebdc_out1_cy_79_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(78),
      DI => N0,
      S => Madd_phasebdc_out1_cy_79_rt_507,
      O => Madd_phasebdc_out1_cy(79)
    );
  Madd_phasebdc_out1_xor_79_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(78),
      LI => Madd_phasebdc_out1_cy_79_rt_507,
      O => Vb(79)
    );
  Madd_phasebdc_out1_cy_80_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(79),
      DI => N0,
      S => Madd_phasebdc_out1_cy_80_rt_509,
      O => Madd_phasebdc_out1_cy(80)
    );
  Madd_phasebdc_out1_xor_80_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(79),
      LI => Madd_phasebdc_out1_cy_80_rt_509,
      O => Vb(80)
    );
  Madd_phasebdc_out1_cy_81_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(80),
      DI => N0,
      S => Madd_phasebdc_out1_cy_81_rt_511,
      O => Madd_phasebdc_out1_cy(81)
    );
  Madd_phasebdc_out1_xor_81_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(80),
      LI => Madd_phasebdc_out1_cy_81_rt_511,
      O => Vb(81)
    );
  Madd_phasebdc_out1_cy_82_Q : MUXCY
    port map (
      CI => Madd_phasebdc_out1_cy(81),
      DI => N0,
      S => Madd_phasebdc_out1_cy_82_rt_513,
      O => Madd_phasebdc_out1_cy(82)
    );
  Madd_phasebdc_out1_xor_82_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(81),
      LI => Madd_phasebdc_out1_cy_82_rt_513,
      O => Vb(82)
    );
  Madd_phasebdc_out1_xor_83_Q : XORCY
    port map (
      CI => Madd_phasebdc_out1_cy(82),
      LI => Madd_phasebdc_out1_xor_83_rt_517,
      O => Vb(83)
    );
  Msub_subtractc_out1_cy_23_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => Msub_subtractc_out1_cy_23_rt_2020,
      O => Msub_subtractc_out1_cy(23)
    );
  Msub_subtractc_out1_xor_23_Q : XORCY
    port map (
      CI => N1,
      LI => Msub_subtractc_out1_cy_23_rt_2020,
      O => subtractc_out1(23)
    );
  Msub_subtractc_out1_cy_24_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(23),
      DI => N0,
      S => Msub_subtractc_out1_cy_24_rt_2022,
      O => Msub_subtractc_out1_cy(24)
    );
  Msub_subtractc_out1_xor_24_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(23),
      LI => Msub_subtractc_out1_cy_24_rt_2022,
      O => subtractc_out1(24)
    );
  Msub_subtractc_out1_cy_25_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(24),
      DI => N1,
      S => Msub_subtractc_out1_lut_25_Q,
      O => Msub_subtractc_out1_cy(25)
    );
  Msub_subtractc_out1_xor_25_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(24),
      LI => Msub_subtractc_out1_lut_25_Q,
      O => subtractc_out1(25)
    );
  Msub_subtractc_out1_cy_26_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(25),
      DI => N0,
      S => Msub_subtractc_out1_cy_26_rt_2025,
      O => Msub_subtractc_out1_cy(26)
    );
  Msub_subtractc_out1_xor_26_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(25),
      LI => Msub_subtractc_out1_cy_26_rt_2025,
      O => subtractc_out1(26)
    );
  Msub_subtractc_out1_cy_27_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(26),
      DI => N1,
      S => Msub_subtractc_out1_lut_27_Q,
      O => Msub_subtractc_out1_cy(27)
    );
  Msub_subtractc_out1_xor_27_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(26),
      LI => Msub_subtractc_out1_lut_27_Q,
      O => subtractc_out1(27)
    );
  Msub_subtractc_out1_cy_28_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(27),
      DI => N0,
      S => Msub_subtractc_out1_cy_28_rt_2028,
      O => Msub_subtractc_out1_cy(28)
    );
  Msub_subtractc_out1_xor_28_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(27),
      LI => Msub_subtractc_out1_cy_28_rt_2028,
      O => subtractc_out1(28)
    );
  Msub_subtractc_out1_cy_29_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(28),
      DI => N1,
      S => Msub_subtractc_out1_lut_29_Q,
      O => Msub_subtractc_out1_cy(29)
    );
  Msub_subtractc_out1_xor_29_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(28),
      LI => Msub_subtractc_out1_lut_29_Q,
      O => subtractc_out1(29)
    );
  Msub_subtractc_out1_cy_30_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(29),
      DI => N0,
      S => Msub_subtractc_out1_cy_30_rt_2031,
      O => Msub_subtractc_out1_cy(30)
    );
  Msub_subtractc_out1_xor_30_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(29),
      LI => Msub_subtractc_out1_cy_30_rt_2031,
      O => subtractc_out1(30)
    );
  Msub_subtractc_out1_cy_31_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(30),
      DI => N1,
      S => Msub_subtractc_out1_lut_31_Q,
      O => Msub_subtractc_out1_cy(31)
    );
  Msub_subtractc_out1_xor_31_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(30),
      LI => Msub_subtractc_out1_lut_31_Q,
      O => subtractc_out1(31)
    );
  Msub_subtractc_out1_cy_32_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(31),
      DI => N0,
      S => Msub_subtractc_out1_cy_32_rt_2034,
      O => Msub_subtractc_out1_cy(32)
    );
  Msub_subtractc_out1_xor_32_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(31),
      LI => Msub_subtractc_out1_cy_32_rt_2034,
      O => subtractc_out1(32)
    );
  Msub_subtractc_out1_cy_33_Q : MUXCY
    port map (
      CI => Msub_subtractc_out1_cy(32),
      DI => N1,
      S => Msub_subtractc_out1_lut_33_1,
      O => Msub_subtractc_out1_cy(33)
    );
  Msub_subtractc_out1_xor_33_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(32),
      LI => Msub_subtractc_out1_lut_33_1,
      O => subtractc_out1(33)
    );
  Msub_subtractc_out1_xor_34_Q : XORCY
    port map (
      CI => Msub_subtractc_out1_cy(33),
      LI => Msub_subtractc_out1_xor_34_rt_2041,
      O => subtractc_out1(34)
    );
  Madd_phasecdc_out1_cy_66_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => Madd_phasecdc_out1_lut_66_Q,
      O => Madd_phasecdc_out1_cy(66)
    );
  Madd_phasecdc_out1_xor_66_Q : XORCY
    port map (
      CI => N0,
      LI => Madd_phasecdc_out1_lut_66_Q,
      O => Vc(66)
    );
  Madd_phasecdc_out1_cy_67_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(66),
      DI => N0,
      S => Madd_phasecdc_out1_cy_67_rt_520,
      O => Madd_phasecdc_out1_cy(67)
    );
  Madd_phasecdc_out1_xor_67_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(66),
      LI => Madd_phasecdc_out1_cy_67_rt_520,
      O => Vc(67)
    );
  Madd_phasecdc_out1_cy_68_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(67),
      DI => N0,
      S => Madd_phasecdc_out1_cy_68_rt_522,
      O => Madd_phasecdc_out1_cy(68)
    );
  Madd_phasecdc_out1_xor_68_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(67),
      LI => Madd_phasecdc_out1_cy_68_rt_522,
      O => Vc(68)
    );
  Madd_phasecdc_out1_cy_69_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(68),
      DI => N1,
      S => Madd_phasecdc_out1_lut_69_Q,
      O => Madd_phasecdc_out1_cy(69)
    );
  Madd_phasecdc_out1_xor_69_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(68),
      LI => Madd_phasecdc_out1_lut_69_Q,
      O => Vc(69)
    );
  Madd_phasecdc_out1_cy_70_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(69),
      DI => N1,
      S => Madd_phasecdc_out1_lut_70_Q,
      O => Madd_phasecdc_out1_cy(70)
    );
  Madd_phasecdc_out1_xor_70_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(69),
      LI => Madd_phasecdc_out1_lut_70_Q,
      O => Vc(70)
    );
  Madd_phasecdc_out1_cy_71_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(70),
      DI => N0,
      S => Madd_phasecdc_out1_cy_71_rt_526,
      O => Madd_phasecdc_out1_cy(71)
    );
  Madd_phasecdc_out1_xor_71_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(70),
      LI => Madd_phasecdc_out1_cy_71_rt_526,
      O => Vc(71)
    );
  Madd_phasecdc_out1_cy_72_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(71),
      DI => N0,
      S => Madd_phasecdc_out1_cy_72_rt_528,
      O => Madd_phasecdc_out1_cy(72)
    );
  Madd_phasecdc_out1_xor_72_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(71),
      LI => Madd_phasecdc_out1_cy_72_rt_528,
      O => Vc(72)
    );
  Madd_phasecdc_out1_cy_73_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(72),
      DI => N0,
      S => Madd_phasecdc_out1_cy_73_rt_530,
      O => Madd_phasecdc_out1_cy(73)
    );
  Madd_phasecdc_out1_xor_73_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(72),
      LI => Madd_phasecdc_out1_cy_73_rt_530,
      O => Vc(73)
    );
  Madd_phasecdc_out1_cy_74_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(73),
      DI => N0,
      S => Madd_phasecdc_out1_cy_74_rt_532,
      O => Madd_phasecdc_out1_cy(74)
    );
  Madd_phasecdc_out1_xor_74_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(73),
      LI => Madd_phasecdc_out1_cy_74_rt_532,
      O => Vc(74)
    );
  Madd_phasecdc_out1_cy_75_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(74),
      DI => N0,
      S => Madd_phasecdc_out1_cy_75_rt_534,
      O => Madd_phasecdc_out1_cy(75)
    );
  Madd_phasecdc_out1_xor_75_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(74),
      LI => Madd_phasecdc_out1_cy_75_rt_534,
      O => Vc(75)
    );
  Madd_phasecdc_out1_cy_76_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(75),
      DI => N0,
      S => Madd_phasecdc_out1_cy_76_rt_536,
      O => Madd_phasecdc_out1_cy(76)
    );
  Madd_phasecdc_out1_xor_76_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(75),
      LI => Madd_phasecdc_out1_cy_76_rt_536,
      O => Vc(76)
    );
  Madd_phasecdc_out1_cy_77_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(76),
      DI => N0,
      S => Madd_phasecdc_out1_cy_77_rt_538,
      O => Madd_phasecdc_out1_cy(77)
    );
  Madd_phasecdc_out1_xor_77_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(76),
      LI => Madd_phasecdc_out1_cy_77_rt_538,
      O => Vc(77)
    );
  Madd_phasecdc_out1_cy_78_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(77),
      DI => N0,
      S => Madd_phasecdc_out1_cy_78_rt_540,
      O => Madd_phasecdc_out1_cy(78)
    );
  Madd_phasecdc_out1_xor_78_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(77),
      LI => Madd_phasecdc_out1_cy_78_rt_540,
      O => Vc(78)
    );
  Madd_phasecdc_out1_cy_79_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(78),
      DI => N0,
      S => Madd_phasecdc_out1_cy_79_rt_542,
      O => Madd_phasecdc_out1_cy(79)
    );
  Madd_phasecdc_out1_xor_79_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(78),
      LI => Madd_phasecdc_out1_cy_79_rt_542,
      O => Vc(79)
    );
  Madd_phasecdc_out1_cy_80_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(79),
      DI => N0,
      S => Madd_phasecdc_out1_cy_80_rt_544,
      O => Madd_phasecdc_out1_cy(80)
    );
  Madd_phasecdc_out1_xor_80_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(79),
      LI => Madd_phasecdc_out1_cy_80_rt_544,
      O => Vc(80)
    );
  Madd_phasecdc_out1_cy_81_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(80),
      DI => N0,
      S => Madd_phasecdc_out1_cy_81_rt_546,
      O => Madd_phasecdc_out1_cy(81)
    );
  Madd_phasecdc_out1_xor_81_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(80),
      LI => Madd_phasecdc_out1_cy_81_rt_546,
      O => Vc(81)
    );
  Madd_phasecdc_out1_cy_82_Q : MUXCY
    port map (
      CI => Madd_phasecdc_out1_cy(81),
      DI => N0,
      S => Madd_phasecdc_out1_cy_82_rt_548,
      O => Madd_phasecdc_out1_cy(82)
    );
  Madd_phasecdc_out1_xor_82_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(81),
      LI => Madd_phasecdc_out1_cy_82_rt_548,
      O => Vc(82)
    );
  Madd_phasecdc_out1_xor_83_Q : XORCY
    port map (
      CI => Madd_phasecdc_out1_cy(82),
      LI => Madd_phasecdc_out1_xor_83_rt_552,
      O => Vc(83)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_0_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(0),
      I1 => Discrete_Time_Integrator_u_gain_1(0),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(0)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => Discrete_Time_Integrator_x_reg(0),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(0),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(0)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(0),
      O => Result(0)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_1_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(1),
      I1 => Discrete_Time_Integrator_u_gain_1(1),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(1)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_1_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(0),
      DI => Discrete_Time_Integrator_x_reg(1),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(1),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(1)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_1_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(0),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(1),
      O => Result(1)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_2_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(2),
      I1 => Discrete_Time_Integrator_u_gain_1(2),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(2)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_2_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(1),
      DI => Discrete_Time_Integrator_x_reg(2),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(2),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(2)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_2_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(1),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(2),
      O => Result(2)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_3_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(3),
      I1 => Discrete_Time_Integrator_u_gain_1(3),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(3)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_3_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(2),
      DI => Discrete_Time_Integrator_x_reg(3),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(3),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(3)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_3_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(2),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(3),
      O => Result(3)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_4_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(4),
      I1 => Discrete_Time_Integrator_u_gain_1(4),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(4)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_4_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(3),
      DI => Discrete_Time_Integrator_x_reg(4),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(4),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(4)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_4_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(3),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(4),
      O => Result(4)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_5_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(5),
      I1 => Discrete_Time_Integrator_u_gain_1(5),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(5)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_5_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(4),
      DI => Discrete_Time_Integrator_x_reg(5),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(5),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(5)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_5_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(4),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(5),
      O => Result(5)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_6_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(6),
      I1 => Discrete_Time_Integrator_u_gain_1(6),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(6)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_6_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(5),
      DI => Discrete_Time_Integrator_x_reg(6),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(6),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(6)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_6_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(5),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(6),
      O => Result(6)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_7_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(7),
      I1 => Discrete_Time_Integrator_u_gain_1(7),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(7)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_7_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(6),
      DI => Discrete_Time_Integrator_x_reg(7),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(7),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(7)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_7_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(6),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(7),
      O => Result(7)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_8_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(8),
      I1 => Discrete_Time_Integrator_u_gain_1(8),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(8)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_8_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(7),
      DI => Discrete_Time_Integrator_x_reg(8),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(8),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(8)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_8_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(7),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(8),
      O => Result(8)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_9_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(9),
      I1 => Discrete_Time_Integrator_u_gain_1(9),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(9)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_9_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(8),
      DI => Discrete_Time_Integrator_x_reg(9),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(9),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(9)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_9_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(8),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(9),
      O => Result(9)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_10_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(10),
      I1 => Discrete_Time_Integrator_u_gain_1(10),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(10)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_10_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(9),
      DI => Discrete_Time_Integrator_x_reg(10),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(10),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(10)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_10_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(9),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(10),
      O => Result(10)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_11_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(11),
      I1 => Discrete_Time_Integrator_u_gain_1(11),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(11)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_11_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(10),
      DI => Discrete_Time_Integrator_x_reg(11),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(11),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(11)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_11_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(10),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(11),
      O => Result(11)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_12_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(12),
      I1 => Discrete_Time_Integrator_u_gain_1(12),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(12)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_12_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(11),
      DI => Discrete_Time_Integrator_x_reg(12),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(12),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(12)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_12_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(11),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(12),
      O => Result(12)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_13_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(13),
      I1 => Discrete_Time_Integrator_u_gain_1(13),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(13)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_13_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(12),
      DI => Discrete_Time_Integrator_x_reg(13),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(13),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(13)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_13_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(12),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(13),
      O => Result(13)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_14_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(14),
      I1 => Discrete_Time_Integrator_u_gain_1(14),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(14)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_14_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(13),
      DI => Discrete_Time_Integrator_x_reg(14),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(14),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(14)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_14_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(13),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(14),
      O => Result(14)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_15_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(15),
      I1 => Discrete_Time_Integrator_u_gain_1(15),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(15)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_15_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(14),
      DI => Discrete_Time_Integrator_x_reg(15),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(15),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(15)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_15_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(14),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(15),
      O => Result(15)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_16_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(16),
      I1 => Discrete_Time_Integrator_u_gain_1(16),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(16)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_16_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(15),
      DI => Discrete_Time_Integrator_x_reg(16),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(16),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(16)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_16_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(15),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(16),
      O => Result(16)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_17_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(17),
      I1 => Discrete_Time_Integrator_u_gain_1(17),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(17)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_17_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(16),
      DI => Discrete_Time_Integrator_x_reg(17),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(17),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(17)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_17_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(16),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(17),
      O => Result(17)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_18_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(18),
      I1 => Discrete_Time_Integrator_u_gain_1(18),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(18)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_18_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(17),
      DI => Discrete_Time_Integrator_x_reg(18),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(18),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(18)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_18_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(17),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(18),
      O => Result(18)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_19_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(19),
      I1 => Discrete_Time_Integrator_u_gain_1(19),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(19)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_19_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(18),
      DI => Discrete_Time_Integrator_x_reg(19),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(19),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(19)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_19_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(18),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(19),
      O => Result(19)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_20_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(20),
      I1 => Discrete_Time_Integrator_u_gain_1(20),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(20)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_20_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(19),
      DI => Discrete_Time_Integrator_x_reg(20),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(20),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(20)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_20_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(19),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(20),
      O => Result(20)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_21_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(21),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(21)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_21_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(20),
      DI => Discrete_Time_Integrator_x_reg(21),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(21)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_21_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(20),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(21),
      O => Result(21)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_22_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(22),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(22)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_22_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(21),
      DI => Discrete_Time_Integrator_x_reg(22),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(22),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(22)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_22_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(21),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(22),
      O => Result(22)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_23_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(23),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(23)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_23_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(22),
      DI => Discrete_Time_Integrator_x_reg(23),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(23),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(23)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_23_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(22),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(23),
      O => Result(23)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_24_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(24),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(24)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_24_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(23),
      DI => Discrete_Time_Integrator_x_reg(24),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(24),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(24)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_24_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(23),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(24),
      O => Result(24)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_25_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(25),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(25)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_25_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(24),
      DI => Discrete_Time_Integrator_x_reg(25),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(25),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(25)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_25_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(24),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(25),
      O => Result(25)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_26_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(26),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(26)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_26_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(25),
      DI => Discrete_Time_Integrator_x_reg(26),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(26),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(26)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_26_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(25),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(26),
      O => Result(26)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_27_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(27),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(27)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_27_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(26),
      DI => Discrete_Time_Integrator_x_reg(27),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(27),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(27)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_27_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(26),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(27),
      O => Result(27)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_28_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(28),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(28)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_28_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(27),
      DI => Discrete_Time_Integrator_x_reg(28),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(28),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(28)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_28_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(27),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(28),
      O => Result(28)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_29_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(29),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(29)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_29_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(28),
      DI => Discrete_Time_Integrator_x_reg(29),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(29),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(29)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_29_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(28),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(29),
      O => Result(29)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_30_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(30),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(30)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_30_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(29),
      DI => Discrete_Time_Integrator_x_reg(30),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(30),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(30)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_30_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(29),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(30),
      O => Result(30)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_31_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(31),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(31)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_31_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(30),
      DI => Discrete_Time_Integrator_x_reg(31),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(31),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(31)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_31_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(30),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(31),
      O => Result(31)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_32_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(32),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(32)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_32_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(31),
      DI => Discrete_Time_Integrator_x_reg(32),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(32),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(32)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_32_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(31),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(32),
      O => Result(32)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_33_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(33),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(33)
    );
  Maccum_Discrete_Time_Integrator_x_reg_cy_33_Q : MUXCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(32),
      DI => Discrete_Time_Integrator_x_reg(33),
      S => Maccum_Discrete_Time_Integrator_x_reg_lut(33),
      O => Maccum_Discrete_Time_Integrator_x_reg_cy(33)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_33_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(32),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(33),
      O => Result(33)
    );
  Maccum_Discrete_Time_Integrator_x_reg_lut_34_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(34),
      I1 => Discrete_Time_Integrator_u_gain_1(21),
      O => Maccum_Discrete_Time_Integrator_x_reg_lut(34)
    );
  Maccum_Discrete_Time_Integrator_x_reg_xor_34_Q : XORCY
    port map (
      CI => Maccum_Discrete_Time_Integrator_x_reg_cy(33),
      LI => Maccum_Discrete_Time_Integrator_x_reg_lut(34),
      O => Result(34)
    );
  Msub_subtractb_out1_cy_23_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => Msub_subtractb_out1_cy_23_rt_1997,
      O => Msub_subtractb_out1_cy(23)
    );
  Msub_subtractb_out1_xor_23_Q : XORCY
    port map (
      CI => N1,
      LI => Msub_subtractb_out1_cy_23_rt_1997,
      O => subtractb_out1(23)
    );
  Msub_subtractb_out1_cy_24_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(23),
      DI => N1,
      S => Msub_subtractb_out1_lut_24_Q,
      O => Msub_subtractb_out1_cy(24)
    );
  Msub_subtractb_out1_xor_24_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(23),
      LI => Msub_subtractb_out1_lut_24_Q,
      O => subtractb_out1(24)
    );
  Msub_subtractb_out1_cy_25_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(24),
      DI => N0,
      S => Msub_subtractb_out1_cy_25_rt_2000,
      O => Msub_subtractb_out1_cy(25)
    );
  Msub_subtractb_out1_xor_25_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(24),
      LI => Msub_subtractb_out1_cy_25_rt_2000,
      O => subtractb_out1(25)
    );
  Msub_subtractb_out1_cy_26_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(25),
      DI => N1,
      S => Msub_subtractb_out1_lut_26_Q,
      O => Msub_subtractb_out1_cy(26)
    );
  Msub_subtractb_out1_xor_26_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(25),
      LI => Msub_subtractb_out1_lut_26_Q,
      O => subtractb_out1(26)
    );
  Msub_subtractb_out1_cy_27_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(26),
      DI => N0,
      S => Msub_subtractb_out1_cy_27_rt_2003,
      O => Msub_subtractb_out1_cy(27)
    );
  Msub_subtractb_out1_xor_27_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(26),
      LI => Msub_subtractb_out1_cy_27_rt_2003,
      O => subtractb_out1(27)
    );
  Msub_subtractb_out1_cy_28_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(27),
      DI => N1,
      S => Msub_subtractb_out1_lut_28_Q,
      O => Msub_subtractb_out1_cy(28)
    );
  Msub_subtractb_out1_xor_28_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(27),
      LI => Msub_subtractb_out1_lut_28_Q,
      O => subtractb_out1(28)
    );
  Msub_subtractb_out1_cy_29_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(28),
      DI => N0,
      S => Msub_subtractb_out1_cy_29_rt_2006,
      O => Msub_subtractb_out1_cy(29)
    );
  Msub_subtractb_out1_xor_29_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(28),
      LI => Msub_subtractb_out1_cy_29_rt_2006,
      O => subtractb_out1(29)
    );
  Msub_subtractb_out1_cy_30_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(29),
      DI => N1,
      S => Msub_subtractb_out1_lut_30_Q,
      O => Msub_subtractb_out1_cy(30)
    );
  Msub_subtractb_out1_xor_30_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(29),
      LI => Msub_subtractb_out1_lut_30_Q,
      O => subtractb_out1(30)
    );
  Msub_subtractb_out1_cy_31_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(30),
      DI => N0,
      S => Msub_subtractb_out1_cy_31_rt_2009,
      O => Msub_subtractb_out1_cy(31)
    );
  Msub_subtractb_out1_xor_31_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(30),
      LI => Msub_subtractb_out1_cy_31_rt_2009,
      O => subtractb_out1(31)
    );
  Msub_subtractb_out1_cy_32_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(31),
      DI => N1,
      S => Msub_subtractb_out1_lut_32_Q,
      O => Msub_subtractb_out1_cy(32)
    );
  Msub_subtractb_out1_xor_32_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(31),
      LI => Msub_subtractb_out1_lut_32_Q,
      O => subtractb_out1(32)
    );
  Msub_subtractb_out1_cy_33_Q : MUXCY
    port map (
      CI => Msub_subtractb_out1_cy(32),
      DI => N0,
      S => Msub_subtractb_out1_cy_33_rt_2012,
      O => Msub_subtractb_out1_cy(33)
    );
  Msub_subtractb_out1_xor_33_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(32),
      LI => Msub_subtractb_out1_cy_33_rt_2012,
      O => subtractb_out1(33)
    );
  Msub_subtractb_out1_xor_34_Q : XORCY
    port map (
      CI => Msub_subtractb_out1_cy(33),
      LI => Msub_subtractb_out1_lut_34_Q,
      O => subtractb_out1(34)
    );
  Madd_phaseadc_out1_cy_66_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => Madd_phaseadc_out1_lut_66_Q,
      O => Madd_phaseadc_out1_cy(66)
    );
  Madd_phaseadc_out1_xor_66_Q : XORCY
    port map (
      CI => N0,
      LI => Madd_phaseadc_out1_lut_66_Q,
      O => Va(66)
    );
  Madd_phaseadc_out1_cy_67_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(66),
      DI => N0,
      S => Madd_phaseadc_out1_cy_67_rt_450,
      O => Madd_phaseadc_out1_cy(67)
    );
  Madd_phaseadc_out1_xor_67_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(66),
      LI => Madd_phaseadc_out1_cy_67_rt_450,
      O => Va(67)
    );
  Madd_phaseadc_out1_cy_68_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(67),
      DI => N0,
      S => Madd_phaseadc_out1_cy_68_rt_452,
      O => Madd_phaseadc_out1_cy(68)
    );
  Madd_phaseadc_out1_xor_68_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(67),
      LI => Madd_phaseadc_out1_cy_68_rt_452,
      O => Va(68)
    );
  Madd_phaseadc_out1_cy_69_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(68),
      DI => N1,
      S => Madd_phaseadc_out1_lut_69_Q,
      O => Madd_phaseadc_out1_cy(69)
    );
  Madd_phaseadc_out1_xor_69_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(68),
      LI => Madd_phaseadc_out1_lut_69_Q,
      O => Va(69)
    );
  Madd_phaseadc_out1_cy_70_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(69),
      DI => N1,
      S => Madd_phaseadc_out1_lut_70_Q,
      O => Madd_phaseadc_out1_cy(70)
    );
  Madd_phaseadc_out1_xor_70_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(69),
      LI => Madd_phaseadc_out1_lut_70_Q,
      O => Va(70)
    );
  Madd_phaseadc_out1_cy_71_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(70),
      DI => N0,
      S => Madd_phaseadc_out1_cy_71_rt_456,
      O => Madd_phaseadc_out1_cy(71)
    );
  Madd_phaseadc_out1_xor_71_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(70),
      LI => Madd_phaseadc_out1_cy_71_rt_456,
      O => Va(71)
    );
  Madd_phaseadc_out1_cy_72_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(71),
      DI => N0,
      S => Madd_phaseadc_out1_cy_72_rt_458,
      O => Madd_phaseadc_out1_cy(72)
    );
  Madd_phaseadc_out1_xor_72_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(71),
      LI => Madd_phaseadc_out1_cy_72_rt_458,
      O => Va(72)
    );
  Madd_phaseadc_out1_cy_73_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(72),
      DI => N0,
      S => Madd_phaseadc_out1_cy_73_rt_460,
      O => Madd_phaseadc_out1_cy(73)
    );
  Madd_phaseadc_out1_xor_73_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(72),
      LI => Madd_phaseadc_out1_cy_73_rt_460,
      O => Va(73)
    );
  Madd_phaseadc_out1_cy_74_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(73),
      DI => N0,
      S => Madd_phaseadc_out1_cy_74_rt_462,
      O => Madd_phaseadc_out1_cy(74)
    );
  Madd_phaseadc_out1_xor_74_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(73),
      LI => Madd_phaseadc_out1_cy_74_rt_462,
      O => Va(74)
    );
  Madd_phaseadc_out1_cy_75_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(74),
      DI => N0,
      S => Madd_phaseadc_out1_cy_75_rt_464,
      O => Madd_phaseadc_out1_cy(75)
    );
  Madd_phaseadc_out1_xor_75_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(74),
      LI => Madd_phaseadc_out1_cy_75_rt_464,
      O => Va(75)
    );
  Madd_phaseadc_out1_cy_76_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(75),
      DI => N0,
      S => Madd_phaseadc_out1_cy_76_rt_466,
      O => Madd_phaseadc_out1_cy(76)
    );
  Madd_phaseadc_out1_xor_76_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(75),
      LI => Madd_phaseadc_out1_cy_76_rt_466,
      O => Va(76)
    );
  Madd_phaseadc_out1_cy_77_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(76),
      DI => N0,
      S => Madd_phaseadc_out1_cy_77_rt_468,
      O => Madd_phaseadc_out1_cy(77)
    );
  Madd_phaseadc_out1_xor_77_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(76),
      LI => Madd_phaseadc_out1_cy_77_rt_468,
      O => Va(77)
    );
  Madd_phaseadc_out1_cy_78_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(77),
      DI => N0,
      S => Madd_phaseadc_out1_cy_78_rt_470,
      O => Madd_phaseadc_out1_cy(78)
    );
  Madd_phaseadc_out1_xor_78_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(77),
      LI => Madd_phaseadc_out1_cy_78_rt_470,
      O => Va(78)
    );
  Madd_phaseadc_out1_cy_79_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(78),
      DI => N0,
      S => Madd_phaseadc_out1_cy_79_rt_472,
      O => Madd_phaseadc_out1_cy(79)
    );
  Madd_phaseadc_out1_xor_79_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(78),
      LI => Madd_phaseadc_out1_cy_79_rt_472,
      O => Va(79)
    );
  Madd_phaseadc_out1_cy_80_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(79),
      DI => N0,
      S => Madd_phaseadc_out1_cy_80_rt_474,
      O => Madd_phaseadc_out1_cy(80)
    );
  Madd_phaseadc_out1_xor_80_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(79),
      LI => Madd_phaseadc_out1_cy_80_rt_474,
      O => Va(80)
    );
  Madd_phaseadc_out1_cy_81_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(80),
      DI => N0,
      S => Madd_phaseadc_out1_cy_81_rt_476,
      O => Madd_phaseadc_out1_cy(81)
    );
  Madd_phaseadc_out1_xor_81_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(80),
      LI => Madd_phaseadc_out1_cy_81_rt_476,
      O => Va(81)
    );
  Madd_phaseadc_out1_cy_82_Q : MUXCY
    port map (
      CI => Madd_phaseadc_out1_cy(81),
      DI => N0,
      S => Madd_phaseadc_out1_cy_82_rt_478,
      O => Madd_phaseadc_out1_cy(82)
    );
  Madd_phaseadc_out1_xor_82_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(81),
      LI => Madd_phaseadc_out1_cy_82_rt_478,
      O => Va(82)
    );
  Madd_phaseadc_out1_xor_83_Q : XORCY
    port map (
      CI => Madd_phaseadc_out1_cy(82),
      LI => Madd_phaseadc_out1_xor_83_rt_482,
      O => Va(83)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_41_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_0,
      I1 => Mmult_phaseamultiplier_out1_submult_0_41,
      O => Mmult_phaseamultiplier_out10_Madd_lut(41)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_41_Q : MUXCY
    port map (
      CI => N0,
      DI => Mmult_phaseamultiplier_out1_submult_1_0,
      S => Mmult_phaseamultiplier_out10_Madd_lut(41),
      O => Mmult_phaseamultiplier_out10_Madd_cy(41)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_41_Q : XORCY
    port map (
      CI => N0,
      LI => Mmult_phaseamultiplier_out10_Madd_lut(41),
      O => phaseamultiplier_out1(41)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_42_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_1,
      I1 => Mmult_phaseamultiplier_out1_submult_0_42,
      O => Mmult_phaseamultiplier_out10_Madd_lut(42)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_42_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(41),
      DI => Mmult_phaseamultiplier_out1_submult_1_1,
      S => Mmult_phaseamultiplier_out10_Madd_lut(42),
      O => Mmult_phaseamultiplier_out10_Madd_cy(42)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_42_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(41),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(42),
      O => phaseamultiplier_out1(42)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_43_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_2,
      I1 => Mmult_phaseamultiplier_out1_submult_0_43,
      O => Mmult_phaseamultiplier_out10_Madd_lut(43)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_43_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(42),
      DI => Mmult_phaseamultiplier_out1_submult_1_2,
      S => Mmult_phaseamultiplier_out10_Madd_lut(43),
      O => Mmult_phaseamultiplier_out10_Madd_cy(43)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_43_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(42),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(43),
      O => phaseamultiplier_out1(43)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_44_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_3,
      I1 => Mmult_phaseamultiplier_out1_submult_0_44,
      O => Mmult_phaseamultiplier_out10_Madd_lut(44)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_44_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(43),
      DI => Mmult_phaseamultiplier_out1_submult_1_3,
      S => Mmult_phaseamultiplier_out10_Madd_lut(44),
      O => Mmult_phaseamultiplier_out10_Madd_cy(44)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_44_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(43),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(44),
      O => phaseamultiplier_out1(44)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_45_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_4,
      I1 => Mmult_phaseamultiplier_out1_submult_0_45,
      O => Mmult_phaseamultiplier_out10_Madd_lut(45)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_45_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(44),
      DI => Mmult_phaseamultiplier_out1_submult_1_4,
      S => Mmult_phaseamultiplier_out10_Madd_lut(45),
      O => Mmult_phaseamultiplier_out10_Madd_cy(45)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_45_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(44),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(45),
      O => phaseamultiplier_out1(45)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_46_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_5,
      I1 => Mmult_phaseamultiplier_out1_submult_0_46,
      O => Mmult_phaseamultiplier_out10_Madd_lut(46)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_46_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(45),
      DI => Mmult_phaseamultiplier_out1_submult_1_5,
      S => Mmult_phaseamultiplier_out10_Madd_lut(46),
      O => Mmult_phaseamultiplier_out10_Madd_cy(46)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_46_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(45),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(46),
      O => phaseamultiplier_out1(46)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_47_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_6,
      I1 => Mmult_phaseamultiplier_out1_submult_0_47,
      O => Mmult_phaseamultiplier_out10_Madd_lut(47)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_47_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(46),
      DI => Mmult_phaseamultiplier_out1_submult_1_6,
      S => Mmult_phaseamultiplier_out10_Madd_lut(47),
      O => Mmult_phaseamultiplier_out10_Madd_cy(47)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_47_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(46),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(47),
      O => phaseamultiplier_out1(47)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_48_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_7,
      I1 => Mmult_phaseamultiplier_out1_submult_0_48,
      O => Mmult_phaseamultiplier_out10_Madd_lut(48)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_48_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(47),
      DI => Mmult_phaseamultiplier_out1_submult_1_7,
      S => Mmult_phaseamultiplier_out10_Madd_lut(48),
      O => Mmult_phaseamultiplier_out10_Madd_cy(48)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_48_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(47),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(48),
      O => phaseamultiplier_out1(48)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_49_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_8,
      I1 => Mmult_phaseamultiplier_out1_submult_0_49,
      O => Mmult_phaseamultiplier_out10_Madd_lut(49)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_49_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(48),
      DI => Mmult_phaseamultiplier_out1_submult_1_8,
      S => Mmult_phaseamultiplier_out10_Madd_lut(49),
      O => Mmult_phaseamultiplier_out10_Madd_cy(49)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_49_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(48),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(49),
      O => phaseamultiplier_out1(49)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_50_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_9,
      I1 => Mmult_phaseamultiplier_out1_submult_0_50,
      O => Mmult_phaseamultiplier_out10_Madd_lut(50)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_50_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(49),
      DI => Mmult_phaseamultiplier_out1_submult_1_9,
      S => Mmult_phaseamultiplier_out10_Madd_lut(50),
      O => Mmult_phaseamultiplier_out10_Madd_cy(50)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_50_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(49),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(50),
      O => phaseamultiplier_out1(50)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_51_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_10,
      I1 => Mmult_phaseamultiplier_out1_submult_0_51,
      O => Mmult_phaseamultiplier_out10_Madd_lut(51)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_51_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(50),
      DI => Mmult_phaseamultiplier_out1_submult_1_10,
      S => Mmult_phaseamultiplier_out10_Madd_lut(51),
      O => Mmult_phaseamultiplier_out10_Madd_cy(51)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_51_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(50),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(51),
      O => phaseamultiplier_out1(51)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_52_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_11,
      I1 => Mmult_phaseamultiplier_out1_submult_0_52,
      O => Mmult_phaseamultiplier_out10_Madd_lut(52)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_52_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(51),
      DI => Mmult_phaseamultiplier_out1_submult_1_11,
      S => Mmult_phaseamultiplier_out10_Madd_lut(52),
      O => Mmult_phaseamultiplier_out10_Madd_cy(52)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_52_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(51),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(52),
      O => phaseamultiplier_out1(52)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_53_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_12,
      I1 => Mmult_phaseamultiplier_out1_submult_0_53,
      O => Mmult_phaseamultiplier_out10_Madd_lut(53)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_53_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(52),
      DI => Mmult_phaseamultiplier_out1_submult_1_12,
      S => Mmult_phaseamultiplier_out10_Madd_lut(53),
      O => Mmult_phaseamultiplier_out10_Madd_cy(53)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_53_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(52),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(53),
      O => phaseamultiplier_out1(53)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_54_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_13,
      I1 => Mmult_phaseamultiplier_out1_submult_0_54,
      O => Mmult_phaseamultiplier_out10_Madd_lut(54)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_54_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(53),
      DI => Mmult_phaseamultiplier_out1_submult_1_13,
      S => Mmult_phaseamultiplier_out10_Madd_lut(54),
      O => Mmult_phaseamultiplier_out10_Madd_cy(54)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_54_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(53),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(54),
      O => phaseamultiplier_out1(54)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_55_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_14,
      I1 => Mmult_phaseamultiplier_out1_submult_0_55,
      O => Mmult_phaseamultiplier_out10_Madd_lut(55)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_55_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(54),
      DI => Mmult_phaseamultiplier_out1_submult_1_14,
      S => Mmult_phaseamultiplier_out10_Madd_lut(55),
      O => Mmult_phaseamultiplier_out10_Madd_cy(55)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_55_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(54),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(55),
      O => phaseamultiplier_out1(55)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_56_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_15,
      I1 => Mmult_phaseamultiplier_out1_submult_0_56,
      O => Mmult_phaseamultiplier_out10_Madd_lut(56)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_56_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(55),
      DI => Mmult_phaseamultiplier_out1_submult_1_15,
      S => Mmult_phaseamultiplier_out10_Madd_lut(56),
      O => Mmult_phaseamultiplier_out10_Madd_cy(56)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_56_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(55),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(56),
      O => phaseamultiplier_out1(56)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_57_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_16,
      I1 => Mmult_phaseamultiplier_out1_submult_0_57,
      O => Mmult_phaseamultiplier_out10_Madd_lut(57)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_57_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(56),
      DI => Mmult_phaseamultiplier_out1_submult_1_16,
      S => Mmult_phaseamultiplier_out10_Madd_lut(57),
      O => Mmult_phaseamultiplier_out10_Madd_cy(57)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_57_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(56),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(57),
      O => phaseamultiplier_out1(57)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_58_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_17,
      I1 => Mmult_phaseamultiplier_out1_submult_0_58,
      O => Mmult_phaseamultiplier_out10_Madd_lut(58)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_58_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(57),
      DI => Mmult_phaseamultiplier_out1_submult_1_17,
      S => Mmult_phaseamultiplier_out10_Madd_lut(58),
      O => Mmult_phaseamultiplier_out10_Madd_cy(58)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_58_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(57),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(58),
      O => phaseamultiplier_out1(58)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_59_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_18,
      I1 => Mmult_phaseamultiplier_out1_submult_0_59,
      O => Mmult_phaseamultiplier_out10_Madd_lut(59)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_59_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(58),
      DI => Mmult_phaseamultiplier_out1_submult_1_18,
      S => Mmult_phaseamultiplier_out10_Madd_lut(59),
      O => Mmult_phaseamultiplier_out10_Madd_cy(59)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_59_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(58),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(59),
      O => phaseamultiplier_out1(59)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_60_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_19,
      I1 => Mmult_phaseamultiplier_out1_submult_0_60,
      O => Mmult_phaseamultiplier_out10_Madd_lut(60)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_60_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(59),
      DI => Mmult_phaseamultiplier_out1_submult_1_19,
      S => Mmult_phaseamultiplier_out10_Madd_lut(60),
      O => Mmult_phaseamultiplier_out10_Madd_cy(60)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_60_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(59),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(60),
      O => phaseamultiplier_out1(60)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_61_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_20,
      I1 => Mmult_phaseamultiplier_out1_submult_0_61,
      O => Mmult_phaseamultiplier_out10_Madd_lut(61)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_61_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(60),
      DI => Mmult_phaseamultiplier_out1_submult_1_20,
      S => Mmult_phaseamultiplier_out10_Madd_lut(61),
      O => Mmult_phaseamultiplier_out10_Madd_cy(61)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_61_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(60),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(61),
      O => phaseamultiplier_out1(61)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_62_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_21,
      I1 => Mmult_phaseamultiplier_out1_submult_0_62,
      O => Mmult_phaseamultiplier_out10_Madd_lut(62)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_62_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(61),
      DI => Mmult_phaseamultiplier_out1_submult_1_21,
      S => Mmult_phaseamultiplier_out10_Madd_lut(62),
      O => Mmult_phaseamultiplier_out10_Madd_cy(62)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_62_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(61),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(62),
      O => phaseamultiplier_out1(62)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_63_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_22,
      I1 => Mmult_phaseamultiplier_out1_submult_0_63,
      O => Mmult_phaseamultiplier_out10_Madd_lut(63)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_63_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(62),
      DI => Mmult_phaseamultiplier_out1_submult_1_22,
      S => Mmult_phaseamultiplier_out10_Madd_lut(63),
      O => Mmult_phaseamultiplier_out10_Madd_cy(63)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_63_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(62),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(63),
      O => phaseamultiplier_out1(63)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_64_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_23,
      I1 => Mmult_phaseamultiplier_out1_submult_0_64,
      O => Mmult_phaseamultiplier_out10_Madd_lut(64)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_64_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(63),
      DI => Mmult_phaseamultiplier_out1_submult_1_23,
      S => Mmult_phaseamultiplier_out10_Madd_lut(64),
      O => Mmult_phaseamultiplier_out10_Madd_cy(64)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_64_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(63),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(64),
      O => phaseamultiplier_out1(64)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_65_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_24,
      I1 => Mmult_phaseamultiplier_out1_submult_0_65,
      O => Mmult_phaseamultiplier_out10_Madd_lut(65)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_65_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(64),
      DI => Mmult_phaseamultiplier_out1_submult_1_24,
      S => Mmult_phaseamultiplier_out10_Madd_lut(65),
      O => Mmult_phaseamultiplier_out10_Madd_cy(65)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_65_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(64),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(65),
      O => phaseamultiplier_out1(65)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_66_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_25,
      I1 => Mmult_phaseamultiplier_out1_submult_0_66,
      O => Mmult_phaseamultiplier_out10_Madd_lut(66)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_66_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(65),
      DI => Mmult_phaseamultiplier_out1_submult_1_25,
      S => Mmult_phaseamultiplier_out10_Madd_lut(66),
      O => Mmult_phaseamultiplier_out10_Madd_cy(66)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_66_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(65),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(66),
      O => phaseamultiplier_out1(66)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_67_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_26,
      I1 => Mmult_phaseamultiplier_out1_submult_0_67,
      O => Mmult_phaseamultiplier_out10_Madd_lut(67)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_67_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(66),
      DI => Mmult_phaseamultiplier_out1_submult_1_26,
      S => Mmult_phaseamultiplier_out10_Madd_lut(67),
      O => Mmult_phaseamultiplier_out10_Madd_cy(67)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_67_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(66),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(67),
      O => phaseamultiplier_out1(67)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_68_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_27,
      I1 => Mmult_phaseamultiplier_out1_submult_0_68,
      O => Mmult_phaseamultiplier_out10_Madd_lut(68)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_68_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(67),
      DI => Mmult_phaseamultiplier_out1_submult_1_27,
      S => Mmult_phaseamultiplier_out10_Madd_lut(68),
      O => Mmult_phaseamultiplier_out10_Madd_cy(68)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_68_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(67),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(68),
      O => phaseamultiplier_out1(68)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_69_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_28,
      I1 => Mmult_phaseamultiplier_out1_submult_0_69,
      O => Mmult_phaseamultiplier_out10_Madd_lut(69)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_69_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(68),
      DI => Mmult_phaseamultiplier_out1_submult_1_28,
      S => Mmult_phaseamultiplier_out10_Madd_lut(69),
      O => Mmult_phaseamultiplier_out10_Madd_cy(69)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_69_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(68),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(69),
      O => phaseamultiplier_out1(69)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_70_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_29,
      I1 => Mmult_phaseamultiplier_out1_submult_0_70,
      O => Mmult_phaseamultiplier_out10_Madd_lut(70)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_70_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(69),
      DI => Mmult_phaseamultiplier_out1_submult_1_29,
      S => Mmult_phaseamultiplier_out10_Madd_lut(70),
      O => Mmult_phaseamultiplier_out10_Madd_cy(70)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_70_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(69),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(70),
      O => phaseamultiplier_out1(70)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_71_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_30,
      I1 => Mmult_phaseamultiplier_out1_submult_0_71,
      O => Mmult_phaseamultiplier_out10_Madd_lut(71)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_71_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(70),
      DI => Mmult_phaseamultiplier_out1_submult_1_30,
      S => Mmult_phaseamultiplier_out10_Madd_lut(71),
      O => Mmult_phaseamultiplier_out10_Madd_cy(71)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_71_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(70),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(71),
      O => phaseamultiplier_out1(71)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_72_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_31,
      I1 => Mmult_phaseamultiplier_out1_submult_0_72,
      O => Mmult_phaseamultiplier_out10_Madd_lut(72)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_72_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(71),
      DI => Mmult_phaseamultiplier_out1_submult_1_31,
      S => Mmult_phaseamultiplier_out10_Madd_lut(72),
      O => Mmult_phaseamultiplier_out10_Madd_cy(72)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_72_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(71),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(72),
      O => phaseamultiplier_out1(72)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_73_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_32,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(73)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_73_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(72),
      DI => Mmult_phaseamultiplier_out1_submult_1_32,
      S => Mmult_phaseamultiplier_out10_Madd_lut(73),
      O => Mmult_phaseamultiplier_out10_Madd_cy(73)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_73_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(72),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(73),
      O => phaseamultiplier_out1(73)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_74_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_33,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(74)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_74_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(73),
      DI => Mmult_phaseamultiplier_out1_submult_1_33,
      S => Mmult_phaseamultiplier_out10_Madd_lut(74),
      O => Mmult_phaseamultiplier_out10_Madd_cy(74)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_74_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(73),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(74),
      O => phaseamultiplier_out1(74)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_75_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_34,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(75)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_75_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(74),
      DI => Mmult_phaseamultiplier_out1_submult_1_34,
      S => Mmult_phaseamultiplier_out10_Madd_lut(75),
      O => Mmult_phaseamultiplier_out10_Madd_cy(75)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_75_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(74),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(75),
      O => phaseamultiplier_out1(75)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_76_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_35,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(76)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_76_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(75),
      DI => Mmult_phaseamultiplier_out1_submult_1_35,
      S => Mmult_phaseamultiplier_out10_Madd_lut(76),
      O => Mmult_phaseamultiplier_out10_Madd_cy(76)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_76_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(75),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(76),
      O => phaseamultiplier_out1(76)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_77_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_36,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(77)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_77_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(76),
      DI => Mmult_phaseamultiplier_out1_submult_1_36,
      S => Mmult_phaseamultiplier_out10_Madd_lut(77),
      O => Mmult_phaseamultiplier_out10_Madd_cy(77)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_77_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(76),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(77),
      O => phaseamultiplier_out1(77)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_78_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_37,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(78)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_78_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(77),
      DI => Mmult_phaseamultiplier_out1_submult_1_37,
      S => Mmult_phaseamultiplier_out10_Madd_lut(78),
      O => Mmult_phaseamultiplier_out10_Madd_cy(78)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_78_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(77),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(78),
      O => phaseamultiplier_out1(78)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_79_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_38,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(79)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_79_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(78),
      DI => Mmult_phaseamultiplier_out1_submult_1_38,
      S => Mmult_phaseamultiplier_out10_Madd_lut(79),
      O => Mmult_phaseamultiplier_out10_Madd_cy(79)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_79_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(78),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(79),
      O => phaseamultiplier_out1(79)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_80_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_39,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(80)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_80_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(79),
      DI => Mmult_phaseamultiplier_out1_submult_1_39,
      S => Mmult_phaseamultiplier_out10_Madd_lut(80),
      O => Mmult_phaseamultiplier_out10_Madd_cy(80)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_80_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(79),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(80),
      O => phaseamultiplier_out1(80)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_81_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_40,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(81)
    );
  Mmult_phaseamultiplier_out10_Madd_cy_81_Q : MUXCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(80),
      DI => Mmult_phaseamultiplier_out1_submult_1_40,
      S => Mmult_phaseamultiplier_out10_Madd_lut(81),
      O => Mmult_phaseamultiplier_out10_Madd_cy(81)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_81_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(80),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(81),
      O => phaseamultiplier_out1(81)
    );
  Mmult_phaseamultiplier_out10_Madd_lut_82_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phaseamultiplier_out1_submult_1_41,
      I1 => Mmult_phaseamultiplier_out1_submult_0_73,
      O => Mmult_phaseamultiplier_out10_Madd_lut(82)
    );
  Mmult_phaseamultiplier_out10_Madd_xor_82_Q : XORCY
    port map (
      CI => Mmult_phaseamultiplier_out10_Madd_cy(81),
      LI => Mmult_phaseamultiplier_out10_Madd_lut(82),
      O => phaseamultiplier_out1(82)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_41_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_0,
      I1 => Mmult_phasebmultiplier_out1_submult_0_41,
      O => Mmult_phasebmultiplier_out10_Madd_lut(41)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_41_Q : MUXCY
    port map (
      CI => N0,
      DI => Mmult_phasebmultiplier_out1_submult_1_0,
      S => Mmult_phasebmultiplier_out10_Madd_lut(41),
      O => Mmult_phasebmultiplier_out10_Madd_cy(41)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_41_Q : XORCY
    port map (
      CI => N0,
      LI => Mmult_phasebmultiplier_out10_Madd_lut(41),
      O => phasebmultiplier_out1(41)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_42_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_1,
      I1 => Mmult_phasebmultiplier_out1_submult_0_42,
      O => Mmult_phasebmultiplier_out10_Madd_lut(42)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_42_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(41),
      DI => Mmult_phasebmultiplier_out1_submult_1_1,
      S => Mmult_phasebmultiplier_out10_Madd_lut(42),
      O => Mmult_phasebmultiplier_out10_Madd_cy(42)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_42_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(41),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(42),
      O => phasebmultiplier_out1(42)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_43_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_2,
      I1 => Mmult_phasebmultiplier_out1_submult_0_43,
      O => Mmult_phasebmultiplier_out10_Madd_lut(43)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_43_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(42),
      DI => Mmult_phasebmultiplier_out1_submult_1_2,
      S => Mmult_phasebmultiplier_out10_Madd_lut(43),
      O => Mmult_phasebmultiplier_out10_Madd_cy(43)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_43_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(42),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(43),
      O => phasebmultiplier_out1(43)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_44_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_3,
      I1 => Mmult_phasebmultiplier_out1_submult_0_44,
      O => Mmult_phasebmultiplier_out10_Madd_lut(44)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_44_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(43),
      DI => Mmult_phasebmultiplier_out1_submult_1_3,
      S => Mmult_phasebmultiplier_out10_Madd_lut(44),
      O => Mmult_phasebmultiplier_out10_Madd_cy(44)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_44_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(43),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(44),
      O => phasebmultiplier_out1(44)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_45_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_4,
      I1 => Mmult_phasebmultiplier_out1_submult_0_45,
      O => Mmult_phasebmultiplier_out10_Madd_lut(45)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_45_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(44),
      DI => Mmult_phasebmultiplier_out1_submult_1_4,
      S => Mmult_phasebmultiplier_out10_Madd_lut(45),
      O => Mmult_phasebmultiplier_out10_Madd_cy(45)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_45_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(44),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(45),
      O => phasebmultiplier_out1(45)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_46_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_5,
      I1 => Mmult_phasebmultiplier_out1_submult_0_46,
      O => Mmult_phasebmultiplier_out10_Madd_lut(46)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_46_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(45),
      DI => Mmult_phasebmultiplier_out1_submult_1_5,
      S => Mmult_phasebmultiplier_out10_Madd_lut(46),
      O => Mmult_phasebmultiplier_out10_Madd_cy(46)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_46_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(45),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(46),
      O => phasebmultiplier_out1(46)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_47_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_6,
      I1 => Mmult_phasebmultiplier_out1_submult_0_47,
      O => Mmult_phasebmultiplier_out10_Madd_lut(47)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_47_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(46),
      DI => Mmult_phasebmultiplier_out1_submult_1_6,
      S => Mmult_phasebmultiplier_out10_Madd_lut(47),
      O => Mmult_phasebmultiplier_out10_Madd_cy(47)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_47_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(46),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(47),
      O => phasebmultiplier_out1(47)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_48_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_7,
      I1 => Mmult_phasebmultiplier_out1_submult_0_48,
      O => Mmult_phasebmultiplier_out10_Madd_lut(48)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_48_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(47),
      DI => Mmult_phasebmultiplier_out1_submult_1_7,
      S => Mmult_phasebmultiplier_out10_Madd_lut(48),
      O => Mmult_phasebmultiplier_out10_Madd_cy(48)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_48_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(47),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(48),
      O => phasebmultiplier_out1(48)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_49_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_8,
      I1 => Mmult_phasebmultiplier_out1_submult_0_49,
      O => Mmult_phasebmultiplier_out10_Madd_lut(49)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_49_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(48),
      DI => Mmult_phasebmultiplier_out1_submult_1_8,
      S => Mmult_phasebmultiplier_out10_Madd_lut(49),
      O => Mmult_phasebmultiplier_out10_Madd_cy(49)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_49_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(48),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(49),
      O => phasebmultiplier_out1(49)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_50_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_9,
      I1 => Mmult_phasebmultiplier_out1_submult_0_50,
      O => Mmult_phasebmultiplier_out10_Madd_lut(50)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_50_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(49),
      DI => Mmult_phasebmultiplier_out1_submult_1_9,
      S => Mmult_phasebmultiplier_out10_Madd_lut(50),
      O => Mmult_phasebmultiplier_out10_Madd_cy(50)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_50_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(49),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(50),
      O => phasebmultiplier_out1(50)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_51_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_10,
      I1 => Mmult_phasebmultiplier_out1_submult_0_51,
      O => Mmult_phasebmultiplier_out10_Madd_lut(51)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_51_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(50),
      DI => Mmult_phasebmultiplier_out1_submult_1_10,
      S => Mmult_phasebmultiplier_out10_Madd_lut(51),
      O => Mmult_phasebmultiplier_out10_Madd_cy(51)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_51_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(50),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(51),
      O => phasebmultiplier_out1(51)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_52_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_11,
      I1 => Mmult_phasebmultiplier_out1_submult_0_52,
      O => Mmult_phasebmultiplier_out10_Madd_lut(52)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_52_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(51),
      DI => Mmult_phasebmultiplier_out1_submult_1_11,
      S => Mmult_phasebmultiplier_out10_Madd_lut(52),
      O => Mmult_phasebmultiplier_out10_Madd_cy(52)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_52_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(51),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(52),
      O => phasebmultiplier_out1(52)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_53_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_12,
      I1 => Mmult_phasebmultiplier_out1_submult_0_53,
      O => Mmult_phasebmultiplier_out10_Madd_lut(53)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_53_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(52),
      DI => Mmult_phasebmultiplier_out1_submult_1_12,
      S => Mmult_phasebmultiplier_out10_Madd_lut(53),
      O => Mmult_phasebmultiplier_out10_Madd_cy(53)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_53_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(52),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(53),
      O => phasebmultiplier_out1(53)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_54_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_13,
      I1 => Mmult_phasebmultiplier_out1_submult_0_54,
      O => Mmult_phasebmultiplier_out10_Madd_lut(54)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_54_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(53),
      DI => Mmult_phasebmultiplier_out1_submult_1_13,
      S => Mmult_phasebmultiplier_out10_Madd_lut(54),
      O => Mmult_phasebmultiplier_out10_Madd_cy(54)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_54_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(53),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(54),
      O => phasebmultiplier_out1(54)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_55_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_14,
      I1 => Mmult_phasebmultiplier_out1_submult_0_55,
      O => Mmult_phasebmultiplier_out10_Madd_lut(55)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_55_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(54),
      DI => Mmult_phasebmultiplier_out1_submult_1_14,
      S => Mmult_phasebmultiplier_out10_Madd_lut(55),
      O => Mmult_phasebmultiplier_out10_Madd_cy(55)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_55_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(54),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(55),
      O => phasebmultiplier_out1(55)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_56_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_15,
      I1 => Mmult_phasebmultiplier_out1_submult_0_56,
      O => Mmult_phasebmultiplier_out10_Madd_lut(56)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_56_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(55),
      DI => Mmult_phasebmultiplier_out1_submult_1_15,
      S => Mmult_phasebmultiplier_out10_Madd_lut(56),
      O => Mmult_phasebmultiplier_out10_Madd_cy(56)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_56_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(55),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(56),
      O => phasebmultiplier_out1(56)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_57_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_16,
      I1 => Mmult_phasebmultiplier_out1_submult_0_57,
      O => Mmult_phasebmultiplier_out10_Madd_lut(57)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_57_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(56),
      DI => Mmult_phasebmultiplier_out1_submult_1_16,
      S => Mmult_phasebmultiplier_out10_Madd_lut(57),
      O => Mmult_phasebmultiplier_out10_Madd_cy(57)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_57_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(56),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(57),
      O => phasebmultiplier_out1(57)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_58_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_17,
      I1 => Mmult_phasebmultiplier_out1_submult_0_58,
      O => Mmult_phasebmultiplier_out10_Madd_lut(58)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_58_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(57),
      DI => Mmult_phasebmultiplier_out1_submult_1_17,
      S => Mmult_phasebmultiplier_out10_Madd_lut(58),
      O => Mmult_phasebmultiplier_out10_Madd_cy(58)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_58_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(57),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(58),
      O => phasebmultiplier_out1(58)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_59_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_18,
      I1 => Mmult_phasebmultiplier_out1_submult_0_59,
      O => Mmult_phasebmultiplier_out10_Madd_lut(59)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_59_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(58),
      DI => Mmult_phasebmultiplier_out1_submult_1_18,
      S => Mmult_phasebmultiplier_out10_Madd_lut(59),
      O => Mmult_phasebmultiplier_out10_Madd_cy(59)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_59_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(58),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(59),
      O => phasebmultiplier_out1(59)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_60_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_19,
      I1 => Mmult_phasebmultiplier_out1_submult_0_60,
      O => Mmult_phasebmultiplier_out10_Madd_lut(60)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_60_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(59),
      DI => Mmult_phasebmultiplier_out1_submult_1_19,
      S => Mmult_phasebmultiplier_out10_Madd_lut(60),
      O => Mmult_phasebmultiplier_out10_Madd_cy(60)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_60_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(59),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(60),
      O => phasebmultiplier_out1(60)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_61_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_20,
      I1 => Mmult_phasebmultiplier_out1_submult_0_61,
      O => Mmult_phasebmultiplier_out10_Madd_lut(61)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_61_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(60),
      DI => Mmult_phasebmultiplier_out1_submult_1_20,
      S => Mmult_phasebmultiplier_out10_Madd_lut(61),
      O => Mmult_phasebmultiplier_out10_Madd_cy(61)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_61_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(60),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(61),
      O => phasebmultiplier_out1(61)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_62_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_21,
      I1 => Mmult_phasebmultiplier_out1_submult_0_62,
      O => Mmult_phasebmultiplier_out10_Madd_lut(62)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_62_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(61),
      DI => Mmult_phasebmultiplier_out1_submult_1_21,
      S => Mmult_phasebmultiplier_out10_Madd_lut(62),
      O => Mmult_phasebmultiplier_out10_Madd_cy(62)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_62_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(61),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(62),
      O => phasebmultiplier_out1(62)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_63_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_22,
      I1 => Mmult_phasebmultiplier_out1_submult_0_63,
      O => Mmult_phasebmultiplier_out10_Madd_lut(63)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_63_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(62),
      DI => Mmult_phasebmultiplier_out1_submult_1_22,
      S => Mmult_phasebmultiplier_out10_Madd_lut(63),
      O => Mmult_phasebmultiplier_out10_Madd_cy(63)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_63_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(62),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(63),
      O => phasebmultiplier_out1(63)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_64_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_23,
      I1 => Mmult_phasebmultiplier_out1_submult_0_64,
      O => Mmult_phasebmultiplier_out10_Madd_lut(64)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_64_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(63),
      DI => Mmult_phasebmultiplier_out1_submult_1_23,
      S => Mmult_phasebmultiplier_out10_Madd_lut(64),
      O => Mmult_phasebmultiplier_out10_Madd_cy(64)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_64_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(63),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(64),
      O => phasebmultiplier_out1(64)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_65_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_24,
      I1 => Mmult_phasebmultiplier_out1_submult_0_65,
      O => Mmult_phasebmultiplier_out10_Madd_lut(65)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_65_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(64),
      DI => Mmult_phasebmultiplier_out1_submult_1_24,
      S => Mmult_phasebmultiplier_out10_Madd_lut(65),
      O => Mmult_phasebmultiplier_out10_Madd_cy(65)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_65_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(64),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(65),
      O => phasebmultiplier_out1(65)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_66_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_25,
      I1 => Mmult_phasebmultiplier_out1_submult_0_66,
      O => Mmult_phasebmultiplier_out10_Madd_lut(66)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_66_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(65),
      DI => Mmult_phasebmultiplier_out1_submult_1_25,
      S => Mmult_phasebmultiplier_out10_Madd_lut(66),
      O => Mmult_phasebmultiplier_out10_Madd_cy(66)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_66_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(65),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(66),
      O => phasebmultiplier_out1(66)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_67_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_26,
      I1 => Mmult_phasebmultiplier_out1_submult_0_67,
      O => Mmult_phasebmultiplier_out10_Madd_lut(67)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_67_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(66),
      DI => Mmult_phasebmultiplier_out1_submult_1_26,
      S => Mmult_phasebmultiplier_out10_Madd_lut(67),
      O => Mmult_phasebmultiplier_out10_Madd_cy(67)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_67_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(66),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(67),
      O => phasebmultiplier_out1(67)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_68_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_27,
      I1 => Mmult_phasebmultiplier_out1_submult_0_68,
      O => Mmult_phasebmultiplier_out10_Madd_lut(68)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_68_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(67),
      DI => Mmult_phasebmultiplier_out1_submult_1_27,
      S => Mmult_phasebmultiplier_out10_Madd_lut(68),
      O => Mmult_phasebmultiplier_out10_Madd_cy(68)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_68_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(67),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(68),
      O => phasebmultiplier_out1(68)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_69_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_28,
      I1 => Mmult_phasebmultiplier_out1_submult_0_69,
      O => Mmult_phasebmultiplier_out10_Madd_lut(69)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_69_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(68),
      DI => Mmult_phasebmultiplier_out1_submult_1_28,
      S => Mmult_phasebmultiplier_out10_Madd_lut(69),
      O => Mmult_phasebmultiplier_out10_Madd_cy(69)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_69_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(68),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(69),
      O => phasebmultiplier_out1(69)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_70_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_29,
      I1 => Mmult_phasebmultiplier_out1_submult_0_70,
      O => Mmult_phasebmultiplier_out10_Madd_lut(70)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_70_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(69),
      DI => Mmult_phasebmultiplier_out1_submult_1_29,
      S => Mmult_phasebmultiplier_out10_Madd_lut(70),
      O => Mmult_phasebmultiplier_out10_Madd_cy(70)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_70_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(69),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(70),
      O => phasebmultiplier_out1(70)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_71_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_30,
      I1 => Mmult_phasebmultiplier_out1_submult_0_71,
      O => Mmult_phasebmultiplier_out10_Madd_lut(71)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_71_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(70),
      DI => Mmult_phasebmultiplier_out1_submult_1_30,
      S => Mmult_phasebmultiplier_out10_Madd_lut(71),
      O => Mmult_phasebmultiplier_out10_Madd_cy(71)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_71_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(70),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(71),
      O => phasebmultiplier_out1(71)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_72_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_31,
      I1 => Mmult_phasebmultiplier_out1_submult_0_72,
      O => Mmult_phasebmultiplier_out10_Madd_lut(72)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_72_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(71),
      DI => Mmult_phasebmultiplier_out1_submult_1_31,
      S => Mmult_phasebmultiplier_out10_Madd_lut(72),
      O => Mmult_phasebmultiplier_out10_Madd_cy(72)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_72_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(71),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(72),
      O => phasebmultiplier_out1(72)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_73_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_32,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(73)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_73_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(72),
      DI => Mmult_phasebmultiplier_out1_submult_1_32,
      S => Mmult_phasebmultiplier_out10_Madd_lut(73),
      O => Mmult_phasebmultiplier_out10_Madd_cy(73)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_73_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(72),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(73),
      O => phasebmultiplier_out1(73)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_74_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_33,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(74)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_74_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(73),
      DI => Mmult_phasebmultiplier_out1_submult_1_33,
      S => Mmult_phasebmultiplier_out10_Madd_lut(74),
      O => Mmult_phasebmultiplier_out10_Madd_cy(74)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_74_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(73),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(74),
      O => phasebmultiplier_out1(74)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_75_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_34,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(75)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_75_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(74),
      DI => Mmult_phasebmultiplier_out1_submult_1_34,
      S => Mmult_phasebmultiplier_out10_Madd_lut(75),
      O => Mmult_phasebmultiplier_out10_Madd_cy(75)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_75_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(74),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(75),
      O => phasebmultiplier_out1(75)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_76_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_35,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(76)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_76_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(75),
      DI => Mmult_phasebmultiplier_out1_submult_1_35,
      S => Mmult_phasebmultiplier_out10_Madd_lut(76),
      O => Mmult_phasebmultiplier_out10_Madd_cy(76)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_76_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(75),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(76),
      O => phasebmultiplier_out1(76)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_77_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_36,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(77)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_77_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(76),
      DI => Mmult_phasebmultiplier_out1_submult_1_36,
      S => Mmult_phasebmultiplier_out10_Madd_lut(77),
      O => Mmult_phasebmultiplier_out10_Madd_cy(77)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_77_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(76),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(77),
      O => phasebmultiplier_out1(77)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_78_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_37,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(78)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_78_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(77),
      DI => Mmult_phasebmultiplier_out1_submult_1_37,
      S => Mmult_phasebmultiplier_out10_Madd_lut(78),
      O => Mmult_phasebmultiplier_out10_Madd_cy(78)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_78_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(77),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(78),
      O => phasebmultiplier_out1(78)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_79_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_38,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(79)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_79_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(78),
      DI => Mmult_phasebmultiplier_out1_submult_1_38,
      S => Mmult_phasebmultiplier_out10_Madd_lut(79),
      O => Mmult_phasebmultiplier_out10_Madd_cy(79)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_79_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(78),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(79),
      O => phasebmultiplier_out1(79)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_80_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_39,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(80)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_80_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(79),
      DI => Mmult_phasebmultiplier_out1_submult_1_39,
      S => Mmult_phasebmultiplier_out10_Madd_lut(80),
      O => Mmult_phasebmultiplier_out10_Madd_cy(80)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_80_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(79),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(80),
      O => phasebmultiplier_out1(80)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_81_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_40,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(81)
    );
  Mmult_phasebmultiplier_out10_Madd_cy_81_Q : MUXCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(80),
      DI => Mmult_phasebmultiplier_out1_submult_1_40,
      S => Mmult_phasebmultiplier_out10_Madd_lut(81),
      O => Mmult_phasebmultiplier_out10_Madd_cy(81)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_81_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(80),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(81),
      O => phasebmultiplier_out1(81)
    );
  Mmult_phasebmultiplier_out10_Madd_lut_82_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasebmultiplier_out1_submult_1_41,
      I1 => Mmult_phasebmultiplier_out1_submult_0_73,
      O => Mmult_phasebmultiplier_out10_Madd_lut(82)
    );
  Mmult_phasebmultiplier_out10_Madd_xor_82_Q : XORCY
    port map (
      CI => Mmult_phasebmultiplier_out10_Madd_cy(81),
      LI => Mmult_phasebmultiplier_out10_Madd_lut(82),
      O => phasebmultiplier_out1(82)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_41_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_0,
      I1 => Mmult_phasecmultiplier_out1_submult_0_41,
      O => Mmult_phasecmultiplier_out10_Madd_lut(41)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_41_Q : MUXCY
    port map (
      CI => N0,
      DI => Mmult_phasecmultiplier_out1_submult_1_0,
      S => Mmult_phasecmultiplier_out10_Madd_lut(41),
      O => Mmult_phasecmultiplier_out10_Madd_cy(41)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_41_Q : XORCY
    port map (
      CI => N0,
      LI => Mmult_phasecmultiplier_out10_Madd_lut(41),
      O => phasecmultiplier_out1(41)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_42_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_1,
      I1 => Mmult_phasecmultiplier_out1_submult_0_42,
      O => Mmult_phasecmultiplier_out10_Madd_lut(42)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_42_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(41),
      DI => Mmult_phasecmultiplier_out1_submult_1_1,
      S => Mmult_phasecmultiplier_out10_Madd_lut(42),
      O => Mmult_phasecmultiplier_out10_Madd_cy(42)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_42_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(41),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(42),
      O => phasecmultiplier_out1(42)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_43_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_2,
      I1 => Mmult_phasecmultiplier_out1_submult_0_43,
      O => Mmult_phasecmultiplier_out10_Madd_lut(43)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_43_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(42),
      DI => Mmult_phasecmultiplier_out1_submult_1_2,
      S => Mmult_phasecmultiplier_out10_Madd_lut(43),
      O => Mmult_phasecmultiplier_out10_Madd_cy(43)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_43_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(42),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(43),
      O => phasecmultiplier_out1(43)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_44_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_3,
      I1 => Mmult_phasecmultiplier_out1_submult_0_44,
      O => Mmult_phasecmultiplier_out10_Madd_lut(44)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_44_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(43),
      DI => Mmult_phasecmultiplier_out1_submult_1_3,
      S => Mmult_phasecmultiplier_out10_Madd_lut(44),
      O => Mmult_phasecmultiplier_out10_Madd_cy(44)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_44_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(43),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(44),
      O => phasecmultiplier_out1(44)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_45_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_4,
      I1 => Mmult_phasecmultiplier_out1_submult_0_45,
      O => Mmult_phasecmultiplier_out10_Madd_lut(45)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_45_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(44),
      DI => Mmult_phasecmultiplier_out1_submult_1_4,
      S => Mmult_phasecmultiplier_out10_Madd_lut(45),
      O => Mmult_phasecmultiplier_out10_Madd_cy(45)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_45_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(44),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(45),
      O => phasecmultiplier_out1(45)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_46_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_5,
      I1 => Mmult_phasecmultiplier_out1_submult_0_46,
      O => Mmult_phasecmultiplier_out10_Madd_lut(46)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_46_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(45),
      DI => Mmult_phasecmultiplier_out1_submult_1_5,
      S => Mmult_phasecmultiplier_out10_Madd_lut(46),
      O => Mmult_phasecmultiplier_out10_Madd_cy(46)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_46_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(45),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(46),
      O => phasecmultiplier_out1(46)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_47_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_6,
      I1 => Mmult_phasecmultiplier_out1_submult_0_47,
      O => Mmult_phasecmultiplier_out10_Madd_lut(47)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_47_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(46),
      DI => Mmult_phasecmultiplier_out1_submult_1_6,
      S => Mmult_phasecmultiplier_out10_Madd_lut(47),
      O => Mmult_phasecmultiplier_out10_Madd_cy(47)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_47_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(46),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(47),
      O => phasecmultiplier_out1(47)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_48_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_7,
      I1 => Mmult_phasecmultiplier_out1_submult_0_48,
      O => Mmult_phasecmultiplier_out10_Madd_lut(48)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_48_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(47),
      DI => Mmult_phasecmultiplier_out1_submult_1_7,
      S => Mmult_phasecmultiplier_out10_Madd_lut(48),
      O => Mmult_phasecmultiplier_out10_Madd_cy(48)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_48_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(47),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(48),
      O => phasecmultiplier_out1(48)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_49_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_8,
      I1 => Mmult_phasecmultiplier_out1_submult_0_49,
      O => Mmult_phasecmultiplier_out10_Madd_lut(49)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_49_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(48),
      DI => Mmult_phasecmultiplier_out1_submult_1_8,
      S => Mmult_phasecmultiplier_out10_Madd_lut(49),
      O => Mmult_phasecmultiplier_out10_Madd_cy(49)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_49_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(48),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(49),
      O => phasecmultiplier_out1(49)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_50_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_9,
      I1 => Mmult_phasecmultiplier_out1_submult_0_50,
      O => Mmult_phasecmultiplier_out10_Madd_lut(50)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_50_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(49),
      DI => Mmult_phasecmultiplier_out1_submult_1_9,
      S => Mmult_phasecmultiplier_out10_Madd_lut(50),
      O => Mmult_phasecmultiplier_out10_Madd_cy(50)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_50_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(49),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(50),
      O => phasecmultiplier_out1(50)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_51_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_10,
      I1 => Mmult_phasecmultiplier_out1_submult_0_51,
      O => Mmult_phasecmultiplier_out10_Madd_lut(51)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_51_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(50),
      DI => Mmult_phasecmultiplier_out1_submult_1_10,
      S => Mmult_phasecmultiplier_out10_Madd_lut(51),
      O => Mmult_phasecmultiplier_out10_Madd_cy(51)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_51_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(50),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(51),
      O => phasecmultiplier_out1(51)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_52_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_11,
      I1 => Mmult_phasecmultiplier_out1_submult_0_52,
      O => Mmult_phasecmultiplier_out10_Madd_lut(52)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_52_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(51),
      DI => Mmult_phasecmultiplier_out1_submult_1_11,
      S => Mmult_phasecmultiplier_out10_Madd_lut(52),
      O => Mmult_phasecmultiplier_out10_Madd_cy(52)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_52_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(51),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(52),
      O => phasecmultiplier_out1(52)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_53_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_12,
      I1 => Mmult_phasecmultiplier_out1_submult_0_53,
      O => Mmult_phasecmultiplier_out10_Madd_lut(53)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_53_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(52),
      DI => Mmult_phasecmultiplier_out1_submult_1_12,
      S => Mmult_phasecmultiplier_out10_Madd_lut(53),
      O => Mmult_phasecmultiplier_out10_Madd_cy(53)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_53_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(52),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(53),
      O => phasecmultiplier_out1(53)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_54_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_13,
      I1 => Mmult_phasecmultiplier_out1_submult_0_54,
      O => Mmult_phasecmultiplier_out10_Madd_lut(54)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_54_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(53),
      DI => Mmult_phasecmultiplier_out1_submult_1_13,
      S => Mmult_phasecmultiplier_out10_Madd_lut(54),
      O => Mmult_phasecmultiplier_out10_Madd_cy(54)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_54_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(53),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(54),
      O => phasecmultiplier_out1(54)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_55_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_14,
      I1 => Mmult_phasecmultiplier_out1_submult_0_55,
      O => Mmult_phasecmultiplier_out10_Madd_lut(55)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_55_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(54),
      DI => Mmult_phasecmultiplier_out1_submult_1_14,
      S => Mmult_phasecmultiplier_out10_Madd_lut(55),
      O => Mmult_phasecmultiplier_out10_Madd_cy(55)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_55_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(54),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(55),
      O => phasecmultiplier_out1(55)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_56_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_15,
      I1 => Mmult_phasecmultiplier_out1_submult_0_56,
      O => Mmult_phasecmultiplier_out10_Madd_lut(56)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_56_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(55),
      DI => Mmult_phasecmultiplier_out1_submult_1_15,
      S => Mmult_phasecmultiplier_out10_Madd_lut(56),
      O => Mmult_phasecmultiplier_out10_Madd_cy(56)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_56_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(55),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(56),
      O => phasecmultiplier_out1(56)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_57_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_16,
      I1 => Mmult_phasecmultiplier_out1_submult_0_57,
      O => Mmult_phasecmultiplier_out10_Madd_lut(57)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_57_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(56),
      DI => Mmult_phasecmultiplier_out1_submult_1_16,
      S => Mmult_phasecmultiplier_out10_Madd_lut(57),
      O => Mmult_phasecmultiplier_out10_Madd_cy(57)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_57_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(56),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(57),
      O => phasecmultiplier_out1(57)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_58_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_17,
      I1 => Mmult_phasecmultiplier_out1_submult_0_58,
      O => Mmult_phasecmultiplier_out10_Madd_lut(58)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_58_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(57),
      DI => Mmult_phasecmultiplier_out1_submult_1_17,
      S => Mmult_phasecmultiplier_out10_Madd_lut(58),
      O => Mmult_phasecmultiplier_out10_Madd_cy(58)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_58_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(57),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(58),
      O => phasecmultiplier_out1(58)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_59_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_18,
      I1 => Mmult_phasecmultiplier_out1_submult_0_59,
      O => Mmult_phasecmultiplier_out10_Madd_lut(59)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_59_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(58),
      DI => Mmult_phasecmultiplier_out1_submult_1_18,
      S => Mmult_phasecmultiplier_out10_Madd_lut(59),
      O => Mmult_phasecmultiplier_out10_Madd_cy(59)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_59_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(58),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(59),
      O => phasecmultiplier_out1(59)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_60_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_19,
      I1 => Mmult_phasecmultiplier_out1_submult_0_60,
      O => Mmult_phasecmultiplier_out10_Madd_lut(60)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_60_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(59),
      DI => Mmult_phasecmultiplier_out1_submult_1_19,
      S => Mmult_phasecmultiplier_out10_Madd_lut(60),
      O => Mmult_phasecmultiplier_out10_Madd_cy(60)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_60_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(59),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(60),
      O => phasecmultiplier_out1(60)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_61_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_20,
      I1 => Mmult_phasecmultiplier_out1_submult_0_61,
      O => Mmult_phasecmultiplier_out10_Madd_lut(61)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_61_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(60),
      DI => Mmult_phasecmultiplier_out1_submult_1_20,
      S => Mmult_phasecmultiplier_out10_Madd_lut(61),
      O => Mmult_phasecmultiplier_out10_Madd_cy(61)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_61_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(60),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(61),
      O => phasecmultiplier_out1(61)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_62_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_21,
      I1 => Mmult_phasecmultiplier_out1_submult_0_62,
      O => Mmult_phasecmultiplier_out10_Madd_lut(62)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_62_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(61),
      DI => Mmult_phasecmultiplier_out1_submult_1_21,
      S => Mmult_phasecmultiplier_out10_Madd_lut(62),
      O => Mmult_phasecmultiplier_out10_Madd_cy(62)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_62_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(61),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(62),
      O => phasecmultiplier_out1(62)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_63_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_22,
      I1 => Mmult_phasecmultiplier_out1_submult_0_63,
      O => Mmult_phasecmultiplier_out10_Madd_lut(63)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_63_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(62),
      DI => Mmult_phasecmultiplier_out1_submult_1_22,
      S => Mmult_phasecmultiplier_out10_Madd_lut(63),
      O => Mmult_phasecmultiplier_out10_Madd_cy(63)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_63_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(62),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(63),
      O => phasecmultiplier_out1(63)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_64_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_23,
      I1 => Mmult_phasecmultiplier_out1_submult_0_64,
      O => Mmult_phasecmultiplier_out10_Madd_lut(64)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_64_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(63),
      DI => Mmult_phasecmultiplier_out1_submult_1_23,
      S => Mmult_phasecmultiplier_out10_Madd_lut(64),
      O => Mmult_phasecmultiplier_out10_Madd_cy(64)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_64_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(63),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(64),
      O => phasecmultiplier_out1(64)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_65_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_24,
      I1 => Mmult_phasecmultiplier_out1_submult_0_65,
      O => Mmult_phasecmultiplier_out10_Madd_lut(65)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_65_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(64),
      DI => Mmult_phasecmultiplier_out1_submult_1_24,
      S => Mmult_phasecmultiplier_out10_Madd_lut(65),
      O => Mmult_phasecmultiplier_out10_Madd_cy(65)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_65_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(64),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(65),
      O => phasecmultiplier_out1(65)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_66_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_25,
      I1 => Mmult_phasecmultiplier_out1_submult_0_66,
      O => Mmult_phasecmultiplier_out10_Madd_lut(66)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_66_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(65),
      DI => Mmult_phasecmultiplier_out1_submult_1_25,
      S => Mmult_phasecmultiplier_out10_Madd_lut(66),
      O => Mmult_phasecmultiplier_out10_Madd_cy(66)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_66_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(65),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(66),
      O => phasecmultiplier_out1(66)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_67_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_26,
      I1 => Mmult_phasecmultiplier_out1_submult_0_67,
      O => Mmult_phasecmultiplier_out10_Madd_lut(67)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_67_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(66),
      DI => Mmult_phasecmultiplier_out1_submult_1_26,
      S => Mmult_phasecmultiplier_out10_Madd_lut(67),
      O => Mmult_phasecmultiplier_out10_Madd_cy(67)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_67_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(66),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(67),
      O => phasecmultiplier_out1(67)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_68_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_27,
      I1 => Mmult_phasecmultiplier_out1_submult_0_68,
      O => Mmult_phasecmultiplier_out10_Madd_lut(68)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_68_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(67),
      DI => Mmult_phasecmultiplier_out1_submult_1_27,
      S => Mmult_phasecmultiplier_out10_Madd_lut(68),
      O => Mmult_phasecmultiplier_out10_Madd_cy(68)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_68_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(67),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(68),
      O => phasecmultiplier_out1(68)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_69_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_28,
      I1 => Mmult_phasecmultiplier_out1_submult_0_69,
      O => Mmult_phasecmultiplier_out10_Madd_lut(69)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_69_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(68),
      DI => Mmult_phasecmultiplier_out1_submult_1_28,
      S => Mmult_phasecmultiplier_out10_Madd_lut(69),
      O => Mmult_phasecmultiplier_out10_Madd_cy(69)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_69_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(68),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(69),
      O => phasecmultiplier_out1(69)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_70_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_29,
      I1 => Mmult_phasecmultiplier_out1_submult_0_70,
      O => Mmult_phasecmultiplier_out10_Madd_lut(70)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_70_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(69),
      DI => Mmult_phasecmultiplier_out1_submult_1_29,
      S => Mmult_phasecmultiplier_out10_Madd_lut(70),
      O => Mmult_phasecmultiplier_out10_Madd_cy(70)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_70_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(69),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(70),
      O => phasecmultiplier_out1(70)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_71_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_30,
      I1 => Mmult_phasecmultiplier_out1_submult_0_71,
      O => Mmult_phasecmultiplier_out10_Madd_lut(71)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_71_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(70),
      DI => Mmult_phasecmultiplier_out1_submult_1_30,
      S => Mmult_phasecmultiplier_out10_Madd_lut(71),
      O => Mmult_phasecmultiplier_out10_Madd_cy(71)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_71_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(70),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(71),
      O => phasecmultiplier_out1(71)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_72_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_31,
      I1 => Mmult_phasecmultiplier_out1_submult_0_72,
      O => Mmult_phasecmultiplier_out10_Madd_lut(72)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_72_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(71),
      DI => Mmult_phasecmultiplier_out1_submult_1_31,
      S => Mmult_phasecmultiplier_out10_Madd_lut(72),
      O => Mmult_phasecmultiplier_out10_Madd_cy(72)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_72_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(71),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(72),
      O => phasecmultiplier_out1(72)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_73_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_32,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(73)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_73_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(72),
      DI => Mmult_phasecmultiplier_out1_submult_1_32,
      S => Mmult_phasecmultiplier_out10_Madd_lut(73),
      O => Mmult_phasecmultiplier_out10_Madd_cy(73)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_73_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(72),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(73),
      O => phasecmultiplier_out1(73)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_74_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_33,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(74)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_74_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(73),
      DI => Mmult_phasecmultiplier_out1_submult_1_33,
      S => Mmult_phasecmultiplier_out10_Madd_lut(74),
      O => Mmult_phasecmultiplier_out10_Madd_cy(74)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_74_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(73),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(74),
      O => phasecmultiplier_out1(74)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_75_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_34,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(75)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_75_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(74),
      DI => Mmult_phasecmultiplier_out1_submult_1_34,
      S => Mmult_phasecmultiplier_out10_Madd_lut(75),
      O => Mmult_phasecmultiplier_out10_Madd_cy(75)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_75_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(74),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(75),
      O => phasecmultiplier_out1(75)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_76_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_35,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(76)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_76_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(75),
      DI => Mmult_phasecmultiplier_out1_submult_1_35,
      S => Mmult_phasecmultiplier_out10_Madd_lut(76),
      O => Mmult_phasecmultiplier_out10_Madd_cy(76)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_76_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(75),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(76),
      O => phasecmultiplier_out1(76)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_77_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_36,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(77)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_77_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(76),
      DI => Mmult_phasecmultiplier_out1_submult_1_36,
      S => Mmult_phasecmultiplier_out10_Madd_lut(77),
      O => Mmult_phasecmultiplier_out10_Madd_cy(77)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_77_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(76),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(77),
      O => phasecmultiplier_out1(77)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_78_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_37,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(78)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_78_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(77),
      DI => Mmult_phasecmultiplier_out1_submult_1_37,
      S => Mmult_phasecmultiplier_out10_Madd_lut(78),
      O => Mmult_phasecmultiplier_out10_Madd_cy(78)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_78_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(77),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(78),
      O => phasecmultiplier_out1(78)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_79_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_38,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(79)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_79_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(78),
      DI => Mmult_phasecmultiplier_out1_submult_1_38,
      S => Mmult_phasecmultiplier_out10_Madd_lut(79),
      O => Mmult_phasecmultiplier_out10_Madd_cy(79)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_79_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(78),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(79),
      O => phasecmultiplier_out1(79)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_80_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_39,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(80)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_80_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(79),
      DI => Mmult_phasecmultiplier_out1_submult_1_39,
      S => Mmult_phasecmultiplier_out10_Madd_lut(80),
      O => Mmult_phasecmultiplier_out10_Madd_cy(80)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_80_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(79),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(80),
      O => phasecmultiplier_out1(80)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_81_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_40,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(81)
    );
  Mmult_phasecmultiplier_out10_Madd_cy_81_Q : MUXCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(80),
      DI => Mmult_phasecmultiplier_out1_submult_1_40,
      S => Mmult_phasecmultiplier_out10_Madd_lut(81),
      O => Mmult_phasecmultiplier_out10_Madd_cy(81)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_81_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(80),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(81),
      O => phasecmultiplier_out1(81)
    );
  Mmult_phasecmultiplier_out10_Madd_lut_82_Q : LUT2
    generic map(
      INIT => X"6"
    )
    port map (
      I0 => Mmult_phasecmultiplier_out1_submult_1_41,
      I1 => Mmult_phasecmultiplier_out1_submult_0_73,
      O => Mmult_phasecmultiplier_out10_Madd_lut(82)
    );
  Mmult_phasecmultiplier_out10_Madd_xor_82_Q : XORCY
    port map (
      CI => Mmult_phasecmultiplier_out10_Madd_cy(81),
      LI => Mmult_phasecmultiplier_out10_Madd_lut(82),
      O => phasecmultiplier_out1(82)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_50_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(49),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(50),
      O => u_cosinea_Negate_cast_1(50)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_49_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(48),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(49),
      O => u_cosinea_Negate_cast_1(49)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_49_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(48),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(49),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(49)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_48_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(47),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(48),
      O => u_cosinea_Negate_cast_1(48)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_48_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(47),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(48),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(48)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_47_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(46),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(47),
      O => u_cosinea_Negate_cast_1(47)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_47_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(46),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(47),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(47)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_46_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(45),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(46),
      O => u_cosinea_Negate_cast_1(46)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_46_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(45),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(46),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(46)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_45_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(44),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(45),
      O => u_cosinea_Negate_cast_1(45)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_45_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(44),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(45),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(45)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_44_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(43),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(44),
      O => u_cosinea_Negate_cast_1(44)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_44_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(43),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(44),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(44)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_43_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(42),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(43),
      O => u_cosinea_Negate_cast_1(43)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_43_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(42),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(43),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(43)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_42_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(41),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(42),
      O => u_cosinea_Negate_cast_1(42)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_42_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(41),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(42),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(42)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_41_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(40),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(41),
      O => u_cosinea_Negate_cast_1(41)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_41_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(40),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(41),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(41)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_40_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(39),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(40),
      O => u_cosinea_Negate_cast_1(40)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_40_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(39),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(40),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(40)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_39_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(38),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(39),
      O => u_cosinea_Negate_cast_1(39)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_39_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(38),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(39),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(39)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_38_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(37),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(38),
      O => u_cosinea_Negate_cast_1(38)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_38_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(37),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(38),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(38)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_37_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(36),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(37),
      O => u_cosinea_Negate_cast_1(37)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_37_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(36),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(37),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(37)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_36_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(35),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(36),
      O => u_cosinea_Negate_cast_1(36)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_36_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(35),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(36),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(36)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_35_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(34),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(35),
      O => u_cosinea_Negate_cast_1(35)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_35_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(34),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(35),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(35)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_34_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(33),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(34),
      O => u_cosinea_Negate_cast_1(34)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_34_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(33),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(34),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(34)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_33_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(32),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(33),
      O => u_cosinea_Negate_cast_1(33)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_33_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(32),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(33),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(33)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_32_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(31),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(32),
      O => u_cosinea_Negate_cast_1(32)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_32_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(31),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(32),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(32)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_31_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(30),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(31),
      O => u_cosinea_Negate_cast_1(31)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_31_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(30),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(31),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(31)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_30_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(29),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(30),
      O => u_cosinea_Negate_cast_1(30)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_30_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(29),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(30),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(30)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_29_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(28),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(29),
      O => u_cosinea_Negate_cast_1(29)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_29_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(28),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(29),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(29)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_28_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(27),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(28),
      O => u_cosinea_Negate_cast_1(28)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_28_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(27),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(28),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(28)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_27_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(26),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(27),
      O => u_cosinea_Negate_cast_1(27)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_27_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(26),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(27),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(27)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_26_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(25),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(26),
      O => u_cosinea_Negate_cast_1(26)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_26_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(25),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(26),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(26)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_25_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(24),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(25),
      O => u_cosinea_Negate_cast_1(25)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_25_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(24),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(25),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(25)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_24_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(23),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(24),
      O => u_cosinea_Negate_cast_1(24)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_24_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(23),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(24),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(24)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_23_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(22),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(23),
      O => u_cosinea_Negate_cast_1(23)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_23_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(22),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(23),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(23)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_22_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(21),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(22),
      O => u_cosinea_Negate_cast_1(22)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_22_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(21),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(22),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(22)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_21_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(20),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(21),
      O => u_cosinea_Negate_cast_1(21)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_21_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(20),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(21),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(21)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_20_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(19),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(20),
      O => u_cosinea_Negate_cast_1(20)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_20_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(19),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(20),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(20)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_19_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(18),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(19),
      O => u_cosinea_Negate_cast_1(19)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_19_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(18),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(19),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(19)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_18_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(17),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(18),
      O => u_cosinea_Negate_cast_1(18)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_18_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(17),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(18),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(18)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_17_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(16),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(17),
      O => u_cosinea_Negate_cast_1(17)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_17_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(16),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(17),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(17)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_16_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(15),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(16),
      O => u_cosinea_Negate_cast_1(16)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_16_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(15),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(16),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(16)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_15_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(14),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(15),
      O => u_cosinea_Negate_cast_1(15)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_15_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(14),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(15),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(15)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_14_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(13),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(14),
      O => u_cosinea_Negate_cast_1(14)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_14_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(13),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(14),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(14)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_13_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(12),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(13),
      O => u_cosinea_Negate_cast_1(13)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_13_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(12),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(13),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(13)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_12_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(11),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(12),
      O => u_cosinea_Negate_cast_1(12)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_12_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(11),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(12),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(12)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_11_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(10),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(11),
      O => u_cosinea_Negate_cast_1(11)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_11_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(10),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(11),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(11)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_10_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(9),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(10),
      O => u_cosinea_Negate_cast_1(10)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_10_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(9),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(10),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(10)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_9_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(8),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(9),
      O => u_cosinea_Negate_cast_1(9)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_9_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(8),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(9),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(9)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_8_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(7),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(8),
      O => u_cosinea_Negate_cast_1(8)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_8_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(7),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(8),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(8)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_7_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(6),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(7),
      O => u_cosinea_Negate_cast_1(7)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_7_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(6),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(7),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(7)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_6_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(5),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(6),
      O => u_cosinea_Negate_cast_1(6)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_6_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(5),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(6),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(6)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_5_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(4),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(5),
      O => u_cosinea_Negate_cast_1(5)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_5_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(4),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(5),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(5)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_4_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(3),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(4),
      O => u_cosinea_Negate_cast_1(4)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_4_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(3),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(4),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(4)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_3_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(2),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(3),
      O => u_cosinea_Negate_cast_1(3)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_3_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(2),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(3),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(3)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_2_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(1),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(2),
      O => u_cosinea_Negate_cast_1(2)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_2_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(1),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(2),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(2)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_1_Q : XORCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(0),
      LI => u_cosinea_Madd_Negate_cast_1_not0000(1),
      O => u_cosinea_Negate_cast_1(1)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_1_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_Negate_cast_1_Madd_cy(0),
      DI => N0,
      S => u_cosinea_Madd_Negate_cast_1_not0000(1),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(1)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => u_cosinea_Madd_Negate_cast_1_Madd_cy_0_rt_2810,
      O => u_cosinea_Negate_cast_1(0)
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => u_cosinea_Madd_Negate_cast_1_Madd_cy_0_rt_2810,
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy(0)
    );
  u_cosinea_Madd_p25mA_out1_xor_14_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(13),
      LI => N1,
      O => u_cosinea_p25mA_out1_51_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_13_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(12),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_50_Q,
      O => u_cosinea_Madd_p25mA_out1_cy(13)
    );
  u_cosinea_Madd_p25mA_out1_xor_12_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(11),
      LI => u_cosinea_Madd_p25mA_out1_cy_12_rt_2913,
      O => u_cosinea_p25mA_out1_49_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_12_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(11),
      DI => N1,
      S => u_cosinea_Madd_p25mA_out1_cy_12_rt_2913,
      O => u_cosinea_Madd_p25mA_out1_cy(12)
    );
  u_cosinea_Madd_p25mA_out1_xor_11_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(10),
      LI => u_cosinea_Madd_p25mA_out1_not0000_48_1,
      O => u_cosinea_p25mA_out1_48_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_11_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(10),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_48_1,
      O => u_cosinea_Madd_p25mA_out1_cy(11)
    );
  u_cosinea_Madd_p25mA_out1_xor_10_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(9),
      LI => u_cosinea_Madd_p25mA_out1_not0000_47_1,
      O => u_cosinea_p25mA_out1_47_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_10_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(9),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_47_1,
      O => u_cosinea_Madd_p25mA_out1_cy(10)
    );
  u_cosinea_Madd_p25mA_out1_xor_9_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(8),
      LI => u_cosinea_Madd_p25mA_out1_not0000_46_1,
      O => u_cosinea_p25mA_out1_46_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_9_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(8),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_46_1,
      O => u_cosinea_Madd_p25mA_out1_cy(9)
    );
  u_cosinea_Madd_p25mA_out1_xor_8_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(7),
      LI => u_cosinea_Madd_p25mA_out1_not0000_45_1,
      O => u_cosinea_p25mA_out1_45_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_8_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(7),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_45_1,
      O => u_cosinea_Madd_p25mA_out1_cy(8)
    );
  u_cosinea_Madd_p25mA_out1_xor_7_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(6),
      LI => u_cosinea_Madd_p25mA_out1_not0000_44_1,
      O => u_cosinea_p25mA_out1_44_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_7_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(6),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_44_1,
      O => u_cosinea_Madd_p25mA_out1_cy(7)
    );
  u_cosinea_Madd_p25mA_out1_xor_6_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(5),
      LI => u_cosinea_Madd_p25mA_out1_not0000_43_1,
      O => u_cosinea_p25mA_out1_43_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_6_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(5),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_43_1,
      O => u_cosinea_Madd_p25mA_out1_cy(6)
    );
  u_cosinea_Madd_p25mA_out1_xor_5_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(4),
      LI => u_cosinea_Madd_p25mA_out1_not0000_42_1,
      O => u_cosinea_p25mA_out1_42_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_5_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(4),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_42_1,
      O => u_cosinea_Madd_p25mA_out1_cy(5)
    );
  u_cosinea_Madd_p25mA_out1_xor_4_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(3),
      LI => u_cosinea_Madd_p25mA_out1_not0000_41_1,
      O => u_cosinea_p25mA_out1_41_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_4_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(3),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_41_1,
      O => u_cosinea_Madd_p25mA_out1_cy(4)
    );
  u_cosinea_Madd_p25mA_out1_xor_3_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(2),
      LI => u_cosinea_Madd_p25mA_out1_not0000_40_1,
      O => u_cosinea_p25mA_out1_40_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_3_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p25mA_out1_cy(2),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_40_1,
      O => u_cosinea_Madd_p25mA_out1_cy(3)
    );
  u_cosinea_Madd_p25mA_out1_xor_2_Q : XORCY
    port map (
      CI => N1,
      LI => u_cosinea_Madd_p25mA_out1_not0000_39_Q,
      O => u_cosinea_p25mA_out1_39_Q
    );
  u_cosinea_Madd_p25mA_out1_cy_2_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_39_1,
      O => u_cosinea_Madd_p25mA_out1_cy(2)
    );
  u_cosinea_Madd_p75mA_out1_xor_14_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(13),
      LI => N1,
      O => u_cosinea_p75mA_out1_51_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_13_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(12),
      DI => N1,
      S => u_cosinea_Madd_p75mA_out1_cy_13_rt_2949,
      O => u_cosinea_Madd_p75mA_out1_cy(13)
    );
  u_cosinea_Madd_p75mA_out1_xor_12_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(11),
      LI => u_cosinea_Madd_p75mA_out1_cy_12_rt_2947,
      O => u_cosinea_p75mA_out1_49_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_12_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(11),
      DI => N1,
      S => u_cosinea_Madd_p75mA_out1_cy_12_rt_2947,
      O => u_cosinea_Madd_p75mA_out1_cy(12)
    );
  u_cosinea_Madd_p75mA_out1_xor_11_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(10),
      LI => u_cosinea_Madd_p25mA_out1_not0000_48_Q,
      O => u_cosinea_p75mA_out1_48_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_11_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(10),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_48_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(11)
    );
  u_cosinea_Madd_p75mA_out1_xor_10_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(9),
      LI => u_cosinea_Madd_p25mA_out1_not0000_47_Q,
      O => u_cosinea_p75mA_out1_47_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_10_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(9),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_47_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(10)
    );
  u_cosinea_Madd_p75mA_out1_xor_9_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(8),
      LI => u_cosinea_Madd_p25mA_out1_not0000_46_Q,
      O => u_cosinea_p75mA_out1_46_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_9_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(8),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_46_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(9)
    );
  u_cosinea_Madd_p75mA_out1_xor_8_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(7),
      LI => u_cosinea_Madd_p25mA_out1_not0000_45_Q,
      O => u_cosinea_p75mA_out1_45_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_8_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(7),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_45_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(8)
    );
  u_cosinea_Madd_p75mA_out1_xor_7_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(6),
      LI => u_cosinea_Madd_p25mA_out1_not0000_44_Q,
      O => u_cosinea_p75mA_out1_44_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_7_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(6),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_44_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(7)
    );
  u_cosinea_Madd_p75mA_out1_xor_6_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(5),
      LI => u_cosinea_Madd_p25mA_out1_not0000_43_Q,
      O => u_cosinea_p75mA_out1_43_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_6_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(5),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_43_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(6)
    );
  u_cosinea_Madd_p75mA_out1_xor_5_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(4),
      LI => u_cosinea_Madd_p25mA_out1_not0000_42_Q,
      O => u_cosinea_p75mA_out1_42_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_5_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(4),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_42_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(5)
    );
  u_cosinea_Madd_p75mA_out1_xor_4_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(3),
      LI => u_cosinea_Madd_p25mA_out1_not0000_41_Q,
      O => u_cosinea_p75mA_out1_41_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_4_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(3),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_41_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(4)
    );
  u_cosinea_Madd_p75mA_out1_xor_3_Q : XORCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(2),
      LI => u_cosinea_Madd_p25mA_out1_not0000_40_Q,
      O => u_cosinea_p75mA_out1_40_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_3_Q : MUXCY
    port map (
      CI => u_cosinea_Madd_p75mA_out1_cy(2),
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_40_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(3)
    );
  u_cosinea_Madd_p75mA_out1_xor_2_Q : XORCY
    port map (
      CI => N1,
      LI => u_cosinea_Madd_p25mA_out1_not0000_39_1,
      O => u_cosinea_p75mA_out1_39_Q
    );
  u_cosinea_Madd_p75mA_out1_cy_2_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => u_cosinea_Madd_p25mA_out1_not0000_39_Q,
      O => u_cosinea_Madd_p75mA_out1_cy(2)
    );
  u_cosinea_alpha1st_or_4th_Quad_out1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => u_cosinea_opDTCbool,
      Q => u_cosinea_alpha1st_or_4th_Quad_out1(1)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_50_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(49),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(50),
      O => u_cosineb_Negate_cast_1(50)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_49_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(48),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(49),
      O => u_cosineb_Negate_cast_1(49)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_49_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(48),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(49),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(49)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_48_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(47),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(48),
      O => u_cosineb_Negate_cast_1(48)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_48_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(47),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(48),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(48)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_47_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(46),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(47),
      O => u_cosineb_Negate_cast_1(47)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_47_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(46),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(47),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(47)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_46_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(45),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(46),
      O => u_cosineb_Negate_cast_1(46)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_46_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(45),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(46),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(46)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_45_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(44),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(45),
      O => u_cosineb_Negate_cast_1(45)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_45_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(44),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(45),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(45)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_44_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(43),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(44),
      O => u_cosineb_Negate_cast_1(44)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_44_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(43),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(44),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(44)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_43_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(42),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(43),
      O => u_cosineb_Negate_cast_1(43)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_43_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(42),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(43),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(43)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_42_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(41),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(42),
      O => u_cosineb_Negate_cast_1(42)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_42_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(41),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(42),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(42)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_41_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(40),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(41),
      O => u_cosineb_Negate_cast_1(41)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_41_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(40),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(41),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(41)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_40_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(39),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(40),
      O => u_cosineb_Negate_cast_1(40)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_40_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(39),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(40),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(40)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_39_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(38),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(39),
      O => u_cosineb_Negate_cast_1(39)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_39_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(38),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(39),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(39)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_38_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(37),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(38),
      O => u_cosineb_Negate_cast_1(38)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_38_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(37),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(38),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(38)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_37_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(36),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(37),
      O => u_cosineb_Negate_cast_1(37)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_37_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(36),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(37),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(37)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_36_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(35),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(36),
      O => u_cosineb_Negate_cast_1(36)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_36_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(35),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(36),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(36)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_35_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(34),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(35),
      O => u_cosineb_Negate_cast_1(35)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_35_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(34),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(35),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(35)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_34_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(33),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(34),
      O => u_cosineb_Negate_cast_1(34)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_34_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(33),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(34),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(34)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_33_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(32),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(33),
      O => u_cosineb_Negate_cast_1(33)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_33_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(32),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(33),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(33)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_32_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(31),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(32),
      O => u_cosineb_Negate_cast_1(32)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_32_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(31),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(32),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(32)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_31_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(30),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(31),
      O => u_cosineb_Negate_cast_1(31)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_31_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(30),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(31),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(31)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_30_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(29),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(30),
      O => u_cosineb_Negate_cast_1(30)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_30_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(29),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(30),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(30)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_29_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(28),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(29),
      O => u_cosineb_Negate_cast_1(29)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_29_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(28),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(29),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(29)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_28_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(27),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(28),
      O => u_cosineb_Negate_cast_1(28)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_28_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(27),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(28),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(28)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_27_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(26),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(27),
      O => u_cosineb_Negate_cast_1(27)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_27_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(26),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(27),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(27)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_26_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(25),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(26),
      O => u_cosineb_Negate_cast_1(26)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_26_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(25),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(26),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(26)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_25_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(24),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(25),
      O => u_cosineb_Negate_cast_1(25)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_25_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(24),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(25),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(25)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_24_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(23),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(24),
      O => u_cosineb_Negate_cast_1(24)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_24_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(23),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(24),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(24)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_23_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(22),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(23),
      O => u_cosineb_Negate_cast_1(23)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_23_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(22),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(23),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(23)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_22_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(21),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(22),
      O => u_cosineb_Negate_cast_1(22)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_22_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(21),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(22),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(22)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_21_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(20),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(21),
      O => u_cosineb_Negate_cast_1(21)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_21_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(20),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(21),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(21)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_20_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(19),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(20),
      O => u_cosineb_Negate_cast_1(20)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_20_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(19),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(20),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(20)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_19_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(18),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(19),
      O => u_cosineb_Negate_cast_1(19)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_19_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(18),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(19),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(19)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_18_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(17),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(18),
      O => u_cosineb_Negate_cast_1(18)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_18_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(17),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(18),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(18)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_17_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(16),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(17),
      O => u_cosineb_Negate_cast_1(17)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_17_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(16),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(17),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(17)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_16_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(15),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(16),
      O => u_cosineb_Negate_cast_1(16)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_16_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(15),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(16),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(16)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_15_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(14),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(15),
      O => u_cosineb_Negate_cast_1(15)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_15_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(14),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(15),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(15)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_14_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(13),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(14),
      O => u_cosineb_Negate_cast_1(14)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_14_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(13),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(14),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(14)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_13_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(12),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(13),
      O => u_cosineb_Negate_cast_1(13)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_13_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(12),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(13),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(13)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_12_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(11),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(12),
      O => u_cosineb_Negate_cast_1(12)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_12_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(11),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(12),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(12)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_11_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(10),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(11),
      O => u_cosineb_Negate_cast_1(11)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_11_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(10),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(11),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(11)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_10_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(9),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(10),
      O => u_cosineb_Negate_cast_1(10)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_10_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(9),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(10),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(10)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_9_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(8),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(9),
      O => u_cosineb_Negate_cast_1(9)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_9_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(8),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(9),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(9)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_8_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(7),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(8),
      O => u_cosineb_Negate_cast_1(8)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_8_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(7),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(8),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(8)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_7_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(6),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(7),
      O => u_cosineb_Negate_cast_1(7)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_7_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(6),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(7),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(7)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_6_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(5),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(6),
      O => u_cosineb_Negate_cast_1(6)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_6_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(5),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(6),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(6)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_5_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(4),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(5),
      O => u_cosineb_Negate_cast_1(5)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_5_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(4),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(5),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(5)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_4_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(3),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(4),
      O => u_cosineb_Negate_cast_1(4)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_4_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(3),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(4),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(4)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_3_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(2),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(3),
      O => u_cosineb_Negate_cast_1(3)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_3_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(2),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(3),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(3)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_2_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(1),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(2),
      O => u_cosineb_Negate_cast_1(2)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_2_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(1),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(2),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(2)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_1_Q : XORCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(0),
      LI => u_cosineb_Madd_Negate_cast_1_not0000(1),
      O => u_cosineb_Negate_cast_1(1)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_1_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_Negate_cast_1_Madd_cy(0),
      DI => N0,
      S => u_cosineb_Madd_Negate_cast_1_not0000(1),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(1)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => u_cosineb_Madd_Negate_cast_1_Madd_cy_0_rt_3103,
      O => u_cosineb_Negate_cast_1(0)
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => u_cosineb_Madd_Negate_cast_1_Madd_cy_0_rt_3103,
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy(0)
    );
  u_cosineb_Madd_p25mA_out1_xor_14_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(13),
      LI => N1,
      O => u_cosineb_p25mA_out1_51_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_13_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(12),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_50_Q,
      O => u_cosineb_Madd_p25mA_out1_cy(13)
    );
  u_cosineb_Madd_p25mA_out1_xor_12_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(11),
      LI => u_cosineb_Madd_p25mA_out1_cy_12_rt_3206,
      O => u_cosineb_p25mA_out1_49_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_12_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(11),
      DI => N1,
      S => u_cosineb_Madd_p25mA_out1_cy_12_rt_3206,
      O => u_cosineb_Madd_p25mA_out1_cy(12)
    );
  u_cosineb_Madd_p25mA_out1_xor_11_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(10),
      LI => u_cosineb_Madd_p25mA_out1_not0000_48_1,
      O => u_cosineb_p25mA_out1_48_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_11_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(10),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_48_1,
      O => u_cosineb_Madd_p25mA_out1_cy(11)
    );
  u_cosineb_Madd_p25mA_out1_xor_10_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(9),
      LI => u_cosineb_Madd_p25mA_out1_not0000_47_1,
      O => u_cosineb_p25mA_out1_47_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_10_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(9),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_47_1,
      O => u_cosineb_Madd_p25mA_out1_cy(10)
    );
  u_cosineb_Madd_p25mA_out1_xor_9_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(8),
      LI => u_cosineb_Madd_p25mA_out1_not0000_46_1,
      O => u_cosineb_p25mA_out1_46_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_9_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(8),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_46_1,
      O => u_cosineb_Madd_p25mA_out1_cy(9)
    );
  u_cosineb_Madd_p25mA_out1_xor_8_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(7),
      LI => u_cosineb_Madd_p25mA_out1_not0000_45_1,
      O => u_cosineb_p25mA_out1_45_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_8_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(7),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_45_1,
      O => u_cosineb_Madd_p25mA_out1_cy(8)
    );
  u_cosineb_Madd_p25mA_out1_xor_7_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(6),
      LI => u_cosineb_Madd_p25mA_out1_not0000_44_1,
      O => u_cosineb_p25mA_out1_44_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_7_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(6),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_44_1,
      O => u_cosineb_Madd_p25mA_out1_cy(7)
    );
  u_cosineb_Madd_p25mA_out1_xor_6_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(5),
      LI => u_cosineb_Madd_p25mA_out1_not0000_43_1,
      O => u_cosineb_p25mA_out1_43_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_6_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(5),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_43_1,
      O => u_cosineb_Madd_p25mA_out1_cy(6)
    );
  u_cosineb_Madd_p25mA_out1_xor_5_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(4),
      LI => u_cosineb_Madd_p25mA_out1_not0000_42_1,
      O => u_cosineb_p25mA_out1_42_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_5_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(4),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_42_1,
      O => u_cosineb_Madd_p25mA_out1_cy(5)
    );
  u_cosineb_Madd_p25mA_out1_xor_4_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(3),
      LI => u_cosineb_Madd_p25mA_out1_not0000_41_1,
      O => u_cosineb_p25mA_out1_41_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_4_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(3),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_41_1,
      O => u_cosineb_Madd_p25mA_out1_cy(4)
    );
  u_cosineb_Madd_p25mA_out1_xor_3_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(2),
      LI => u_cosineb_Madd_p25mA_out1_not0000_40_1,
      O => u_cosineb_p25mA_out1_40_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_3_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p25mA_out1_cy(2),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_40_1,
      O => u_cosineb_Madd_p25mA_out1_cy(3)
    );
  u_cosineb_Madd_p25mA_out1_xor_2_Q : XORCY
    port map (
      CI => N1,
      LI => u_cosineb_Madd_p25mA_out1_not0000_39_Q,
      O => u_cosineb_p25mA_out1_39_Q
    );
  u_cosineb_Madd_p25mA_out1_cy_2_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_39_1,
      O => u_cosineb_Madd_p25mA_out1_cy(2)
    );
  u_cosineb_Madd_p75mA_out1_xor_14_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(13),
      LI => N1,
      O => u_cosineb_p75mA_out1_51_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_13_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(12),
      DI => N1,
      S => u_cosineb_Madd_p75mA_out1_cy_13_rt_3242,
      O => u_cosineb_Madd_p75mA_out1_cy(13)
    );
  u_cosineb_Madd_p75mA_out1_xor_12_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(11),
      LI => u_cosineb_Madd_p75mA_out1_cy_12_rt_3240,
      O => u_cosineb_p75mA_out1_49_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_12_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(11),
      DI => N1,
      S => u_cosineb_Madd_p75mA_out1_cy_12_rt_3240,
      O => u_cosineb_Madd_p75mA_out1_cy(12)
    );
  u_cosineb_Madd_p75mA_out1_xor_11_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(10),
      LI => u_cosineb_Madd_p25mA_out1_not0000_48_Q,
      O => u_cosineb_p75mA_out1_48_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_11_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(10),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_48_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(11)
    );
  u_cosineb_Madd_p75mA_out1_xor_10_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(9),
      LI => u_cosineb_Madd_p25mA_out1_not0000_47_Q,
      O => u_cosineb_p75mA_out1_47_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_10_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(9),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_47_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(10)
    );
  u_cosineb_Madd_p75mA_out1_xor_9_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(8),
      LI => u_cosineb_Madd_p25mA_out1_not0000_46_Q,
      O => u_cosineb_p75mA_out1_46_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_9_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(8),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_46_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(9)
    );
  u_cosineb_Madd_p75mA_out1_xor_8_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(7),
      LI => u_cosineb_Madd_p25mA_out1_not0000_45_Q,
      O => u_cosineb_p75mA_out1_45_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_8_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(7),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_45_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(8)
    );
  u_cosineb_Madd_p75mA_out1_xor_7_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(6),
      LI => u_cosineb_Madd_p25mA_out1_not0000_44_Q,
      O => u_cosineb_p75mA_out1_44_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_7_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(6),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_44_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(7)
    );
  u_cosineb_Madd_p75mA_out1_xor_6_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(5),
      LI => u_cosineb_Madd_p25mA_out1_not0000_43_Q,
      O => u_cosineb_p75mA_out1_43_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_6_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(5),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_43_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(6)
    );
  u_cosineb_Madd_p75mA_out1_xor_5_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(4),
      LI => u_cosineb_Madd_p25mA_out1_not0000_42_Q,
      O => u_cosineb_p75mA_out1_42_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_5_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(4),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_42_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(5)
    );
  u_cosineb_Madd_p75mA_out1_xor_4_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(3),
      LI => u_cosineb_Madd_p25mA_out1_not0000_41_Q,
      O => u_cosineb_p75mA_out1_41_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_4_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(3),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_41_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(4)
    );
  u_cosineb_Madd_p75mA_out1_xor_3_Q : XORCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(2),
      LI => u_cosineb_Madd_p25mA_out1_not0000_40_Q,
      O => u_cosineb_p75mA_out1_40_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_3_Q : MUXCY
    port map (
      CI => u_cosineb_Madd_p75mA_out1_cy(2),
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_40_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(3)
    );
  u_cosineb_Madd_p75mA_out1_xor_2_Q : XORCY
    port map (
      CI => N1,
      LI => u_cosineb_Madd_p25mA_out1_not0000_39_1,
      O => u_cosineb_p75mA_out1_39_Q
    );
  u_cosineb_Madd_p75mA_out1_cy_2_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => u_cosineb_Madd_p25mA_out1_not0000_39_Q,
      O => u_cosineb_Madd_p75mA_out1_cy(2)
    );
  u_cosineb_alpha1st_or_4th_Quad_out1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => u_cosineb_opDTCbool,
      Q => u_cosineb_alpha1st_or_4th_Quad_out1(1)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_50_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(49),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(50),
      O => u_cosinec_Negate_cast_1(50)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_49_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(48),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(49),
      O => u_cosinec_Negate_cast_1(49)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_49_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(48),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(49),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(49)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_48_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(47),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(48),
      O => u_cosinec_Negate_cast_1(48)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_48_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(47),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(48),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(48)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_47_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(46),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(47),
      O => u_cosinec_Negate_cast_1(47)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_47_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(46),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(47),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(47)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_46_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(45),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(46),
      O => u_cosinec_Negate_cast_1(46)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_46_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(45),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(46),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(46)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_45_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(44),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(45),
      O => u_cosinec_Negate_cast_1(45)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_45_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(44),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(45),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(45)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_44_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(43),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(44),
      O => u_cosinec_Negate_cast_1(44)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_44_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(43),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(44),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(44)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_43_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(42),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(43),
      O => u_cosinec_Negate_cast_1(43)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_43_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(42),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(43),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(43)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_42_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(41),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(42),
      O => u_cosinec_Negate_cast_1(42)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_42_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(41),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(42),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(42)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_41_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(40),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(41),
      O => u_cosinec_Negate_cast_1(41)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_41_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(40),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(41),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(41)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_40_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(39),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(40),
      O => u_cosinec_Negate_cast_1(40)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_40_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(39),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(40),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(40)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_39_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(38),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(39),
      O => u_cosinec_Negate_cast_1(39)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_39_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(38),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(39),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(39)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_38_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(37),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(38),
      O => u_cosinec_Negate_cast_1(38)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_38_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(37),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(38),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(38)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_37_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(36),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(37),
      O => u_cosinec_Negate_cast_1(37)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_37_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(36),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(37),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(37)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_36_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(35),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(36),
      O => u_cosinec_Negate_cast_1(36)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_36_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(35),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(36),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(36)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_35_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(34),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(35),
      O => u_cosinec_Negate_cast_1(35)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_35_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(34),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(35),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(35)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_34_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(33),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(34),
      O => u_cosinec_Negate_cast_1(34)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_34_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(33),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(34),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(34)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_33_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(32),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(33),
      O => u_cosinec_Negate_cast_1(33)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_33_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(32),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(33),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(33)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_32_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(31),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(32),
      O => u_cosinec_Negate_cast_1(32)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_32_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(31),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(32),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(32)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_31_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(30),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(31),
      O => u_cosinec_Negate_cast_1(31)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_31_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(30),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(31),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(31)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_30_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(29),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(30),
      O => u_cosinec_Negate_cast_1(30)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_30_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(29),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(30),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(30)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_29_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(28),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(29),
      O => u_cosinec_Negate_cast_1(29)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_29_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(28),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(29),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(29)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_28_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(27),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(28),
      O => u_cosinec_Negate_cast_1(28)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_28_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(27),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(28),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(28)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_27_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(26),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(27),
      O => u_cosinec_Negate_cast_1(27)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_27_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(26),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(27),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(27)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_26_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(25),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(26),
      O => u_cosinec_Negate_cast_1(26)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_26_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(25),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(26),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(26)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_25_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(24),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(25),
      O => u_cosinec_Negate_cast_1(25)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_25_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(24),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(25),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(25)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_24_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(23),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(24),
      O => u_cosinec_Negate_cast_1(24)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_24_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(23),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(24),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(24)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_23_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(22),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(23),
      O => u_cosinec_Negate_cast_1(23)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_23_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(22),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(23),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(23)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_22_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(21),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(22),
      O => u_cosinec_Negate_cast_1(22)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_22_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(21),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(22),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(22)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_21_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(20),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(21),
      O => u_cosinec_Negate_cast_1(21)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_21_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(20),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(21),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(21)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_20_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(19),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(20),
      O => u_cosinec_Negate_cast_1(20)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_20_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(19),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(20),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(20)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_19_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(18),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(19),
      O => u_cosinec_Negate_cast_1(19)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_19_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(18),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(19),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(19)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_18_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(17),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(18),
      O => u_cosinec_Negate_cast_1(18)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_18_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(17),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(18),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(18)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_17_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(16),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(17),
      O => u_cosinec_Negate_cast_1(17)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_17_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(16),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(17),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(17)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_16_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(15),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(16),
      O => u_cosinec_Negate_cast_1(16)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_16_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(15),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(16),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(16)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_15_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(14),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(15),
      O => u_cosinec_Negate_cast_1(15)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_15_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(14),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(15),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(15)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_14_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(13),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(14),
      O => u_cosinec_Negate_cast_1(14)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_14_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(13),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(14),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(14)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_13_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(12),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(13),
      O => u_cosinec_Negate_cast_1(13)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_13_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(12),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(13),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(13)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_12_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(11),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(12),
      O => u_cosinec_Negate_cast_1(12)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_12_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(11),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(12),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(12)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_11_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(10),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(11),
      O => u_cosinec_Negate_cast_1(11)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_11_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(10),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(11),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(11)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_10_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(9),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(10),
      O => u_cosinec_Negate_cast_1(10)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_10_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(9),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(10),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(10)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_9_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(8),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(9),
      O => u_cosinec_Negate_cast_1(9)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_9_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(8),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(9),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(9)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_8_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(7),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(8),
      O => u_cosinec_Negate_cast_1(8)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_8_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(7),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(8),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(8)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_7_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(6),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(7),
      O => u_cosinec_Negate_cast_1(7)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_7_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(6),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(7),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(7)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_6_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(5),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(6),
      O => u_cosinec_Negate_cast_1(6)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_6_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(5),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(6),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(6)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_5_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(4),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(5),
      O => u_cosinec_Negate_cast_1(5)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_5_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(4),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(5),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(5)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_4_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(3),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(4),
      O => u_cosinec_Negate_cast_1(4)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_4_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(3),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(4),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(4)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_3_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(2),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(3),
      O => u_cosinec_Negate_cast_1(3)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_3_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(2),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(3),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(3)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_2_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(1),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(2),
      O => u_cosinec_Negate_cast_1(2)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_2_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(1),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(2),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(2)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_1_Q : XORCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(0),
      LI => u_cosinec_Madd_Negate_cast_1_not0000(1),
      O => u_cosinec_Negate_cast_1(1)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_1_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_Negate_cast_1_Madd_cy(0),
      DI => N0,
      S => u_cosinec_Madd_Negate_cast_1_not0000(1),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(1)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_xor_0_Q : XORCY
    port map (
      CI => N0,
      LI => u_cosinec_Madd_Negate_cast_1_Madd_cy_0_rt_3396,
      O => u_cosinec_Negate_cast_1(0)
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_0_Q : MUXCY
    port map (
      CI => N0,
      DI => N1,
      S => u_cosinec_Madd_Negate_cast_1_Madd_cy_0_rt_3396,
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy(0)
    );
  u_cosinec_Madd_p25mA_out1_xor_14_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(13),
      LI => N1,
      O => u_cosinec_p25mA_out1_51_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_13_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(12),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_50_Q,
      O => u_cosinec_Madd_p25mA_out1_cy(13)
    );
  u_cosinec_Madd_p25mA_out1_xor_12_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(11),
      LI => u_cosinec_Madd_p25mA_out1_cy_12_rt_3499,
      O => u_cosinec_p25mA_out1_49_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_12_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(11),
      DI => N1,
      S => u_cosinec_Madd_p25mA_out1_cy_12_rt_3499,
      O => u_cosinec_Madd_p25mA_out1_cy(12)
    );
  u_cosinec_Madd_p25mA_out1_xor_11_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(10),
      LI => u_cosinec_Madd_p25mA_out1_not0000_48_1,
      O => u_cosinec_p25mA_out1_48_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_11_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(10),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_48_1,
      O => u_cosinec_Madd_p25mA_out1_cy(11)
    );
  u_cosinec_Madd_p25mA_out1_xor_10_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(9),
      LI => u_cosinec_Madd_p25mA_out1_not0000_47_1,
      O => u_cosinec_p25mA_out1_47_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_10_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(9),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_47_1,
      O => u_cosinec_Madd_p25mA_out1_cy(10)
    );
  u_cosinec_Madd_p25mA_out1_xor_9_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(8),
      LI => u_cosinec_Madd_p25mA_out1_not0000_46_1,
      O => u_cosinec_p25mA_out1_46_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_9_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(8),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_46_1,
      O => u_cosinec_Madd_p25mA_out1_cy(9)
    );
  u_cosinec_Madd_p25mA_out1_xor_8_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(7),
      LI => u_cosinec_Madd_p25mA_out1_not0000_45_1,
      O => u_cosinec_p25mA_out1_45_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_8_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(7),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_45_1,
      O => u_cosinec_Madd_p25mA_out1_cy(8)
    );
  u_cosinec_Madd_p25mA_out1_xor_7_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(6),
      LI => u_cosinec_Madd_p25mA_out1_not0000_44_1,
      O => u_cosinec_p25mA_out1_44_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_7_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(6),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_44_1,
      O => u_cosinec_Madd_p25mA_out1_cy(7)
    );
  u_cosinec_Madd_p25mA_out1_xor_6_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(5),
      LI => u_cosinec_Madd_p25mA_out1_not0000_43_1,
      O => u_cosinec_p25mA_out1_43_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_6_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(5),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_43_1,
      O => u_cosinec_Madd_p25mA_out1_cy(6)
    );
  u_cosinec_Madd_p25mA_out1_xor_5_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(4),
      LI => u_cosinec_Madd_p25mA_out1_not0000_42_1,
      O => u_cosinec_p25mA_out1_42_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_5_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(4),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_42_1,
      O => u_cosinec_Madd_p25mA_out1_cy(5)
    );
  u_cosinec_Madd_p25mA_out1_xor_4_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(3),
      LI => u_cosinec_Madd_p25mA_out1_not0000_41_1,
      O => u_cosinec_p25mA_out1_41_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_4_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(3),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_41_1,
      O => u_cosinec_Madd_p25mA_out1_cy(4)
    );
  u_cosinec_Madd_p25mA_out1_xor_3_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(2),
      LI => u_cosinec_Madd_p25mA_out1_not0000_40_1,
      O => u_cosinec_p25mA_out1_40_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_3_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p25mA_out1_cy(2),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_40_1,
      O => u_cosinec_Madd_p25mA_out1_cy(3)
    );
  u_cosinec_Madd_p25mA_out1_xor_2_Q : XORCY
    port map (
      CI => N1,
      LI => u_cosinec_Madd_p25mA_out1_not0000_39_Q,
      O => u_cosinec_p25mA_out1_39_Q
    );
  u_cosinec_Madd_p25mA_out1_cy_2_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_39_1,
      O => u_cosinec_Madd_p25mA_out1_cy(2)
    );
  u_cosinec_Madd_p75mA_out1_xor_14_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(13),
      LI => N1,
      O => u_cosinec_p75mA_out1_51_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_13_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(12),
      DI => N1,
      S => u_cosinec_Madd_p75mA_out1_cy_13_rt_3535,
      O => u_cosinec_Madd_p75mA_out1_cy(13)
    );
  u_cosinec_Madd_p75mA_out1_xor_12_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(11),
      LI => u_cosinec_Madd_p75mA_out1_cy_12_rt_3533,
      O => u_cosinec_p75mA_out1_49_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_12_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(11),
      DI => N1,
      S => u_cosinec_Madd_p75mA_out1_cy_12_rt_3533,
      O => u_cosinec_Madd_p75mA_out1_cy(12)
    );
  u_cosinec_Madd_p75mA_out1_xor_11_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(10),
      LI => u_cosinec_Madd_p25mA_out1_not0000_48_Q,
      O => u_cosinec_p75mA_out1_48_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_11_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(10),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_48_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(11)
    );
  u_cosinec_Madd_p75mA_out1_xor_10_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(9),
      LI => u_cosinec_Madd_p25mA_out1_not0000_47_Q,
      O => u_cosinec_p75mA_out1_47_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_10_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(9),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_47_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(10)
    );
  u_cosinec_Madd_p75mA_out1_xor_9_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(8),
      LI => u_cosinec_Madd_p25mA_out1_not0000_46_Q,
      O => u_cosinec_p75mA_out1_46_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_9_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(8),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_46_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(9)
    );
  u_cosinec_Madd_p75mA_out1_xor_8_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(7),
      LI => u_cosinec_Madd_p25mA_out1_not0000_45_Q,
      O => u_cosinec_p75mA_out1_45_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_8_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(7),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_45_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(8)
    );
  u_cosinec_Madd_p75mA_out1_xor_7_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(6),
      LI => u_cosinec_Madd_p25mA_out1_not0000_44_Q,
      O => u_cosinec_p75mA_out1_44_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_7_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(6),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_44_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(7)
    );
  u_cosinec_Madd_p75mA_out1_xor_6_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(5),
      LI => u_cosinec_Madd_p25mA_out1_not0000_43_Q,
      O => u_cosinec_p75mA_out1_43_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_6_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(5),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_43_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(6)
    );
  u_cosinec_Madd_p75mA_out1_xor_5_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(4),
      LI => u_cosinec_Madd_p25mA_out1_not0000_42_Q,
      O => u_cosinec_p75mA_out1_42_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_5_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(4),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_42_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(5)
    );
  u_cosinec_Madd_p75mA_out1_xor_4_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(3),
      LI => u_cosinec_Madd_p25mA_out1_not0000_41_Q,
      O => u_cosinec_p75mA_out1_41_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_4_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(3),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_41_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(4)
    );
  u_cosinec_Madd_p75mA_out1_xor_3_Q : XORCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(2),
      LI => u_cosinec_Madd_p25mA_out1_not0000_40_Q,
      O => u_cosinec_p75mA_out1_40_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_3_Q : MUXCY
    port map (
      CI => u_cosinec_Madd_p75mA_out1_cy(2),
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_40_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(3)
    );
  u_cosinec_Madd_p75mA_out1_xor_2_Q : XORCY
    port map (
      CI => N1,
      LI => u_cosinec_Madd_p25mA_out1_not0000_39_1,
      O => u_cosinec_p75mA_out1_39_Q
    );
  u_cosinec_Madd_p75mA_out1_cy_2_Q : MUXCY
    port map (
      CI => N1,
      DI => N0,
      S => u_cosinec_Madd_p25mA_out1_not0000_39_Q,
      O => u_cosinec_Madd_p75mA_out1_cy(2)
    );
  u_cosinec_alpha1st_or_4th_Quad_out1_1 : FDCE
    port map (
      C => clk,
      CE => NlwRenamedSignal_ce_out,
      CLR => reset_inv,
      D => u_cosinec_opDTCbool,
      Q => u_cosinec_alpha1st_or_4th_Quad_out1(1)
    );
  u_cosinea_opDTCbool1 : LUT3
    generic map(
      INIT => X"E5"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(34),
      I1 => u_cosinea_N21,
      I2 => Discrete_Time_Integrator_x_reg(33),
      O => u_cosinea_opDTCbool
    );
  u_cosinec_opDTCbool1 : LUT3
    generic map(
      INIT => X"E5"
    )
    port map (
      I0 => subtractc_out1(34),
      I1 => u_cosinec_N21,
      I2 => subtractc_out1(33),
      O => u_cosinec_opDTCbool
    );
  u_cosineb_opDTCbool1 : LUT3
    generic map(
      INIT => X"E5"
    )
    port map (
      I0 => subtractb_out1(34),
      I1 => u_cosineb_N21,
      I2 => subtractb_out1(33),
      O => u_cosineb_opDTCbool
    );
  u_cosinec_Cosine_0_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(0),
      I2 => u_cosinec_Negate_cast_1(0),
      O => Cosine_4(0)
    );
  u_cosineb_Cosine_0_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(0),
      I2 => u_cosineb_Negate_cast_1(0),
      O => Cosine_2(0)
    );
  u_cosinea_Cosine_0_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(0),
      I2 => u_cosinea_Negate_cast_1(0),
      O => Cosine(0)
    );
  u_cosinea_LTEp50_relop111_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(29),
      I1 => Discrete_Time_Integrator_x_reg(30),
      I2 => Discrete_Time_Integrator_x_reg(31),
      I3 => Discrete_Time_Integrator_x_reg(32),
      I4 => Discrete_Time_Integrator_x_reg(23),
      O => N01
    );
  u_cosinea_LTEp50_relop111 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(24),
      I1 => Discrete_Time_Integrator_x_reg(25),
      I2 => Discrete_Time_Integrator_x_reg(26),
      I3 => Discrete_Time_Integrator_x_reg(27),
      I4 => Discrete_Time_Integrator_x_reg(28),
      I5 => N01,
      O => u_cosinea_N21
    );
  u_cosinec_Cosine_1_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(1),
      I2 => u_cosinec_Negate_cast_1(1),
      O => Cosine_4(1)
    );
  u_cosineb_Cosine_1_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(1),
      I2 => u_cosineb_Negate_cast_1(1),
      O => Cosine_2(1)
    );
  u_cosinea_Cosine_1_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(1),
      I2 => u_cosinea_Negate_cast_1(1),
      O => Cosine(1)
    );
  u_cosinec_Cosine_2_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(2),
      I2 => u_cosinec_Negate_cast_1(2),
      O => Cosine_4(2)
    );
  u_cosineb_Cosine_2_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(2),
      I2 => u_cosineb_Negate_cast_1(2),
      O => Cosine_2(2)
    );
  u_cosinea_Cosine_2_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(2),
      I2 => u_cosinea_Negate_cast_1(2),
      O => Cosine(2)
    );
  u_cosinec_Cosine_3_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(3),
      I2 => u_cosinec_Negate_cast_1(3),
      O => Cosine_4(3)
    );
  u_cosineb_Cosine_3_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(3),
      I2 => u_cosineb_Negate_cast_1(3),
      O => Cosine_2(3)
    );
  u_cosinea_Cosine_3_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(3),
      I2 => u_cosinea_Negate_cast_1(3),
      O => Cosine(3)
    );
  u_cosinea_CastU16En2_out1_10_21 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(34),
      I1 => u_cosinea_N21,
      I2 => u_cosinea_p75mA_out1_51_Q,
      I3 => Discrete_Time_Integrator_x_reg(33),
      O => u_cosinea_N2
    );
  u_cosinea_CastU16En2_out1_10_11 : LUT4
    generic map(
      INIT => X"1B51"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(34),
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      O => u_cosinea_N1
    );
  u_cosinec_Cosine_4_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(4),
      I2 => u_cosinec_Negate_cast_1(4),
      O => Cosine_4(4)
    );
  u_cosineb_Cosine_4_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(4),
      I2 => u_cosineb_Negate_cast_1(4),
      O => Cosine_2(4)
    );
  u_cosinea_Cosine_4_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(4),
      I2 => u_cosinea_Negate_cast_1(4),
      O => Cosine(4)
    );
  u_cosinec_Cosine_5_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(5),
      I2 => u_cosinec_Negate_cast_1(5),
      O => Cosine_4(5)
    );
  u_cosineb_Cosine_5_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(5),
      I2 => u_cosineb_Negate_cast_1(5),
      O => Cosine_2(5)
    );
  u_cosinea_Cosine_5_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(5),
      I2 => u_cosinea_Negate_cast_1(5),
      O => Cosine(5)
    );
  u_cosinec_Cosine_6_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(6),
      I2 => u_cosinec_Negate_cast_1(6),
      O => Cosine_4(6)
    );
  u_cosineb_Cosine_6_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(6),
      I2 => u_cosineb_Negate_cast_1(6),
      O => Cosine_2(6)
    );
  u_cosinea_Cosine_6_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(6),
      I2 => u_cosinea_Negate_cast_1(6),
      O => Cosine(6)
    );
  u_cosinec_Cosine_7_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(7),
      I2 => u_cosinec_Negate_cast_1(7),
      O => Cosine_4(7)
    );
  u_cosineb_Cosine_7_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(7),
      I2 => u_cosineb_Negate_cast_1(7),
      O => Cosine_2(7)
    );
  u_cosinea_Cosine_7_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(7),
      I2 => u_cosinea_Negate_cast_1(7),
      O => Cosine(7)
    );
  u_cosinec_Cosine_8_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(8),
      I2 => u_cosinec_Negate_cast_1(8),
      O => Cosine_4(8)
    );
  u_cosineb_Cosine_8_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(8),
      I2 => u_cosineb_Negate_cast_1(8),
      O => Cosine_2(8)
    );
  u_cosinea_Cosine_8_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(8),
      I2 => u_cosinea_Negate_cast_1(8),
      O => Cosine(8)
    );
  u_cosinec_Cosine_9_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(9),
      I2 => u_cosinec_Negate_cast_1(9),
      O => Cosine_4(9)
    );
  u_cosineb_Cosine_9_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(9),
      I2 => u_cosineb_Negate_cast_1(9),
      O => Cosine_2(9)
    );
  u_cosinea_Cosine_9_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(9),
      I2 => u_cosinea_Negate_cast_1(9),
      O => Cosine(9)
    );
  u_cosinec_Cosine_10_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(10),
      I2 => u_cosinec_Negate_cast_1(10),
      O => Cosine_4(10)
    );
  u_cosineb_Cosine_10_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(10),
      I2 => u_cosineb_Negate_cast_1(10),
      O => Cosine_2(10)
    );
  u_cosinea_Cosine_10_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(10),
      I2 => u_cosinea_Negate_cast_1(10),
      O => Cosine(10)
    );
  u_cosinec_Cosine_11_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(11),
      I2 => u_cosinec_Negate_cast_1(11),
      O => Cosine_4(11)
    );
  u_cosineb_Cosine_11_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(11),
      I2 => u_cosineb_Negate_cast_1(11),
      O => Cosine_2(11)
    );
  u_cosinea_Cosine_11_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(11),
      I2 => u_cosinea_Negate_cast_1(11),
      O => Cosine(11)
    );
  u_cosinec_Cosine_12_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(12),
      I2 => u_cosinec_Negate_cast_1(12),
      O => Cosine_4(12)
    );
  u_cosineb_Cosine_12_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(12),
      I2 => u_cosineb_Negate_cast_1(12),
      O => Cosine_2(12)
    );
  u_cosinea_Cosine_12_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(12),
      I2 => u_cosinea_Negate_cast_1(12),
      O => Cosine(12)
    );
  u_cosinec_Cosine_13_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(13),
      I2 => u_cosinec_Negate_cast_1(13),
      O => Cosine_4(13)
    );
  u_cosineb_Cosine_13_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(13),
      I2 => u_cosineb_Negate_cast_1(13),
      O => Cosine_2(13)
    );
  u_cosinea_Cosine_13_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(13),
      I2 => u_cosinea_Negate_cast_1(13),
      O => Cosine(13)
    );
  u_cosinec_Cosine_14_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(14),
      I2 => u_cosinec_Negate_cast_1(14),
      O => Cosine_4(14)
    );
  u_cosineb_Cosine_14_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(14),
      I2 => u_cosineb_Negate_cast_1(14),
      O => Cosine_2(14)
    );
  u_cosinea_Cosine_14_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(14),
      I2 => u_cosinea_Negate_cast_1(14),
      O => Cosine(14)
    );
  u_cosinec_Cosine_15_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(15),
      I2 => u_cosinec_Negate_cast_1(15),
      O => Cosine_4(15)
    );
  u_cosineb_Cosine_15_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(15),
      I2 => u_cosineb_Negate_cast_1(15),
      O => Cosine_2(15)
    );
  u_cosinea_Cosine_15_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(15),
      I2 => u_cosinea_Negate_cast_1(15),
      O => Cosine(15)
    );
  u_cosinec_Cosine_16_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(16),
      I2 => u_cosinec_Negate_cast_1(16),
      O => Cosine_4(16)
    );
  u_cosineb_Cosine_16_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(16),
      I2 => u_cosineb_Negate_cast_1(16),
      O => Cosine_2(16)
    );
  u_cosinea_Cosine_16_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(16),
      I2 => u_cosinea_Negate_cast_1(16),
      O => Cosine(16)
    );
  u_cosinec_Cosine_17_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(17),
      I2 => u_cosinec_Negate_cast_1(17),
      O => Cosine_4(17)
    );
  u_cosineb_Cosine_17_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(17),
      I2 => u_cosineb_Negate_cast_1(17),
      O => Cosine_2(17)
    );
  u_cosinea_Cosine_17_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(17),
      I2 => u_cosinea_Negate_cast_1(17),
      O => Cosine(17)
    );
  u_cosinec_Cosine_18_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(18),
      I2 => u_cosinec_Negate_cast_1(18),
      O => Cosine_4(18)
    );
  u_cosineb_Cosine_18_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(18),
      I2 => u_cosineb_Negate_cast_1(18),
      O => Cosine_2(18)
    );
  u_cosinea_Cosine_18_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(18),
      I2 => u_cosinea_Negate_cast_1(18),
      O => Cosine(18)
    );
  u_cosinec_Cosine_19_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(19),
      I2 => u_cosinec_Negate_cast_1(19),
      O => Cosine_4(19)
    );
  u_cosineb_Cosine_19_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(19),
      I2 => u_cosineb_Negate_cast_1(19),
      O => Cosine_2(19)
    );
  u_cosinea_Cosine_19_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(19),
      I2 => u_cosinea_Negate_cast_1(19),
      O => Cosine(19)
    );
  u_cosinec_Cosine_20_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(20),
      I2 => u_cosinec_Negate_cast_1(20),
      O => Cosine_4(20)
    );
  u_cosineb_Cosine_20_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(20),
      I2 => u_cosineb_Negate_cast_1(20),
      O => Cosine_2(20)
    );
  u_cosinea_Cosine_20_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(20),
      I2 => u_cosinea_Negate_cast_1(20),
      O => Cosine(20)
    );
  u_cosinec_Cosine_21_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(21),
      I2 => u_cosinec_Negate_cast_1(21),
      O => Cosine_4(21)
    );
  u_cosineb_Cosine_21_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(21),
      I2 => u_cosineb_Negate_cast_1(21),
      O => Cosine_2(21)
    );
  u_cosinea_Cosine_21_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(21),
      I2 => u_cosinea_Negate_cast_1(21),
      O => Cosine(21)
    );
  u_cosinec_Cosine_22_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(22),
      I2 => u_cosinec_Negate_cast_1(22),
      O => Cosine_4(22)
    );
  u_cosineb_Cosine_22_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(22),
      I2 => u_cosineb_Negate_cast_1(22),
      O => Cosine_2(22)
    );
  u_cosinea_Cosine_22_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(22),
      I2 => u_cosinea_Negate_cast_1(22),
      O => Cosine(22)
    );
  u_cosinec_Cosine_23_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(23),
      I2 => u_cosinec_Negate_cast_1(23),
      O => Cosine_4(23)
    );
  u_cosineb_Cosine_23_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(23),
      I2 => u_cosineb_Negate_cast_1(23),
      O => Cosine_2(23)
    );
  u_cosinea_Cosine_23_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(23),
      I2 => u_cosinea_Negate_cast_1(23),
      O => Cosine(23)
    );
  u_cosinec_Cosine_24_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(24),
      I2 => u_cosinec_Negate_cast_1(24),
      O => Cosine_4(24)
    );
  u_cosineb_Cosine_24_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(24),
      I2 => u_cosineb_Negate_cast_1(24),
      O => Cosine_2(24)
    );
  u_cosinea_Cosine_24_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(24),
      I2 => u_cosinea_Negate_cast_1(24),
      O => Cosine(24)
    );
  u_cosinec_Cosine_25_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(25),
      I2 => u_cosinec_Negate_cast_1(25),
      O => Cosine_4(25)
    );
  u_cosineb_Cosine_25_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(25),
      I2 => u_cosineb_Negate_cast_1(25),
      O => Cosine_2(25)
    );
  u_cosinea_Cosine_25_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(25),
      I2 => u_cosinea_Negate_cast_1(25),
      O => Cosine(25)
    );
  u_cosinec_Cosine_26_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(26),
      I2 => u_cosinec_Negate_cast_1(26),
      O => Cosine_4(26)
    );
  u_cosineb_Cosine_26_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(26),
      I2 => u_cosineb_Negate_cast_1(26),
      O => Cosine_2(26)
    );
  u_cosinea_Cosine_26_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(26),
      I2 => u_cosinea_Negate_cast_1(26),
      O => Cosine(26)
    );
  u_cosinec_Cosine_27_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(27),
      I2 => u_cosinec_Negate_cast_1(27),
      O => Cosine_4(27)
    );
  u_cosineb_Cosine_27_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(27),
      I2 => u_cosineb_Negate_cast_1(27),
      O => Cosine_2(27)
    );
  u_cosinea_Cosine_27_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(27),
      I2 => u_cosinea_Negate_cast_1(27),
      O => Cosine(27)
    );
  u_cosinec_Cosine_28_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(28),
      I2 => u_cosinec_Negate_cast_1(28),
      O => Cosine_4(28)
    );
  u_cosineb_Cosine_28_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(28),
      I2 => u_cosineb_Negate_cast_1(28),
      O => Cosine_2(28)
    );
  u_cosinea_Cosine_28_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(28),
      I2 => u_cosinea_Negate_cast_1(28),
      O => Cosine(28)
    );
  u_cosinec_Cosine_29_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(29),
      I2 => u_cosinec_Negate_cast_1(29),
      O => Cosine_4(29)
    );
  u_cosineb_Cosine_29_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(29),
      I2 => u_cosineb_Negate_cast_1(29),
      O => Cosine_2(29)
    );
  u_cosinea_Cosine_29_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(29),
      I2 => u_cosinea_Negate_cast_1(29),
      O => Cosine(29)
    );
  u_cosinec_Cosine_30_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(30),
      I2 => u_cosinec_Negate_cast_1(30),
      O => Cosine_4(30)
    );
  u_cosineb_Cosine_30_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(30),
      I2 => u_cosineb_Negate_cast_1(30),
      O => Cosine_2(30)
    );
  u_cosinea_Cosine_30_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(30),
      I2 => u_cosinea_Negate_cast_1(30),
      O => Cosine(30)
    );
  u_cosinec_Cosine_31_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(31),
      I2 => u_cosinec_Negate_cast_1(31),
      O => Cosine_4(31)
    );
  u_cosineb_Cosine_31_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(31),
      I2 => u_cosineb_Negate_cast_1(31),
      O => Cosine_2(31)
    );
  u_cosinea_Cosine_31_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(31),
      I2 => u_cosinea_Negate_cast_1(31),
      O => Cosine(31)
    );
  u_cosinec_Cosine_32_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(32),
      I2 => u_cosinec_Negate_cast_1(32),
      O => Cosine_4(32)
    );
  u_cosineb_Cosine_32_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(32),
      I2 => u_cosineb_Negate_cast_1(32),
      O => Cosine_2(32)
    );
  u_cosinea_Cosine_32_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(32),
      I2 => u_cosinea_Negate_cast_1(32),
      O => Cosine(32)
    );
  u_cosinec_Cosine_33_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(33),
      I2 => u_cosinec_Negate_cast_1(33),
      O => Cosine_4(33)
    );
  u_cosineb_Cosine_33_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(33),
      I2 => u_cosineb_Negate_cast_1(33),
      O => Cosine_2(33)
    );
  u_cosinea_Cosine_33_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(33),
      I2 => u_cosinea_Negate_cast_1(33),
      O => Cosine(33)
    );
  u_cosinec_Cosine_34_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(34),
      I2 => u_cosinec_Negate_cast_1(34),
      O => Cosine_4(34)
    );
  u_cosineb_Cosine_34_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(34),
      I2 => u_cosineb_Negate_cast_1(34),
      O => Cosine_2(34)
    );
  u_cosinea_Cosine_34_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(34),
      I2 => u_cosinea_Negate_cast_1(34),
      O => Cosine(34)
    );
  u_cosinec_Cosine_35_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(35),
      I2 => u_cosinec_Negate_cast_1(35),
      O => Cosine_4(35)
    );
  u_cosineb_Cosine_35_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(35),
      I2 => u_cosineb_Negate_cast_1(35),
      O => Cosine_2(35)
    );
  u_cosinea_Cosine_35_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(35),
      I2 => u_cosinea_Negate_cast_1(35),
      O => Cosine(35)
    );
  u_cosinec_Cosine_36_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(36),
      I2 => u_cosinec_Negate_cast_1(36),
      O => Cosine_4(36)
    );
  u_cosineb_Cosine_36_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(36),
      I2 => u_cosineb_Negate_cast_1(36),
      O => Cosine_2(36)
    );
  u_cosinea_Cosine_36_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(36),
      I2 => u_cosinea_Negate_cast_1(36),
      O => Cosine(36)
    );
  u_cosinec_Cosine_37_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(37),
      I2 => u_cosinec_Negate_cast_1(37),
      O => Cosine_4(37)
    );
  u_cosineb_Cosine_37_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(37),
      I2 => u_cosineb_Negate_cast_1(37),
      O => Cosine_2(37)
    );
  u_cosinea_Cosine_37_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(37),
      I2 => u_cosinea_Negate_cast_1(37),
      O => Cosine(37)
    );
  u_cosinec_Cosine_38_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(38),
      I2 => u_cosinec_Negate_cast_1(38),
      O => Cosine_4(38)
    );
  u_cosineb_Cosine_38_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(38),
      I2 => u_cosineb_Negate_cast_1(38),
      O => Cosine_2(38)
    );
  u_cosinea_Cosine_38_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(38),
      I2 => u_cosinea_Negate_cast_1(38),
      O => Cosine(38)
    );
  u_cosinec_Cosine_39_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(39),
      I2 => u_cosinec_Negate_cast_1(39),
      O => Cosine_4(39)
    );
  u_cosineb_Cosine_39_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(39),
      I2 => u_cosineb_Negate_cast_1(39),
      O => Cosine_2(39)
    );
  u_cosinea_Cosine_39_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(39),
      I2 => u_cosinea_Negate_cast_1(39),
      O => Cosine(39)
    );
  u_cosinec_Cosine_40_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(40),
      I2 => u_cosinec_Negate_cast_1(40),
      O => Cosine_4(40)
    );
  u_cosineb_Cosine_40_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(40),
      I2 => u_cosineb_Negate_cast_1(40),
      O => Cosine_2(40)
    );
  u_cosinea_Cosine_40_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(40),
      I2 => u_cosinea_Negate_cast_1(40),
      O => Cosine(40)
    );
  u_cosinec_Cosine_41_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(41),
      I2 => u_cosinec_Negate_cast_1(41),
      O => Cosine_4(41)
    );
  u_cosineb_Cosine_41_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(41),
      I2 => u_cosineb_Negate_cast_1(41),
      O => Cosine_2(41)
    );
  u_cosinea_Cosine_41_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(41),
      I2 => u_cosinea_Negate_cast_1(41),
      O => Cosine(41)
    );
  u_cosinec_Cosine_42_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(42),
      I2 => u_cosinec_Negate_cast_1(42),
      O => Cosine_4(42)
    );
  u_cosineb_Cosine_42_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(42),
      I2 => u_cosineb_Negate_cast_1(42),
      O => Cosine_2(42)
    );
  u_cosinea_Cosine_42_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(42),
      I2 => u_cosinea_Negate_cast_1(42),
      O => Cosine(42)
    );
  u_cosinec_Cosine_43_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(43),
      I2 => u_cosinec_Negate_cast_1(43),
      O => Cosine_4(43)
    );
  u_cosineb_Cosine_43_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(43),
      I2 => u_cosineb_Negate_cast_1(43),
      O => Cosine_2(43)
    );
  u_cosinea_Cosine_43_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(43),
      I2 => u_cosinea_Negate_cast_1(43),
      O => Cosine(43)
    );
  u_cosinec_LTEp50_relop111_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => subtractc_out1(27),
      I1 => subtractc_out1(26),
      I2 => subtractc_out1(25),
      I3 => subtractc_out1(24),
      I4 => subtractc_out1(23),
      O => N48
    );
  u_cosinec_LTEp50_relop111 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => subtractc_out1(32),
      I1 => subtractc_out1(31),
      I2 => subtractc_out1(30),
      I3 => subtractc_out1(29),
      I4 => subtractc_out1(28),
      I5 => N48,
      O => u_cosinec_N21
    );
  u_cosinec_Cosine_44_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(44),
      I2 => u_cosinec_Negate_cast_1(44),
      O => Cosine_4(44)
    );
  u_cosineb_Cosine_44_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(44),
      I2 => u_cosineb_Negate_cast_1(44),
      O => Cosine_2(44)
    );
  u_cosinea_Cosine_44_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(44),
      I2 => u_cosinea_Negate_cast_1(44),
      O => Cosine(44)
    );
  u_cosineb_LTEp50_relop111_SW0 : LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
    port map (
      I0 => subtractb_out1(27),
      I1 => subtractb_out1(26),
      I2 => subtractb_out1(25),
      I3 => subtractb_out1(24),
      I4 => subtractb_out1(23),
      O => N50
    );
  u_cosineb_LTEp50_relop111 : LUT6
    generic map(
      INIT => X"0000000000000001"
    )
    port map (
      I0 => subtractb_out1(32),
      I1 => subtractb_out1(31),
      I2 => subtractb_out1(30),
      I3 => subtractb_out1(29),
      I4 => subtractb_out1(28),
      I5 => N50,
      O => u_cosineb_N21
    );
  u_cosinec_Cosine_45_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(45),
      I2 => u_cosinec_Negate_cast_1(45),
      O => Cosine_4(45)
    );
  u_cosineb_Cosine_45_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(45),
      I2 => u_cosineb_Negate_cast_1(45),
      O => Cosine_2(45)
    );
  u_cosinea_Cosine_45_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(45),
      I2 => u_cosinea_Negate_cast_1(45),
      O => Cosine(45)
    );
  u_cosinec_Cosine_46_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(46),
      I2 => u_cosinec_Negate_cast_1(46),
      O => Cosine_4(46)
    );
  u_cosineb_Cosine_46_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(46),
      I2 => u_cosineb_Negate_cast_1(46),
      O => Cosine_2(46)
    );
  u_cosinea_Cosine_46_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(46),
      I2 => u_cosinea_Negate_cast_1(46),
      O => Cosine(46)
    );
  u_cosinec_CastU16En2_out1_10_21 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => subtractc_out1(34),
      I1 => u_cosinec_N21,
      I2 => u_cosinec_p75mA_out1_51_Q,
      I3 => subtractc_out1(33),
      O => u_cosinec_N2
    );
  u_cosinec_CastU16En2_out1_10_11 : LUT4
    generic map(
      INIT => X"1B51"
    )
    port map (
      I0 => subtractc_out1(34),
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      O => u_cosinec_N1
    );
  u_cosinec_CastU16En2_out1_2_SW0 : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => u_cosinec_N2,
      I1 => u_cosinec_p75mA_out1_39_Q,
      I2 => u_cosinec_CastU16En2_out1_0_Q,
      I3 => u_cosinec_N1,
      I4 => u_cosinec_p25mA_out1_39_Q,
      O => N80
    );
  u_cosinec_CastU16En2_out1_2_SW1 : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_39_Q,
      I1 => u_cosinec_N2,
      I2 => u_cosinec_CastU16En2_out1_0_Q,
      I3 => subtractc_out1(23),
      I4 => u_cosinec_N1,
      O => N81
    );
  u_cosinec_CastU16En2_out1_2_SW2 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => subtractc_out1(23),
      I1 => u_cosinec_N2,
      I2 => u_cosinec_CastU16En2_out1_0_Q,
      I3 => u_cosinec_N1,
      O => N82
    );
  u_cosinec_CastU16En2_out1_2_Q : LUT6
    generic map(
      INIT => X"FDF9A8E875712060"
    )
    port map (
      I0 => subtractc_out1(34),
      I1 => subtractc_out1(33),
      I2 => N81,
      I3 => u_cosinec_N21,
      I4 => N80,
      I5 => N82,
      O => u_cosinec_CastU16En2_out1_2_Q_3336
    );
  u_cosinec_Cosine_47_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(47),
      I2 => u_cosinec_Negate_cast_1(47),
      O => Cosine_4(47)
    );
  u_cosineb_Cosine_47_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(47),
      I2 => u_cosineb_Negate_cast_1(47),
      O => Cosine_2(47)
    );
  u_cosinea_Cosine_47_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(47),
      I2 => u_cosinea_Negate_cast_1(47),
      O => Cosine(47)
    );
  u_cosineb_CastU16En2_out1_10_21 : LUT4
    generic map(
      INIT => X"AA02"
    )
    port map (
      I0 => subtractb_out1(34),
      I1 => u_cosineb_N21,
      I2 => u_cosineb_p75mA_out1_51_Q,
      I3 => subtractb_out1(33),
      O => u_cosineb_N2
    );
  u_cosineb_CastU16En2_out1_10_11 : LUT4
    generic map(
      INIT => X"1B51"
    )
    port map (
      I0 => subtractb_out1(34),
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      O => u_cosineb_N1
    );
  u_cosineb_CastU16En2_out1_2_SW0 : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => u_cosineb_N2,
      I1 => u_cosineb_p75mA_out1_39_Q,
      I2 => u_cosineb_CastU16En2_out1_0_Q,
      I3 => u_cosineb_N1,
      I4 => u_cosineb_p25mA_out1_39_Q,
      O => N120
    );
  u_cosineb_CastU16En2_out1_2_SW1 : LUT5
    generic map(
      INIT => X"FFF8F8F8"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_39_Q,
      I1 => u_cosineb_N2,
      I2 => u_cosineb_CastU16En2_out1_0_Q,
      I3 => subtractb_out1(23),
      I4 => u_cosineb_N1,
      O => N121
    );
  u_cosineb_CastU16En2_out1_2_SW2 : LUT4
    generic map(
      INIT => X"FAF8"
    )
    port map (
      I0 => subtractb_out1(23),
      I1 => u_cosineb_N2,
      I2 => u_cosineb_CastU16En2_out1_0_Q,
      I3 => u_cosineb_N1,
      O => N122
    );
  u_cosineb_CastU16En2_out1_2_Q : LUT6
    generic map(
      INIT => X"FDF9A8E875712060"
    )
    port map (
      I0 => subtractb_out1(34),
      I1 => subtractb_out1(33),
      I2 => N121,
      I3 => u_cosineb_N21,
      I4 => N120,
      I5 => N122,
      O => u_cosineb_CastU16En2_out1_2_Q_3043
    );
  u_cosinec_Cosine_48_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(48),
      I2 => u_cosinec_Negate_cast_1(48),
      O => Cosine_4(48)
    );
  u_cosineb_Cosine_48_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(48),
      I2 => u_cosineb_Negate_cast_1(48),
      O => Cosine_2(48)
    );
  u_cosinea_Cosine_48_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(48),
      I2 => u_cosinea_Negate_cast_1(48),
      O => Cosine(48)
    );
  u_cosinec_Cosine_49_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(49),
      I2 => u_cosinec_Negate_cast_1(49),
      O => Cosine_4(49)
    );
  u_cosineb_Cosine_49_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(49),
      I2 => u_cosineb_Negate_cast_1(49),
      O => Cosine_2(49)
    );
  u_cosinea_Cosine_49_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(49),
      I2 => u_cosinea_Negate_cast_1(49),
      O => Cosine(49)
    );
  u_cosinec_Cosine_50_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinec_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinec_Look_Up_Table_out1_1(50),
      I2 => u_cosinec_Negate_cast_1(50),
      O => Cosine_4(50)
    );
  u_cosineb_Cosine_50_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosineb_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosineb_Look_Up_Table_out1_1(50),
      I2 => u_cosineb_Negate_cast_1(50),
      O => Cosine_2(50)
    );
  u_cosinea_Cosine_50_1 : LUT3
    generic map(
      INIT => X"D8"
    )
    port map (
      I0 => u_cosinea_alpha1st_or_4th_Quad_out1(1),
      I1 => u_cosinea_Look_Up_Table_out1_1(50),
      I2 => u_cosinea_Negate_cast_1(50),
      O => Cosine(50)
    );
  Madd_phasebdc_out1_cy_67_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(67),
      O => Madd_phasebdc_out1_cy_67_rt_485
    );
  Madd_phasebdc_out1_cy_68_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(68),
      O => Madd_phasebdc_out1_cy_68_rt_487
    );
  Madd_phasebdc_out1_cy_71_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(71),
      O => Madd_phasebdc_out1_cy_71_rt_491
    );
  Madd_phasebdc_out1_cy_72_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(72),
      O => Madd_phasebdc_out1_cy_72_rt_493
    );
  Madd_phasebdc_out1_cy_73_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(73),
      O => Madd_phasebdc_out1_cy_73_rt_495
    );
  Madd_phasebdc_out1_cy_74_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(74),
      O => Madd_phasebdc_out1_cy_74_rt_497
    );
  Madd_phasebdc_out1_cy_75_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(75),
      O => Madd_phasebdc_out1_cy_75_rt_499
    );
  Madd_phasebdc_out1_cy_76_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(76),
      O => Madd_phasebdc_out1_cy_76_rt_501
    );
  Madd_phasebdc_out1_cy_77_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(77),
      O => Madd_phasebdc_out1_cy_77_rt_503
    );
  Madd_phasebdc_out1_cy_78_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(78),
      O => Madd_phasebdc_out1_cy_78_rt_505
    );
  Madd_phasebdc_out1_cy_79_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(79),
      O => Madd_phasebdc_out1_cy_79_rt_507
    );
  Madd_phasebdc_out1_cy_80_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(80),
      O => Madd_phasebdc_out1_cy_80_rt_509
    );
  Madd_phasebdc_out1_cy_81_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(81),
      O => Madd_phasebdc_out1_cy_81_rt_511
    );
  Madd_phasebdc_out1_cy_82_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(82),
      O => Madd_phasebdc_out1_cy_82_rt_513
    );
  Msub_subtractc_out1_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(23),
      O => Msub_subtractc_out1_cy_23_rt_2020
    );
  Msub_subtractc_out1_cy_24_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(24),
      O => Msub_subtractc_out1_cy_24_rt_2022
    );
  Msub_subtractc_out1_cy_26_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(26),
      O => Msub_subtractc_out1_cy_26_rt_2025
    );
  Msub_subtractc_out1_cy_28_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(28),
      O => Msub_subtractc_out1_cy_28_rt_2028
    );
  Msub_subtractc_out1_cy_30_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(30),
      O => Msub_subtractc_out1_cy_30_rt_2031
    );
  Msub_subtractc_out1_cy_32_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(32),
      O => Msub_subtractc_out1_cy_32_rt_2034
    );
  Madd_phasecdc_out1_cy_67_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(67),
      O => Madd_phasecdc_out1_cy_67_rt_520
    );
  Madd_phasecdc_out1_cy_68_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(68),
      O => Madd_phasecdc_out1_cy_68_rt_522
    );
  Madd_phasecdc_out1_cy_71_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(71),
      O => Madd_phasecdc_out1_cy_71_rt_526
    );
  Madd_phasecdc_out1_cy_72_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(72),
      O => Madd_phasecdc_out1_cy_72_rt_528
    );
  Madd_phasecdc_out1_cy_73_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(73),
      O => Madd_phasecdc_out1_cy_73_rt_530
    );
  Madd_phasecdc_out1_cy_74_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(74),
      O => Madd_phasecdc_out1_cy_74_rt_532
    );
  Madd_phasecdc_out1_cy_75_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(75),
      O => Madd_phasecdc_out1_cy_75_rt_534
    );
  Madd_phasecdc_out1_cy_76_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(76),
      O => Madd_phasecdc_out1_cy_76_rt_536
    );
  Madd_phasecdc_out1_cy_77_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(77),
      O => Madd_phasecdc_out1_cy_77_rt_538
    );
  Madd_phasecdc_out1_cy_78_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(78),
      O => Madd_phasecdc_out1_cy_78_rt_540
    );
  Madd_phasecdc_out1_cy_79_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(79),
      O => Madd_phasecdc_out1_cy_79_rt_542
    );
  Madd_phasecdc_out1_cy_80_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(80),
      O => Madd_phasecdc_out1_cy_80_rt_544
    );
  Madd_phasecdc_out1_cy_81_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(81),
      O => Madd_phasecdc_out1_cy_81_rt_546
    );
  Madd_phasecdc_out1_cy_82_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(82),
      O => Madd_phasecdc_out1_cy_82_rt_548
    );
  Msub_subtractb_out1_cy_23_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(23),
      O => Msub_subtractb_out1_cy_23_rt_1997
    );
  Msub_subtractb_out1_cy_25_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(25),
      O => Msub_subtractb_out1_cy_25_rt_2000
    );
  Msub_subtractb_out1_cy_27_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(27),
      O => Msub_subtractb_out1_cy_27_rt_2003
    );
  Msub_subtractb_out1_cy_29_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(29),
      O => Msub_subtractb_out1_cy_29_rt_2006
    );
  Msub_subtractb_out1_cy_31_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(31),
      O => Msub_subtractb_out1_cy_31_rt_2009
    );
  Msub_subtractb_out1_cy_33_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(33),
      O => Msub_subtractb_out1_cy_33_rt_2012
    );
  Madd_phaseadc_out1_cy_67_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(67),
      O => Madd_phaseadc_out1_cy_67_rt_450
    );
  Madd_phaseadc_out1_cy_68_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(68),
      O => Madd_phaseadc_out1_cy_68_rt_452
    );
  Madd_phaseadc_out1_cy_71_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(71),
      O => Madd_phaseadc_out1_cy_71_rt_456
    );
  Madd_phaseadc_out1_cy_72_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(72),
      O => Madd_phaseadc_out1_cy_72_rt_458
    );
  Madd_phaseadc_out1_cy_73_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(73),
      O => Madd_phaseadc_out1_cy_73_rt_460
    );
  Madd_phaseadc_out1_cy_74_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(74),
      O => Madd_phaseadc_out1_cy_74_rt_462
    );
  Madd_phaseadc_out1_cy_75_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(75),
      O => Madd_phaseadc_out1_cy_75_rt_464
    );
  Madd_phaseadc_out1_cy_76_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(76),
      O => Madd_phaseadc_out1_cy_76_rt_466
    );
  Madd_phaseadc_out1_cy_77_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(77),
      O => Madd_phaseadc_out1_cy_77_rt_468
    );
  Madd_phaseadc_out1_cy_78_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(78),
      O => Madd_phaseadc_out1_cy_78_rt_470
    );
  Madd_phaseadc_out1_cy_79_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(79),
      O => Madd_phaseadc_out1_cy_79_rt_472
    );
  Madd_phaseadc_out1_cy_80_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(80),
      O => Madd_phaseadc_out1_cy_80_rt_474
    );
  Madd_phaseadc_out1_cy_81_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(81),
      O => Madd_phaseadc_out1_cy_81_rt_476
    );
  Madd_phaseadc_out1_cy_82_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(82),
      O => Madd_phaseadc_out1_cy_82_rt_478
    );
  Madd_phasebdc_out1_xor_83_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasebmultiplier_out1_1(82),
      O => Madd_phasebdc_out1_xor_83_rt_517
    );
  Msub_subtractc_out1_xor_34_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(34),
      O => Msub_subtractc_out1_xor_34_rt_2041
    );
  Madd_phasecdc_out1_xor_83_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phasecmultiplier_out1_1(82),
      O => Madd_phasecdc_out1_xor_83_rt_552
    );
  Madd_phaseadc_out1_xor_83_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => phaseamultiplier_out1_1(82),
      O => Madd_phaseadc_out1_xor_83_rt_482
    );
  u_cosinea_Madd_Negate_cast_1_Madd_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_cosinea_Look_Up_Table_out1_1(0),
      O => u_cosinea_Madd_Negate_cast_1_Madd_cy_0_rt_2810
    );
  u_cosinea_Madd_p25mA_out1_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(33),
      O => u_cosinea_Madd_p25mA_out1_cy_12_rt_2913
    );
  u_cosinea_Madd_p75mA_out1_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_Madd_p75mA_out1_cy_13_rt_2949
    );
  u_cosinea_Madd_p75mA_out1_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => Discrete_Time_Integrator_x_reg(33),
      O => u_cosinea_Madd_p75mA_out1_cy_12_rt_2947
    );
  u_cosineb_Madd_Negate_cast_1_Madd_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_cosineb_Look_Up_Table_out1_1(0),
      O => u_cosineb_Madd_Negate_cast_1_Madd_cy_0_rt_3103
    );
  u_cosineb_Madd_p25mA_out1_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => subtractb_out1(33),
      O => u_cosineb_Madd_p25mA_out1_cy_12_rt_3206
    );
  u_cosineb_Madd_p75mA_out1_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => subtractb_out1(34),
      O => u_cosineb_Madd_p75mA_out1_cy_13_rt_3242
    );
  u_cosineb_Madd_p75mA_out1_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => subtractb_out1(33),
      O => u_cosineb_Madd_p75mA_out1_cy_12_rt_3240
    );
  u_cosinec_Madd_Negate_cast_1_Madd_cy_0_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => u_cosinec_Look_Up_Table_out1_1(0),
      O => u_cosinec_Madd_Negate_cast_1_Madd_cy_0_rt_3396
    );
  u_cosinec_Madd_p25mA_out1_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => subtractc_out1(33),
      O => u_cosinec_Madd_p25mA_out1_cy_12_rt_3499
    );
  u_cosinec_Madd_p75mA_out1_cy_13_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => subtractc_out1(34),
      O => u_cosinec_Madd_p75mA_out1_cy_13_rt_3535
    );
  u_cosinec_Madd_p75mA_out1_cy_12_rt : LUT1
    generic map(
      INIT => X"2"
    )
    port map (
      I0 => subtractc_out1(33),
      O => u_cosinec_Madd_p75mA_out1_cy_12_rt_3533
    );
  u_cosineb_CastU16En2_out1_9_Q : MUXF7
    port map (
      I0 => N188,
      I1 => N189,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_9_Q_3050
    );
  u_cosineb_CastU16En2_out1_9_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_46_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(30),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N188
    );
  u_cosineb_CastU16En2_out1_9_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_46_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(30),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N189
    );
  u_cosineb_CastU16En2_out1_8_Q : MUXF7
    port map (
      I0 => N190,
      I1 => N191,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_8_Q_3049
    );
  u_cosineb_CastU16En2_out1_8_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_45_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(29),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N190
    );
  u_cosineb_CastU16En2_out1_8_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_45_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(29),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N191
    );
  u_cosineb_CastU16En2_out1_7_Q : MUXF7
    port map (
      I0 => N192,
      I1 => N193,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_7_Q_3048
    );
  u_cosineb_CastU16En2_out1_7_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_44_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(28),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N192
    );
  u_cosineb_CastU16En2_out1_7_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_44_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(28),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N193
    );
  u_cosineb_CastU16En2_out1_6_Q : MUXF7
    port map (
      I0 => N194,
      I1 => N195,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_6_Q_3047
    );
  u_cosineb_CastU16En2_out1_6_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_43_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(27),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N194
    );
  u_cosineb_CastU16En2_out1_6_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_43_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(27),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N195
    );
  u_cosineb_CastU16En2_out1_5_Q : MUXF7
    port map (
      I0 => N196,
      I1 => N197,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_5_Q_3046
    );
  u_cosineb_CastU16En2_out1_5_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_42_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(26),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N196
    );
  u_cosineb_CastU16En2_out1_5_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_42_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(26),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N197
    );
  u_cosineb_CastU16En2_out1_4_Q : MUXF7
    port map (
      I0 => N198,
      I1 => N199,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_4_Q_3045
    );
  u_cosineb_CastU16En2_out1_4_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_41_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(25),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N198
    );
  u_cosineb_CastU16En2_out1_4_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_41_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(25),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N199
    );
  u_cosineb_CastU16En2_out1_3_Q : MUXF7
    port map (
      I0 => N200,
      I1 => N201,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_3_Q_3044
    );
  u_cosineb_CastU16En2_out1_3_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_40_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(24),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N200
    );
  u_cosineb_CastU16En2_out1_3_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_40_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(24),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N201
    );
  u_cosineb_CastU16En2_out1_11_Q : MUXF7
    port map (
      I0 => N202,
      I1 => N203,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_11_Q_3042
    );
  u_cosineb_CastU16En2_out1_11_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_48_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(32),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N202
    );
  u_cosineb_CastU16En2_out1_11_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_48_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(32),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N203
    );
  u_cosineb_CastU16En2_out1_10_Q : MUXF7
    port map (
      I0 => N204,
      I1 => N205,
      S => subtractb_out1(34),
      O => u_cosineb_CastU16En2_out1_10_Q_3041
    );
  u_cosineb_CastU16En2_out1_10_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosineb_p25mA_out1_47_Q,
      I1 => u_cosineb_p25mA_out1_51_Q,
      I2 => subtractb_out1(33),
      I3 => u_cosineb_N21,
      I4 => subtractb_out1(31),
      I5 => u_cosineb_CastU16En2_out1_0_Q,
      O => N204
    );
  u_cosineb_CastU16En2_out1_10_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosineb_p75mA_out1_47_Q,
      I1 => u_cosineb_N2,
      I2 => subtractb_out1(33),
      I3 => subtractb_out1(31),
      I4 => u_cosineb_CastU16En2_out1_0_Q,
      I5 => u_cosineb_N1,
      O => N205
    );
  u_cosinec_CastU16En2_out1_9_Q : MUXF7
    port map (
      I0 => N206,
      I1 => N207,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_9_Q_3343
    );
  u_cosinec_CastU16En2_out1_9_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_46_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(30),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N206
    );
  u_cosinec_CastU16En2_out1_9_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_46_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(30),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N207
    );
  u_cosinec_CastU16En2_out1_8_Q : MUXF7
    port map (
      I0 => N208,
      I1 => N209,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_8_Q_3342
    );
  u_cosinec_CastU16En2_out1_8_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_45_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(29),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N208
    );
  u_cosinec_CastU16En2_out1_8_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_45_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(29),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N209
    );
  u_cosinec_CastU16En2_out1_7_Q : MUXF7
    port map (
      I0 => N210,
      I1 => N211,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_7_Q_3341
    );
  u_cosinec_CastU16En2_out1_7_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_44_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(28),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N210
    );
  u_cosinec_CastU16En2_out1_7_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_44_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(28),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N211
    );
  u_cosinec_CastU16En2_out1_6_Q : MUXF7
    port map (
      I0 => N212,
      I1 => N213,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_6_Q_3340
    );
  u_cosinec_CastU16En2_out1_6_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_43_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(27),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N212
    );
  u_cosinec_CastU16En2_out1_6_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_43_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(27),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N213
    );
  u_cosinec_CastU16En2_out1_5_Q : MUXF7
    port map (
      I0 => N214,
      I1 => N215,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_5_Q_3339
    );
  u_cosinec_CastU16En2_out1_5_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_42_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(26),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N214
    );
  u_cosinec_CastU16En2_out1_5_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_42_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(26),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N215
    );
  u_cosinec_CastU16En2_out1_4_Q : MUXF7
    port map (
      I0 => N216,
      I1 => N217,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_4_Q_3338
    );
  u_cosinec_CastU16En2_out1_4_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_41_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(25),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N216
    );
  u_cosinec_CastU16En2_out1_4_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_41_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(25),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N217
    );
  u_cosinec_CastU16En2_out1_3_Q : MUXF7
    port map (
      I0 => N218,
      I1 => N219,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_3_Q_3337
    );
  u_cosinec_CastU16En2_out1_3_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_40_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(24),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N218
    );
  u_cosinec_CastU16En2_out1_3_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_40_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(24),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N219
    );
  u_cosinec_CastU16En2_out1_11_Q : MUXF7
    port map (
      I0 => N220,
      I1 => N221,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_11_Q_3335
    );
  u_cosinec_CastU16En2_out1_11_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_48_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(32),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N220
    );
  u_cosinec_CastU16En2_out1_11_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_48_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(32),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N221
    );
  u_cosinec_CastU16En2_out1_10_Q : MUXF7
    port map (
      I0 => N222,
      I1 => N223,
      S => subtractc_out1(34),
      O => u_cosinec_CastU16En2_out1_10_Q_3334
    );
  u_cosinec_CastU16En2_out1_10_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinec_p25mA_out1_47_Q,
      I1 => u_cosinec_p25mA_out1_51_Q,
      I2 => subtractc_out1(33),
      I3 => u_cosinec_N21,
      I4 => subtractc_out1(31),
      I5 => u_cosinec_CastU16En2_out1_0_Q,
      O => N222
    );
  u_cosinec_CastU16En2_out1_10_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinec_p75mA_out1_47_Q,
      I1 => u_cosinec_N2,
      I2 => subtractc_out1(33),
      I3 => subtractc_out1(31),
      I4 => u_cosinec_CastU16En2_out1_0_Q,
      I5 => u_cosinec_N1,
      O => N223
    );
  u_cosinea_CastU16En2_out1_9_Q : MUXF7
    port map (
      I0 => N224,
      I1 => N225,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_9_Q_2757
    );
  u_cosinea_CastU16En2_out1_9_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_46_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(30),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N224
    );
  u_cosinea_CastU16En2_out1_9_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_46_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(30),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N225
    );
  u_cosinea_CastU16En2_out1_8_Q : MUXF7
    port map (
      I0 => N226,
      I1 => N227,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_8_Q_2756
    );
  u_cosinea_CastU16En2_out1_8_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_45_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(29),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N226
    );
  u_cosinea_CastU16En2_out1_8_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_45_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(29),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N227
    );
  u_cosinea_CastU16En2_out1_7_Q : MUXF7
    port map (
      I0 => N228,
      I1 => N229,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_7_Q_2755
    );
  u_cosinea_CastU16En2_out1_7_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_44_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(28),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N228
    );
  u_cosinea_CastU16En2_out1_7_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_44_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(28),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N229
    );
  u_cosinea_CastU16En2_out1_6_Q : MUXF7
    port map (
      I0 => N230,
      I1 => N231,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_6_Q_2754
    );
  u_cosinea_CastU16En2_out1_6_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_43_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(27),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N230
    );
  u_cosinea_CastU16En2_out1_6_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_43_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(27),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N231
    );
  u_cosinea_CastU16En2_out1_5_Q : MUXF7
    port map (
      I0 => N232,
      I1 => N233,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_5_Q_2753
    );
  u_cosinea_CastU16En2_out1_5_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_42_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(26),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N232
    );
  u_cosinea_CastU16En2_out1_5_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_42_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(26),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N233
    );
  u_cosinea_CastU16En2_out1_4_Q : MUXF7
    port map (
      I0 => N234,
      I1 => N235,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_4_Q_2752
    );
  u_cosinea_CastU16En2_out1_4_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_41_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(25),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N234
    );
  u_cosinea_CastU16En2_out1_4_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_41_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(25),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N235
    );
  u_cosinea_CastU16En2_out1_3_Q : MUXF7
    port map (
      I0 => N236,
      I1 => N237,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_3_Q_2751
    );
  u_cosinea_CastU16En2_out1_3_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_40_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(24),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N236
    );
  u_cosinea_CastU16En2_out1_3_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_40_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(24),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N237
    );
  u_cosinea_CastU16En2_out1_2_Q : MUXF7
    port map (
      I0 => N238,
      I1 => N239,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_2_Q_2750
    );
  u_cosinea_CastU16En2_out1_2_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_39_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(23),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N238
    );
  u_cosinea_CastU16En2_out1_2_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_39_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(23),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N239
    );
  u_cosinea_CastU16En2_out1_11_Q : MUXF7
    port map (
      I0 => N240,
      I1 => N241,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_11_Q_2749
    );
  u_cosinea_CastU16En2_out1_11_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_48_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(32),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N240
    );
  u_cosinea_CastU16En2_out1_11_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_48_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(32),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N241
    );
  u_cosinea_CastU16En2_out1_10_Q : MUXF7
    port map (
      I0 => N242,
      I1 => N243,
      S => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_CastU16En2_out1_10_Q_2748
    );
  u_cosinea_CastU16En2_out1_10_F : LUT6
    generic map(
      INIT => X"FFFFFFFF22F22202"
    )
    port map (
      I0 => u_cosinea_p25mA_out1_47_Q,
      I1 => u_cosinea_p25mA_out1_51_Q,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => u_cosinea_N21,
      I4 => Discrete_Time_Integrator_x_reg(31),
      I5 => u_cosinea_CastU16En2_out1_0_Q,
      O => N242
    );
  u_cosinea_CastU16En2_out1_10_G : LUT6
    generic map(
      INIT => X"FFFFFF08FFFFC808"
    )
    port map (
      I0 => u_cosinea_p75mA_out1_47_Q,
      I1 => u_cosinea_N2,
      I2 => Discrete_Time_Integrator_x_reg(33),
      I3 => Discrete_Time_Integrator_x_reg(31),
      I4 => u_cosinea_CastU16En2_out1_0_Q,
      I5 => u_cosinea_N1,
      O => N243
    );
  Madd_phasebdc_out1_lut_66_INV_0 : INV
    port map (
      I => phasebmultiplier_out1_1(66),
      O => Madd_phasebdc_out1_lut_66_Q
    );
  Madd_phasebdc_out1_lut_69_INV_0 : INV
    port map (
      I => phasebmultiplier_out1_1(69),
      O => Madd_phasebdc_out1_lut_69_Q
    );
  Madd_phasebdc_out1_lut_70_INV_0 : INV
    port map (
      I => phasebmultiplier_out1_1(70),
      O => Madd_phasebdc_out1_lut_70_Q
    );
  Msub_subtractc_out1_lut_25_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(25),
      O => Msub_subtractc_out1_lut_25_Q
    );
  Msub_subtractc_out1_lut_27_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(27),
      O => Msub_subtractc_out1_lut_27_Q
    );
  Msub_subtractc_out1_lut_29_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(29),
      O => Msub_subtractc_out1_lut_29_Q
    );
  Msub_subtractc_out1_lut_31_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(31),
      O => Msub_subtractc_out1_lut_31_Q
    );
  Madd_phasecdc_out1_lut_66_INV_0 : INV
    port map (
      I => phasecmultiplier_out1_1(66),
      O => Madd_phasecdc_out1_lut_66_Q
    );
  Madd_phasecdc_out1_lut_69_INV_0 : INV
    port map (
      I => phasecmultiplier_out1_1(69),
      O => Madd_phasecdc_out1_lut_69_Q
    );
  Madd_phasecdc_out1_lut_70_INV_0 : INV
    port map (
      I => phasecmultiplier_out1_1(70),
      O => Madd_phasecdc_out1_lut_70_Q
    );
  Msub_subtractb_out1_lut_24_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(24),
      O => Msub_subtractb_out1_lut_24_Q
    );
  Msub_subtractb_out1_lut_26_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(26),
      O => Msub_subtractb_out1_lut_26_Q
    );
  Msub_subtractb_out1_lut_28_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(28),
      O => Msub_subtractb_out1_lut_28_Q
    );
  Msub_subtractb_out1_lut_30_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(30),
      O => Msub_subtractb_out1_lut_30_Q
    );
  Msub_subtractb_out1_lut_32_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(32),
      O => Msub_subtractb_out1_lut_32_Q
    );
  Msub_subtractb_out1_lut_34_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(34),
      O => Msub_subtractb_out1_lut_34_Q
    );
  Madd_phaseadc_out1_lut_66_INV_0 : INV
    port map (
      I => phaseamultiplier_out1_1(66),
      O => Madd_phaseadc_out1_lut_66_Q
    );
  Madd_phaseadc_out1_lut_69_INV_0 : INV
    port map (
      I => phaseamultiplier_out1_1(69),
      O => Madd_phaseadc_out1_lut_69_Q
    );
  Madd_phaseadc_out1_lut_70_INV_0 : INV
    port map (
      I => phaseamultiplier_out1_1(70),
      O => Madd_phaseadc_out1_lut_70_Q
    );
  u_cosinec_reset_inv1_INV_0 : INV
    port map (
      I => reset,
      O => reset_inv
    );
  u_cosinec_Madd_Negate_cast_1_not0000_50_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(50),
      O => u_cosinec_Madd_Negate_cast_1_not0000(50)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_50_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(50),
      O => u_cosineb_Madd_Negate_cast_1_not0000(50)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_50_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(50),
      O => u_cosinea_Madd_Negate_cast_1_not0000(50)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_49_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(49),
      O => u_cosinec_Madd_Negate_cast_1_not0000(49)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_49_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(49),
      O => u_cosineb_Madd_Negate_cast_1_not0000(49)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_49_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(49),
      O => u_cosinea_Madd_Negate_cast_1_not0000(49)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_48_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(48),
      O => u_cosinec_Madd_Negate_cast_1_not0000(48)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_48_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(48),
      O => u_cosineb_Madd_Negate_cast_1_not0000(48)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_48_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(48),
      O => u_cosinea_Madd_Negate_cast_1_not0000(48)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_47_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(47),
      O => u_cosinec_Madd_Negate_cast_1_not0000(47)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_47_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(47),
      O => u_cosineb_Madd_Negate_cast_1_not0000(47)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_47_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(47),
      O => u_cosinea_Madd_Negate_cast_1_not0000(47)
    );
  u_cosinea_Madd_p25mA_out1_not0000_48_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(32),
      O => u_cosinea_Madd_p25mA_out1_not0000_48_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_46_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(46),
      O => u_cosinec_Madd_Negate_cast_1_not0000(46)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_46_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(46),
      O => u_cosineb_Madd_Negate_cast_1_not0000(46)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_46_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(46),
      O => u_cosinea_Madd_Negate_cast_1_not0000(46)
    );
  u_cosinea_Madd_p25mA_out1_not0000_47_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(31),
      O => u_cosinea_Madd_p25mA_out1_not0000_47_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_45_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(45),
      O => u_cosinec_Madd_Negate_cast_1_not0000(45)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_45_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(45),
      O => u_cosineb_Madd_Negate_cast_1_not0000(45)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_45_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(45),
      O => u_cosinea_Madd_Negate_cast_1_not0000(45)
    );
  u_cosinea_Madd_p25mA_out1_not0000_46_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(30),
      O => u_cosinea_Madd_p25mA_out1_not0000_46_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_44_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(44),
      O => u_cosinec_Madd_Negate_cast_1_not0000(44)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_44_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(44),
      O => u_cosineb_Madd_Negate_cast_1_not0000(44)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_44_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(44),
      O => u_cosinea_Madd_Negate_cast_1_not0000(44)
    );
  u_cosinea_Madd_p25mA_out1_not0000_45_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(29),
      O => u_cosinea_Madd_p25mA_out1_not0000_45_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_43_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(43),
      O => u_cosinec_Madd_Negate_cast_1_not0000(43)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_43_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(43),
      O => u_cosineb_Madd_Negate_cast_1_not0000(43)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_43_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(43),
      O => u_cosinea_Madd_Negate_cast_1_not0000(43)
    );
  u_cosinea_Madd_p25mA_out1_not0000_44_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(28),
      O => u_cosinea_Madd_p25mA_out1_not0000_44_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_42_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(42),
      O => u_cosinec_Madd_Negate_cast_1_not0000(42)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_42_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(42),
      O => u_cosineb_Madd_Negate_cast_1_not0000(42)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_42_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(42),
      O => u_cosinea_Madd_Negate_cast_1_not0000(42)
    );
  u_cosinea_Madd_p25mA_out1_not0000_43_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(27),
      O => u_cosinea_Madd_p25mA_out1_not0000_43_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_41_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(41),
      O => u_cosinec_Madd_Negate_cast_1_not0000(41)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_41_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(41),
      O => u_cosineb_Madd_Negate_cast_1_not0000(41)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_41_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(41),
      O => u_cosinea_Madd_Negate_cast_1_not0000(41)
    );
  u_cosinea_Madd_p25mA_out1_not0000_42_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(26),
      O => u_cosinea_Madd_p25mA_out1_not0000_42_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_40_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(40),
      O => u_cosinec_Madd_Negate_cast_1_not0000(40)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_40_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(40),
      O => u_cosineb_Madd_Negate_cast_1_not0000(40)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_40_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(40),
      O => u_cosinea_Madd_Negate_cast_1_not0000(40)
    );
  u_cosinea_Madd_p25mA_out1_not0000_41_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(25),
      O => u_cosinea_Madd_p25mA_out1_not0000_41_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_39_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(39),
      O => u_cosinec_Madd_Negate_cast_1_not0000(39)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_39_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(39),
      O => u_cosineb_Madd_Negate_cast_1_not0000(39)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_39_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(39),
      O => u_cosinea_Madd_Negate_cast_1_not0000(39)
    );
  u_cosinea_Madd_p25mA_out1_not0000_50_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(34),
      O => u_cosinea_Madd_p25mA_out1_not0000_50_Q
    );
  u_cosinea_Madd_p25mA_out1_not0000_40_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(24),
      O => u_cosinea_Madd_p25mA_out1_not0000_40_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_38_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(38),
      O => u_cosinec_Madd_Negate_cast_1_not0000(38)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_38_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(38),
      O => u_cosineb_Madd_Negate_cast_1_not0000(38)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_38_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(38),
      O => u_cosinea_Madd_Negate_cast_1_not0000(38)
    );
  u_cosinea_Madd_p25mA_out1_not0000_39_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(23),
      O => u_cosinea_Madd_p25mA_out1_not0000_39_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_37_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(37),
      O => u_cosinec_Madd_Negate_cast_1_not0000(37)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_37_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(37),
      O => u_cosineb_Madd_Negate_cast_1_not0000(37)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_37_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(37),
      O => u_cosinea_Madd_Negate_cast_1_not0000(37)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_36_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(36),
      O => u_cosinec_Madd_Negate_cast_1_not0000(36)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_36_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(36),
      O => u_cosineb_Madd_Negate_cast_1_not0000(36)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_36_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(36),
      O => u_cosinea_Madd_Negate_cast_1_not0000(36)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_35_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(35),
      O => u_cosinec_Madd_Negate_cast_1_not0000(35)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_35_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(35),
      O => u_cosineb_Madd_Negate_cast_1_not0000(35)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_35_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(35),
      O => u_cosinea_Madd_Negate_cast_1_not0000(35)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_34_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(34),
      O => u_cosinec_Madd_Negate_cast_1_not0000(34)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_34_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(34),
      O => u_cosineb_Madd_Negate_cast_1_not0000(34)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_34_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(34),
      O => u_cosinea_Madd_Negate_cast_1_not0000(34)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_33_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(33),
      O => u_cosinec_Madd_Negate_cast_1_not0000(33)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_33_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(33),
      O => u_cosineb_Madd_Negate_cast_1_not0000(33)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_33_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(33),
      O => u_cosinea_Madd_Negate_cast_1_not0000(33)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_32_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(32),
      O => u_cosinec_Madd_Negate_cast_1_not0000(32)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_32_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(32),
      O => u_cosineb_Madd_Negate_cast_1_not0000(32)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_32_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(32),
      O => u_cosinea_Madd_Negate_cast_1_not0000(32)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_31_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(31),
      O => u_cosinec_Madd_Negate_cast_1_not0000(31)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_31_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(31),
      O => u_cosineb_Madd_Negate_cast_1_not0000(31)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_31_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(31),
      O => u_cosinea_Madd_Negate_cast_1_not0000(31)
    );
  u_cosinec_Madd_p25mA_out1_not0000_39_1_INV_0 : INV
    port map (
      I => subtractc_out1(23),
      O => u_cosinec_Madd_p25mA_out1_not0000_39_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_39_1_INV_0 : INV
    port map (
      I => subtractb_out1(23),
      O => u_cosineb_Madd_p25mA_out1_not0000_39_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_30_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(30),
      O => u_cosinec_Madd_Negate_cast_1_not0000(30)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_30_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(30),
      O => u_cosineb_Madd_Negate_cast_1_not0000(30)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_30_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(30),
      O => u_cosinea_Madd_Negate_cast_1_not0000(30)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_29_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(29),
      O => u_cosinec_Madd_Negate_cast_1_not0000(29)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_29_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(29),
      O => u_cosineb_Madd_Negate_cast_1_not0000(29)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_29_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(29),
      O => u_cosinea_Madd_Negate_cast_1_not0000(29)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_28_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(28),
      O => u_cosinec_Madd_Negate_cast_1_not0000(28)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_28_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(28),
      O => u_cosineb_Madd_Negate_cast_1_not0000(28)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_28_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(28),
      O => u_cosinea_Madd_Negate_cast_1_not0000(28)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_27_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(27),
      O => u_cosinec_Madd_Negate_cast_1_not0000(27)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_27_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(27),
      O => u_cosineb_Madd_Negate_cast_1_not0000(27)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_27_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(27),
      O => u_cosinea_Madd_Negate_cast_1_not0000(27)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_26_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(26),
      O => u_cosinec_Madd_Negate_cast_1_not0000(26)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_26_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(26),
      O => u_cosineb_Madd_Negate_cast_1_not0000(26)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_26_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(26),
      O => u_cosinea_Madd_Negate_cast_1_not0000(26)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_25_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(25),
      O => u_cosinec_Madd_Negate_cast_1_not0000(25)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_25_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(25),
      O => u_cosineb_Madd_Negate_cast_1_not0000(25)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_25_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(25),
      O => u_cosinea_Madd_Negate_cast_1_not0000(25)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_24_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(24),
      O => u_cosinec_Madd_Negate_cast_1_not0000(24)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_24_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(24),
      O => u_cosineb_Madd_Negate_cast_1_not0000(24)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_24_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(24),
      O => u_cosinea_Madd_Negate_cast_1_not0000(24)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_23_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(23),
      O => u_cosinec_Madd_Negate_cast_1_not0000(23)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_23_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(23),
      O => u_cosineb_Madd_Negate_cast_1_not0000(23)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_23_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(23),
      O => u_cosinea_Madd_Negate_cast_1_not0000(23)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_22_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(22),
      O => u_cosinec_Madd_Negate_cast_1_not0000(22)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_22_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(22),
      O => u_cosineb_Madd_Negate_cast_1_not0000(22)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_22_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(22),
      O => u_cosinea_Madd_Negate_cast_1_not0000(22)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_21_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(21),
      O => u_cosinec_Madd_Negate_cast_1_not0000(21)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_21_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(21),
      O => u_cosineb_Madd_Negate_cast_1_not0000(21)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_21_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(21),
      O => u_cosinea_Madd_Negate_cast_1_not0000(21)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_20_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(20),
      O => u_cosinec_Madd_Negate_cast_1_not0000(20)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_20_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(20),
      O => u_cosineb_Madd_Negate_cast_1_not0000(20)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_20_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(20),
      O => u_cosinea_Madd_Negate_cast_1_not0000(20)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_19_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(19),
      O => u_cosinec_Madd_Negate_cast_1_not0000(19)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_19_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(19),
      O => u_cosineb_Madd_Negate_cast_1_not0000(19)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_19_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(19),
      O => u_cosinea_Madd_Negate_cast_1_not0000(19)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_18_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(18),
      O => u_cosinec_Madd_Negate_cast_1_not0000(18)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_18_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(18),
      O => u_cosineb_Madd_Negate_cast_1_not0000(18)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_18_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(18),
      O => u_cosinea_Madd_Negate_cast_1_not0000(18)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_17_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(17),
      O => u_cosinec_Madd_Negate_cast_1_not0000(17)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_17_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(17),
      O => u_cosineb_Madd_Negate_cast_1_not0000(17)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_17_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(17),
      O => u_cosinea_Madd_Negate_cast_1_not0000(17)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_16_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(16),
      O => u_cosinec_Madd_Negate_cast_1_not0000(16)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_16_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(16),
      O => u_cosineb_Madd_Negate_cast_1_not0000(16)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_16_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(16),
      O => u_cosinea_Madd_Negate_cast_1_not0000(16)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_15_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(15),
      O => u_cosinec_Madd_Negate_cast_1_not0000(15)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_15_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(15),
      O => u_cosineb_Madd_Negate_cast_1_not0000(15)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_15_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(15),
      O => u_cosinea_Madd_Negate_cast_1_not0000(15)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_14_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(14),
      O => u_cosinec_Madd_Negate_cast_1_not0000(14)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_14_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(14),
      O => u_cosineb_Madd_Negate_cast_1_not0000(14)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_14_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(14),
      O => u_cosinea_Madd_Negate_cast_1_not0000(14)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_13_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(13),
      O => u_cosinec_Madd_Negate_cast_1_not0000(13)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_13_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(13),
      O => u_cosineb_Madd_Negate_cast_1_not0000(13)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_13_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(13),
      O => u_cosinea_Madd_Negate_cast_1_not0000(13)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_12_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(12),
      O => u_cosinec_Madd_Negate_cast_1_not0000(12)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_12_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(12),
      O => u_cosineb_Madd_Negate_cast_1_not0000(12)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_12_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(12),
      O => u_cosinea_Madd_Negate_cast_1_not0000(12)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_11_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(11),
      O => u_cosinec_Madd_Negate_cast_1_not0000(11)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_11_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(11),
      O => u_cosineb_Madd_Negate_cast_1_not0000(11)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_11_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(11),
      O => u_cosinea_Madd_Negate_cast_1_not0000(11)
    );
  u_cosinec_Madd_p25mA_out1_not0000_41_1_INV_0 : INV
    port map (
      I => subtractc_out1(25),
      O => u_cosinec_Madd_p25mA_out1_not0000_41_Q
    );
  u_cosinec_Madd_p25mA_out1_not0000_40_1_INV_0 : INV
    port map (
      I => subtractc_out1(24),
      O => u_cosinec_Madd_p25mA_out1_not0000_40_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_40_1_INV_0 : INV
    port map (
      I => subtractb_out1(24),
      O => u_cosineb_Madd_p25mA_out1_not0000_40_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_10_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(10),
      O => u_cosinec_Madd_Negate_cast_1_not0000(10)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_10_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(10),
      O => u_cosineb_Madd_Negate_cast_1_not0000(10)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_10_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(10),
      O => u_cosinea_Madd_Negate_cast_1_not0000(10)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_9_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(9),
      O => u_cosinec_Madd_Negate_cast_1_not0000(9)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_9_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(9),
      O => u_cosineb_Madd_Negate_cast_1_not0000(9)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_9_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(9),
      O => u_cosinea_Madd_Negate_cast_1_not0000(9)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_8_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(8),
      O => u_cosinec_Madd_Negate_cast_1_not0000(8)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_8_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(8),
      O => u_cosineb_Madd_Negate_cast_1_not0000(8)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_8_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(8),
      O => u_cosinea_Madd_Negate_cast_1_not0000(8)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_7_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(7),
      O => u_cosinec_Madd_Negate_cast_1_not0000(7)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_7_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(7),
      O => u_cosineb_Madd_Negate_cast_1_not0000(7)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_7_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(7),
      O => u_cosinea_Madd_Negate_cast_1_not0000(7)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_6_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(6),
      O => u_cosinec_Madd_Negate_cast_1_not0000(6)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_6_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(6),
      O => u_cosineb_Madd_Negate_cast_1_not0000(6)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_6_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(6),
      O => u_cosinea_Madd_Negate_cast_1_not0000(6)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_5_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(5),
      O => u_cosinec_Madd_Negate_cast_1_not0000(5)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_5_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(5),
      O => u_cosineb_Madd_Negate_cast_1_not0000(5)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_5_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(5),
      O => u_cosinea_Madd_Negate_cast_1_not0000(5)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_4_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(4),
      O => u_cosinec_Madd_Negate_cast_1_not0000(4)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_4_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(4),
      O => u_cosineb_Madd_Negate_cast_1_not0000(4)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_4_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(4),
      O => u_cosinea_Madd_Negate_cast_1_not0000(4)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_3_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(3),
      O => u_cosinec_Madd_Negate_cast_1_not0000(3)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_3_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(3),
      O => u_cosineb_Madd_Negate_cast_1_not0000(3)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_3_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(3),
      O => u_cosinea_Madd_Negate_cast_1_not0000(3)
    );
  u_cosinec_Madd_p25mA_out1_not0000_48_1_INV_0 : INV
    port map (
      I => subtractc_out1(32),
      O => u_cosinec_Madd_p25mA_out1_not0000_48_Q
    );
  u_cosinec_Madd_p25mA_out1_not0000_47_1_INV_0 : INV
    port map (
      I => subtractc_out1(31),
      O => u_cosinec_Madd_p25mA_out1_not0000_47_Q
    );
  u_cosinec_Madd_p25mA_out1_not0000_46_1_INV_0 : INV
    port map (
      I => subtractc_out1(30),
      O => u_cosinec_Madd_p25mA_out1_not0000_46_Q
    );
  u_cosinec_Madd_p25mA_out1_not0000_45_1_INV_0 : INV
    port map (
      I => subtractc_out1(29),
      O => u_cosinec_Madd_p25mA_out1_not0000_45_Q
    );
  u_cosinec_Madd_p25mA_out1_not0000_44_1_INV_0 : INV
    port map (
      I => subtractc_out1(28),
      O => u_cosinec_Madd_p25mA_out1_not0000_44_Q
    );
  u_cosinec_Madd_p25mA_out1_not0000_43_1_INV_0 : INV
    port map (
      I => subtractc_out1(27),
      O => u_cosinec_Madd_p25mA_out1_not0000_43_Q
    );
  u_cosinec_Madd_p25mA_out1_not0000_42_1_INV_0 : INV
    port map (
      I => subtractc_out1(26),
      O => u_cosinec_Madd_p25mA_out1_not0000_42_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_48_1_INV_0 : INV
    port map (
      I => subtractb_out1(32),
      O => u_cosineb_Madd_p25mA_out1_not0000_48_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_47_1_INV_0 : INV
    port map (
      I => subtractb_out1(31),
      O => u_cosineb_Madd_p25mA_out1_not0000_47_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_46_1_INV_0 : INV
    port map (
      I => subtractb_out1(30),
      O => u_cosineb_Madd_p25mA_out1_not0000_46_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_45_1_INV_0 : INV
    port map (
      I => subtractb_out1(29),
      O => u_cosineb_Madd_p25mA_out1_not0000_45_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_44_1_INV_0 : INV
    port map (
      I => subtractb_out1(28),
      O => u_cosineb_Madd_p25mA_out1_not0000_44_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_43_1_INV_0 : INV
    port map (
      I => subtractb_out1(27),
      O => u_cosineb_Madd_p25mA_out1_not0000_43_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_42_1_INV_0 : INV
    port map (
      I => subtractb_out1(26),
      O => u_cosineb_Madd_p25mA_out1_not0000_42_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_41_1_INV_0 : INV
    port map (
      I => subtractb_out1(25),
      O => u_cosineb_Madd_p25mA_out1_not0000_41_Q
    );
  u_cosinec_Madd_Negate_cast_1_not0000_2_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(2),
      O => u_cosinec_Madd_Negate_cast_1_not0000(2)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_2_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(2),
      O => u_cosineb_Madd_Negate_cast_1_not0000(2)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_2_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(2),
      O => u_cosinea_Madd_Negate_cast_1_not0000(2)
    );
  u_cosinec_Madd_Negate_cast_1_not0000_1_1_INV_0 : INV
    port map (
      I => u_cosinec_Look_Up_Table_out1_1(1),
      O => u_cosinec_Madd_Negate_cast_1_not0000(1)
    );
  u_cosineb_Madd_Negate_cast_1_not0000_1_1_INV_0 : INV
    port map (
      I => u_cosineb_Look_Up_Table_out1_1(1),
      O => u_cosineb_Madd_Negate_cast_1_not0000(1)
    );
  u_cosinea_Madd_Negate_cast_1_not0000_1_1_INV_0 : INV
    port map (
      I => u_cosinea_Look_Up_Table_out1_1(1),
      O => u_cosinea_Madd_Negate_cast_1_not0000(1)
    );
  u_cosinec_Madd_p25mA_out1_not0000_50_1_INV_0 : INV
    port map (
      I => subtractc_out1(34),
      O => u_cosinec_Madd_p25mA_out1_not0000_50_Q
    );
  u_cosineb_Madd_p25mA_out1_not0000_50_1_INV_0 : INV
    port map (
      I => subtractb_out1(34),
      O => u_cosineb_Madd_p25mA_out1_not0000_50_Q
    );
  Msub_subtractc_out1_lut_33_1_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(33),
      O => Msub_subtractc_out1_lut_33_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_48_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(32),
      O => u_cosinea_Madd_p25mA_out1_not0000_48_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_47_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(31),
      O => u_cosinea_Madd_p25mA_out1_not0000_47_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_46_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(30),
      O => u_cosinea_Madd_p25mA_out1_not0000_46_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_45_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(29),
      O => u_cosinea_Madd_p25mA_out1_not0000_45_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_44_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(28),
      O => u_cosinea_Madd_p25mA_out1_not0000_44_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_43_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(27),
      O => u_cosinea_Madd_p25mA_out1_not0000_43_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_42_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(26),
      O => u_cosinea_Madd_p25mA_out1_not0000_42_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_41_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(25),
      O => u_cosinea_Madd_p25mA_out1_not0000_41_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_40_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(24),
      O => u_cosinea_Madd_p25mA_out1_not0000_40_1
    );
  u_cosinea_Madd_p25mA_out1_not0000_39_11_INV_0 : INV
    port map (
      I => Discrete_Time_Integrator_x_reg(23),
      O => u_cosinea_Madd_p25mA_out1_not0000_39_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_48_11_INV_0 : INV
    port map (
      I => subtractb_out1(32),
      O => u_cosineb_Madd_p25mA_out1_not0000_48_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_47_11_INV_0 : INV
    port map (
      I => subtractb_out1(31),
      O => u_cosineb_Madd_p25mA_out1_not0000_47_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_46_11_INV_0 : INV
    port map (
      I => subtractb_out1(30),
      O => u_cosineb_Madd_p25mA_out1_not0000_46_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_45_11_INV_0 : INV
    port map (
      I => subtractb_out1(29),
      O => u_cosineb_Madd_p25mA_out1_not0000_45_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_44_11_INV_0 : INV
    port map (
      I => subtractb_out1(28),
      O => u_cosineb_Madd_p25mA_out1_not0000_44_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_43_11_INV_0 : INV
    port map (
      I => subtractb_out1(27),
      O => u_cosineb_Madd_p25mA_out1_not0000_43_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_42_11_INV_0 : INV
    port map (
      I => subtractb_out1(26),
      O => u_cosineb_Madd_p25mA_out1_not0000_42_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_41_11_INV_0 : INV
    port map (
      I => subtractb_out1(25),
      O => u_cosineb_Madd_p25mA_out1_not0000_41_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_40_11_INV_0 : INV
    port map (
      I => subtractb_out1(24),
      O => u_cosineb_Madd_p25mA_out1_not0000_40_1
    );
  u_cosineb_Madd_p25mA_out1_not0000_39_11_INV_0 : INV
    port map (
      I => subtractb_out1(23),
      O => u_cosineb_Madd_p25mA_out1_not0000_39_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_48_11_INV_0 : INV
    port map (
      I => subtractc_out1(32),
      O => u_cosinec_Madd_p25mA_out1_not0000_48_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_47_11_INV_0 : INV
    port map (
      I => subtractc_out1(31),
      O => u_cosinec_Madd_p25mA_out1_not0000_47_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_46_11_INV_0 : INV
    port map (
      I => subtractc_out1(30),
      O => u_cosinec_Madd_p25mA_out1_not0000_46_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_45_11_INV_0 : INV
    port map (
      I => subtractc_out1(29),
      O => u_cosinec_Madd_p25mA_out1_not0000_45_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_44_11_INV_0 : INV
    port map (
      I => subtractc_out1(28),
      O => u_cosinec_Madd_p25mA_out1_not0000_44_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_43_11_INV_0 : INV
    port map (
      I => subtractc_out1(27),
      O => u_cosinec_Madd_p25mA_out1_not0000_43_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_42_11_INV_0 : INV
    port map (
      I => subtractc_out1(26),
      O => u_cosinec_Madd_p25mA_out1_not0000_42_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_41_11_INV_0 : INV
    port map (
      I => subtractc_out1(25),
      O => u_cosinec_Madd_p25mA_out1_not0000_41_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_40_11_INV_0 : INV
    port map (
      I => subtractc_out1(24),
      O => u_cosinec_Madd_p25mA_out1_not0000_40_1
    );
  u_cosinec_Madd_p25mA_out1_not0000_39_11_INV_0 : INV
    port map (
      I => subtractc_out1(23),
      O => u_cosinec_Madd_p25mA_out1_not0000_39_1
    );
  u_cosinea_Mrom_Look_Up_Table_out1_rom00005 : RAMB36_EXP
    generic map(
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"403F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0101010101010101010101010101010101010101010101000000000000000000",
      INIT_02 => X"0202020202020202020202020202010101010101010101010101010101010101",
      INIT_03 => X"0303030303020202020202020202020202020202020202020202020202020202",
      INIT_04 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_05 => X"0404040404040404040404040404040404040404040404040404040403030303",
      INIT_06 => X"0505050505050505050505050505050505050505040404040404040404040404",
      INIT_07 => X"0606060606060606060606050505050505050505050505050505050505050505",
      INIT_08 => X"0707060606060606060606060606060606060606060606060606060606060606",
      INIT_09 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_0A => X"0808080808080808080808080808080808080808080808080807070707070707",
      INIT_0B => X"0909090909090909090909090909090908080808080808080808080808080808",
      INIT_0C => X"0A0A0A0A0A0A0909090909090909090909090909090909090909090909090909",
      INIT_0D => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_0E => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A",
      INIT_0F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_10 => X"0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_11 => X"0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_12 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_13 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E",
      INIT_14 => X"101010101010101010101010100F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_15 => X"1111111010101010101010101010101010101010101010101010101010101010",
      INIT_16 => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_17 => X"1212121212121212121212121212121212121212121212121111111111111111",
      INIT_18 => X"1313131313131313131313131313121212121212121212121212121212121212",
      INIT_19 => X"1414141313131313131313131313131313131313131313131313131313131313",
      INIT_1A => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_1B => X"1515151515151515151515151515151515151515151515151414141414141414",
      INIT_1C => X"1616161616161616161616161615151515151515151515151515151515151515",
      INIT_1D => X"1716161616161616161616161616161616161616161616161616161616161616",
      INIT_1E => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_1F => X"1818181818181818181818181818181818181818181717171717171717171717",
      INIT_20 => X"1919191919191919191818181818181818181818181818181818181818181818",
      INIT_21 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_22 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A191919",
      INIT_23 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_24 => X"1C1C1C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_25 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_26 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1C1C1C1C1C1C1C1C1C",
      INIT_27 => X"1E1E1E1E1E1E1E1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_28 => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_29 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1E1E1E1E1E1E1E",
      INIT_2A => X"20202020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2121212121212121212121212121212121212121212121212121212020202020",
      INIT_2D => X"2222222222222222222222212121212121212121212121212121212121212121",
      INIT_2E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_2F => X"2323232323232323232323232323232323232323232323232323232222222222",
      INIT_30 => X"2424242424242424242423232323232323232323232323232323232323232323",
      INIT_31 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_32 => X"2525252525252525252525252525252525252525252525252424242424242424",
      INIT_33 => X"2626262626262525252525252525252525252525252525252525252525252525",
      INIT_34 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_35 => X"2727272727272727272727272727272727272726262626262626262626262626",
      INIT_36 => X"2727272727272727272727272727272727272727272727272727272727272727",
      INIT_37 => X"2828282828282828282828282828282828282828282828282828282828282827",
      INIT_38 => X"2929292929292929292929282828282828282828282828282828282828282828",
      INIT_39 => X"2929292929292929292929292929292929292929292929292929292929292929",
      INIT_3A => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2929292929292929292929",
      INIT_3B => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_3C => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A",
      INIT_3D => X"2C2C2C2C2C2C2C2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_3E => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_3F => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_40 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D",
      INIT_41 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2D2D2D2D2D2D2D2D2D2D2D",
      INIT_42 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_43 => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2E2E2E2E2E2E2E",
      INIT_44 => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_45 => X"30303030303030303030303030303030303030303030303030303030302F2F2F",
      INIT_46 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_47 => X"3131313131313131313131313131313131313131313131313131313131313030",
      INIT_48 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_49 => X"3232323232323232323232323232323232323232323232323232323232323131",
      INIT_4A => X"3232323232323232323232323232323232323232323232323232323232323232",
      INIT_4B => X"3333333333333333333333333333333333333333333333333333333332323232",
      INIT_4C => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_4D => X"3434343434343434343434343434343434343434343434333333333333333333",
      INIT_4E => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_4F => X"3535353535353535353535353535353534343434343434343434343434343434",
      INIT_50 => X"3535353535353535353535353535353535353535353535353535353535353535",
      INIT_51 => X"3636363636363535353535353535353535353535353535353535353535353535",
      INIT_52 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_53 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_54 => X"3737373737373737373737373737373737373737373737373636363636363636",
      INIT_55 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_56 => X"3838383838383737373737373737373737373737373737373737373737373737",
      INIT_57 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_58 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_59 => X"3939393939393939393939393939393838383838383838383838383838383838",
      INIT_5A => X"3939393939393939393939393939393939393939393939393939393939393939",
      INIT_5B => X"3939393939393939393939393939393939393939393939393939393939393939",
      INIT_5C => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3939393939393939393939393939",
      INIT_5D => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_5E => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_5F => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_60 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_61 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_62 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_63 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3B",
      INIT_64 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_65 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_66 => X"3D3D3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_67 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_68 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_69 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6A => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6B => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6C => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6D => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6E => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6F => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_70 => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_71 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_72 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_73 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_74 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_75 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_76 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_77 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_78 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAL(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAL(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAL(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAL(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAL(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAL(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAL(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAL(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAL(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAL(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAU(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAU(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAU(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAU(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAU(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAU(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAU(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAU(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAU(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAU(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinea_Look_Up_Table_out1_1(43),
      DOA(6) => u_cosinea_Look_Up_Table_out1_1(42),
      DOA(5) => u_cosinea_Look_Up_Table_out1_1(41),
      DOA(4) => u_cosinea_Look_Up_Table_out1_1(40),
      DOA(3) => u_cosinea_Look_Up_Table_out1_1(39),
      DOA(2) => u_cosinea_Look_Up_Table_out1_1(38),
      DOA(1) => u_cosinea_Look_Up_Table_out1_1(37),
      DOA(0) => u_cosinea_Look_Up_Table_out1_1(36),
      DOPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinea_Look_Up_Table_out1_1(44),
      DOB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00005_DOPB_0_UNCONNECTED
    );
  u_cosinea_Mrom_Look_Up_Table_out1_rom00004 : RAMB36_EXP
    generic map(
      INIT_7E => X"FDFDFDFDFCFCFCFCFCFBFBFBFBFBFAFAFAFAF9F9F9F9F8F8F8F8F7F7F7F7F6F6",
      INIT_7F => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFDFDFD",
      INITP_00 => X"001FFFFE00000FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00000",
      INITP_01 => X"00000FFFFF800007FFFFC00003FFFFE00000FFFFF000007FFFF800003FFFFC00",
      INITP_02 => X"E00000FFFFF800001FFFFF000007FFFFC00001FFFFF000007FFFF800003FFFFE",
      INITP_03 => X"000007FFFFE000007FFFFE000007FFFFC00000FFFFF800001FFFFF000003FFFF",
      INITP_04 => X"00FFFFFE000003FFFFF000001FFFFFC00000FFFFFE000007FFFFE000007FFFFE",
      INITP_05 => X"E000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFC000007FFFFF8000",
      INITP_06 => X"F8000001FFFFFF8000001FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFF",
      INITP_07 => X"0001FFFFFFE0000001FFFFFFE0000001FFFFFFC0000007FFFFFF0000001FFFFF",
      INITP_08 => X"00000003FFFFFFFC00000007FFFFFFE00000007FFFFFFE00000007FFFFFFC000",
      INITP_09 => X"0000FFFFFFFFF000000001FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFC",
      INITP_0A => X"0000000003FFFFFFFFFE0000000000FFFFFFFFFE0000000003FFFFFFFFE00000",
      INITP_0B => X"0003FFFFFFFFFFFF8000000000003FFFFFFFFFFFC00000000001FFFFFFFFFFE0",
      INITP_0C => X"000000003FFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFF0000000000",
      INITP_0D => X"FFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFF000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"85796C5F53463A2D211407FBEEE2D5C9BCAFA3968A7D7164574B3E3225190C00",
      INIT_01 => X"170BFEF2E5D8CCBFB3A69A8D8174675B4E4235291C0F03F6EADDD1C4B7AB9E92",
      INIT_02 => X"A99D9084776B5E5145382C1F1306F9EDE0D4C7BBAEA295887C6F63564A3D3024",
      INIT_03 => X"3B2F221609FCF0E3D7CABEB1A5988B7F7266594D4033271A0E01F5E8DCCFC2B6",
      INIT_04 => X"CDC0B4A79B8E8275685C4F43362A1D1104F7EBDED2C5B9ACA093877A6D615448",
      INIT_05 => X"5E5245392C1F1306FAEDE1D4C8BBAFA296897C7063574A3E3125180CFFF2E6D9",
      INIT_06 => X"EFE3D6C9BDB0A4978B7E7265594C4033271A0E01F5E8DBCFC2B6A99D9084776B",
      INIT_07 => X"8073675A4E4135281C0F02F6E9DDD0C4B7AB9E9285796C6053473A2E211508FC",
      INIT_08 => X"1003F7EADED1C5B8AC9F93867A6D6154483B2F221609FDF0E4D7CBBEB2A5998C",
      INIT_09 => X"9F93867A6D6154483B2F221609FDF0E4D7CBBFB2A6998D8074675B4E4235291C",
      INIT_0A => X"2E221509FCF0E3D7CABEB1A5998C8073675A4E4135281C0F03F6EADED1C5B8AC",
      INIT_0B => X"BCB0A3978B7E7265594C4033271B0E02F5E9DCD0C3B7AB9E9285796C6053473B",
      INIT_0C => X"4A3D3125180CFFF3E7DACEC1B5A89C9083776A5E5145392C201307FAEEE2D5C9",
      INIT_0D => X"D7CABEB1A5998C8073675B4E4235291D1004F7EBDFD2C6B9ADA194887B6F6356",
      INIT_0E => X"62564A3D3125180C00F3E7DACEC2B5A99D9084776B5F52463A2D211408FCEFE3",
      INIT_0F => X"EDE1D5C8BCB0A3978B7E7266594D4134281C0F03F7EADED2C5B9ADA094887B6F",
      INIT_10 => X"776B5F53463A2E211509FCF0E4D8CBBFB3A69A8E8175695C5044372B1F1206FA",
      INIT_11 => X"00F4E8DCCFC3B7AB9E9286796D6155483C3024170BFFF2E6DACEC1B5A99C9084",
      INIT_12 => X"887C7064574B3F33271A0E02F6E9DDD1C5B8ACA094877B6F63564A3E3225190D",
      INIT_13 => X"0F03F7EBDED2C6BAAEA195897D7164584C4034271B0F03F6EADED2C6B9ADA195",
      INIT_14 => X"95897C7064584C4033271B0F03F7EADED2C6BAAEA195897D7165584C4034281B",
      INIT_15 => X"190D01F5E9DDD0C4B8ACA094887C6F63574B3F33271A0E02F6EADED2C5B9ADA1",
      INIT_16 => X"9C9084786C6054483C2F23170BFFF3E7DBCFC3B6AA9E92867A6E62564A3D3125",
      INIT_17 => X"1E1206FAEEE2D6CABDB1A5998D8175695D5145392D211509FDF1E5D8CCC0B4A8",
      INIT_18 => X"9E92867A6E62564A3E32261A0E02F6EADED2C6BAAEA2968A7E72665A4E42362A",
      INIT_19 => X"1D1105F9EDE1D5C9BDB1A5998D8175695E52463A2E22160AFEF2E6DACEC2B6AA",
      INIT_1A => X"9A8E82766A5E53473B2F23170BFFF3E7DBD0C4B8ACA094887C7064584C413529",
      INIT_1B => X"150AFEF2E6DACEC3B7AB9F93877B7064584C4034281D1105F9EDE1D5C9BEB2A6",
      INIT_1C => X"8F84786C6054493D3125190E02F6EADED3C7BBAFA3988C8074685C5145392D21",
      INIT_1D => X"08FCF0E4D9CDC1B5AA9E92867B6F63574C4034281D1105F9EEE2D6CABEB3A79B",
      INIT_1E => X"7E72675B4F44382C211509FDF2E6DACFC3B7ACA094887D71655A4E42362B1F13",
      INIT_1F => X"F3E7DBD0C4B8ADA1968A7E73675B5044392D21160AFEF3E7DBD0C4B8ADA1958A",
      INIT_20 => X"655A4E43372B201409FDF2E6DACFC3B8ACA195897E72675B4F44382D21150AFE",
      INIT_21 => X"D6CBBFB4A89D91867A6E63574C4035291E1207FBF0E4D9CDC2B6AB9F93887C71",
      INIT_22 => X"45392E22170C00F5E9DED2C7BBB0A5998E82776B6054493D32261B0F04F8EDE1",
      INIT_23 => X"B1A69B8F84796D62564B4034291E1207FBF0E5D9CEC2B7ACA095897E72675C50",
      INIT_24 => X"1C1105FAEFE4D8CDC2B6ABA094897E72675C50453A2E23180C01F6EADFD4C8BD",
      INIT_25 => X"84796E63584C41362B1F1409FEF2E7DCD1C5BAAFA3988D82766B6055493E3327",
      INIT_26 => X"EBE0D4C9BEB3A89D91867B7065594E43382D21160B00F5E9DED3C8BDB1A69B90",
      INIT_27 => X"4F44382D22170C01F6EBE0D5C9BEB3A89D92877C70655A4F44392E22170C01F6",
      INIT_28 => X"B0A59A8F84796E63584D42372C21160B00F5EADFD3C8BDB2A79C91867B70655A",
      INIT_29 => X"0F05FAEFE4D9CEC3B8ADA2978C81766B60554A3F34291E1308FDF2E7DCD1C6BB",
      INIT_2A => X"6C61574C41362B20150A00F5EADFD4C9BEB3A89D93887D72675C51463B30251A",
      INIT_2B => X"C7BCB1A69B91867B70655B50453A2F251A0F04F9EEE4D9CEC3B8ADA3988D8277",
      INIT_2C => X"1E1409FEF3E9DED3C9BEB3A89E93887D73685D53483D32271D1207FCF2E7DCD1",
      INIT_2D => X"73695E54493E34291E1409FFF4E9DFD4C9BFB4A99F94897F74695E54493E3429",
      INIT_2E => X"C6BCB1A69C91877C72675D52473D32281D1308FDF3E8DED3C8BEB3A99E93897E",
      INIT_2F => X"160B01F7ECE2D7CDC2B8ADA3988E83796E64594F443A2F251A1005FBF0E6DBD1",
      INIT_30 => X"63594E443A2F251A1006FBF1E6DCD2C7BDB2A89E93897E74695F554A40352B20",
      INIT_31 => X"ADA3998E847A70655B51463C32271D1309FEF4EADFD5CBC0B6ABA1978C82786D",
      INIT_32 => X"F5EBE0D6CCC2B8ADA3998F857A70665C51473D33281E140AFFF5EBE1D6CCC2B8",
      INIT_33 => X"392F251B1107FDF3E9DED4CAC0B6ACA2978D83796F655B50463C32281E1309FF",
      INIT_34 => X"7B71675D53493F352B21170D03F9EFE5DBD1C6BCB2A89E948A80766C62584E43",
      INIT_35 => X"BAB0A69C92887E746A60564C43392F251B1107FDF3E9DFD5CBC1B7ADA3998F85",
      INIT_36 => X"F5EBE2D8CEC4BAB1A79D93897F756C62584E443A30271D1309FFF5EBE1D7CDC4",
      INIT_37 => X"2E241A1107FDF3EAE0D6CDC3B9AFA59C92887E756B61574E443A30261D1309FF",
      INIT_38 => X"635A50463D332920160D03F9F0E6DCD3C9BFB6ACA2998F857B72685E554B4138",
      INIT_39 => X"958C82796F665C534940362D23191006FDF3EAE0D6CDC3BAB0A69D938A80766D",
      INIT_3A => X"C4BBB2A89F958C827970665D534A40372D241A1107FEF4EBE2D8CFC5BCB2A89F",
      INIT_3B => X"F0E7DED4CBC2B8AFA69C938A80776D645B51483F352C22191006FDF4EAE1D7CE",
      INIT_3C => X"190F06FDF4EBE1D8CFC6BCB3AAA1978E857C726960564D443B31281F150C03FA",
      INIT_3D => X"3E352B22191007FEF5ECE2D9D0C7BEB5ACA29990877E756B625950473D342B22",
      INIT_3E => X"5F564D443B322920170E05FCF3EAE1D8CFC6BDB4ABA2998F867D746B62595047",
      INIT_3F => X"7E756C635A51483F362D241C130A01F8EFE6DDD4CBC2B9B0A79E958C837A7168",
      INIT_40 => X"988F877E756C645B524940372F261D140B02FAF1E8DFD6CDC5BCB3AAA1988F86",
      INIT_41 => X"AFA79E958D847B736A615950473E362D241C130A01F9F0E7DED6CDC4BBB3AAA1",
      INIT_42 => X"C3BAB2A9A19890877E766D655C544B423A312820170F06FDF5ECE3DBD2C9C1B8",
      INIT_43 => X"D3CBC2BAB1A9A0988F877E766D655C544B433A322921181007FFF6EEE5DDD4CC",
      INIT_44 => X"DFD7CFC6BEB6ADA59D948C847B736A625A5149403830271F160E06FDF5ECE4DB",
      INIT_45 => X"E8E0D8CFC7BFB7AEA69E968D857D756C645C544B433B322A221A110901F8F0E8",
      INIT_46 => X"EDE5DDD5CCC4BCB4ACA49C948C837B736B635B524A423A322A2119110901F8F0",
      INIT_47 => X"EEE6DED6CEC6BEB6AEA69E968E867E766E665E564E463E362E251D150D05FDF5",
      INIT_48 => X"EBE3DCD4CCC4BCB4ACA49D958D857D756D655D554D463E362E261E160E06FEF6",
      INIT_49 => X"E5DDD5CEC6BEB6AFA79F978F888078706961595149423A322A221A130B03FBF3",
      INIT_4A => X"DAD3CBC3BCB4ADA59D968E867F776F6860585149413A322A231B130B04FCF4ED",
      INIT_4B => X"CCC4BDB5AEA69F9790888179726A635B544C453D352E261F17100800F9F1EAE2",
      INIT_4C => X"BAB2ABA49C958D867F777068615A524B433C342D261E170F0800F9F1EAE2DBD3",
      INIT_4D => X"A39C958E867F787169625B534C453E362F282019120A03FCF4EDE6DED7D0C8C1",
      INIT_4E => X"89827B746C655E575049423A332C251E170F0801FAF3EBE4DDD6CFC7C0B9B2AB",
      INIT_4F => X"6A635C564F484039322B241D160F0801FAF3ECE5DED7D0C9C2BBB4ACA59E9790",
      INIT_50 => X"48413A332C261F18110A03FCF5EEE8E1DAD3CCC5BEB7B0A9A29B948D867F7871",
      INIT_51 => X"211B140D0600F9F2EBE5DED7D0C9C3BCB5AEA8A19A938C857F78716A635C564F",
      INIT_52 => X"F6F0E9E3DCD5CFC8C1BBB4AEA7A09A938C867F78726B645E57504A433C352F28",
      INIT_53 => X"C7C1BAB4ADA7A09A938D868079736C665F59524C453F38322B241E17110A04FD",
      INIT_54 => X"948E87817B746E68615B554E48413B352E28211B150E0801FBF4EEE8E1DBD4CE",
      INIT_55 => X"5C56504A443D37312B251E18120C05FFF9F3ECE6E0D9D3CDC7C0BAB4ADA7A19A",
      INIT_56 => X"211B140E0802FCF6F0EAE4DED8D1CBC5BFB9B3ADA7A09A948E88827B756F6963",
      INIT_57 => X"E0DBD5CFC9C3BDB7B1ABA59F99938D87817B756F69635D57514B453F39332D27",
      INIT_58 => X"9C96908B857F79736D68625C56504A453F39332D27211B16100A04FEF8F2ECE6",
      INIT_59 => X"534D48423C37312B26201A150F0903FEF8F2EDE7E1DBD6D0CAC4BFB9B3ADA7A2",
      INIT_5A => X"0600FBF5F0EAE5DFD9D4CEC9C3BEB8B2ADA7A29C97918B86807A756F6A645E59",
      INIT_5B => X"B4AFA9A49E99948E89837E79736E68635D58524D48423D37322C27211C16110B",
      INIT_5C => X"5E58534E49433E39342E29241F19140F0904FFF9F4EFE9E4DFD9D4CFC9C4BFB9",
      INIT_5D => X"03FEF9F4EFE9E4DFDAD5D0CBC6C0BBB6B1ACA7A19C97928D87827D78736D6863",
      INIT_5E => X"A49F9A95908B86817C77726D68635E59544F4A45403B36312C27211C17120D08",
      INIT_5F => X"403B36322D28231E1915100B0601FCF7F2EEE9E4DFDAD5D0CBC6C1BCB8B3AEA9",
      INIT_60 => X"D8D3CECAC5C0BCB7B2ADA9A49F9B96918C88837E7975706B66625D58534E4A45",
      INIT_61 => X"6B66625D5954504B46423D3934302B26221D19140F0B0601FDF8F4EFEAE6E1DC",
      INIT_62 => X"F9F5F0ECE8E3DFDAD6D2CDC9C4C0BBB7B3AEAAA5A19C98938F8A86817D78746F",
      INIT_63 => X"837F7B76726E6A65615D5954504C47433F3A36322D2925201C18130F0B0602FE",
      INIT_64 => X"080400FCF8F4F0ECE7E3DFDBD7D3CFCAC6C2BEBAB6B1ADA9A5A19C9894908C87",
      INIT_65 => X"8985817D7975716D6965615D5955514D4945413D3935312D2925211D1915100C",
      INIT_66 => X"0501FDF9F5F2EEEAE6E2DEDBD7D3CFCBC7C3C0BCB8B4B0ACA8A4A09C9995918D",
      INIT_67 => X"7C7875716D6A66625E5B5753504C4845413D3936322E2A27231F1B1814100C08",
      INIT_68 => X"EEEBE7E4E0DDD9D6D2CFCBC7C4C0BDB9B6B2AEABA7A4A09C9995928E8A87837F",
      INIT_69 => X"5C5955524E4B4844413E3A3733302D2926221F1B1814110E0A070300FCF9F5F2",
      INIT_6A => X"C5C2BEBBB8B5B2AEABA8A5A19E9B9894918E8A8784817D7A7773706D6966635F",
      INIT_6B => X"292623201D1A1714100D0A070401FEFBF8F4F1EEEBE8E5E2DEDBD8D5D2CECBC8",
      INIT_6C => X"888583807D7A7774716E6B6865625F5C595653504D4A4744413E3B3835322F2C",
      INIT_6D => X"E3E0DDDBD8D5D2D0CDCAC7C4C2BFBCB9B6B3B1AEABA8A5A29F9D9A9794918E8B",
      INIT_6E => X"393633312E2C292624211E1C191614110E0C09060401FEFCF9F6F3F1EEEBE8E6",
      INIT_6F => X"8A878582807D7B787673716E6C696764625F5D5A585552504D4B484643403E3B",
      INIT_70 => X"D6D3D1CFCCCAC8C5C3C1BEBCBAB7B5B3B0AEABA9A7A4A29F9D9B989693918E8C",
      INIT_71 => X"1D1B19161412100E0B0907050300FEFCFAF8F5F3F1EFECEAE8E6E3E1DFDDDAD8",
      INIT_72 => X"5F5D5B59575553514F4D4B49474543413F3D3A38363432302E2C2A282523211F",
      INIT_73 => X"9D9B9997959392908E8C8A88868482807F7D7B79777573716F6D6B6967656361",
      INIT_74 => X"D5D4D2D0CECDCBC9C8C6C4C2C1BFBDBBBAB8B6B4B2B1AFADABA9A8A6A4A2A09F",
      INIT_75 => X"09070604030100FEFCFBF9F8F6F5F3F1F0EEECEBE9E8E6E4E3E1DFDEDCDAD9D7",
      INIT_76 => X"3836353432312F2E2D2B2A2827252422211F1E1D1B1A1817151412110F0E0C0A",
      INIT_77 => X"62605F5E5D5B5A59585655545351504F4D4C4B49484745444341403F3D3C3B39",
      INIT_78 => X"878684838281807F7E7D7C7A7978777675747271706F6E6D6B6A696867656463",
      INIT_79 => X"A7A6A5A4A3A2A1A09F9E9D9C9B9A999897969594939291908F8E8D8C8B8A8988",
      INIT_7A => X"C2C1C0BFBFBEBDBCBBBBBAB9B8B7B7B6B5B4B3B2B1B1B0AFAEADACABAAA9A9A8",
      INIT_7B => X"D8D7D7D6D6D5D4D4D3D2D2D1D0D0CFCECECDCCCBCBCAC9C9C8C7C6C6C5C4C3C3",
      INIT_7C => X"E9E9E8E8E7E7E6E6E5E5E4E4E3E3E2E2E1E1E0E0DFDFDEDDDDDCDCDBDADAD9D9",
      INIT_7D => X"F6F5F5F5F4F4F4F3F3F3F2F2F2F1F1F0F0F0EFEFEEEEEEEDEDECECECEBEBEAEA",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFF",
      INIT_FILE => "NONE",
      INITP_0F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAL(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAL(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAL(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAL(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAL(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAL(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAL(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAL(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAL(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAL(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAU(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAU(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAU(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAU(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAU(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAU(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAU(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAU(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAU(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAU(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinea_Look_Up_Table_out1_1(34),
      DOA(6) => u_cosinea_Look_Up_Table_out1_1(33),
      DOA(5) => u_cosinea_Look_Up_Table_out1_1(32),
      DOA(4) => u_cosinea_Look_Up_Table_out1_1(31),
      DOA(3) => u_cosinea_Look_Up_Table_out1_1(30),
      DOA(2) => u_cosinea_Look_Up_Table_out1_1(29),
      DOA(1) => u_cosinea_Look_Up_Table_out1_1(28),
      DOA(0) => u_cosinea_Look_Up_Table_out1_1(27),
      DOPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinea_Look_Up_Table_out1_1(35),
      DOB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00004_DOPB_0_UNCONNECTED
    );
  u_cosinea_Mrom_Look_Up_Table_out1_rom00006 : RAMB36_EXP
    generic map(
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAL(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAL(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAL(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAL(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAL(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAL(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAL(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAL(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAL(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAL(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAU(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAU(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAU(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAU(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAU(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAU(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAU(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAU(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAU(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAU(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_8_UNCONNECTED,
      DOA(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_7_UNCONNECTED,
      DOA(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOA_6_UNCONNECTED,
      DOA(5) => u_cosinea_Look_Up_Table_out1_1(50),
      DOA(4) => u_cosinea_Look_Up_Table_out1_1(49),
      DOA(3) => u_cosinea_Look_Up_Table_out1_1(48),
      DOA(2) => u_cosinea_Look_Up_Table_out1_1(47),
      DOA(1) => u_cosinea_Look_Up_Table_out1_1(46),
      DOA(0) => u_cosinea_Look_Up_Table_out1_1(45),
      DOPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPA_0_UNCONNECTED,
      DOB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00006_DOPB_0_UNCONNECTED
    );
  u_cosinea_Mrom_Look_Up_Table_out1_rom00003 : RAMB36_EXP
    generic map(
      INIT_7E => X"10BF6D18C06609AA49E57E15AA3CCC59E46CF275F674F06AE155C737A40F77DD",
      INIT_7F => X"00FEFBF4ECE1D3C3B19C846A4E2F0EEAC49B704212DFAA7339FCBD7C38F1A95D",
      INITP_00 => X"552AAAAAB55552AAA5552AA554AAD54AA552AD56A956A952AD52A54AB56AD5AA",
      INITP_01 => X"DB6DB492DA5A5A5A5AD6B5AD4A54AD5AA55AAD54AAB5554AAAAA955555555555",
      INITP_02 => X"00FFE01FC07C1F0783C3870E38E38E318E63198CCC666664CCD99326C9B249B6",
      INITP_03 => X"2D2D249249364D9B333333399CE738E38E3C78787C1F81F807FF00007FFFFC00",
      INITP_04 => X"3E0F0F1C38C739CCE6666CC9B24DB492D2D294AD5AAD5555AAD5555AAD5A95AD",
      INITP_05 => X"4AAAAAAA954A94A5A5A4926D9B33673319C638E1C3C1F03F800FFFFFFF800FF0",
      INITP_06 => X"66466631CE1C783E0FF0003FE0003F81F078F1C6398CCCCCD9B6496DA52D4A95",
      INITP_07 => X"07E01FFFFFFE01F83C3C71CE6333366C924B6B4AD5AAAB56AAAD5AD6969249B2",
      INITP_08 => X"FFFC007E0F871C7319999B26DA4B5AD5AAAAAAAAD5A9696DB64D9999CC71C70F",
      INITP_09 => X"E3FFF01F0F1C7398CC9936DA4A52A55555554A94B4B6D932667318E3C3C1F800",
      INITP_0A => X"800FFF003F07871CE633264DB496B56AAAAAAAD4A5A4B24C999CC71C787C0FFF",
      INITP_0B => X"638783F00000003F07871CE66664DB6D294AA55554AB52D25B26CCCE638E1E1F",
      INITP_0C => X"49B6666738E3C3F00FFFFC03F0F1C73199936DB4B5AB555554A94B4924D9998C",
      INITP_0D => X"555556AD696DB2666631C787C07FFFFF80F870E7399932492D2956AAAAB56B5B",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"492603E0BC9976532F0CE9C5A27F5B3814F1CDAA86633F1CF8D5B18E6A472300",
      INIT_01 => X"9876543311EFCDAB8967442200DDBB997654310EECC9A684613E1BF8D5B28F6C",
      INIT_02 => X"AA8A6B4B2C0CECCDAD8D6D4C2C0CEBCBAA8A69482706E5C4A382613F1EFDDBBA",
      INIT_03 => X"5F44270BEFD2B6997C5F422508EBCDB0927456381AFCDEBFA18264452607E8C9",
      INIT_04 => X"9A826B533B220AF1D9C0A78E755B42280EF4DAC0A68B70563B2005EACEB3977B",
      INIT_05 => X"3B281603F0DDCAB6A38F7B67533E291500EAD5C0AA947E68523C250EF7E0C9B2",
      INIT_06 => X"22160AFDF1E4D6C9BBAEA091837566574838291909F9E8D8C7B6A59482715F4D",
      INIT_07 => X"322D28221D17110A04FDF6EFE7E0D8CFC7BEB5ACA39A90867C71675C51453A2E",
      INIT_08 => X"4B4E515456585A5C5D5E5F60606060605F5E5D5B5A585653504D4A47433F3B37",
      INIT_09 => X"4E5A66727D89949EA9B3BCC6CFD8E0E9F1F800070E141B21272C31363B3F4347",
      INIT_0A => X"1C33495F74899EB3C7DBEE0215273A4C5D6F8090A1B1C1D0DFEEFD0B19263441",
      INIT_0B => X"97B9DAFB1B3B5B7B9AB9D7F513304D6A86A2BDD9F40E28425C758EA6BFD6EE05",
      INIT_0C => X"A0CEFB285480ACD7022D5781AAD3FC244C739AC1E80E33587DA2C6EA0D305375",
      INIT_0D => X"19538DC7013972AAE2195086BCF2275C90C4F82B5E90C2F4255686B6E6154472",
      INIT_0E => X"E22A72BA01488ED4195EA3E72B6EB1F33576B7F83878B7F63472B0ED2A66A2DE",
      INIT_0F => X"DD348BE2388DE2378BDF3285D7287ACB1B6BBA0958A6F3408DD92570BB054F99",
      INIT_10 => X"EC53BA2086EB50B4187BDE40A20364C42483E2409EFB58B4106BC6207AD42D85",
      INIT_11 => X"F068E057CD43B82DA21589FB6EDF50C131A1107EEC5AC7339F0A75E04AB31C84",
      INIT_12 => X"CB55DE67EF77FE840A8F14981C9F21A325A526A525A3219F1C98148F0A84FE77",
      INIT_13 => X"5FFB9733CD68019A32CA61F88E23B84CE073059729B949D968F684119E2AB641",
      INIT_14 => X"8D3EED9C4AF8A551FDA853FDA64EF79E45EB9136DA7E21C36507A747E78624C2",
      INIT_15 => X"38FDC1854709CB8C4C0BCA884602BF7A35F0A9621BD28940F6AB5F13C7792BDD",
      INIT_16 => X"421CF6CFA77E552B00D5A97D4F21F3C3936331FFCD996530FBC58E571FE6AD73",
      INIT_17 => X"8C7D6D5C4A382512FDE8D2BCA58D745B41260BEFD2B49677583716F5D2AF8C67",
      INIT_18 => X"FA01090F151A1E222527282828272623201D18130D06FFF6EDE4D9CEC3B6A99B",
      INIT_19 => X"6C8CACCBE806223E59738CA5BCD3EAFF14283B4E5F7081909FADBAC6D2DDE7F1",
      INIT_1A => X"C6003970A7DE13487CAFE1134373A2D1FE2B5782ACD6FF274E759ABFE307294B",
      INIT_1B => X"EB3F92E33585D42371BE0A55A0E9327AC1084D92D6195C9DDE1E5D9BD915518C",
      INIT_1C => X"BD2C990672DE48B11A82E94FB4187CDF40A10161BF1D7AD6318BE43D95EB4297",
      INIT_1D => X"1FA933BC44CB51D65BDE61E263E362E15EDA56D14AC33CB3299F1387FA6CDD4E",
      INIT_1E => X"F49B42E78C30D27415B555F3902DC863FD962EC55BF08418AA3CCD5DEC7A0794",
      INIT_1F => X"1FE4A86B2EEFAF6F2DEBA8631ED8914900B66C20D38637E89846F4A14DF8A24B",
      INIT_20 => X"8367492B0CECCBA986623D17F0C8A0764B20F3C597673706D3A06C3701C99158",
      INIT_21 => X"0407090B0B0A090602FEF8F1EAE1D8CDC1B5A79989796755412D1801EAD2B89E",
      INIT_22 => X"85A9CBED0E2D4C6986A2BCD6EE061C3246596C7D8E9DABB9C5D0DBE4ECF4FAFF",
      INIT_23 => X"EA2F73B6F83978B7F5316DA8E11A5187BDF1245688B8E715426E99C3EC133A60",
      INIT_24 => X"177EE449AD1072D33291EF4BA6015AB2095FB4085BADFD4D9CE93581CB145DA4",
      INIT_25 => X"F07A038B12981DA023A425A4229F1B9610880076EC60D345B62695036FDB45AF",
      INIT_26 => X"5907B4600BB45D04AA50F49638D97817B450EB851EB54CE176099B2CBC4AD864",
      INIT_27 => X"3609DBAC7B4916E2AD774007CD925619DB9B5A19D6914C06BE762CE19547F9A9",
      INIT_28 => X"6C655C53483C2E2010FFEDDAC5B09981684E3215F8D8B89774512C06DFB68D62",
      INIT_29 => X"E1001D3A567089A1B7CDE1F405162534404C5760686F75797D7F80807E7C7873",
      INIT_2A => X"77BE034789CB0B4A88C4003A72AAE015497CADDD0C3A6792BCE50C33587C9FC0",
      INIT_2B => X"1684F15DC8329A0167CB2E90F150AF0B67C11B72C91E73C51767B704519CE730",
      INIT_2C => X"A138CF64F78A1BAB39C752DD67EF75FB7F02840483017EF973EC63DA4FC235A6",
      INIT_2D => X"FFC0803FFCB9732DE59C5106B96A1AC97724CF7821C86E12B658F89836D26E08",
      INIT_2E => X"1501EBD5BDA3896D4F3111EFCDA8835C340BE0B4875828F7C4905B24ECB3783C",
      INIT_2F => X"C9E0F60B1E3041505E6B7680888F959A9D9E9F9D9B97928C847B706457483927",
      INIT_30 => X"014587C8074682BEF830689DD205376796C3EF1A446C92B7DBFE1F3F5D7A96B0",
      INIT_31 => X"A31484F25EC9339B0268CC2E90EF4EAB0661B91167BB0E60B0FF4D99E42D75BC",
      INIT_32 => X"9735D36E09A239CF64F78919A835C14BD55CE267EB6CED6CEA66E15AD248BD31",
      INIT_33 => X"C28F5B26EEB67C4003C5854401BD7730E79D5104B66615C26D18C0680EB255F7",
      INIT_34 => X"0C0904FEF6EDE2D6C8B9A896826D563E250AEDCFAF8E6C4823FCD3A97E5123F3",
      INIT_35 => X"5B88B4DE062D527698B9D8F6122D465E74899CAEBECDDAE6F0F900060A0D0E0E",
      INIT_36 => X"98F653AD075EB4095CAEFE4C99E52F77BE034789CA094783BDF62E6499CCFD2D",
      INIT_37 => X"AA3AC854DF68F076FB7E0080FE7BF670E85FD447B92A990672DC45AC1175D839",
      INIT_38 => X"793BFBBA7733EDA65D12C67829D88531DB842BD17517B857F5912CC55CF28619",
      INIT_39 => X"ECE1D5C7B8A6947F6952381D01E3C3A27F5B350DE4B98D5F2FFECB976129F0B5",
      INIT_3A => X"ED163E6488ABCCEB09253F58708599ACBCCCD9E5EFF8FF04080A0B0A0703FDF5",
      INIT_3B => X"64C21E78D1287ED22475C4115DA7EF367BBE00407FBCF731689FD306386896C2",
      INIT_3C => X"39CC5EEE7C09931DA42AAE31B131AE2AA41C93087CEE5ECC39A40E76DC40A304",
      INIT_3D => X"5720E8AE7234F5B4722EE8A0570CBF7020CF7B26CF761CC06303A240DB750EA4",
      INIT_3E => X"A5A6A4A19C958C827669594836210BF3D9BEA182623F1CF6CFA67B4E20F0BF8C",
      INIT_3F => X"0F477DB1E31443709BC5ED13385B7C9BB8D4EE071D3245576674808B949BA0A4",
      INIT_40 => X"7EEE5CC8329B0267CB2D8DEB47A2FB52A7FB4D9DEB3883CC13599DDF1F5E9BD6",
      INIT_41 => X"DC842BD07415B553EF8922B94EE17302901CA72FB63BBE40C03EBA34AD24990C",
      INIT_42 => X"13F5D5B4916C451CF2C698683603CD965D23E6A86826E39D560DC27527D78531",
      INIT_43 => X"0F2B455E758A9DAFBECCD8E2EAF1F6F8F9F9F6F2EBE3D9CEC0B1A08D7861492F",
      INIT_44 => X"B91166BA0B5BA9F53F88CE135697D6144F89C1F72B5E8EBDEA153E658BAED0F0",
      INIT_45 => X"FF9222B13FCA53DB60E466E664E05BD34ABF32A31280EC55BD2387EA4AA90560",
      INIT_46 => X"CB996631FBC2874B0CCC8A4600B86E23D58635E28D36DD8326C86805A23CD46A",
      INIT_47 => X"08141E252B2F31312F2C261F150AFDEEDDCAB59E866B4F3010EECAA47D5327FA",
      INIT_48 => X"A5ED3479BDFE3D7AB6EF275C90C2F2204C769EC5E90B2C4B67829BB2C7DAECFB",
      INIT_49 => X"8B12971A9B1A97128C0378EC5DCD3AA61078DD41A30362BE1870C71B6EBE0D5A",
      INIT_4A => X"A96F32F4B3712CE69E5307B96917C36D15BB5F01A13FDC760EA539CC5CEB7802",
      INIT_4B => X"ECF1F3F4F2EFEAE2D9CEC1B1A08D7861472C0FF0CFAC8760370DE0B1804D19E2",
      INIT_4C => X"4185C7084682BCF52B5F91C2F01C476F95BADCFC1B37526A8095A7B8C6D3DDE6",
      INIT_4D => X"95199C1C9B17920A81F568D847B31D86EC50B31371CE2880D72B7DCD1C68B2FA",
      INIT_4E => X"D69C5F21E09D5812C97E31E2913EE99239DE8122C15DF89128BC4FE06EFB860E",
      INIT_4F => X"F4FBFF020301FEF8F1E7DCCEBEAC99836B513517F7D5B08A62380BDDAC7A460F",
      INIT_50 => X"DC246BB0F23371ADE820568ABCEC1A467097BDE002213F5A748BA0B3C4D3E0EB",
      INIT_51 => X"7D0891189D20A11F9C178F057AEC5CCA36A0086ED13392F04BA5FC51A4F54491",
      INIT_52 => X"C695612BF3B87C3EFDBB762FE69B4EFFAE5A05AD54F89A3AD8740EA53BCF60EF",
      INIT_53 => X"A8BAC9D7E2EBF3F8FAFBFAF6F1E9DFD3C5B5A38F7860452809E8C5A0794F24F6",
      INIT_54 => X"1268BB0D5CA9F43D84C80B4B89C600376DA1D2022F5A83AACFF112304C667F94",
      INIT_55 => X"F48E26BC50E171FE8912991EA0219F1B950D82F667D744AF187FE346A60460BA",
      INIT_56 => X"3F1EFBD5AE85592BFBC9945E25EBAE6E2DEAA45C12C67828D5812AD17619B958",
      INIT_57 => X"E3072A4A68849DB5CADDEEFD0A141C2326282825211A1105F8E8D7C3AD947A5D",
      INIT_58 => X"D23CA50B6FD0308DE84198EC3F8FDD2872B9FF4283C1FE3870A6DA0C3B6893BC",
      INIT_59 => X"FDAE5D09B35B01A446E5821CB54BDF71018F1AA32AAF31B230AC259D1286F765",
      INIT_5A => X"574F4437281603EDD5BB9E805F3C17EFC5996B3B08D49D6328EAAB6924DE954A",
      INIT_5B => X"D1104C87BFF4285988B5E0082E527494B1CCE5FB102232404B545B606363615D",
      INIT_5C => X"5EE569EA6AE762DB52C638A81681EB51B61979D7338CE3388BDC2A76C0084D90",
      INIT_5D => X"F1C08C551DE2A56625E19B5308BC6D1BC8721AC06305A440DB73099D2FBE4BD6",
      INIT_5E => X"7D94A9BBCBD8E4EDF4F8FBFBF8F4EDE4D9CBBCAA957F664B2D0EECC8A1794E21",
      INIT_5F => X"F656B30E67BD1163B2004B93DA1E60A0DD185187BCEE1D4B769FC5EA0C2C4964",
      INIT_60 => X"50F89F43E58421BC55EB7F11A12EB941C84CCD4DCA45BE34A81A89F661CA3094",
      INIT_61 => X"7E70604E392209EDCFAF8D684117EBBD8D5B26EEB5793BFBB8732CE29648F8A5",
      INIT_62 => X"76B3EC24598CBCEA1640678CAFCFED0922394E60707E8A939A9FA1A19F9A938A",
      INIT_63 => X"2DB438B938B530A81E920372DF4AB2177BDC3B97F1499FF24391DE286FB4F738",
      INIT_64 => X"98693704CD955A1DDD9B5711C87C2FDF8D38E2882DCF6F0CA840D76BFD8D1AA5",
      INIT_65 => X"ADC8E2F90D202F3D4851585C5E5D5B554E4438291905F0D8BEA182613E18F0C5",
      INIT_66 => X"61C82C8FEE4CA7FF56AAFB4B97E22A70B4F53470AAE2174B7BAAD6FF274C6E8F",
      INIT_67 => X"AC5E0EBC670FB65AFC9B38D36B019426B441CB53D85BDC5AD650C73CAF1F8DF8",
      INIT_68 => X"84827D766D625444311C05EBCFB08F6C471FF4C8996734FDC58A4D0DCB8740F7",
      INIT_69 => X"E02A71B6F93A78B3ED24588ABAE8133B6286A7C6E3FE162B3F505E6A747C8183",
      INIT_6A => X"B74EE273028F19A126AA2AA9259E158AFD6DDA46AF1579DB3A97F24AA0F44593",
      INIT_6B => X"03E6C6A480592F04D6A5723D06CC8F500FCC863DF3A65604B05900A547E7841F",
      INIT_6C => X"BAEA17426A90B3D4F30F294055687886929BA1A6A8A7A49F978D8071604C361E",
      INIT_6D => X"D753CD45BA2D9D0B77E046AB0D6CC9247CD22677C6125CA3E82B6BA9E51E5489",
      INIT_6E => X"501AE1A66828E6A15910C47524D17B23C86B0CAA46DF760A9C2CB944CD53D758",
      INIT_6F => X"21384D5F6E7C878F95999A99958F867C6E5E4C382107EBCDAD8A643C12E5B684",
      INIT_70 => X"43A70969C62179CF2374C30F59A0E52868A6E11A5085B6E5123C648AADCEEC08",
      INIT_71 => X"AF6111BF6A12B85CFD9C38D26AFF9222B03BC44BCF50D04CC73FB427980672DC",
      INIT_72 => X"61615F5A53493D2F1E0BF5DDC2A586644019F0C4966532FDC58B4E0FCE8A43FA",
      INIT_73 => X"53A1ED367DC2044381BBF42A5D8EBCE812395E80A0BED9F1081B2C3B4852595E",
      INIT_74 => X"811DB74FE476079520A92FB335B431AB23980B7BE955BE2589EB4AA7015AAF02",
      INIT_75 => X"E5D0B99F8263421EF7CFA3764513DEA66C30F1B06C26DD9245F5A24EF69D40E2",
      INIT_76 => X"7EB7EE225483B0DB03294C6C8BA7C0D7EBFD0D1A252D33363735312B221609F8",
      INIT_77 => X"45CD52D556D44FC83FB32594016BD3399CFC5AB60F66BA0C5BA8F23A80C30442",
      INIT_78 => X"3910E4B584511BE3A86B2BE9A55E14C87A29D68028CD7010AE4AE3790D9F2EBB",
      INIT_79 => X"577C9FBFDDF811283C4D5C69737B808383817C756C6051402D17FFE4C7A78560",
      INIT_7A => X"9B0F81F05DC72F94F757B51069C01465B4014B93D81B5B99D40D4478A9D8052F",
      INIT_7B => X"05C8884602BB7125D78633DD852ACD6E0BA740D76BFC8B18A22AAF32B230AC25",
      INIT_7C => X"91A3B3C0CAD2D7DADBD9D5CEC5B9AB9A8771593E2102E0BC956B3F11E0AD783F",
      INIT_7D => X"40A1FF5BB40B60B2014E99E1276AABE9255E95C9FB2A5782AAD0F313314D667D",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"66649B494A556AAB55A969249B3339CE1C1F00FFFFC03E0E1CE733326DB4B5AB",
      INIT_FILE => "NONE",
      INITP_0F => X"7FFE07878E7333324DA5AD4AAAAAA95AD2493266739C787C03FFFFC03E1E38C6"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAL(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAL(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAL(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAL(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAL(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAL(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAL(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAL(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAL(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAL(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAU(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAU(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAU(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAU(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAU(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAU(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAU(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAU(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAU(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAU(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinea_Look_Up_Table_out1_1(25),
      DOA(6) => u_cosinea_Look_Up_Table_out1_1(24),
      DOA(5) => u_cosinea_Look_Up_Table_out1_1(23),
      DOA(4) => u_cosinea_Look_Up_Table_out1_1(22),
      DOA(3) => u_cosinea_Look_Up_Table_out1_1(21),
      DOA(2) => u_cosinea_Look_Up_Table_out1_1(20),
      DOA(1) => u_cosinea_Look_Up_Table_out1_1(19),
      DOA(0) => u_cosinea_Look_Up_Table_out1_1(18),
      DOPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinea_Look_Up_Table_out1_1(26),
      DOB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00003_DOPB_0_UNCONNECTED
    );
  u_cosinea_Mrom_Look_Up_Table_out1_rom00002 : RAMB36_EXP
    generic map(
      INIT_7E => X"2DB95400BC8865514E5B78A6E43290FF7D0CAC5C1CECCDBEBFD1F32568BC1F94",
      INIT_7F => X"008820C880482109020B234C85CE279009932CD68F59331D17223C66A1EC47B2",
      INITP_00 => X"11697845D39842E85D066F1EC504E60BB5FAFDCE561ABFDA6036B61F0C92AAAA",
      INITP_01 => X"668433566BF17BF6755AD6B1AF8C738D8E0027150E2491C4292254770EEE51EC",
      INITP_02 => X"8EE2476D44EDB7FFEC55B636A94401B26BE5367CA053567F4B5799E055555578",
      INITP_03 => X"129FCA6753CB06C2615E4CBEB904E8249217BD179A2E88BBCA0D2D1E521DA1B4",
      INITP_04 => X"C7CE6685059A65057D4E53CA7ED9F26C0369300725AA52D92494AA92383CB6C7",
      INITP_05 => X"7FAE5E3D2497B6016A27912548B3DDA47875DDDC8A4BBC21308EDD08E2E93684",
      INITP_06 => X"9FCA980CD79850F3CBFFFEA0000B0C3D69A0B0A653057407CD94A7D60A507380",
      INITP_07 => X"88F0EAE083B4941C0701AF6DEAEAF1C51E92F0B14136A9C9F5BF94813E42E74A",
      INITP_08 => X"DFA815F272868291328DF9EBADBECA173EF9AE8E710BB5397445DE110F088888",
      INITP_09 => X"354C032DA63F866D55524933666DB4AAAD98FF8DAB700CADEF2B3C54735C6EFD",
      INITP_0A => X"42F6D1451829BE8264C838272659A05DACD7C9E5869E519B39B3CA8C6B3C551F",
      INITP_0B => X"82945223C44B4888970969709F7587BBA5DE10F785A1E9CBDD179239C491C5CF",
      INITP_0C => X"44028DA1A92F1E924BC55571A8E555589FF91C4FA3801C02EDC7941C4771283B",
      INITP_0D => X"C982E735AC98C1F02027C1F2835F26BEA273936088A726D9393939393807255F",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"E0A75F09A534B62D98F74C97D8103F66859DAEB9BEBEB9AFA2917D674F351B00",
      INIT_01 => X"BF56D02C6B8E947F4F039E1F87D60D2C342500C5740F960867B4ED152C31260B",
      INIT_02 => X"73CCF8F7C970EA3A5E592AD150A7D6DEBF790E7DC8EEF1D08C269DF4293E3308",
      INIT_03 => X"F602D061B7D1B054BEEFE6A42A7990711B8FCED9AF51BFFB04DC82F73C5035EB",
      INIT_04 => X"48F5566A33B1E4CD6CC2D095124938E245633DD22331FC84CBD095195D6126AD",
      INIT_05 => X"73B1931A45168DAB6FDAEEA90E1CD33541F95D6C2892A96EE205D75A8D71074E",
      INIT_06 => X"8A499C840215BF00D84951F22D02707A1F5F3CB6CD81D4C5558555C6D78BE0D8",
      INIT_07 => X"B3E093CB8ACE9AEDC82C198E8E182DCDFAB2F7C92A1895A13D69267453C4C860",
      INIT_08 => X"20ABAC220F734FA36FB473AB5F8D365BFD1BB7D16980162BC1D870892543E50A",
      INIT_09 => X"1AF02BCDD74821630E22A18ADE9EC96166D9B908C6F38F9C1A0A6B3E843D6A0B",
      INIT_0A => X"FD0A6D283BA56986FCCDF97F61A03A32883B4DBE8FBF5042954A61DCB9FAA0AB",
      INIT_0B => X"3D6DE5A4ACFD977BA922E6F753FCF337C9AADA5A294ABB7E93FBB5C325DBE647",
      INIT_0C => X"69A81ECDB6D733CA9BA8F176383875F1ACA6DF5914104DCD9095DF6C3E55B154",
      INIT_0D => X"2C63C34D00DDE5187702BA9EB1F160FECCCAF857E7A99EC620AF726A97FA9362",
      INIT_0E => X"516A9CE950D26F28FEF1012F7BE6701AE4CFDB0959CC611AF8F9206CDF77371E",
      INIT_0F => X"C2A4928A8D9CB7DF1457A80775F38120CF906349414C6C9FE845B943E39A6A51",
      INIT_10 => X"8E22B13BC245C543BE38B129A11A930E8A098A0E9622B349E5862EDD945219E9",
      INIT_11 => X"EB152C2F1EFBC68028BF46BD257EC90636586E78776A533207D3965104B156F5",
      INIT_12 => X"35DB5DBDFB1611EBA43DB7134F6E6F531BC756CB25658C988D692DD96FEE58AC",
      INIT_13 => X"F6FACB6BD9172402B02F7FA2975FFA69ADC5B3761080C8E7DEAE57DA366D7F6C",
      INIT_14 => X"E12427E869ABAD70F43B44109FF30AE789F01E13CE529DB18E35A6E1E7B856BF",
      INIT_15 => X"DA3E511589AE850F4A39DB313CFB709B7B136269279FCFBA5EBCD6AB3C89945B",
      INIT_16 => X"F95B5E024830BBE9BB304B0A6F792A8282297870125D52F23D33D52420C92126",
      INIT_17 => X"86C393F5E9728D3D825CCCD26EA26DD0CB5F8D54B6B34B7E4EBAC36AAF931537",
      INIT_18 => X"02F66D68E7EA7280132DCEF6A6DE9FE8BC19017473FD14B7E8A7F4CF3A35BFDA",
      INIT_19 => X"25A9A10EF149175C184CF81CB9D0606BF1F26E67DDCF3F2E9A86F1DC4834A190",
      INIT_1A => X"E3CE1FD6F47965B9759B292285528B2F3FBCA6FDC2F698AA2B1D7F53984F7815",
      INIT_1B => X"6C9414EA19A080B94C398124227C3347B988B5422D7824309D6B9C2F257E3B5D",
      INIT_1C => X"316AEBB5C825CCBFFC85597BE9A5AF07AEA4EA80669E270230B185AC28F91F9B",
      INIT_1D => X"E3FD52E1AAAFF06C261C50C373629100AF9ECF41F5EC26A4656AB5441A359740",
      INIT_1E => X"77433A5DAC29D2A9AFE346D99B8EB2088F483453A62CE8D8FE59EBB3B3EA5A02",
      INIT_1F => X"2A73DA5F01C2A2A1C0FF5FE083472F3966B72DC7866C77A8018129F9F21460D6",
      INIT_20 => X"7E11B26324F4D6C8CCE1094492F46AF5944915F6EEFE2565BD2EB95D1CF6EBFC",
      INIT_21 => X"43E78C32D9822EDC8D42FCB97C4513E7C3A58F827D818EA5C7F32B6FBE1A83FA",
      INIT_22 => X"95107EDF337AB6E70D2839413F352207E6BD8E581DDD984F02B15E08B056FB9F",
      INIT_23 => X"DCF2EDCC913BCB42A0E61328270EDF9A40D04CB4084977929B937A5016CC730B",
      INIT_24 => X"D54790AFA5731997EF202B10D06BE23464705920C64AADF01316FABF66EF5BAA",
      INIT_25 => X"8F1B6F8D73239EE3F3CE76EA2B3914BE367D947A31B9113B3706A81C6582733A",
      INIT_26 => X"6ECFEBC255A3AE75FA3D3DFC7AB8B572F13031F378C0CC9B2E85A2842C9ACFCC",
      INIT_27 => X"2E1DBA03FBA1F5F8AB0E21E55A8159E52314B91321E45C8B700B5E692BA6DAC7",
      INIT_28 => X"E417EA5D7023776D053E1B9ABD84F000B51011B907FD9BE1CF67A893286954EB",
      INIT_29 => X"022DE938198E953161257F6EF30EC10AEB6476206442B9CC79C2A7284500594F",
      INIT_2A => X"572A805BBBA10DFF7878000FA7C873A765AE81E1CB4346D7F6A2DDA6FFE75F68",
      INIT_2B => X"143AD8ED797EFBF1614AAE8CE6BA0BD822E92DF031F12FEE2DEC2CEE31F63E09",
      INIT_2C => X"C9EE7D75D8A6DF849512FD551A4EF0028373D4A6E89CC35B66E4D63C16662A64",
      INIT_2D => X"6E385EE1C2009C97F1AAC33C1650ECEA4A0D33BCA9FAB0CC4C3380334ED1BB0E",
      INIT_2E => X"5D70D18385D87B70B7503C7B0EF42EBEA2DC6C528F230F53EFE331D9DB37EE00",
      INIT_2F => X"5C579516DAE12DBD92AC0CB29FD24D101A6D09EF1E975B69C3695B9A25FE259A",
      INIT_30 => X"991AD1BEE13BCC9595CF40ECD0EF48DCACB6FD81413E79F2A99FD54AFFF52BA3",
      INIT_31 => X"B050190C286EDF7A4133529D14B98C8CBB19A6634F6CBA39EACDE22AA553364D",
      INIT_32 => X"A9FF71FFAB745A5F83C527A94B0DF0F51B64CF5D0EE3DCFA3CA431E5BFC0E838",
      INIT_33 => X"FF9D4A07D5B3A3A5B8DE1763C236BE5B0DD4B1A5B0D10A5BC547E297654E516F",
      INIT_34 => X"9D11890483078F1DB049E98F3DF2AF744219FAE4D9D8E3F91A4882CA1F81F271",
      INIT_35 => X"E4BA874B07BB680EAD45D865ED70EF6AE155C634A10B75DD45AD147DE651BE2C",
      INIT_36 => X"A86812A72895EE34678896937E5822DB841EA92593F3458AC2EE0E222A281B04",
      INIT_37 => X"3966715B25CF59C40F3C4B3C0FC65FDD3E83AEBDB38E4FF786FC5AA1D0E8E9D4",
      INIT_38 => X"5E786423B61D59684D0898FE3B4F3AFD980B577C7B530694FC40605B34E97BEB",
      INIT_39 => X"5ADD263710B0194B470B9AF31706C04698B7A25BE236594B0C9CFC2C2DFFA217",
      INIT_3A => X"EF52714BE23545129CE4EBB034777A3DC0050AD15AA5B283176E8A6A0F79A99E",
      INIT_3B => X"5C147D955ED803DF6EAEA248A2AF70E611F186D1D38BFA20FE94E3EAAA245846",
      INIT_3C => X"63E002C93546FD595D075851F23B2CC70BF88FD1BE559987226A5E004F4DF852",
      INIT_3D => X"48F73E1F9AAF5EA88D0D2AE23729B9E5B01921C70DF3789F65CDD782D0C05389",
      INIT_3E => X"D51CF15446C7D776A665B697090EA4CC87D6B72D36D407CF2D20A9C980CEB432",
      INIT_3F => X"589C62AB78C99DF7D53821908400028C9D36580235F238086247B8B33B4EEE1B",
      INIT_40 => X"AA4960EEF67670E3D03719754DA170BC85CA8DCD8CC884BE78B16BA5609B5897",
      INIT_41 => X"2D814373101B957DD59CD37A9119137D5AA96A9E4560EEF16853B58BD89AD383",
      INIT_42 => X"CC2DF118A28FE095AF2E115A091E997BC4758D0EF7480327B5AD10DD16B9C945",
      INIT_43 => X"03C3DB4B1436B186B53E2160F9EF40EDF75E2243C3A0DC7771CB849E18F32FCD",
      INIT_44 => X"DA4600085E02F639CBADDF62365BD199B421E0F3591320833A46A75E6BCF899A",
      INIT_45 => X"EB4CF1D906772D2767EDB8CA22C1A8D64C0A105FF8DA057B3B469C3D2A63E9BB",
      INIT_46 => X"61FCD1DF27A9665D90FFA98FB212AF89A1F78B5E70C15223348518EC0158F1CC",
      INIT_47 => X"FD1155C86C40447AE079433F6ED0652D2959BD56242760CF745062AB2CE5D6FF",
      INIT_48 => X"12DBC9DD187901B08785ACFB7213DCD0ED34A6430BFF1E69E08455547FD96118",
      INIT_49 => X"8B3F0EFA03286BCB49E59F787188BF168D25DDB7B2CF0E6FF29963506196F06E",
      INIT_4A => X"EDBC9F949DB9E82C83F07108B4764E3C415D90DA3DB74BF6BB9991A3CF1677F3",
      INIT_4B => X"536C8EBAEF2F79CE2D980F911FBA6116D7A6836F687188AFE52B82E960E9832F",
      INIT_4C => X"76008B15A02CB948D86AFF9630CE6E13BB681AD08C4D13E0B38D6E56453C3B43",
      INIT_4D => X"ACCADFECEFEBDFCBB18F663701C6853FF4A44FF69A39D66F05992BBB49D661EC",
      INIT_4E => X"E7B77522BD47C12A83CC052F4A56534224F7BD7622C255DC57C72C86D51A5485",
      INIT_4F => X"B954D53B87B9D2D2B9873CDA60CE25658EA19D835410B647C42D81C2EF091105",
      INIT_50 => X"56D0275B6C5B28D35DC60D343A21E78E157DC7F1FEECBD70067FDB1B3F473304",
      INIT_51 => X"93FA37482DE97AE01D301ADA72E128463D0CB4358FC2D0B779158BDD0B14F8B9",
      INIT_52 => X"E847726A2FC1204D4810A70D414518BA2C6F82651A9FF61F19E686F73C5540FF",
      INIT_53 => X"73CEEED17AE81B13D155A0B088268CB9AE6BF03E5534DD4F8B9161FC61928D55",
      INIT_54 => X"F74E6130BD060DD15494924FCB0600BA336C66209BD7D49313565A21ABF808DC",
      INIT_55 => X"DF2B2CE24D6D43CE1007B61B370A95D7D184EF13EF85D4DDA01D5446F35A7E5C",
      INIT_56 => X"3E7559EA2815AFF7EE93E8EB9E0113D5486B3FC4FBE27CC8C575D8EEB7336347",
      INIT_57 => X"D1E298F4F79FEEE481C5B1447F62EE22FF85B48D103D1495C1981A4821A6D7B4",
      INIT_58 => X"00D5485A0A5A49D706D44251005041D408DE56702C8B8D327B67F62A027FA066",
      INIT_59 => X"DD5B701D613DB2BF64A27AEAF599D6AE212ED618F7708637846EF418D83530C9",
      INIT_5A => X"2B31C7EEA6EFC93432C1E296DCB52121B3D994E2C43B47E71DE8493FCBEEA7F7",
      INIT_5B => X"56BEB02C32C2DC82B26DB486E5CF4548D7F39CD396E8C73531BBD47CB379CFB5",
      INIT_5C => X"7F1D3FE40DB9EA9ED794D69DEABB12EF523BABA11E22ADC05A7C265813562378",
      INIT_5D => X"721637D5EF889D3142D2E06C77010B939B232BB3BB434DD7E36F7E0E20B4CA63",
      INIT_5E => X"B0230C6C4391569348741936CBD96060D9CB381E7E58AC7CC68BCB87BE71A04B",
      INIT_5F => X"6A70E5CC23EB25D0ED7B7CEED42BF633E4079FAA291C835FAF74AF5E831D2DB4",
      INIT_60 => X"86DC9CC85E5FCCA5E999B53E3394639E475DE0D231FF3AE4FD857CE2B7FCB1D6",
      INIT_61 => X"9DFCC0E9776BC483A934267F3E64F1E6420531C4BF23F025C3C93A1356031A9B",
      INIT_62 => X"FD18926CA53F38924D68E4C1009FA003C8EF7863B16175EBC502A3A810DD0EA3",
      INIT_63 => X"AA2E0C44D6C30CAFAD06BBCC380025A583BC5347974551BA81A6290A4AE8E542",
      INIT_64 => X"60F4DD1BAE97D66A55952C195DF7E931D1C817BEBC13C1C828E0F15B1E3BB181",
      INIT_65 => X"91D76D538910E8118A5570DE9CAD10C4CB24CFCE1FC3BA04A294D9725FA13721",
      INIT_66 => X"68FCDA057B3C4AA4493B7A05DC0173313E973F347708E715915C76DF979EF59B",
      INIT_67 => X"C941FF0450E3BDDF48F9F232BB8CA507B2A5E166354DAE594E8D16E9076F221F",
      INIT_68 => X"523E6CDC8F85BD38F7F83DC591A1F48C6887EC9583B52DE9EB33BF92AA09AD98",
      INIT_69 => X"5D476FD67A5E7FDF7E5C79D5714C66C15B354FA9441F3B9835143495371B41A9",
      INIT_6A => X"FC6A11F20E64F4BFC40580372855BE62415DB54818246DF2B4B3EF671E1142B1",
      INIT_6B => X"017015F0024AC87E6A8DE778404078E78E6C83D259181041AA4C273B880FCFC9",
      INIT_6C => X"F6E0FC4ACB7F657FCC4BFFE5FF4DCE846D8BDC621D0C308816D8D0FD5FF7C5C8",
      INIT_6D => X"27FE03389C2FF1E30455D6866778B92ACB9DA0D438CD948BB40E9A574667BA3F",
      INIT_6E => X"9ACB27AF63434F87EB7C3922387BEA8750476BBC3AE6C0C8FD60F2B19FBB067F",
      INIT_6F => X"14062164D0642108174FB13CF0CED60762E7966F73A0F87B28000230880CBA94",
      INIT_70 => X"1B2F69C84DF8C9BFDC1F8817CDA9ACD6279E3C02EE023DA02ADBB5B6DF30A94B",
      INIT_71 => X"F283370E082564C84EF8C5B6CA025EDD8149344479D14FF0B7A2B2E640BF632D",
      INIT_72 => X"9CFF8326EBCFD4FA40A72FD8A28D99C6158516C99E94ACE642C06023070E3884",
      INIT_73 => X"DD6103C3A19DB7F046BB4F01D1C0CEFA46B039E2A99096BB0064E88C4F333659",
      INIT_74 => X"3826305697F46E03B4816B7193D12CA337E8B59FA6CA0B68E37C3104F4022D76",
      INIT_75 => X"F38E4311FAFC184E9E088C2BE3B6A3ABCD0A62D46108CBA8A1B4E32D9212AE65",
      INIT_76 => X"139835EAB69B98ADDA1F7CF28027E6BEAEB7D91366D257F6AD7D666985BA0971",
      INIT_77 => X"6106C2947D7C91BDFF58C74DE99D6748404F75B20671F48D3E06E6DDEC1250A6",
      INIT_78 => X"655C6889BE0968DD6605B8815F525B79ACF553C650EEA36D4D434E70A7F458D1",
      INIT_79 => X"6CDF6600AE70452E2B3B5F98E444B840DC8C502916172C5593E64DC858FCB583",
      INIT_7A => X"8397BDF642A0109429D28E5C3D3037507DBC0F74EC7817C88D6651506287C00C",
      INIT_7B => X"7A4D3229314B76B30263D65BF1995320FEEEF0042B63AE0A79FA8E33EBB69281",
      INIT_7C => X"E5904B18F6E5E5F6184B8FE44BC24BE5904D1AF9E9EBFE22589FF761DD6A08B8",
      INIT_7D => X"18AD5309CFA68E868EA8D10C56B21E9B28C6753505E6D7DAED11468BE249C14B",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"F35668F40610D065C0A9EF2A64301A3B7943F97316AC06B366B4653E6B56BBE0",
      INIT_FILE => "NONE",
      INITP_0F => X"5330066543345E7ABCD01E1FC3C0787D33D687BCC019A2CD166033019EF3019A"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAL(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAL(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAL(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAL(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAL(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAL(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAL(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAL(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAL(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAL(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAU(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAU(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAU(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAU(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAU(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAU(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAU(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAU(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAU(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAU(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinea_Look_Up_Table_out1_1(16),
      DOA(6) => u_cosinea_Look_Up_Table_out1_1(15),
      DOA(5) => u_cosinea_Look_Up_Table_out1_1(14),
      DOA(4) => u_cosinea_Look_Up_Table_out1_1(13),
      DOA(3) => u_cosinea_Look_Up_Table_out1_1(12),
      DOA(2) => u_cosinea_Look_Up_Table_out1_1(11),
      DOA(1) => u_cosinea_Look_Up_Table_out1_1(10),
      DOA(0) => u_cosinea_Look_Up_Table_out1_1(9),
      DOPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinea_Look_Up_Table_out1_1(17),
      DOB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00002_DOPB_0_UNCONNECTED
    );
  u_cosinea_Mrom_Look_Up_Table_out1_rom00001 : RAMB36_EXP
    generic map(
      INIT_7E => X"947DBF5E5DC089BD5F73FCFF80830B1EC0F6C32D38EA48551997D6DBAB4CC418",
      INIT_7F => X"00134BAA2ED9ABA4C50F8321EAE00356D98E7693E7743C408307CFDD32D3C201",
      INITP_00 => X"77DF31C697BB60E82E52D9A5D8CAC1C79D9A63977A985C297A7FCDB6827FF804",
      INITP_01 => X"420EE5442383FB74E01704E1B69A3343C06CAB8236DB742EB25BA380DC516194",
      INITP_02 => X"4BE8597B1F47307DAEB4EA5D588A6BC52A2154EDF46B3D1C4E7F703890DA1F74",
      INITP_03 => X"6FF4D95F8B0E14144D6E5E578E2C0B9EDC072C7E70A008A2338236F302F17598",
      INITP_04 => X"51A2626DF5B91C7EEC62DBD2C1D5321CD79160FF06011841ECD963E6B47ECA1F",
      INITP_05 => X"65F6E1ECBBF2FC701377DE9ADFCE6CF84B572366BC1C2B573B4DDA8C775CECB8",
      INITP_06 => X"98CA50609FA4F08F1E7E152DC05054E586C87703936280A26DCDEF07C0AF60C8",
      INITP_07 => X"924BD8D63949AF3E305D1AD0617275BB514331CE5040825DA770B61B9DBF7693",
      INITP_08 => X"52983F9FC198364159AC33FC047B2239122997FE67B3A7D4654D0057D41B5547",
      INITP_09 => X"C63419BDEC037BE2EF0A34E3C85AD3C62ECAEACA52A015F9B437B885174AF8EE",
      INITP_0A => X"F74439E1C959F6FFF1408F05173AFABA59D7F00A7F6896DB49114433CFBA55F0",
      INITP_0B => X"A45540C6B74C4200CA9DC5437477D214E2706A06017ECD0AE4D314E709060F39",
      INITP_0C => X"03DF339126C943E00E2D2199DD55EB088C456C160BF705E983664C5FE6252BCC",
      INITP_0D => X"C67DF6233F9A8E5422D0E55F9A5AB56C121C461E90ACD4146BF21ECEFB5A45BA",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"E2B97A1C98E5FDD76BB3A53A6B2F8054A56A9C33277108E50152D37A401E0B00",
      INIT_01 => X"27C24099C5BD79F01CF4718A3772326F2243C9AEE9724252980DAA673B200DFB",
      INIT_02 => X"D7D6B56AF03D490D819C58AB8FFBE74B215EFDF53DCFA2AFED54DE8237F8BA77",
      INIT_03 => X"6F169CF92518C93249066255D7DF6562CEA0D1582E4BA739F9E1E704306395BE",
      INIT_04 => X"A2B1A36F0F7AA78E286B50CFDF7893262A97648AFFBDBBF156E490542803DDAE",
      INIT_05 => X"24AE2683BDCBA6449DA960B9AB2F3CC9CF45225FF3D6FF6704CFBFCDEF1E5180",
      INIT_06 => X"6AB4FD3D6A7D6B2EBC0D17D3383DDA05B8E88DA017E90F8033203E85EC6BFA90",
      INIT_07 => X"79D03FBF46CA44AAF3160BC9467B5DE509C104C806B5CB400B23801AE6DDF628",
      INIT_08 => X"A539090C3885E85ACF41A4F11D21F187D7DA86D2B5261B8D71BE6D73C8623943",
      INIT_09 => X"5C1A42CAA9D544EDC7C7E516528FC3E4EBCC7EF93221BBF8CE34208966AE5657",
      INIT_0A => X"E34F5E073FFD37E2F6672C3B8A10C2968480827F6D43F880D4E8B32B47FE4412",
      INIT_0B => X"1B2821F8A61F5848E421F6583D9A65951EF6146DF7A774533B20FABE61DA1F25",
      INIT_0C => X"3D2C5ABD4AF5B47C43FDA02175916BF82E016856C3A2EA9089CB4BFFDCD8E802",
      INIT_0D => X"9BD0A81917968CEDAEC321BE8D8396BAE3081C14E686E905CD3739C6D5594898",
      INIT_0E => X"5B382E31362F11D163BACB8BEDE5696BE1BFFA84545D94EC5CD650BD13474B16",
      INIT_0F => X"2CEF5147C3B91EE3FE6101D0C3CDE2F6FCE8AE4298A357A98BF2D320CDD01BA2",
      INIT_10 => X"00996B6987B6EB183026ED79BCA9334EED0383608EFFA87B6B6D7270581FB815",
      INIT_11 => X"BFAC802EA7DFC752721A3BC9B5F3742B0C07101A16F8B3387B6E042FE313B0AE",
      INIT_12 => X"F61EF1605CD8C514B8A1C20C72E456B7FC14F38ACBA712FD5A1A319029EFD3C8",
      INIT_13 => X"851326AD9ADE6A2E1C2438494724D13F5F227957AB677DDD7A442C25200DDF87",
      INIT_14 => X"4B873951BE715A698EBADDE7C871D3DC7FAB5060CB817391CC145B91A68C328A",
      INIT_15 => X"C9F6A2BC35FBFE2E79CF205A6F4CE321F8562C68FBD5E51B67B8FF2C2EF57294",
      INIT_16 => X"CAFBD0371F75292964C844C63E9BCABA5C9C6BB66E81DD733004DEAE61E8322D",
      INIT_17 => X"FDF8D583EE05B5EB97A5039F67483211D367BBBC59801E237C17E3CEC6BA984E",
      INIT_18 => X"95A7F772049A2186B59C2744DFE543E6BCB2B4B0934AC2E9ADF9BDE45D15F9F8",
      INIT_19 => X"DCBA4E8449882C2256B4279CFF3B3DF1432072282D6DD550CD3678803A9378D4",
      INIT_1A => X"C9665275BD1362959753B5A713E70B6DF6922DB10A23E945247017021E5696CA",
      INIT_1B => X"8AF96DCF0906AFEDACD5510CEFE4D5AD56B9C25B6DE4A9A7C9F9212D0698CC8E",
      INIT_1C => X"145E84700939E9016B0FD6AA731B8AAA64A14A4987EE66D9315734B2BB391436",
      INIT_1D => X"A0A37C124E1755F0CFDBFB1718E5668326349839FFD39D45B3D187BC5A4A72BE",
      INIT_1E => X"2F7AB7CDA31F29A67E97D8286E9076072AC5C00273F87AE011F57270D78E7D8B",
      INIT_1F => X"05B2928B835E02553D9F606698DB152B03849417F61459ABF00EEB6E7DFED8F1",
      INIT_20 => X"19ADDA8592E462EE6EC5D98DC76B5D83C1FC18FB89A83B2956A7014A673CAFA6",
      INIT_21 => X"8ACE39AC0A38188D7AC34BF5A53EA3B96282FCB590713BD21AF74D00F30C2D3A",
      INIT_22 => X"04E6A1172BBDB1E742A3EE03C517DAF03DA1013D39D7F9825554626236C1E688",
      INIT_23 => X"2791B268961BD8AE7E278C8C09E3FC346C8663E3E85306E1C69734805BA7471A",
      INIT_24 => X"E09C1427B49BBAF22127E436FE1B6CD22C5A3BB098D442C439817D0C0F66F192",
      INIT_25 => X"C757D41B0A7F5974B0EA00D13A1A50B9349FDAC134123988DD1715B6D95C1F01",
      INIT_26 => X"68E6AE9A8956DEFE92778AA8AD76E0C80C87189CEFEE78699FF74E8372F9F646",
      INIT_27 => X"94905ED9DD45EBAC61E718D1EC46B921593EAB7C8DB8DBD177A73E191308D657",
      INIT_28 => X"9FFBE12AB04DD9302AA171717D6E1F692733679DB17BD8A0AFDF0B0EC101A78F",
      INIT_29 => X"9F71B23BE586F812AEA3C9FA0EDD400F245680791A3DBA6B28CA2C258F441CF2",
      INIT_2A => X"A510014FCF5AC5E899AE0064B3C2697FDC56C500DE38E4BA9142A38DD759EC66",
      INIT_2B => X"E2FADF6766B11E81B182CA5E14C13B57EBCCD1CF9C0FFC3A9F013614722606E9",
      INIT_2C => X"D87D6A706418621301FEDF779A1CD28E266D385AA9F81CE934D19554E418C6C2",
      INIT_2D => X"7132E65E6EE69858F644163D8BD4E89CC028A70E31E3F53C89B084D87F4C12A5",
      INIT_2E => X"1C12DB48294F88A77BD5865D2CC3F48E6344026D5790EB3848EDF93B87AE80D1",
      INIT_2F => X"D98923744C78C80A0DA091B0CCB335214673782345AD2B8DA33E2C3E440D6929",
      INIT_30 => X"4380F164A582C742BF0CF549D464C5C635DD8E1540DBB69E61CCAFD7112DF943",
      INIT_31 => X"8F54D0D01D84CFC93FFAC873C78F98AC98272660A2B66B8BE23E6A3365CD366F",
      INIT_32 => X"80D6A0A5B089FBCFCEC274AF3CE675B46D6A7559DFD2FD2921AF9FBBCDA100B7",
      INIT_33 => X"58377CF059802C24321BAAA4D3FEED693A29FD7E76AEECFBA2ABDF05E85005D2",
      INIT_34 => X"C0EBAAC3FD1DE9269C0E4506173E42E9F9397064DB9D701B6515F2C24E5BB219",
      INIT_35 => X"A18A711947BF449B87CE327865BE45C1F6A79B955AB05B21C60FC1A378061465",
      INIT_36 => X"F7A3F1A47E40AE89938F3E64C31D35CEAA8C366DF289F4F755D22F329D33B9F2",
      INIT_37 => X"A387EF9C4EC5C1034A57EBC6A95387048BDEBDE9232DC7B2B083EBAA8234822D",
      INIT_38 => X"250B9683917D07ECEBC230F3CA73AE39D33A2E6FBACF6E5544FB38BC46966A84",
      INIT_39 => X"57412EDA0260B2B423BA3655D26ADAE0379CCE88898C50920F85B15021E14D25",
      INIT_3A => X"1F28D2D7F1DA4D04BA280A1A13AEA8BBA218D89C212158815796F93D1C529BB4",
      INIT_3B => X"0E4D0C02E876646A41A244E131ECCC89DD7F29957B959B48547970F4BD8608FD",
      INIT_3C => X"016D79DB48771EF3AC01A755C1A3B0A02A04E58499DB01C1D4F1D027AF1F2F97",
      INIT_3D => X"AE025864DA6DD3BFE5FAB2C2DEBA0C87E1CF05391F6CD713D6D6C760565F307F",
      INIT_3E => X"2CCA0FAE58BF968D58A830A2B10E6D81FB8EEECDDED4623B139C8B9265B73CA8",
      INIT_3F => X"7348AF56EE26AF377009B21BF5F1BE0D8EF2EA275931609888E3599C5D4E1F84",
      INIT_40 => X"CA3560F7A92415290F7508766F9FB5604D2BA9763FB5845DEEE6F5C9117DBD7F",
      INIT_41 => X"34E7CE94E56CD4CAF80AAD8C53AE49D0F054AA9CD90CE2082AF5173B10427E72",
      INIT_42 => X"C8B188F8A84270DB2C0D2724AE6E0F3A99D79D966BC856C1B2D5D3580FA2BD0A",
      INIT_43 => X"09345105F8D036CF443A5B4CB64092532CC3C2CF93B6E0B9EB1CF621460D1F26",
      INIT_44 => X"28A96602246F8713B718DAA41BE2A1FC9A1E3075922DED7873845284BEA9EA28",
      INIT_45 => X"461CC2D802E21A4E1F30249F42B18F8025231EB79457A41F6B2D09A19C9C453D",
      INIT_46 => X"A4A14B4122912B926648D7B582DE6BC99A7D1502E66116A5B0D9C10A56467D9C",
      INIT_47 => X"C777FBF1F6A8A58BF889DD93489A29937670222924B37406081BDCECEA752DB2",
      INIT_48 => X"9626FDB6ED3D4297D79F8A343A36C5830DFEF48A5D092C62487A9638FF866C4D",
      INIT_49 => X"678CB882855997D9B7CBAEFB493454449DF9F3232593061A688B1EBCFE81DEB2",
      INIT_4A => X"07E7DA7651022041FDEA9EB2BD55128B570F4A9FA6F72AD695FDA82C2427CDB0",
      INIT_4B => X"ABC64ED5F1353687BE6F2E902A9057155EC7E6509958228D2D9A672D7FF524A3",
      INIT_4C => X"E2FA26F801D2FF17AF57A1216707939DB8766A284149D372B93B8C3FE81A6968",
      INIT_4D => X"75768329F88050F60407902F72EB29BC3421149C4BB15EE3D0B729B5EE64A84D",
      INIT_4E => X"3723617D048285984A28BD98465450C7475D9884B0AB0142FBBA0F87B21D57F0",
      INIT_4F => X"D1A9699CCB8149AC356EE31EA910DD9CD71AF0E48154E8C77F9BA62DBCDF2110",
      INIT_50 => X"7D29A57A2E4A55D6575E7421ED610561FF661FB3AC91ED472A1EAD60C25AB458",
      INIT_51 => X"B2EF370EFA7E2269D9F84B57A3B4103DC122E694B1C453E60330F4D65E11781A",
      INIT_52 => X"CB16F8F2873A8D031F645473434805FEB5AF6F784F7774CAFD910BEFC10642F9",
      INIT_53 => X"9C1B0FF957AA722F628927BBC5C741B39F85E74521FC57B49378E2555159EF94",
      INIT_54 => X"FA6980BC9B9934EA389C939C34D8084203C9146231FF4C975E1F5B903EE40013",
      INIT_55 => X"38D6A319B4ED3F261C9C212728A00BE4A6CDD53A770A6C1C9553D3910ABB20B6",
      INIT_56 => X"981399A2A41A793CD9C985854335D69E058699B75AFA121B8EE59A2705AF9F4E",
      INIT_57 => X"AC0FAEFE7485A850F50B086391083EA9C0F9CBAB11734807271E6470BAB7E1AF",
      INIT_58 => X"AD4DAF4787E1C8AF0848E045E83EBAD0F2962D2D0935254E2319A53A4E55C30F",
      INIT_59 => X"C42D364FE770591109B27CD73302B4BA84842BE930721FA9821BE755DAE6EC5D",
      INIT_5A => X"4327E0DA844A9AE08B08C52EB3C1C62F6CEB18643D114E64C2D50EDBACEF158C",
      INIT_5B => X"D4FB83D65E88BC65EFC34EF9305FEF4DE4206C33E2E4A592169D9467835446C7",
      INIT_5C => X"9BD04A71AD6502EA863F7BA4225CBCAB90D4E11FF7D31A38959AB144BC8202A5",
      INIT_5D => X"4648CC38F059D8D2ACCC9773C4F15F74952A984597F4C46C53E079866D956545",
      INIT_5E => X"13851016F81ADCA1CCBFDD882412B673ADC51F2029A0E6617482F0227B613762",
      INIT_5F => X"CA248751E299D5F65C6674E61C7552141AC5758B676AF66A289207EA9B7DF157",
      INIT_60 => X"A523F473FCEEA379CCF95E57417A5F4DA2BBF6B0491C89EEA81697884937B319",
      INIT_61 => X"2AC04C28AD361BB7647C5854C81188876A8A44F2EE95404C13F24363AD7C2D1C",
      INIT_62 => X"FF47840E3B62DAF9178BADD3558BCC70CF401CBB75A19AB64EBB577879B27D31",
      INIT_63 => X"A2D3537794FC04004426F80FC16246C22CD81C4CBFC9BFF9CA898C29B587F556",
      INIT_64 => X"2500E11BFCD8FEC0705FDE3FD4EFE1FD94F97D753004413A43AFCFF87CAFE46F",
      INIT_65 => X"C89173BCBBBD1105E909B63DED16070E7B9DC33E5B6CC0A66F6AE839AD944000",
      INIT_66 => X"9603F9C2AAFC030C614E1F209DE139F156B3568B9EDC920D9B8720B38CFA4ACA",
      INIT_67 => X"E9199EBFC6FAA40C7B3B93CD320AA03C27AC14A8B37D527B42F1D33359922866",
      INIT_68 => X"E6533FEEA5AB44B6483EDF713A80899C00FAD2CE364F61B48E37F612D48265C5",
      INIT_69 => X"E55CD89BE70028A2B09695F3F1D2DC507286D09314965EB0CF018AAFB3DC6FB1",
      INIT_6A => X"D163DF849148E6ACDAB06E54A2987881F4121C52F6488AFDE37C0BD10F08FD31",
      INIT_6B => X"746E96285F7AB44A7A809A04FDC08DA03791E980925E221D8CAEC308BC1F6EEA",
      INIT_6C => X"B5994C07057EADCB13BE07275ADAE1A96E6BD9F5FA21A8C8BEC519F69637146A",
      INIT_6D => X"CE458BD7605D048D2D1D94C8F248035A84BA3328D0641C31DB52CF8CC0A67567",
      INIT_6E => X"6C3E40A5A1672B227E763B0404707C5D48710F5578AF2F2CDC762E3BD22977F1",
      INIT_6F => X"BFCFCDEB5947E769FED92920F1CBE164877B729E315E574F77032511F80F8795",
      INIT_70 => X"88C61198870D5794F19CC49844F9E5361BC35D1824AFEA02298D5FCE0A43AA6E",
      INIT_71 => X"066C5E079127F424E054AC13B3BA52A7E537CBCB64C313823B6B40E689577E2A",
      INIT_72 => X"E66F62E7274874D187C0A25707DAFA8EBFB79F9EE08DCECCB3AADC7297753502",
      INIT_73 => X"16B600192448A869B1A56A25FC14939F5DF3884044B8C38C39F1DA1BDC4378A1",
      INIT_74 => X"9234207659EA4B9D04A1960613DF8D401B40D2F5CC7921E7ED594DED5EC341FB",
      INIT_75 => X"1E9C639146A0BFC0C2E64A0D4F30CE4AC3592C5D0B565F472D33781F4813A217",
      INIT_76 => X"F410D762CF39BB7178ECE88AEC2D68BA3F1559279DD8F4114ABE8ACDA32C84CB",
      INIT_77 => X"62C593E6D57AED47A013B9A9FED23D59410DD8BCD236004D35D445A1058A4D67",
      INIT_78 => X"548647ACCAB88A563337770A06829452D32F7CD043EDE33F1681987125CC7E52",
      INIT_79 => X"D942BD5C3354D1BD2C30DB4378909EB4E74AF1F15C48C8F1D8902EC7703D459A",
      INIT_7A => X"9170472418318014FD4A0D5532B5EEEDC4833AFAD6DC20B2A305E9618055F570",
      INIT_7B => X"107D281D681735D0F3AD0A17E176E3357BC1158520F30D7A4B8E50A08E277C9A",
      INIT_7C => X"2E15E29D5107C79D91AEFD895C7FFEE237065B40C1E7BF53AFDFECE4D2C1BED4",
      INIT_7D => X"4F6F7E8181818BA3D11B8820EAEC2EB78FBE4A3D9C72C59E05029EE1D47FEC24",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"700BC5FE4C3EDE24102FC5456CC181AA3EC529F856F937ECF201351EFD1F284E",
      INIT_FILE => "NONE",
      INITP_0F => X"0D33AF99BDE2C09ACCAAE2D63C14B933E3E631DB32C5498558606186EABC15AD"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAL(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAL(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAL(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAL(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAL(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAL(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAL(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAL(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAL(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAL(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinea_CastU16En2_out1_11_Q_2749,
      ADDRAU(13) => u_cosinea_CastU16En2_out1_10_Q_2748,
      ADDRAU(12) => u_cosinea_CastU16En2_out1_9_Q_2757,
      ADDRAU(11) => u_cosinea_CastU16En2_out1_8_Q_2756,
      ADDRAU(10) => u_cosinea_CastU16En2_out1_7_Q_2755,
      ADDRAU(9) => u_cosinea_CastU16En2_out1_6_Q_2754,
      ADDRAU(8) => u_cosinea_CastU16En2_out1_5_Q_2753,
      ADDRAU(7) => u_cosinea_CastU16En2_out1_4_Q_2752,
      ADDRAU(6) => u_cosinea_CastU16En2_out1_3_Q_2751,
      ADDRAU(5) => u_cosinea_CastU16En2_out1_2_Q_2750,
      ADDRAU(4) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinea_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinea_Look_Up_Table_out1_1(7),
      DOA(6) => u_cosinea_Look_Up_Table_out1_1(6),
      DOA(5) => u_cosinea_Look_Up_Table_out1_1(5),
      DOA(4) => u_cosinea_Look_Up_Table_out1_1(4),
      DOA(3) => u_cosinea_Look_Up_Table_out1_1(3),
      DOA(2) => u_cosinea_Look_Up_Table_out1_1(2),
      DOA(1) => u_cosinea_Look_Up_Table_out1_1(1),
      DOA(0) => u_cosinea_Look_Up_Table_out1_1(0),
      DOPA(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinea_Look_Up_Table_out1_1(8),
      DOB(31) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinea_Mrom_Look_Up_Table_out1_rom00001_DOPB_0_UNCONNECTED
    );
  u_cosineb_Mrom_Look_Up_Table_out1_rom00005 : RAMB36_EXP
    generic map(
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"403F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0101010101010101010101010101010101010101010101000000000000000000",
      INIT_02 => X"0202020202020202020202020202010101010101010101010101010101010101",
      INIT_03 => X"0303030303020202020202020202020202020202020202020202020202020202",
      INIT_04 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_05 => X"0404040404040404040404040404040404040404040404040404040403030303",
      INIT_06 => X"0505050505050505050505050505050505050505040404040404040404040404",
      INIT_07 => X"0606060606060606060606050505050505050505050505050505050505050505",
      INIT_08 => X"0707060606060606060606060606060606060606060606060606060606060606",
      INIT_09 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_0A => X"0808080808080808080808080808080808080808080808080807070707070707",
      INIT_0B => X"0909090909090909090909090909090908080808080808080808080808080808",
      INIT_0C => X"0A0A0A0A0A0A0909090909090909090909090909090909090909090909090909",
      INIT_0D => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_0E => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A",
      INIT_0F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_10 => X"0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_11 => X"0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_12 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_13 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E",
      INIT_14 => X"101010101010101010101010100F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_15 => X"1111111010101010101010101010101010101010101010101010101010101010",
      INIT_16 => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_17 => X"1212121212121212121212121212121212121212121212121111111111111111",
      INIT_18 => X"1313131313131313131313131313121212121212121212121212121212121212",
      INIT_19 => X"1414141313131313131313131313131313131313131313131313131313131313",
      INIT_1A => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_1B => X"1515151515151515151515151515151515151515151515151414141414141414",
      INIT_1C => X"1616161616161616161616161615151515151515151515151515151515151515",
      INIT_1D => X"1716161616161616161616161616161616161616161616161616161616161616",
      INIT_1E => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_1F => X"1818181818181818181818181818181818181818181717171717171717171717",
      INIT_20 => X"1919191919191919191818181818181818181818181818181818181818181818",
      INIT_21 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_22 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A191919",
      INIT_23 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_24 => X"1C1C1C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_25 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_26 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1C1C1C1C1C1C1C1C1C",
      INIT_27 => X"1E1E1E1E1E1E1E1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_28 => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_29 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1E1E1E1E1E1E1E",
      INIT_2A => X"20202020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2121212121212121212121212121212121212121212121212121212020202020",
      INIT_2D => X"2222222222222222222222212121212121212121212121212121212121212121",
      INIT_2E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_2F => X"2323232323232323232323232323232323232323232323232323232222222222",
      INIT_30 => X"2424242424242424242423232323232323232323232323232323232323232323",
      INIT_31 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_32 => X"2525252525252525252525252525252525252525252525252424242424242424",
      INIT_33 => X"2626262626262525252525252525252525252525252525252525252525252525",
      INIT_34 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_35 => X"2727272727272727272727272727272727272726262626262626262626262626",
      INIT_36 => X"2727272727272727272727272727272727272727272727272727272727272727",
      INIT_37 => X"2828282828282828282828282828282828282828282828282828282828282827",
      INIT_38 => X"2929292929292929292929282828282828282828282828282828282828282828",
      INIT_39 => X"2929292929292929292929292929292929292929292929292929292929292929",
      INIT_3A => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2929292929292929292929",
      INIT_3B => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_3C => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A",
      INIT_3D => X"2C2C2C2C2C2C2C2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_3E => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_3F => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_40 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D",
      INIT_41 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2D2D2D2D2D2D2D2D2D2D2D",
      INIT_42 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_43 => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2E2E2E2E2E2E2E",
      INIT_44 => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_45 => X"30303030303030303030303030303030303030303030303030303030302F2F2F",
      INIT_46 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_47 => X"3131313131313131313131313131313131313131313131313131313131313030",
      INIT_48 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_49 => X"3232323232323232323232323232323232323232323232323232323232323131",
      INIT_4A => X"3232323232323232323232323232323232323232323232323232323232323232",
      INIT_4B => X"3333333333333333333333333333333333333333333333333333333332323232",
      INIT_4C => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_4D => X"3434343434343434343434343434343434343434343434333333333333333333",
      INIT_4E => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_4F => X"3535353535353535353535353535353534343434343434343434343434343434",
      INIT_50 => X"3535353535353535353535353535353535353535353535353535353535353535",
      INIT_51 => X"3636363636363535353535353535353535353535353535353535353535353535",
      INIT_52 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_53 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_54 => X"3737373737373737373737373737373737373737373737373636363636363636",
      INIT_55 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_56 => X"3838383838383737373737373737373737373737373737373737373737373737",
      INIT_57 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_58 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_59 => X"3939393939393939393939393939393838383838383838383838383838383838",
      INIT_5A => X"3939393939393939393939393939393939393939393939393939393939393939",
      INIT_5B => X"3939393939393939393939393939393939393939393939393939393939393939",
      INIT_5C => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3939393939393939393939393939",
      INIT_5D => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_5E => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_5F => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_60 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_61 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_62 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_63 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3B",
      INIT_64 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_65 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_66 => X"3D3D3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_67 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_68 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_69 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6A => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6B => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6C => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6D => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6E => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6F => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_70 => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_71 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_72 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_73 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_74 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_75 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_76 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_77 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_78 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAL(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAL(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAL(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAL(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAL(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAL(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAL(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAL(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAL(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAL(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAU(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAU(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAU(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAU(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAU(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAU(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAU(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAU(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAU(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAU(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOA_8_UNCONNECTED,
      DOA(7) => u_cosineb_Look_Up_Table_out1_1(43),
      DOA(6) => u_cosineb_Look_Up_Table_out1_1(42),
      DOA(5) => u_cosineb_Look_Up_Table_out1_1(41),
      DOA(4) => u_cosineb_Look_Up_Table_out1_1(40),
      DOA(3) => u_cosineb_Look_Up_Table_out1_1(39),
      DOA(2) => u_cosineb_Look_Up_Table_out1_1(38),
      DOA(1) => u_cosineb_Look_Up_Table_out1_1(37),
      DOA(0) => u_cosineb_Look_Up_Table_out1_1(36),
      DOPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosineb_Look_Up_Table_out1_1(44),
      DOB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00005_DOPB_0_UNCONNECTED
    );
  u_cosineb_Mrom_Look_Up_Table_out1_rom00004 : RAMB36_EXP
    generic map(
      INIT_7E => X"FDFDFDFDFCFCFCFCFCFBFBFBFBFBFAFAFAFAF9F9F9F9F8F8F8F8F7F7F7F7F6F6",
      INIT_7F => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFDFDFD",
      INITP_00 => X"001FFFFE00000FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00000",
      INITP_01 => X"00000FFFFF800007FFFFC00003FFFFE00000FFFFF000007FFFF800003FFFFC00",
      INITP_02 => X"E00000FFFFF800001FFFFF000007FFFFC00001FFFFF000007FFFF800003FFFFE",
      INITP_03 => X"000007FFFFE000007FFFFE000007FFFFC00000FFFFF800001FFFFF000003FFFF",
      INITP_04 => X"00FFFFFE000003FFFFF000001FFFFFC00000FFFFFE000007FFFFE000007FFFFE",
      INITP_05 => X"E000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFC000007FFFFF8000",
      INITP_06 => X"F8000001FFFFFF8000001FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFF",
      INITP_07 => X"0001FFFFFFE0000001FFFFFFE0000001FFFFFFC0000007FFFFFF0000001FFFFF",
      INITP_08 => X"00000003FFFFFFFC00000007FFFFFFE00000007FFFFFFE00000007FFFFFFC000",
      INITP_09 => X"0000FFFFFFFFF000000001FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFC",
      INITP_0A => X"0000000003FFFFFFFFFE0000000000FFFFFFFFFE0000000003FFFFFFFFE00000",
      INITP_0B => X"0003FFFFFFFFFFFF8000000000003FFFFFFFFFFFC00000000001FFFFFFFFFFE0",
      INITP_0C => X"000000003FFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFF0000000000",
      INITP_0D => X"FFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFF000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"85796C5F53463A2D211407FBEEE2D5C9BCAFA3968A7D7164574B3E3225190C00",
      INIT_01 => X"170BFEF2E5D8CCBFB3A69A8D8174675B4E4235291C0F03F6EADDD1C4B7AB9E92",
      INIT_02 => X"A99D9084776B5E5145382C1F1306F9EDE0D4C7BBAEA295887C6F63564A3D3024",
      INIT_03 => X"3B2F221609FCF0E3D7CABEB1A5988B7F7266594D4033271A0E01F5E8DCCFC2B6",
      INIT_04 => X"CDC0B4A79B8E8275685C4F43362A1D1104F7EBDED2C5B9ACA093877A6D615448",
      INIT_05 => X"5E5245392C1F1306FAEDE1D4C8BBAFA296897C7063574A3E3125180CFFF2E6D9",
      INIT_06 => X"EFE3D6C9BDB0A4978B7E7265594C4033271A0E01F5E8DBCFC2B6A99D9084776B",
      INIT_07 => X"8073675A4E4135281C0F02F6E9DDD0C4B7AB9E9285796C6053473A2E211508FC",
      INIT_08 => X"1003F7EADED1C5B8AC9F93867A6D6154483B2F221609FDF0E4D7CBBEB2A5998C",
      INIT_09 => X"9F93867A6D6154483B2F221609FDF0E4D7CBBFB2A6998D8074675B4E4235291C",
      INIT_0A => X"2E221509FCF0E3D7CABEB1A5998C8073675A4E4135281C0F03F6EADED1C5B8AC",
      INIT_0B => X"BCB0A3978B7E7265594C4033271B0E02F5E9DCD0C3B7AB9E9285796C6053473B",
      INIT_0C => X"4A3D3125180CFFF3E7DACEC1B5A89C9083776A5E5145392C201307FAEEE2D5C9",
      INIT_0D => X"D7CABEB1A5998C8073675B4E4235291D1004F7EBDFD2C6B9ADA194887B6F6356",
      INIT_0E => X"62564A3D3125180C00F3E7DACEC2B5A99D9084776B5F52463A2D211408FCEFE3",
      INIT_0F => X"EDE1D5C8BCB0A3978B7E7266594D4134281C0F03F7EADED2C5B9ADA094887B6F",
      INIT_10 => X"776B5F53463A2E211509FCF0E4D8CBBFB3A69A8E8175695C5044372B1F1206FA",
      INIT_11 => X"00F4E8DCCFC3B7AB9E9286796D6155483C3024170BFFF2E6DACEC1B5A99C9084",
      INIT_12 => X"887C7064574B3F33271A0E02F6E9DDD1C5B8ACA094877B6F63564A3E3225190D",
      INIT_13 => X"0F03F7EBDED2C6BAAEA195897D7164584C4034271B0F03F6EADED2C6B9ADA195",
      INIT_14 => X"95897C7064584C4033271B0F03F7EADED2C6BAAEA195897D7165584C4034281B",
      INIT_15 => X"190D01F5E9DDD0C4B8ACA094887C6F63574B3F33271A0E02F6EADED2C5B9ADA1",
      INIT_16 => X"9C9084786C6054483C2F23170BFFF3E7DBCFC3B6AA9E92867A6E62564A3D3125",
      INIT_17 => X"1E1206FAEEE2D6CABDB1A5998D8175695D5145392D211509FDF1E5D8CCC0B4A8",
      INIT_18 => X"9E92867A6E62564A3E32261A0E02F6EADED2C6BAAEA2968A7E72665A4E42362A",
      INIT_19 => X"1D1105F9EDE1D5C9BDB1A5998D8175695E52463A2E22160AFEF2E6DACEC2B6AA",
      INIT_1A => X"9A8E82766A5E53473B2F23170BFFF3E7DBD0C4B8ACA094887C7064584C413529",
      INIT_1B => X"150AFEF2E6DACEC3B7AB9F93877B7064584C4034281D1105F9EDE1D5C9BEB2A6",
      INIT_1C => X"8F84786C6054493D3125190E02F6EADED3C7BBAFA3988C8074685C5145392D21",
      INIT_1D => X"08FCF0E4D9CDC1B5AA9E92867B6F63574C4034281D1105F9EEE2D6CABEB3A79B",
      INIT_1E => X"7E72675B4F44382C211509FDF2E6DACFC3B7ACA094887D71655A4E42362B1F13",
      INIT_1F => X"F3E7DBD0C4B8ADA1968A7E73675B5044392D21160AFEF3E7DBD0C4B8ADA1958A",
      INIT_20 => X"655A4E43372B201409FDF2E6DACFC3B8ACA195897E72675B4F44382D21150AFE",
      INIT_21 => X"D6CBBFB4A89D91867A6E63574C4035291E1207FBF0E4D9CDC2B6AB9F93887C71",
      INIT_22 => X"45392E22170C00F5E9DED2C7BBB0A5998E82776B6054493D32261B0F04F8EDE1",
      INIT_23 => X"B1A69B8F84796D62564B4034291E1207FBF0E5D9CEC2B7ACA095897E72675C50",
      INIT_24 => X"1C1105FAEFE4D8CDC2B6ABA094897E72675C50453A2E23180C01F6EADFD4C8BD",
      INIT_25 => X"84796E63584C41362B1F1409FEF2E7DCD1C5BAAFA3988D82766B6055493E3327",
      INIT_26 => X"EBE0D4C9BEB3A89D91867B7065594E43382D21160B00F5E9DED3C8BDB1A69B90",
      INIT_27 => X"4F44382D22170C01F6EBE0D5C9BEB3A89D92877C70655A4F44392E22170C01F6",
      INIT_28 => X"B0A59A8F84796E63584D42372C21160B00F5EADFD3C8BDB2A79C91867B70655A",
      INIT_29 => X"0F05FAEFE4D9CEC3B8ADA2978C81766B60554A3F34291E1308FDF2E7DCD1C6BB",
      INIT_2A => X"6C61574C41362B20150A00F5EADFD4C9BEB3A89D93887D72675C51463B30251A",
      INIT_2B => X"C7BCB1A69B91867B70655B50453A2F251A0F04F9EEE4D9CEC3B8ADA3988D8277",
      INIT_2C => X"1E1409FEF3E9DED3C9BEB3A89E93887D73685D53483D32271D1207FCF2E7DCD1",
      INIT_2D => X"73695E54493E34291E1409FFF4E9DFD4C9BFB4A99F94897F74695E54493E3429",
      INIT_2E => X"C6BCB1A69C91877C72675D52473D32281D1308FDF3E8DED3C8BEB3A99E93897E",
      INIT_2F => X"160B01F7ECE2D7CDC2B8ADA3988E83796E64594F443A2F251A1005FBF0E6DBD1",
      INIT_30 => X"63594E443A2F251A1006FBF1E6DCD2C7BDB2A89E93897E74695F554A40352B20",
      INIT_31 => X"ADA3998E847A70655B51463C32271D1309FEF4EADFD5CBC0B6ABA1978C82786D",
      INIT_32 => X"F5EBE0D6CCC2B8ADA3998F857A70665C51473D33281E140AFFF5EBE1D6CCC2B8",
      INIT_33 => X"392F251B1107FDF3E9DED4CAC0B6ACA2978D83796F655B50463C32281E1309FF",
      INIT_34 => X"7B71675D53493F352B21170D03F9EFE5DBD1C6BCB2A89E948A80766C62584E43",
      INIT_35 => X"BAB0A69C92887E746A60564C43392F251B1107FDF3E9DFD5CBC1B7ADA3998F85",
      INIT_36 => X"F5EBE2D8CEC4BAB1A79D93897F756C62584E443A30271D1309FFF5EBE1D7CDC4",
      INIT_37 => X"2E241A1107FDF3EAE0D6CDC3B9AFA59C92887E756B61574E443A30261D1309FF",
      INIT_38 => X"635A50463D332920160D03F9F0E6DCD3C9BFB6ACA2998F857B72685E554B4138",
      INIT_39 => X"958C82796F665C534940362D23191006FDF3EAE0D6CDC3BAB0A69D938A80766D",
      INIT_3A => X"C4BBB2A89F958C827970665D534A40372D241A1107FEF4EBE2D8CFC5BCB2A89F",
      INIT_3B => X"F0E7DED4CBC2B8AFA69C938A80776D645B51483F352C22191006FDF4EAE1D7CE",
      INIT_3C => X"190F06FDF4EBE1D8CFC6BCB3AAA1978E857C726960564D443B31281F150C03FA",
      INIT_3D => X"3E352B22191007FEF5ECE2D9D0C7BEB5ACA29990877E756B625950473D342B22",
      INIT_3E => X"5F564D443B322920170E05FCF3EAE1D8CFC6BDB4ABA2998F867D746B62595047",
      INIT_3F => X"7E756C635A51483F362D241C130A01F8EFE6DDD4CBC2B9B0A79E958C837A7168",
      INIT_40 => X"988F877E756C645B524940372F261D140B02FAF1E8DFD6CDC5BCB3AAA1988F86",
      INIT_41 => X"AFA79E958D847B736A615950473E362D241C130A01F9F0E7DED6CDC4BBB3AAA1",
      INIT_42 => X"C3BAB2A9A19890877E766D655C544B423A312820170F06FDF5ECE3DBD2C9C1B8",
      INIT_43 => X"D3CBC2BAB1A9A0988F877E766D655C544B433A322921181007FFF6EEE5DDD4CC",
      INIT_44 => X"DFD7CFC6BEB6ADA59D948C847B736A625A5149403830271F160E06FDF5ECE4DB",
      INIT_45 => X"E8E0D8CFC7BFB7AEA69E968D857D756C645C544B433B322A221A110901F8F0E8",
      INIT_46 => X"EDE5DDD5CCC4BCB4ACA49C948C837B736B635B524A423A322A2119110901F8F0",
      INIT_47 => X"EEE6DED6CEC6BEB6AEA69E968E867E766E665E564E463E362E251D150D05FDF5",
      INIT_48 => X"EBE3DCD4CCC4BCB4ACA49D958D857D756D655D554D463E362E261E160E06FEF6",
      INIT_49 => X"E5DDD5CEC6BEB6AFA79F978F888078706961595149423A322A221A130B03FBF3",
      INIT_4A => X"DAD3CBC3BCB4ADA59D968E867F776F6860585149413A322A231B130B04FCF4ED",
      INIT_4B => X"CCC4BDB5AEA69F9790888179726A635B544C453D352E261F17100800F9F1EAE2",
      INIT_4C => X"BAB2ABA49C958D867F777068615A524B433C342D261E170F0800F9F1EAE2DBD3",
      INIT_4D => X"A39C958E867F787169625B534C453E362F282019120A03FCF4EDE6DED7D0C8C1",
      INIT_4E => X"89827B746C655E575049423A332C251E170F0801FAF3EBE4DDD6CFC7C0B9B2AB",
      INIT_4F => X"6A635C564F484039322B241D160F0801FAF3ECE5DED7D0C9C2BBB4ACA59E9790",
      INIT_50 => X"48413A332C261F18110A03FCF5EEE8E1DAD3CCC5BEB7B0A9A29B948D867F7871",
      INIT_51 => X"211B140D0600F9F2EBE5DED7D0C9C3BCB5AEA8A19A938C857F78716A635C564F",
      INIT_52 => X"F6F0E9E3DCD5CFC8C1BBB4AEA7A09A938C867F78726B645E57504A433C352F28",
      INIT_53 => X"C7C1BAB4ADA7A09A938D868079736C665F59524C453F38322B241E17110A04FD",
      INIT_54 => X"948E87817B746E68615B554E48413B352E28211B150E0801FBF4EEE8E1DBD4CE",
      INIT_55 => X"5C56504A443D37312B251E18120C05FFF9F3ECE6E0D9D3CDC7C0BAB4ADA7A19A",
      INIT_56 => X"211B140E0802FCF6F0EAE4DED8D1CBC5BFB9B3ADA7A09A948E88827B756F6963",
      INIT_57 => X"E0DBD5CFC9C3BDB7B1ABA59F99938D87817B756F69635D57514B453F39332D27",
      INIT_58 => X"9C96908B857F79736D68625C56504A453F39332D27211B16100A04FEF8F2ECE6",
      INIT_59 => X"534D48423C37312B26201A150F0903FEF8F2EDE7E1DBD6D0CAC4BFB9B3ADA7A2",
      INIT_5A => X"0600FBF5F0EAE5DFD9D4CEC9C3BEB8B2ADA7A29C97918B86807A756F6A645E59",
      INIT_5B => X"B4AFA9A49E99948E89837E79736E68635D58524D48423D37322C27211C16110B",
      INIT_5C => X"5E58534E49433E39342E29241F19140F0904FFF9F4EFE9E4DFD9D4CFC9C4BFB9",
      INIT_5D => X"03FEF9F4EFE9E4DFDAD5D0CBC6C0BBB6B1ACA7A19C97928D87827D78736D6863",
      INIT_5E => X"A49F9A95908B86817C77726D68635E59544F4A45403B36312C27211C17120D08",
      INIT_5F => X"403B36322D28231E1915100B0601FCF7F2EEE9E4DFDAD5D0CBC6C1BCB8B3AEA9",
      INIT_60 => X"D8D3CECAC5C0BCB7B2ADA9A49F9B96918C88837E7975706B66625D58534E4A45",
      INIT_61 => X"6B66625D5954504B46423D3934302B26221D19140F0B0601FDF8F4EFEAE6E1DC",
      INIT_62 => X"F9F5F0ECE8E3DFDAD6D2CDC9C4C0BBB7B3AEAAA5A19C98938F8A86817D78746F",
      INIT_63 => X"837F7B76726E6A65615D5954504C47433F3A36322D2925201C18130F0B0602FE",
      INIT_64 => X"080400FCF8F4F0ECE7E3DFDBD7D3CFCAC6C2BEBAB6B1ADA9A5A19C9894908C87",
      INIT_65 => X"8985817D7975716D6965615D5955514D4945413D3935312D2925211D1915100C",
      INIT_66 => X"0501FDF9F5F2EEEAE6E2DEDBD7D3CFCBC7C3C0BCB8B4B0ACA8A4A09C9995918D",
      INIT_67 => X"7C7875716D6A66625E5B5753504C4845413D3936322E2A27231F1B1814100C08",
      INIT_68 => X"EEEBE7E4E0DDD9D6D2CFCBC7C4C0BDB9B6B2AEABA7A4A09C9995928E8A87837F",
      INIT_69 => X"5C5955524E4B4844413E3A3733302D2926221F1B1814110E0A070300FCF9F5F2",
      INIT_6A => X"C5C2BEBBB8B5B2AEABA8A5A19E9B9894918E8A8784817D7A7773706D6966635F",
      INIT_6B => X"292623201D1A1714100D0A070401FEFBF8F4F1EEEBE8E5E2DEDBD8D5D2CECBC8",
      INIT_6C => X"888583807D7A7774716E6B6865625F5C595653504D4A4744413E3B3835322F2C",
      INIT_6D => X"E3E0DDDBD8D5D2D0CDCAC7C4C2BFBCB9B6B3B1AEABA8A5A29F9D9A9794918E8B",
      INIT_6E => X"393633312E2C292624211E1C191614110E0C09060401FEFCF9F6F3F1EEEBE8E6",
      INIT_6F => X"8A878582807D7B787673716E6C696764625F5D5A585552504D4B484643403E3B",
      INIT_70 => X"D6D3D1CFCCCAC8C5C3C1BEBCBAB7B5B3B0AEABA9A7A4A29F9D9B989693918E8C",
      INIT_71 => X"1D1B19161412100E0B0907050300FEFCFAF8F5F3F1EFECEAE8E6E3E1DFDDDAD8",
      INIT_72 => X"5F5D5B59575553514F4D4B49474543413F3D3A38363432302E2C2A282523211F",
      INIT_73 => X"9D9B9997959392908E8C8A88868482807F7D7B79777573716F6D6B6967656361",
      INIT_74 => X"D5D4D2D0CECDCBC9C8C6C4C2C1BFBDBBBAB8B6B4B2B1AFADABA9A8A6A4A2A09F",
      INIT_75 => X"09070604030100FEFCFBF9F8F6F5F3F1F0EEECEBE9E8E6E4E3E1DFDEDCDAD9D7",
      INIT_76 => X"3836353432312F2E2D2B2A2827252422211F1E1D1B1A1817151412110F0E0C0A",
      INIT_77 => X"62605F5E5D5B5A59585655545351504F4D4C4B49484745444341403F3D3C3B39",
      INIT_78 => X"878684838281807F7E7D7C7A7978777675747271706F6E6D6B6A696867656463",
      INIT_79 => X"A7A6A5A4A3A2A1A09F9E9D9C9B9A999897969594939291908F8E8D8C8B8A8988",
      INIT_7A => X"C2C1C0BFBFBEBDBCBBBBBAB9B8B7B7B6B5B4B3B2B1B1B0AFAEADACABAAA9A9A8",
      INIT_7B => X"D8D7D7D6D6D5D4D4D3D2D2D1D0D0CFCECECDCCCBCBCAC9C9C8C7C6C6C5C4C3C3",
      INIT_7C => X"E9E9E8E8E7E7E6E6E5E5E4E4E3E3E2E2E1E1E0E0DFDFDEDDDDDCDCDBDADAD9D9",
      INIT_7D => X"F6F5F5F5F4F4F4F3F3F3F2F2F2F1F1F0F0F0EFEFEEEEEEEDEDECECECEBEBEAEA",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFF",
      INIT_FILE => "NONE",
      INITP_0F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAL(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAL(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAL(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAL(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAL(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAL(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAL(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAL(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAL(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAL(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAU(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAU(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAU(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAU(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAU(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAU(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAU(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAU(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAU(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAU(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOA_8_UNCONNECTED,
      DOA(7) => u_cosineb_Look_Up_Table_out1_1(34),
      DOA(6) => u_cosineb_Look_Up_Table_out1_1(33),
      DOA(5) => u_cosineb_Look_Up_Table_out1_1(32),
      DOA(4) => u_cosineb_Look_Up_Table_out1_1(31),
      DOA(3) => u_cosineb_Look_Up_Table_out1_1(30),
      DOA(2) => u_cosineb_Look_Up_Table_out1_1(29),
      DOA(1) => u_cosineb_Look_Up_Table_out1_1(28),
      DOA(0) => u_cosineb_Look_Up_Table_out1_1(27),
      DOPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosineb_Look_Up_Table_out1_1(35),
      DOB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00004_DOPB_0_UNCONNECTED
    );
  u_cosineb_Mrom_Look_Up_Table_out1_rom00006 : RAMB36_EXP
    generic map(
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAL(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAL(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAL(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAL(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAL(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAL(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAL(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAL(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAL(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAL(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAU(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAU(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAU(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAU(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAU(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAU(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAU(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAU(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAU(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAU(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_8_UNCONNECTED,
      DOA(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_7_UNCONNECTED,
      DOA(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOA_6_UNCONNECTED,
      DOA(5) => u_cosineb_Look_Up_Table_out1_1(50),
      DOA(4) => u_cosineb_Look_Up_Table_out1_1(49),
      DOA(3) => u_cosineb_Look_Up_Table_out1_1(48),
      DOA(2) => u_cosineb_Look_Up_Table_out1_1(47),
      DOA(1) => u_cosineb_Look_Up_Table_out1_1(46),
      DOA(0) => u_cosineb_Look_Up_Table_out1_1(45),
      DOPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPA_0_UNCONNECTED,
      DOB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00006_DOPB_0_UNCONNECTED
    );
  u_cosineb_Mrom_Look_Up_Table_out1_rom00003 : RAMB36_EXP
    generic map(
      INIT_7E => X"10BF6D18C06609AA49E57E15AA3CCC59E46CF275F674F06AE155C737A40F77DD",
      INIT_7F => X"00FEFBF4ECE1D3C3B19C846A4E2F0EEAC49B704212DFAA7339FCBD7C38F1A95D",
      INITP_00 => X"552AAAAAB55552AAA5552AA554AAD54AA552AD56A956A952AD52A54AB56AD5AA",
      INITP_01 => X"DB6DB492DA5A5A5A5AD6B5AD4A54AD5AA55AAD54AAB5554AAAAA955555555555",
      INITP_02 => X"00FFE01FC07C1F0783C3870E38E38E318E63198CCC666664CCD99326C9B249B6",
      INITP_03 => X"2D2D249249364D9B333333399CE738E38E3C78787C1F81F807FF00007FFFFC00",
      INITP_04 => X"3E0F0F1C38C739CCE6666CC9B24DB492D2D294AD5AAD5555AAD5555AAD5A95AD",
      INITP_05 => X"4AAAAAAA954A94A5A5A4926D9B33673319C638E1C3C1F03F800FFFFFFF800FF0",
      INITP_06 => X"66466631CE1C783E0FF0003FE0003F81F078F1C6398CCCCCD9B6496DA52D4A95",
      INITP_07 => X"07E01FFFFFFE01F83C3C71CE6333366C924B6B4AD5AAAB56AAAD5AD6969249B2",
      INITP_08 => X"FFFC007E0F871C7319999B26DA4B5AD5AAAAAAAAD5A9696DB64D9999CC71C70F",
      INITP_09 => X"E3FFF01F0F1C7398CC9936DA4A52A55555554A94B4B6D932667318E3C3C1F800",
      INITP_0A => X"800FFF003F07871CE633264DB496B56AAAAAAAD4A5A4B24C999CC71C787C0FFF",
      INITP_0B => X"638783F00000003F07871CE66664DB6D294AA55554AB52D25B26CCCE638E1E1F",
      INITP_0C => X"49B6666738E3C3F00FFFFC03F0F1C73199936DB4B5AB555554A94B4924D9998C",
      INITP_0D => X"555556AD696DB2666631C787C07FFFFF80F870E7399932492D2956AAAAB56B5B",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"492603E0BC9976532F0CE9C5A27F5B3814F1CDAA86633F1CF8D5B18E6A472300",
      INIT_01 => X"9876543311EFCDAB8967442200DDBB997654310EECC9A684613E1BF8D5B28F6C",
      INIT_02 => X"AA8A6B4B2C0CECCDAD8D6D4C2C0CEBCBAA8A69482706E5C4A382613F1EFDDBBA",
      INIT_03 => X"5F44270BEFD2B6997C5F422508EBCDB0927456381AFCDEBFA18264452607E8C9",
      INIT_04 => X"9A826B533B220AF1D9C0A78E755B42280EF4DAC0A68B70563B2005EACEB3977B",
      INIT_05 => X"3B281603F0DDCAB6A38F7B67533E291500EAD5C0AA947E68523C250EF7E0C9B2",
      INIT_06 => X"22160AFDF1E4D6C9BBAEA091837566574838291909F9E8D8C7B6A59482715F4D",
      INIT_07 => X"322D28221D17110A04FDF6EFE7E0D8CFC7BEB5ACA39A90867C71675C51453A2E",
      INIT_08 => X"4B4E515456585A5C5D5E5F60606060605F5E5D5B5A585653504D4A47433F3B37",
      INIT_09 => X"4E5A66727D89949EA9B3BCC6CFD8E0E9F1F800070E141B21272C31363B3F4347",
      INIT_0A => X"1C33495F74899EB3C7DBEE0215273A4C5D6F8090A1B1C1D0DFEEFD0B19263441",
      INIT_0B => X"97B9DAFB1B3B5B7B9AB9D7F513304D6A86A2BDD9F40E28425C758EA6BFD6EE05",
      INIT_0C => X"A0CEFB285480ACD7022D5781AAD3FC244C739AC1E80E33587DA2C6EA0D305375",
      INIT_0D => X"19538DC7013972AAE2195086BCF2275C90C4F82B5E90C2F4255686B6E6154472",
      INIT_0E => X"E22A72BA01488ED4195EA3E72B6EB1F33576B7F83878B7F63472B0ED2A66A2DE",
      INIT_0F => X"DD348BE2388DE2378BDF3285D7287ACB1B6BBA0958A6F3408DD92570BB054F99",
      INIT_10 => X"EC53BA2086EB50B4187BDE40A20364C42483E2409EFB58B4106BC6207AD42D85",
      INIT_11 => X"F068E057CD43B82DA21589FB6EDF50C131A1107EEC5AC7339F0A75E04AB31C84",
      INIT_12 => X"CB55DE67EF77FE840A8F14981C9F21A325A526A525A3219F1C98148F0A84FE77",
      INIT_13 => X"5FFB9733CD68019A32CA61F88E23B84CE073059729B949D968F684119E2AB641",
      INIT_14 => X"8D3EED9C4AF8A551FDA853FDA64EF79E45EB9136DA7E21C36507A747E78624C2",
      INIT_15 => X"38FDC1854709CB8C4C0BCA884602BF7A35F0A9621BD28940F6AB5F13C7792BDD",
      INIT_16 => X"421CF6CFA77E552B00D5A97D4F21F3C3936331FFCD996530FBC58E571FE6AD73",
      INIT_17 => X"8C7D6D5C4A382512FDE8D2BCA58D745B41260BEFD2B49677583716F5D2AF8C67",
      INIT_18 => X"FA01090F151A1E222527282828272623201D18130D06FFF6EDE4D9CEC3B6A99B",
      INIT_19 => X"6C8CACCBE806223E59738CA5BCD3EAFF14283B4E5F7081909FADBAC6D2DDE7F1",
      INIT_1A => X"C6003970A7DE13487CAFE1134373A2D1FE2B5782ACD6FF274E759ABFE307294B",
      INIT_1B => X"EB3F92E33585D42371BE0A55A0E9327AC1084D92D6195C9DDE1E5D9BD915518C",
      INIT_1C => X"BD2C990672DE48B11A82E94FB4187CDF40A10161BF1D7AD6318BE43D95EB4297",
      INIT_1D => X"1FA933BC44CB51D65BDE61E263E362E15EDA56D14AC33CB3299F1387FA6CDD4E",
      INIT_1E => X"F49B42E78C30D27415B555F3902DC863FD962EC55BF08418AA3CCD5DEC7A0794",
      INIT_1F => X"1FE4A86B2EEFAF6F2DEBA8631ED8914900B66C20D38637E89846F4A14DF8A24B",
      INIT_20 => X"8367492B0CECCBA986623D17F0C8A0764B20F3C597673706D3A06C3701C99158",
      INIT_21 => X"0407090B0B0A090602FEF8F1EAE1D8CDC1B5A79989796755412D1801EAD2B89E",
      INIT_22 => X"85A9CBED0E2D4C6986A2BCD6EE061C3246596C7D8E9DABB9C5D0DBE4ECF4FAFF",
      INIT_23 => X"EA2F73B6F83978B7F5316DA8E11A5187BDF1245688B8E715426E99C3EC133A60",
      INIT_24 => X"177EE449AD1072D33291EF4BA6015AB2095FB4085BADFD4D9CE93581CB145DA4",
      INIT_25 => X"F07A038B12981DA023A425A4229F1B9610880076EC60D345B62695036FDB45AF",
      INIT_26 => X"5907B4600BB45D04AA50F49638D97817B450EB851EB54CE176099B2CBC4AD864",
      INIT_27 => X"3609DBAC7B4916E2AD774007CD925619DB9B5A19D6914C06BE762CE19547F9A9",
      INIT_28 => X"6C655C53483C2E2010FFEDDAC5B09981684E3215F8D8B89774512C06DFB68D62",
      INIT_29 => X"E1001D3A567089A1B7CDE1F405162534404C5760686F75797D7F80807E7C7873",
      INIT_2A => X"77BE034789CB0B4A88C4003A72AAE015497CADDD0C3A6792BCE50C33587C9FC0",
      INIT_2B => X"1684F15DC8329A0167CB2E90F150AF0B67C11B72C91E73C51767B704519CE730",
      INIT_2C => X"A138CF64F78A1BAB39C752DD67EF75FB7F02840483017EF973EC63DA4FC235A6",
      INIT_2D => X"FFC0803FFCB9732DE59C5106B96A1AC97724CF7821C86E12B658F89836D26E08",
      INIT_2E => X"1501EBD5BDA3896D4F3111EFCDA8835C340BE0B4875828F7C4905B24ECB3783C",
      INIT_2F => X"C9E0F60B1E3041505E6B7680888F959A9D9E9F9D9B97928C847B706457483927",
      INIT_30 => X"014587C8074682BEF830689DD205376796C3EF1A446C92B7DBFE1F3F5D7A96B0",
      INIT_31 => X"A31484F25EC9339B0268CC2E90EF4EAB0661B91167BB0E60B0FF4D99E42D75BC",
      INIT_32 => X"9735D36E09A239CF64F78919A835C14BD55CE267EB6CED6CEA66E15AD248BD31",
      INIT_33 => X"C28F5B26EEB67C4003C5854401BD7730E79D5104B66615C26D18C0680EB255F7",
      INIT_34 => X"0C0904FEF6EDE2D6C8B9A896826D563E250AEDCFAF8E6C4823FCD3A97E5123F3",
      INIT_35 => X"5B88B4DE062D527698B9D8F6122D465E74899CAEBECDDAE6F0F900060A0D0E0E",
      INIT_36 => X"98F653AD075EB4095CAEFE4C99E52F77BE034789CA094783BDF62E6499CCFD2D",
      INIT_37 => X"AA3AC854DF68F076FB7E0080FE7BF670E85FD447B92A990672DC45AC1175D839",
      INIT_38 => X"793BFBBA7733EDA65D12C67829D88531DB842BD17517B857F5912CC55CF28619",
      INIT_39 => X"ECE1D5C7B8A6947F6952381D01E3C3A27F5B350DE4B98D5F2FFECB976129F0B5",
      INIT_3A => X"ED163E6488ABCCEB09253F58708599ACBCCCD9E5EFF8FF04080A0B0A0703FDF5",
      INIT_3B => X"64C21E78D1287ED22475C4115DA7EF367BBE00407FBCF731689FD306386896C2",
      INIT_3C => X"39CC5EEE7C09931DA42AAE31B131AE2AA41C93087CEE5ECC39A40E76DC40A304",
      INIT_3D => X"5720E8AE7234F5B4722EE8A0570CBF7020CF7B26CF761CC06303A240DB750EA4",
      INIT_3E => X"A5A6A4A19C958C827669594836210BF3D9BEA182623F1CF6CFA67B4E20F0BF8C",
      INIT_3F => X"0F477DB1E31443709BC5ED13385B7C9BB8D4EE071D3245576674808B949BA0A4",
      INIT_40 => X"7EEE5CC8329B0267CB2D8DEB47A2FB52A7FB4D9DEB3883CC13599DDF1F5E9BD6",
      INIT_41 => X"DC842BD07415B553EF8922B94EE17302901CA72FB63BBE40C03EBA34AD24990C",
      INIT_42 => X"13F5D5B4916C451CF2C698683603CD965D23E6A86826E39D560DC27527D78531",
      INIT_43 => X"0F2B455E758A9DAFBECCD8E2EAF1F6F8F9F9F6F2EBE3D9CEC0B1A08D7861492F",
      INIT_44 => X"B91166BA0B5BA9F53F88CE135697D6144F89C1F72B5E8EBDEA153E658BAED0F0",
      INIT_45 => X"FF9222B13FCA53DB60E466E664E05BD34ABF32A31280EC55BD2387EA4AA90560",
      INIT_46 => X"CB996631FBC2874B0CCC8A4600B86E23D58635E28D36DD8326C86805A23CD46A",
      INIT_47 => X"08141E252B2F31312F2C261F150AFDEEDDCAB59E866B4F3010EECAA47D5327FA",
      INIT_48 => X"A5ED3479BDFE3D7AB6EF275C90C2F2204C769EC5E90B2C4B67829BB2C7DAECFB",
      INIT_49 => X"8B12971A9B1A97128C0378EC5DCD3AA61078DD41A30362BE1870C71B6EBE0D5A",
      INIT_4A => X"A96F32F4B3712CE69E5307B96917C36D15BB5F01A13FDC760EA539CC5CEB7802",
      INIT_4B => X"ECF1F3F4F2EFEAE2D9CEC1B1A08D7861472C0FF0CFAC8760370DE0B1804D19E2",
      INIT_4C => X"4185C7084682BCF52B5F91C2F01C476F95BADCFC1B37526A8095A7B8C6D3DDE6",
      INIT_4D => X"95199C1C9B17920A81F568D847B31D86EC50B31371CE2880D72B7DCD1C68B2FA",
      INIT_4E => X"D69C5F21E09D5812C97E31E2913EE99239DE8122C15DF89128BC4FE06EFB860E",
      INIT_4F => X"F4FBFF020301FEF8F1E7DCCEBEAC99836B513517F7D5B08A62380BDDAC7A460F",
      INIT_50 => X"DC246BB0F23371ADE820568ABCEC1A467097BDE002213F5A748BA0B3C4D3E0EB",
      INIT_51 => X"7D0891189D20A11F9C178F057AEC5CCA36A0086ED13392F04BA5FC51A4F54491",
      INIT_52 => X"C695612BF3B87C3EFDBB762FE69B4EFFAE5A05AD54F89A3AD8740EA53BCF60EF",
      INIT_53 => X"A8BAC9D7E2EBF3F8FAFBFAF6F1E9DFD3C5B5A38F7860452809E8C5A0794F24F6",
      INIT_54 => X"1268BB0D5CA9F43D84C80B4B89C600376DA1D2022F5A83AACFF112304C667F94",
      INIT_55 => X"F48E26BC50E171FE8912991EA0219F1B950D82F667D744AF187FE346A60460BA",
      INIT_56 => X"3F1EFBD5AE85592BFBC9945E25EBAE6E2DEAA45C12C67828D5812AD17619B958",
      INIT_57 => X"E3072A4A68849DB5CADDEEFD0A141C2326282825211A1105F8E8D7C3AD947A5D",
      INIT_58 => X"D23CA50B6FD0308DE84198EC3F8FDD2872B9FF4283C1FE3870A6DA0C3B6893BC",
      INIT_59 => X"FDAE5D09B35B01A446E5821CB54BDF71018F1AA32AAF31B230AC259D1286F765",
      INIT_5A => X"574F4437281603EDD5BB9E805F3C17EFC5996B3B08D49D6328EAAB6924DE954A",
      INIT_5B => X"D1104C87BFF4285988B5E0082E527494B1CCE5FB102232404B545B606363615D",
      INIT_5C => X"5EE569EA6AE762DB52C638A81681EB51B61979D7338CE3388BDC2A76C0084D90",
      INIT_5D => X"F1C08C551DE2A56625E19B5308BC6D1BC8721AC06305A440DB73099D2FBE4BD6",
      INIT_5E => X"7D94A9BBCBD8E4EDF4F8FBFBF8F4EDE4D9CBBCAA957F664B2D0EECC8A1794E21",
      INIT_5F => X"F656B30E67BD1163B2004B93DA1E60A0DD185187BCEE1D4B769FC5EA0C2C4964",
      INIT_60 => X"50F89F43E58421BC55EB7F11A12EB941C84CCD4DCA45BE34A81A89F661CA3094",
      INIT_61 => X"7E70604E392209EDCFAF8D684117EBBD8D5B26EEB5793BFBB8732CE29648F8A5",
      INIT_62 => X"76B3EC24598CBCEA1640678CAFCFED0922394E60707E8A939A9FA1A19F9A938A",
      INIT_63 => X"2DB438B938B530A81E920372DF4AB2177BDC3B97F1499FF24391DE286FB4F738",
      INIT_64 => X"98693704CD955A1DDD9B5711C87C2FDF8D38E2882DCF6F0CA840D76BFD8D1AA5",
      INIT_65 => X"ADC8E2F90D202F3D4851585C5E5D5B554E4438291905F0D8BEA182613E18F0C5",
      INIT_66 => X"61C82C8FEE4CA7FF56AAFB4B97E22A70B4F53470AAE2174B7BAAD6FF274C6E8F",
      INIT_67 => X"AC5E0EBC670FB65AFC9B38D36B019426B441CB53D85BDC5AD650C73CAF1F8DF8",
      INIT_68 => X"84827D766D625444311C05EBCFB08F6C471FF4C8996734FDC58A4D0DCB8740F7",
      INIT_69 => X"E02A71B6F93A78B3ED24588ABAE8133B6286A7C6E3FE162B3F505E6A747C8183",
      INIT_6A => X"B74EE273028F19A126AA2AA9259E158AFD6DDA46AF1579DB3A97F24AA0F44593",
      INIT_6B => X"03E6C6A480592F04D6A5723D06CC8F500FCC863DF3A65604B05900A547E7841F",
      INIT_6C => X"BAEA17426A90B3D4F30F294055687886929BA1A6A8A7A49F978D8071604C361E",
      INIT_6D => X"D753CD45BA2D9D0B77E046AB0D6CC9247CD22677C6125CA3E82B6BA9E51E5489",
      INIT_6E => X"501AE1A66828E6A15910C47524D17B23C86B0CAA46DF760A9C2CB944CD53D758",
      INIT_6F => X"21384D5F6E7C878F95999A99958F867C6E5E4C382107EBCDAD8A643C12E5B684",
      INIT_70 => X"43A70969C62179CF2374C30F59A0E52868A6E11A5085B6E5123C648AADCEEC08",
      INIT_71 => X"AF6111BF6A12B85CFD9C38D26AFF9222B03BC44BCF50D04CC73FB427980672DC",
      INIT_72 => X"61615F5A53493D2F1E0BF5DDC2A586644019F0C4966532FDC58B4E0FCE8A43FA",
      INIT_73 => X"53A1ED367DC2044381BBF42A5D8EBCE812395E80A0BED9F1081B2C3B4852595E",
      INIT_74 => X"811DB74FE476079520A92FB335B431AB23980B7BE955BE2589EB4AA7015AAF02",
      INIT_75 => X"E5D0B99F8263421EF7CFA3764513DEA66C30F1B06C26DD9245F5A24EF69D40E2",
      INIT_76 => X"7EB7EE225483B0DB03294C6C8BA7C0D7EBFD0D1A252D33363735312B221609F8",
      INIT_77 => X"45CD52D556D44FC83FB32594016BD3399CFC5AB60F66BA0C5BA8F23A80C30442",
      INIT_78 => X"3910E4B584511BE3A86B2BE9A55E14C87A29D68028CD7010AE4AE3790D9F2EBB",
      INIT_79 => X"577C9FBFDDF811283C4D5C69737B808383817C756C6051402D17FFE4C7A78560",
      INIT_7A => X"9B0F81F05DC72F94F757B51069C01465B4014B93D81B5B99D40D4478A9D8052F",
      INIT_7B => X"05C8884602BB7125D78633DD852ACD6E0BA740D76BFC8B18A22AAF32B230AC25",
      INIT_7C => X"91A3B3C0CAD2D7DADBD9D5CEC5B9AB9A8771593E2102E0BC956B3F11E0AD783F",
      INIT_7D => X"40A1FF5BB40B60B2014E99E1276AABE9255E95C9FB2A5782AAD0F313314D667D",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"66649B494A556AAB55A969249B3339CE1C1F00FFFFC03E0E1CE733326DB4B5AB",
      INIT_FILE => "NONE",
      INITP_0F => X"7FFE07878E7333324DA5AD4AAAAAA95AD2493266739C787C03FFFFC03E1E38C6"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAL(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAL(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAL(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAL(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAL(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAL(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAL(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAL(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAL(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAL(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAU(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAU(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAU(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAU(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAU(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAU(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAU(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAU(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAU(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAU(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOA_8_UNCONNECTED,
      DOA(7) => u_cosineb_Look_Up_Table_out1_1(25),
      DOA(6) => u_cosineb_Look_Up_Table_out1_1(24),
      DOA(5) => u_cosineb_Look_Up_Table_out1_1(23),
      DOA(4) => u_cosineb_Look_Up_Table_out1_1(22),
      DOA(3) => u_cosineb_Look_Up_Table_out1_1(21),
      DOA(2) => u_cosineb_Look_Up_Table_out1_1(20),
      DOA(1) => u_cosineb_Look_Up_Table_out1_1(19),
      DOA(0) => u_cosineb_Look_Up_Table_out1_1(18),
      DOPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosineb_Look_Up_Table_out1_1(26),
      DOB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00003_DOPB_0_UNCONNECTED
    );
  u_cosineb_Mrom_Look_Up_Table_out1_rom00002 : RAMB36_EXP
    generic map(
      INIT_7E => X"2DB95400BC8865514E5B78A6E43290FF7D0CAC5C1CECCDBEBFD1F32568BC1F94",
      INIT_7F => X"008820C880482109020B234C85CE279009932CD68F59331D17223C66A1EC47B2",
      INITP_00 => X"11697845D39842E85D066F1EC504E60BB5FAFDCE561ABFDA6036B61F0C92AAAA",
      INITP_01 => X"668433566BF17BF6755AD6B1AF8C738D8E0027150E2491C4292254770EEE51EC",
      INITP_02 => X"8EE2476D44EDB7FFEC55B636A94401B26BE5367CA053567F4B5799E055555578",
      INITP_03 => X"129FCA6753CB06C2615E4CBEB904E8249217BD179A2E88BBCA0D2D1E521DA1B4",
      INITP_04 => X"C7CE6685059A65057D4E53CA7ED9F26C0369300725AA52D92494AA92383CB6C7",
      INITP_05 => X"7FAE5E3D2497B6016A27912548B3DDA47875DDDC8A4BBC21308EDD08E2E93684",
      INITP_06 => X"9FCA980CD79850F3CBFFFEA0000B0C3D69A0B0A653057407CD94A7D60A507380",
      INITP_07 => X"88F0EAE083B4941C0701AF6DEAEAF1C51E92F0B14136A9C9F5BF94813E42E74A",
      INITP_08 => X"DFA815F272868291328DF9EBADBECA173EF9AE8E710BB5397445DE110F088888",
      INITP_09 => X"354C032DA63F866D55524933666DB4AAAD98FF8DAB700CADEF2B3C54735C6EFD",
      INITP_0A => X"42F6D1451829BE8264C838272659A05DACD7C9E5869E519B39B3CA8C6B3C551F",
      INITP_0B => X"82945223C44B4888970969709F7587BBA5DE10F785A1E9CBDD179239C491C5CF",
      INITP_0C => X"44028DA1A92F1E924BC55571A8E555589FF91C4FA3801C02EDC7941C4771283B",
      INITP_0D => X"C982E735AC98C1F02027C1F2835F26BEA273936088A726D9393939393807255F",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"E0A75F09A534B62D98F74C97D8103F66859DAEB9BEBEB9AFA2917D674F351B00",
      INIT_01 => X"BF56D02C6B8E947F4F039E1F87D60D2C342500C5740F960867B4ED152C31260B",
      INIT_02 => X"73CCF8F7C970EA3A5E592AD150A7D6DEBF790E7DC8EEF1D08C269DF4293E3308",
      INIT_03 => X"F602D061B7D1B054BEEFE6A42A7990711B8FCED9AF51BFFB04DC82F73C5035EB",
      INIT_04 => X"48F5566A33B1E4CD6CC2D095124938E245633DD22331FC84CBD095195D6126AD",
      INIT_05 => X"73B1931A45168DAB6FDAEEA90E1CD33541F95D6C2892A96EE205D75A8D71074E",
      INIT_06 => X"8A499C840215BF00D84951F22D02707A1F5F3CB6CD81D4C5558555C6D78BE0D8",
      INIT_07 => X"B3E093CB8ACE9AEDC82C198E8E182DCDFAB2F7C92A1895A13D69267453C4C860",
      INIT_08 => X"20ABAC220F734FA36FB473AB5F8D365BFD1BB7D16980162BC1D870892543E50A",
      INIT_09 => X"1AF02BCDD74821630E22A18ADE9EC96166D9B908C6F38F9C1A0A6B3E843D6A0B",
      INIT_0A => X"FD0A6D283BA56986FCCDF97F61A03A32883B4DBE8FBF5042954A61DCB9FAA0AB",
      INIT_0B => X"3D6DE5A4ACFD977BA922E6F753FCF337C9AADA5A294ABB7E93FBB5C325DBE647",
      INIT_0C => X"69A81ECDB6D733CA9BA8F176383875F1ACA6DF5914104DCD9095DF6C3E55B154",
      INIT_0D => X"2C63C34D00DDE5187702BA9EB1F160FECCCAF857E7A99EC620AF726A97FA9362",
      INIT_0E => X"516A9CE950D26F28FEF1012F7BE6701AE4CFDB0959CC611AF8F9206CDF77371E",
      INIT_0F => X"C2A4928A8D9CB7DF1457A80775F38120CF906349414C6C9FE845B943E39A6A51",
      INIT_10 => X"8E22B13BC245C543BE38B129A11A930E8A098A0E9622B349E5862EDD945219E9",
      INIT_11 => X"EB152C2F1EFBC68028BF46BD257EC90636586E78776A533207D3965104B156F5",
      INIT_12 => X"35DB5DBDFB1611EBA43DB7134F6E6F531BC756CB25658C988D692DD96FEE58AC",
      INIT_13 => X"F6FACB6BD9172402B02F7FA2975FFA69ADC5B3761080C8E7DEAE57DA366D7F6C",
      INIT_14 => X"E12427E869ABAD70F43B44109FF30AE789F01E13CE529DB18E35A6E1E7B856BF",
      INIT_15 => X"DA3E511589AE850F4A39DB313CFB709B7B136269279FCFBA5EBCD6AB3C89945B",
      INIT_16 => X"F95B5E024830BBE9BB304B0A6F792A8282297870125D52F23D33D52420C92126",
      INIT_17 => X"86C393F5E9728D3D825CCCD26EA26DD0CB5F8D54B6B34B7E4EBAC36AAF931537",
      INIT_18 => X"02F66D68E7EA7280132DCEF6A6DE9FE8BC19017473FD14B7E8A7F4CF3A35BFDA",
      INIT_19 => X"25A9A10EF149175C184CF81CB9D0606BF1F26E67DDCF3F2E9A86F1DC4834A190",
      INIT_1A => X"E3CE1FD6F47965B9759B292285528B2F3FBCA6FDC2F698AA2B1D7F53984F7815",
      INIT_1B => X"6C9414EA19A080B94C398124227C3347B988B5422D7824309D6B9C2F257E3B5D",
      INIT_1C => X"316AEBB5C825CCBFFC85597BE9A5AF07AEA4EA80669E270230B185AC28F91F9B",
      INIT_1D => X"E3FD52E1AAAFF06C261C50C373629100AF9ECF41F5EC26A4656AB5441A359740",
      INIT_1E => X"77433A5DAC29D2A9AFE346D99B8EB2088F483453A62CE8D8FE59EBB3B3EA5A02",
      INIT_1F => X"2A73DA5F01C2A2A1C0FF5FE083472F3966B72DC7866C77A8018129F9F21460D6",
      INIT_20 => X"7E11B26324F4D6C8CCE1094492F46AF5944915F6EEFE2565BD2EB95D1CF6EBFC",
      INIT_21 => X"43E78C32D9822EDC8D42FCB97C4513E7C3A58F827D818EA5C7F32B6FBE1A83FA",
      INIT_22 => X"95107EDF337AB6E70D2839413F352207E6BD8E581DDD984F02B15E08B056FB9F",
      INIT_23 => X"DCF2EDCC913BCB42A0E61328270EDF9A40D04CB4084977929B937A5016CC730B",
      INIT_24 => X"D54790AFA5731997EF202B10D06BE23464705920C64AADF01316FABF66EF5BAA",
      INIT_25 => X"8F1B6F8D73239EE3F3CE76EA2B3914BE367D947A31B9113B3706A81C6582733A",
      INIT_26 => X"6ECFEBC255A3AE75FA3D3DFC7AB8B572F13031F378C0CC9B2E85A2842C9ACFCC",
      INIT_27 => X"2E1DBA03FBA1F5F8AB0E21E55A8159E52314B91321E45C8B700B5E692BA6DAC7",
      INIT_28 => X"E417EA5D7023776D053E1B9ABD84F000B51011B907FD9BE1CF67A893286954EB",
      INIT_29 => X"022DE938198E953161257F6EF30EC10AEB6476206442B9CC79C2A7284500594F",
      INIT_2A => X"572A805BBBA10DFF7878000FA7C873A765AE81E1CB4346D7F6A2DDA6FFE75F68",
      INIT_2B => X"143AD8ED797EFBF1614AAE8CE6BA0BD822E92DF031F12FEE2DEC2CEE31F63E09",
      INIT_2C => X"C9EE7D75D8A6DF849512FD551A4EF0028373D4A6E89CC35B66E4D63C16662A64",
      INIT_2D => X"6E385EE1C2009C97F1AAC33C1650ECEA4A0D33BCA9FAB0CC4C3380334ED1BB0E",
      INIT_2E => X"5D70D18385D87B70B7503C7B0EF42EBEA2DC6C528F230F53EFE331D9DB37EE00",
      INIT_2F => X"5C579516DAE12DBD92AC0CB29FD24D101A6D09EF1E975B69C3695B9A25FE259A",
      INIT_30 => X"991AD1BEE13BCC9595CF40ECD0EF48DCACB6FD81413E79F2A99FD54AFFF52BA3",
      INIT_31 => X"B050190C286EDF7A4133529D14B98C8CBB19A6634F6CBA39EACDE22AA553364D",
      INIT_32 => X"A9FF71FFAB745A5F83C527A94B0DF0F51B64CF5D0EE3DCFA3CA431E5BFC0E838",
      INIT_33 => X"FF9D4A07D5B3A3A5B8DE1763C236BE5B0DD4B1A5B0D10A5BC547E297654E516F",
      INIT_34 => X"9D11890483078F1DB049E98F3DF2AF744219FAE4D9D8E3F91A4882CA1F81F271",
      INIT_35 => X"E4BA874B07BB680EAD45D865ED70EF6AE155C634A10B75DD45AD147DE651BE2C",
      INIT_36 => X"A86812A72895EE34678896937E5822DB841EA92593F3458AC2EE0E222A281B04",
      INIT_37 => X"3966715B25CF59C40F3C4B3C0FC65FDD3E83AEBDB38E4FF786FC5AA1D0E8E9D4",
      INIT_38 => X"5E786423B61D59684D0898FE3B4F3AFD980B577C7B530694FC40605B34E97BEB",
      INIT_39 => X"5ADD263710B0194B470B9AF31706C04698B7A25BE236594B0C9CFC2C2DFFA217",
      INIT_3A => X"EF52714BE23545129CE4EBB034777A3DC0050AD15AA5B283176E8A6A0F79A99E",
      INIT_3B => X"5C147D955ED803DF6EAEA248A2AF70E611F186D1D38BFA20FE94E3EAAA245846",
      INIT_3C => X"63E002C93546FD595D075851F23B2CC70BF88FD1BE559987226A5E004F4DF852",
      INIT_3D => X"48F73E1F9AAF5EA88D0D2AE23729B9E5B01921C70DF3789F65CDD782D0C05389",
      INIT_3E => X"D51CF15446C7D776A665B697090EA4CC87D6B72D36D407CF2D20A9C980CEB432",
      INIT_3F => X"589C62AB78C99DF7D53821908400028C9D36580235F238086247B8B33B4EEE1B",
      INIT_40 => X"AA4960EEF67670E3D03719754DA170BC85CA8DCD8CC884BE78B16BA5609B5897",
      INIT_41 => X"2D814373101B957DD59CD37A9119137D5AA96A9E4560EEF16853B58BD89AD383",
      INIT_42 => X"CC2DF118A28FE095AF2E115A091E997BC4758D0EF7480327B5AD10DD16B9C945",
      INIT_43 => X"03C3DB4B1436B186B53E2160F9EF40EDF75E2243C3A0DC7771CB849E18F32FCD",
      INIT_44 => X"DA4600085E02F639CBADDF62365BD199B421E0F3591320833A46A75E6BCF899A",
      INIT_45 => X"EB4CF1D906772D2767EDB8CA22C1A8D64C0A105FF8DA057B3B469C3D2A63E9BB",
      INIT_46 => X"61FCD1DF27A9665D90FFA98FB212AF89A1F78B5E70C15223348518EC0158F1CC",
      INIT_47 => X"FD1155C86C40447AE079433F6ED0652D2959BD56242760CF745062AB2CE5D6FF",
      INIT_48 => X"12DBC9DD187901B08785ACFB7213DCD0ED34A6430BFF1E69E08455547FD96118",
      INIT_49 => X"8B3F0EFA03286BCB49E59F787188BF168D25DDB7B2CF0E6FF29963506196F06E",
      INIT_4A => X"EDBC9F949DB9E82C83F07108B4764E3C415D90DA3DB74BF6BB9991A3CF1677F3",
      INIT_4B => X"536C8EBAEF2F79CE2D980F911FBA6116D7A6836F687188AFE52B82E960E9832F",
      INIT_4C => X"76008B15A02CB948D86AFF9630CE6E13BB681AD08C4D13E0B38D6E56453C3B43",
      INIT_4D => X"ACCADFECEFEBDFCBB18F663701C6853FF4A44FF69A39D66F05992BBB49D661EC",
      INIT_4E => X"E7B77522BD47C12A83CC052F4A56534224F7BD7622C255DC57C72C86D51A5485",
      INIT_4F => X"B954D53B87B9D2D2B9873CDA60CE25658EA19D835410B647C42D81C2EF091105",
      INIT_50 => X"56D0275B6C5B28D35DC60D343A21E78E157DC7F1FEECBD70067FDB1B3F473304",
      INIT_51 => X"93FA37482DE97AE01D301ADA72E128463D0CB4358FC2D0B779158BDD0B14F8B9",
      INIT_52 => X"E847726A2FC1204D4810A70D414518BA2C6F82651A9FF61F19E686F73C5540FF",
      INIT_53 => X"73CEEED17AE81B13D155A0B088268CB9AE6BF03E5534DD4F8B9161FC61928D55",
      INIT_54 => X"F74E6130BD060DD15494924FCB0600BA336C66209BD7D49313565A21ABF808DC",
      INIT_55 => X"DF2B2CE24D6D43CE1007B61B370A95D7D184EF13EF85D4DDA01D5446F35A7E5C",
      INIT_56 => X"3E7559EA2815AFF7EE93E8EB9E0113D5486B3FC4FBE27CC8C575D8EEB7336347",
      INIT_57 => X"D1E298F4F79FEEE481C5B1447F62EE22FF85B48D103D1495C1981A4821A6D7B4",
      INIT_58 => X"00D5485A0A5A49D706D44251005041D408DE56702C8B8D327B67F62A027FA066",
      INIT_59 => X"DD5B701D613DB2BF64A27AEAF599D6AE212ED618F7708637846EF418D83530C9",
      INIT_5A => X"2B31C7EEA6EFC93432C1E296DCB52121B3D994E2C43B47E71DE8493FCBEEA7F7",
      INIT_5B => X"56BEB02C32C2DC82B26DB486E5CF4548D7F39CD396E8C73531BBD47CB379CFB5",
      INIT_5C => X"7F1D3FE40DB9EA9ED794D69DEABB12EF523BABA11E22ADC05A7C265813562378",
      INIT_5D => X"721637D5EF889D3142D2E06C77010B939B232BB3BB434DD7E36F7E0E20B4CA63",
      INIT_5E => X"B0230C6C4391569348741936CBD96060D9CB381E7E58AC7CC68BCB87BE71A04B",
      INIT_5F => X"6A70E5CC23EB25D0ED7B7CEED42BF633E4079FAA291C835FAF74AF5E831D2DB4",
      INIT_60 => X"86DC9CC85E5FCCA5E999B53E3394639E475DE0D231FF3AE4FD857CE2B7FCB1D6",
      INIT_61 => X"9DFCC0E9776BC483A934267F3E64F1E6420531C4BF23F025C3C93A1356031A9B",
      INIT_62 => X"FD18926CA53F38924D68E4C1009FA003C8EF7863B16175EBC502A3A810DD0EA3",
      INIT_63 => X"AA2E0C44D6C30CAFAD06BBCC380025A583BC5347974551BA81A6290A4AE8E542",
      INIT_64 => X"60F4DD1BAE97D66A55952C195DF7E931D1C817BEBC13C1C828E0F15B1E3BB181",
      INIT_65 => X"91D76D538910E8118A5570DE9CAD10C4CB24CFCE1FC3BA04A294D9725FA13721",
      INIT_66 => X"68FCDA057B3C4AA4493B7A05DC0173313E973F347708E715915C76DF979EF59B",
      INIT_67 => X"C941FF0450E3BDDF48F9F232BB8CA507B2A5E166354DAE594E8D16E9076F221F",
      INIT_68 => X"523E6CDC8F85BD38F7F83DC591A1F48C6887EC9583B52DE9EB33BF92AA09AD98",
      INIT_69 => X"5D476FD67A5E7FDF7E5C79D5714C66C15B354FA9441F3B9835143495371B41A9",
      INIT_6A => X"FC6A11F20E64F4BFC40580372855BE62415DB54818246DF2B4B3EF671E1142B1",
      INIT_6B => X"017015F0024AC87E6A8DE778404078E78E6C83D259181041AA4C273B880FCFC9",
      INIT_6C => X"F6E0FC4ACB7F657FCC4BFFE5FF4DCE846D8BDC621D0C308816D8D0FD5FF7C5C8",
      INIT_6D => X"27FE03389C2FF1E30455D6866778B92ACB9DA0D438CD948BB40E9A574667BA3F",
      INIT_6E => X"9ACB27AF63434F87EB7C3922387BEA8750476BBC3AE6C0C8FD60F2B19FBB067F",
      INIT_6F => X"14062164D0642108174FB13CF0CED60762E7966F73A0F87B28000230880CBA94",
      INIT_70 => X"1B2F69C84DF8C9BFDC1F8817CDA9ACD6279E3C02EE023DA02ADBB5B6DF30A94B",
      INIT_71 => X"F283370E082564C84EF8C5B6CA025EDD8149344479D14FF0B7A2B2E640BF632D",
      INIT_72 => X"9CFF8326EBCFD4FA40A72FD8A28D99C6158516C99E94ACE642C06023070E3884",
      INIT_73 => X"DD6103C3A19DB7F046BB4F01D1C0CEFA46B039E2A99096BB0064E88C4F333659",
      INIT_74 => X"3826305697F46E03B4816B7193D12CA337E8B59FA6CA0B68E37C3104F4022D76",
      INIT_75 => X"F38E4311FAFC184E9E088C2BE3B6A3ABCD0A62D46108CBA8A1B4E32D9212AE65",
      INIT_76 => X"139835EAB69B98ADDA1F7CF28027E6BEAEB7D91366D257F6AD7D666985BA0971",
      INIT_77 => X"6106C2947D7C91BDFF58C74DE99D6748404F75B20671F48D3E06E6DDEC1250A6",
      INIT_78 => X"655C6889BE0968DD6605B8815F525B79ACF553C650EEA36D4D434E70A7F458D1",
      INIT_79 => X"6CDF6600AE70452E2B3B5F98E444B840DC8C502916172C5593E64DC858FCB583",
      INIT_7A => X"8397BDF642A0109429D28E5C3D3037507DBC0F74EC7817C88D6651506287C00C",
      INIT_7B => X"7A4D3229314B76B30263D65BF1995320FEEEF0042B63AE0A79FA8E33EBB69281",
      INIT_7C => X"E5904B18F6E5E5F6184B8FE44BC24BE5904D1AF9E9EBFE22589FF761DD6A08B8",
      INIT_7D => X"18AD5309CFA68E868EA8D10C56B21E9B28C6753505E6D7DAED11468BE249C14B",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"F35668F40610D065C0A9EF2A64301A3B7943F97316AC06B366B4653E6B56BBE0",
      INIT_FILE => "NONE",
      INITP_0F => X"5330066543345E7ABCD01E1FC3C0787D33D687BCC019A2CD166033019EF3019A"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAL(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAL(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAL(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAL(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAL(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAL(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAL(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAL(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAL(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAL(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAU(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAU(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAU(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAU(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAU(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAU(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAU(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAU(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAU(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAU(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOA_8_UNCONNECTED,
      DOA(7) => u_cosineb_Look_Up_Table_out1_1(16),
      DOA(6) => u_cosineb_Look_Up_Table_out1_1(15),
      DOA(5) => u_cosineb_Look_Up_Table_out1_1(14),
      DOA(4) => u_cosineb_Look_Up_Table_out1_1(13),
      DOA(3) => u_cosineb_Look_Up_Table_out1_1(12),
      DOA(2) => u_cosineb_Look_Up_Table_out1_1(11),
      DOA(1) => u_cosineb_Look_Up_Table_out1_1(10),
      DOA(0) => u_cosineb_Look_Up_Table_out1_1(9),
      DOPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosineb_Look_Up_Table_out1_1(17),
      DOB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00002_DOPB_0_UNCONNECTED
    );
  u_cosineb_Mrom_Look_Up_Table_out1_rom00001 : RAMB36_EXP
    generic map(
      INIT_7E => X"947DBF5E5DC089BD5F73FCFF80830B1EC0F6C32D38EA48551997D6DBAB4CC418",
      INIT_7F => X"00134BAA2ED9ABA4C50F8321EAE00356D98E7693E7743C408307CFDD32D3C201",
      INITP_00 => X"77DF31C697BB60E82E52D9A5D8CAC1C79D9A63977A985C297A7FCDB6827FF804",
      INITP_01 => X"420EE5442383FB74E01704E1B69A3343C06CAB8236DB742EB25BA380DC516194",
      INITP_02 => X"4BE8597B1F47307DAEB4EA5D588A6BC52A2154EDF46B3D1C4E7F703890DA1F74",
      INITP_03 => X"6FF4D95F8B0E14144D6E5E578E2C0B9EDC072C7E70A008A2338236F302F17598",
      INITP_04 => X"51A2626DF5B91C7EEC62DBD2C1D5321CD79160FF06011841ECD963E6B47ECA1F",
      INITP_05 => X"65F6E1ECBBF2FC701377DE9ADFCE6CF84B572366BC1C2B573B4DDA8C775CECB8",
      INITP_06 => X"98CA50609FA4F08F1E7E152DC05054E586C87703936280A26DCDEF07C0AF60C8",
      INITP_07 => X"924BD8D63949AF3E305D1AD0617275BB514331CE5040825DA770B61B9DBF7693",
      INITP_08 => X"52983F9FC198364159AC33FC047B2239122997FE67B3A7D4654D0057D41B5547",
      INITP_09 => X"C63419BDEC037BE2EF0A34E3C85AD3C62ECAEACA52A015F9B437B885174AF8EE",
      INITP_0A => X"F74439E1C959F6FFF1408F05173AFABA59D7F00A7F6896DB49114433CFBA55F0",
      INITP_0B => X"A45540C6B74C4200CA9DC5437477D214E2706A06017ECD0AE4D314E709060F39",
      INITP_0C => X"03DF339126C943E00E2D2199DD55EB088C456C160BF705E983664C5FE6252BCC",
      INITP_0D => X"C67DF6233F9A8E5422D0E55F9A5AB56C121C461E90ACD4146BF21ECEFB5A45BA",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"E2B97A1C98E5FDD76BB3A53A6B2F8054A56A9C33277108E50152D37A401E0B00",
      INIT_01 => X"27C24099C5BD79F01CF4718A3772326F2243C9AEE9724252980DAA673B200DFB",
      INIT_02 => X"D7D6B56AF03D490D819C58AB8FFBE74B215EFDF53DCFA2AFED54DE8237F8BA77",
      INIT_03 => X"6F169CF92518C93249066255D7DF6562CEA0D1582E4BA739F9E1E704306395BE",
      INIT_04 => X"A2B1A36F0F7AA78E286B50CFDF7893262A97648AFFBDBBF156E490542803DDAE",
      INIT_05 => X"24AE2683BDCBA6449DA960B9AB2F3CC9CF45225FF3D6FF6704CFBFCDEF1E5180",
      INIT_06 => X"6AB4FD3D6A7D6B2EBC0D17D3383DDA05B8E88DA017E90F8033203E85EC6BFA90",
      INIT_07 => X"79D03FBF46CA44AAF3160BC9467B5DE509C104C806B5CB400B23801AE6DDF628",
      INIT_08 => X"A539090C3885E85ACF41A4F11D21F187D7DA86D2B5261B8D71BE6D73C8623943",
      INIT_09 => X"5C1A42CAA9D544EDC7C7E516528FC3E4EBCC7EF93221BBF8CE34208966AE5657",
      INIT_0A => X"E34F5E073FFD37E2F6672C3B8A10C2968480827F6D43F880D4E8B32B47FE4412",
      INIT_0B => X"1B2821F8A61F5848E421F6583D9A65951EF6146DF7A774533B20FABE61DA1F25",
      INIT_0C => X"3D2C5ABD4AF5B47C43FDA02175916BF82E016856C3A2EA9089CB4BFFDCD8E802",
      INIT_0D => X"9BD0A81917968CEDAEC321BE8D8396BAE3081C14E686E905CD3739C6D5594898",
      INIT_0E => X"5B382E31362F11D163BACB8BEDE5696BE1BFFA84545D94EC5CD650BD13474B16",
      INIT_0F => X"2CEF5147C3B91EE3FE6101D0C3CDE2F6FCE8AE4298A357A98BF2D320CDD01BA2",
      INIT_10 => X"00996B6987B6EB183026ED79BCA9334EED0383608EFFA87B6B6D7270581FB815",
      INIT_11 => X"BFAC802EA7DFC752721A3BC9B5F3742B0C07101A16F8B3387B6E042FE313B0AE",
      INIT_12 => X"F61EF1605CD8C514B8A1C20C72E456B7FC14F38ACBA712FD5A1A319029EFD3C8",
      INIT_13 => X"851326AD9ADE6A2E1C2438494724D13F5F227957AB677DDD7A442C25200DDF87",
      INIT_14 => X"4B873951BE715A698EBADDE7C871D3DC7FAB5060CB817391CC145B91A68C328A",
      INIT_15 => X"C9F6A2BC35FBFE2E79CF205A6F4CE321F8562C68FBD5E51B67B8FF2C2EF57294",
      INIT_16 => X"CAFBD0371F75292964C844C63E9BCABA5C9C6BB66E81DD733004DEAE61E8322D",
      INIT_17 => X"FDF8D583EE05B5EB97A5039F67483211D367BBBC59801E237C17E3CEC6BA984E",
      INIT_18 => X"95A7F772049A2186B59C2744DFE543E6BCB2B4B0934AC2E9ADF9BDE45D15F9F8",
      INIT_19 => X"DCBA4E8449882C2256B4279CFF3B3DF1432072282D6DD550CD3678803A9378D4",
      INIT_1A => X"C9665275BD1362959753B5A713E70B6DF6922DB10A23E945247017021E5696CA",
      INIT_1B => X"8AF96DCF0906AFEDACD5510CEFE4D5AD56B9C25B6DE4A9A7C9F9212D0698CC8E",
      INIT_1C => X"145E84700939E9016B0FD6AA731B8AAA64A14A4987EE66D9315734B2BB391436",
      INIT_1D => X"A0A37C124E1755F0CFDBFB1718E5668326349839FFD39D45B3D187BC5A4A72BE",
      INIT_1E => X"2F7AB7CDA31F29A67E97D8286E9076072AC5C00273F87AE011F57270D78E7D8B",
      INIT_1F => X"05B2928B835E02553D9F606698DB152B03849417F61459ABF00EEB6E7DFED8F1",
      INIT_20 => X"19ADDA8592E462EE6EC5D98DC76B5D83C1FC18FB89A83B2956A7014A673CAFA6",
      INIT_21 => X"8ACE39AC0A38188D7AC34BF5A53EA3B96282FCB590713BD21AF74D00F30C2D3A",
      INIT_22 => X"04E6A1172BBDB1E742A3EE03C517DAF03DA1013D39D7F9825554626236C1E688",
      INIT_23 => X"2791B268961BD8AE7E278C8C09E3FC346C8663E3E85306E1C69734805BA7471A",
      INIT_24 => X"E09C1427B49BBAF22127E436FE1B6CD22C5A3BB098D442C439817D0C0F66F192",
      INIT_25 => X"C757D41B0A7F5974B0EA00D13A1A50B9349FDAC134123988DD1715B6D95C1F01",
      INIT_26 => X"68E6AE9A8956DEFE92778AA8AD76E0C80C87189CEFEE78699FF74E8372F9F646",
      INIT_27 => X"94905ED9DD45EBAC61E718D1EC46B921593EAB7C8DB8DBD177A73E191308D657",
      INIT_28 => X"9FFBE12AB04DD9302AA171717D6E1F692733679DB17BD8A0AFDF0B0EC101A78F",
      INIT_29 => X"9F71B23BE586F812AEA3C9FA0EDD400F245680791A3DBA6B28CA2C258F441CF2",
      INIT_2A => X"A510014FCF5AC5E899AE0064B3C2697FDC56C500DE38E4BA9142A38DD759EC66",
      INIT_2B => X"E2FADF6766B11E81B182CA5E14C13B57EBCCD1CF9C0FFC3A9F013614722606E9",
      INIT_2C => X"D87D6A706418621301FEDF779A1CD28E266D385AA9F81CE934D19554E418C6C2",
      INIT_2D => X"7132E65E6EE69858F644163D8BD4E89CC028A70E31E3F53C89B084D87F4C12A5",
      INIT_2E => X"1C12DB48294F88A77BD5865D2CC3F48E6344026D5790EB3848EDF93B87AE80D1",
      INIT_2F => X"D98923744C78C80A0DA091B0CCB335214673782345AD2B8DA33E2C3E440D6929",
      INIT_30 => X"4380F164A582C742BF0CF549D464C5C635DD8E1540DBB69E61CCAFD7112DF943",
      INIT_31 => X"8F54D0D01D84CFC93FFAC873C78F98AC98272660A2B66B8BE23E6A3365CD366F",
      INIT_32 => X"80D6A0A5B089FBCFCEC274AF3CE675B46D6A7559DFD2FD2921AF9FBBCDA100B7",
      INIT_33 => X"58377CF059802C24321BAAA4D3FEED693A29FD7E76AEECFBA2ABDF05E85005D2",
      INIT_34 => X"C0EBAAC3FD1DE9269C0E4506173E42E9F9397064DB9D701B6515F2C24E5BB219",
      INIT_35 => X"A18A711947BF449B87CE327865BE45C1F6A79B955AB05B21C60FC1A378061465",
      INIT_36 => X"F7A3F1A47E40AE89938F3E64C31D35CEAA8C366DF289F4F755D22F329D33B9F2",
      INIT_37 => X"A387EF9C4EC5C1034A57EBC6A95387048BDEBDE9232DC7B2B083EBAA8234822D",
      INIT_38 => X"250B9683917D07ECEBC230F3CA73AE39D33A2E6FBACF6E5544FB38BC46966A84",
      INIT_39 => X"57412EDA0260B2B423BA3655D26ADAE0379CCE88898C50920F85B15021E14D25",
      INIT_3A => X"1F28D2D7F1DA4D04BA280A1A13AEA8BBA218D89C212158815796F93D1C529BB4",
      INIT_3B => X"0E4D0C02E876646A41A244E131ECCC89DD7F29957B959B48547970F4BD8608FD",
      INIT_3C => X"016D79DB48771EF3AC01A755C1A3B0A02A04E58499DB01C1D4F1D027AF1F2F97",
      INIT_3D => X"AE025864DA6DD3BFE5FAB2C2DEBA0C87E1CF05391F6CD713D6D6C760565F307F",
      INIT_3E => X"2CCA0FAE58BF968D58A830A2B10E6D81FB8EEECDDED4623B139C8B9265B73CA8",
      INIT_3F => X"7348AF56EE26AF377009B21BF5F1BE0D8EF2EA275931609888E3599C5D4E1F84",
      INIT_40 => X"CA3560F7A92415290F7508766F9FB5604D2BA9763FB5845DEEE6F5C9117DBD7F",
      INIT_41 => X"34E7CE94E56CD4CAF80AAD8C53AE49D0F054AA9CD90CE2082AF5173B10427E72",
      INIT_42 => X"C8B188F8A84270DB2C0D2724AE6E0F3A99D79D966BC856C1B2D5D3580FA2BD0A",
      INIT_43 => X"09345105F8D036CF443A5B4CB64092532CC3C2CF93B6E0B9EB1CF621460D1F26",
      INIT_44 => X"28A96602246F8713B718DAA41BE2A1FC9A1E3075922DED7873845284BEA9EA28",
      INIT_45 => X"461CC2D802E21A4E1F30249F42B18F8025231EB79457A41F6B2D09A19C9C453D",
      INIT_46 => X"A4A14B4122912B926648D7B582DE6BC99A7D1502E66116A5B0D9C10A56467D9C",
      INIT_47 => X"C777FBF1F6A8A58BF889DD93489A29937670222924B37406081BDCECEA752DB2",
      INIT_48 => X"9626FDB6ED3D4297D79F8A343A36C5830DFEF48A5D092C62487A9638FF866C4D",
      INIT_49 => X"678CB882855997D9B7CBAEFB493454449DF9F3232593061A688B1EBCFE81DEB2",
      INIT_4A => X"07E7DA7651022041FDEA9EB2BD55128B570F4A9FA6F72AD695FDA82C2427CDB0",
      INIT_4B => X"ABC64ED5F1353687BE6F2E902A9057155EC7E6509958228D2D9A672D7FF524A3",
      INIT_4C => X"E2FA26F801D2FF17AF57A1216707939DB8766A284149D372B93B8C3FE81A6968",
      INIT_4D => X"75768329F88050F60407902F72EB29BC3421149C4BB15EE3D0B729B5EE64A84D",
      INIT_4E => X"3723617D048285984A28BD98465450C7475D9884B0AB0142FBBA0F87B21D57F0",
      INIT_4F => X"D1A9699CCB8149AC356EE31EA910DD9CD71AF0E48154E8C77F9BA62DBCDF2110",
      INIT_50 => X"7D29A57A2E4A55D6575E7421ED610561FF661FB3AC91ED472A1EAD60C25AB458",
      INIT_51 => X"B2EF370EFA7E2269D9F84B57A3B4103DC122E694B1C453E60330F4D65E11781A",
      INIT_52 => X"CB16F8F2873A8D031F645473434805FEB5AF6F784F7774CAFD910BEFC10642F9",
      INIT_53 => X"9C1B0FF957AA722F628927BBC5C741B39F85E74521FC57B49378E2555159EF94",
      INIT_54 => X"FA6980BC9B9934EA389C939C34D8084203C9146231FF4C975E1F5B903EE40013",
      INIT_55 => X"38D6A319B4ED3F261C9C212728A00BE4A6CDD53A770A6C1C9553D3910ABB20B6",
      INIT_56 => X"981399A2A41A793CD9C985854335D69E058699B75AFA121B8EE59A2705AF9F4E",
      INIT_57 => X"AC0FAEFE7485A850F50B086391083EA9C0F9CBAB11734807271E6470BAB7E1AF",
      INIT_58 => X"AD4DAF4787E1C8AF0848E045E83EBAD0F2962D2D0935254E2319A53A4E55C30F",
      INIT_59 => X"C42D364FE770591109B27CD73302B4BA84842BE930721FA9821BE755DAE6EC5D",
      INIT_5A => X"4327E0DA844A9AE08B08C52EB3C1C62F6CEB18643D114E64C2D50EDBACEF158C",
      INIT_5B => X"D4FB83D65E88BC65EFC34EF9305FEF4DE4206C33E2E4A592169D9467835446C7",
      INIT_5C => X"9BD04A71AD6502EA863F7BA4225CBCAB90D4E11FF7D31A38959AB144BC8202A5",
      INIT_5D => X"4648CC38F059D8D2ACCC9773C4F15F74952A984597F4C46C53E079866D956545",
      INIT_5E => X"13851016F81ADCA1CCBFDD882412B673ADC51F2029A0E6617482F0227B613762",
      INIT_5F => X"CA248751E299D5F65C6674E61C7552141AC5758B676AF66A289207EA9B7DF157",
      INIT_60 => X"A523F473FCEEA379CCF95E57417A5F4DA2BBF6B0491C89EEA81697884937B319",
      INIT_61 => X"2AC04C28AD361BB7647C5854C81188876A8A44F2EE95404C13F24363AD7C2D1C",
      INIT_62 => X"FF47840E3B62DAF9178BADD3558BCC70CF401CBB75A19AB64EBB577879B27D31",
      INIT_63 => X"A2D3537794FC04004426F80FC16246C22CD81C4CBFC9BFF9CA898C29B587F556",
      INIT_64 => X"2500E11BFCD8FEC0705FDE3FD4EFE1FD94F97D753004413A43AFCFF87CAFE46F",
      INIT_65 => X"C89173BCBBBD1105E909B63DED16070E7B9DC33E5B6CC0A66F6AE839AD944000",
      INIT_66 => X"9603F9C2AAFC030C614E1F209DE139F156B3568B9EDC920D9B8720B38CFA4ACA",
      INIT_67 => X"E9199EBFC6FAA40C7B3B93CD320AA03C27AC14A8B37D527B42F1D33359922866",
      INIT_68 => X"E6533FEEA5AB44B6483EDF713A80899C00FAD2CE364F61B48E37F612D48265C5",
      INIT_69 => X"E55CD89BE70028A2B09695F3F1D2DC507286D09314965EB0CF018AAFB3DC6FB1",
      INIT_6A => X"D163DF849148E6ACDAB06E54A2987881F4121C52F6488AFDE37C0BD10F08FD31",
      INIT_6B => X"746E96285F7AB44A7A809A04FDC08DA03791E980925E221D8CAEC308BC1F6EEA",
      INIT_6C => X"B5994C07057EADCB13BE07275ADAE1A96E6BD9F5FA21A8C8BEC519F69637146A",
      INIT_6D => X"CE458BD7605D048D2D1D94C8F248035A84BA3328D0641C31DB52CF8CC0A67567",
      INIT_6E => X"6C3E40A5A1672B227E763B0404707C5D48710F5578AF2F2CDC762E3BD22977F1",
      INIT_6F => X"BFCFCDEB5947E769FED92920F1CBE164877B729E315E574F77032511F80F8795",
      INIT_70 => X"88C61198870D5794F19CC49844F9E5361BC35D1824AFEA02298D5FCE0A43AA6E",
      INIT_71 => X"066C5E079127F424E054AC13B3BA52A7E537CBCB64C313823B6B40E689577E2A",
      INIT_72 => X"E66F62E7274874D187C0A25707DAFA8EBFB79F9EE08DCECCB3AADC7297753502",
      INIT_73 => X"16B600192448A869B1A56A25FC14939F5DF3884044B8C38C39F1DA1BDC4378A1",
      INIT_74 => X"9234207659EA4B9D04A1960613DF8D401B40D2F5CC7921E7ED594DED5EC341FB",
      INIT_75 => X"1E9C639146A0BFC0C2E64A0D4F30CE4AC3592C5D0B565F472D33781F4813A217",
      INIT_76 => X"F410D762CF39BB7178ECE88AEC2D68BA3F1559279DD8F4114ABE8ACDA32C84CB",
      INIT_77 => X"62C593E6D57AED47A013B9A9FED23D59410DD8BCD236004D35D445A1058A4D67",
      INIT_78 => X"548647ACCAB88A563337770A06829452D32F7CD043EDE33F1681987125CC7E52",
      INIT_79 => X"D942BD5C3354D1BD2C30DB4378909EB4E74AF1F15C48C8F1D8902EC7703D459A",
      INIT_7A => X"9170472418318014FD4A0D5532B5EEEDC4833AFAD6DC20B2A305E9618055F570",
      INIT_7B => X"107D281D681735D0F3AD0A17E176E3357BC1158520F30D7A4B8E50A08E277C9A",
      INIT_7C => X"2E15E29D5107C79D91AEFD895C7FFEE237065B40C1E7BF53AFDFECE4D2C1BED4",
      INIT_7D => X"4F6F7E8181818BA3D11B8820EAEC2EB78FBE4A3D9C72C59E05029EE1D47FEC24",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"700BC5FE4C3EDE24102FC5456CC181AA3EC529F856F937ECF201351EFD1F284E",
      INIT_FILE => "NONE",
      INITP_0F => X"0D33AF99BDE2C09ACCAAE2D63C14B933E3E631DB32C5498558606186EABC15AD"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAL(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAL(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAL(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAL(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAL(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAL(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAL(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAL(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAL(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAL(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosineb_CastU16En2_out1_11_Q_3042,
      ADDRAU(13) => u_cosineb_CastU16En2_out1_10_Q_3041,
      ADDRAU(12) => u_cosineb_CastU16En2_out1_9_Q_3050,
      ADDRAU(11) => u_cosineb_CastU16En2_out1_8_Q_3049,
      ADDRAU(10) => u_cosineb_CastU16En2_out1_7_Q_3048,
      ADDRAU(9) => u_cosineb_CastU16En2_out1_6_Q_3047,
      ADDRAU(8) => u_cosineb_CastU16En2_out1_5_Q_3046,
      ADDRAU(7) => u_cosineb_CastU16En2_out1_4_Q_3045,
      ADDRAU(6) => u_cosineb_CastU16En2_out1_3_Q_3044,
      ADDRAU(5) => u_cosineb_CastU16En2_out1_2_Q_3043,
      ADDRAU(4) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosineb_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOA_8_UNCONNECTED,
      DOA(7) => u_cosineb_Look_Up_Table_out1_1(7),
      DOA(6) => u_cosineb_Look_Up_Table_out1_1(6),
      DOA(5) => u_cosineb_Look_Up_Table_out1_1(5),
      DOA(4) => u_cosineb_Look_Up_Table_out1_1(4),
      DOA(3) => u_cosineb_Look_Up_Table_out1_1(3),
      DOA(2) => u_cosineb_Look_Up_Table_out1_1(2),
      DOA(1) => u_cosineb_Look_Up_Table_out1_1(1),
      DOA(0) => u_cosineb_Look_Up_Table_out1_1(0),
      DOPA(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosineb_Look_Up_Table_out1_1(8),
      DOB(31) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosineb_Mrom_Look_Up_Table_out1_rom00001_DOPB_0_UNCONNECTED
    );
  u_cosinec_Mrom_Look_Up_Table_out1_rom00005 : RAMB36_EXP
    generic map(
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"403F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0101010101010101010101010101010101010101010101000000000000000000",
      INIT_02 => X"0202020202020202020202020202010101010101010101010101010101010101",
      INIT_03 => X"0303030303020202020202020202020202020202020202020202020202020202",
      INIT_04 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_05 => X"0404040404040404040404040404040404040404040404040404040403030303",
      INIT_06 => X"0505050505050505050505050505050505050505040404040404040404040404",
      INIT_07 => X"0606060606060606060606050505050505050505050505050505050505050505",
      INIT_08 => X"0707060606060606060606060606060606060606060606060606060606060606",
      INIT_09 => X"0707070707070707070707070707070707070707070707070707070707070707",
      INIT_0A => X"0808080808080808080808080808080808080808080808080807070707070707",
      INIT_0B => X"0909090909090909090909090909090908080808080808080808080808080808",
      INIT_0C => X"0A0A0A0A0A0A0909090909090909090909090909090909090909090909090909",
      INIT_0D => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_0E => X"0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0B0A0A0A",
      INIT_0F => X"0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0B0B0B0B0B0B0B0B0B0B0B0B",
      INIT_10 => X"0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_11 => X"0E0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_12 => X"0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E",
      INIT_13 => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0E0E0E0E0E0E0E0E0E",
      INIT_14 => X"101010101010101010101010100F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_15 => X"1111111010101010101010101010101010101010101010101010101010101010",
      INIT_16 => X"1111111111111111111111111111111111111111111111111111111111111111",
      INIT_17 => X"1212121212121212121212121212121212121212121212121111111111111111",
      INIT_18 => X"1313131313131313131313131313121212121212121212121212121212121212",
      INIT_19 => X"1414141313131313131313131313131313131313131313131313131313131313",
      INIT_1A => X"1414141414141414141414141414141414141414141414141414141414141414",
      INIT_1B => X"1515151515151515151515151515151515151515151515151414141414141414",
      INIT_1C => X"1616161616161616161616161615151515151515151515151515151515151515",
      INIT_1D => X"1716161616161616161616161616161616161616161616161616161616161616",
      INIT_1E => X"1717171717171717171717171717171717171717171717171717171717171717",
      INIT_1F => X"1818181818181818181818181818181818181818181717171717171717171717",
      INIT_20 => X"1919191919191919191818181818181818181818181818181818181818181818",
      INIT_21 => X"1919191919191919191919191919191919191919191919191919191919191919",
      INIT_22 => X"1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A191919",
      INIT_23 => X"1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_24 => X"1C1C1C1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_25 => X"1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_26 => X"1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1C1C1C1C1C1C1C1C1C1C",
      INIT_27 => X"1E1E1E1E1E1E1E1E1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_28 => X"1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_29 => X"1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1E1E1E1E1E1E1E",
      INIT_2A => X"20202020202020202020201F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_2B => X"2020202020202020202020202020202020202020202020202020202020202020",
      INIT_2C => X"2121212121212121212121212121212121212121212121212121212020202020",
      INIT_2D => X"2222222222222222222222212121212121212121212121212121212121212121",
      INIT_2E => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_2F => X"2323232323232323232323232323232323232323232323232323232222222222",
      INIT_30 => X"2424242424242424242423232323232323232323232323232323232323232323",
      INIT_31 => X"2424242424242424242424242424242424242424242424242424242424242424",
      INIT_32 => X"2525252525252525252525252525252525252525252525252424242424242424",
      INIT_33 => X"2626262626262525252525252525252525252525252525252525252525252525",
      INIT_34 => X"2626262626262626262626262626262626262626262626262626262626262626",
      INIT_35 => X"2727272727272727272727272727272727272726262626262626262626262626",
      INIT_36 => X"2727272727272727272727272727272727272727272727272727272727272727",
      INIT_37 => X"2828282828282828282828282828282828282828282828282828282828282827",
      INIT_38 => X"2929292929292929292929282828282828282828282828282828282828282828",
      INIT_39 => X"2929292929292929292929292929292929292929292929292929292929292929",
      INIT_3A => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2929292929292929292929",
      INIT_3B => X"2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A",
      INIT_3C => X"2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2A",
      INIT_3D => X"2C2C2C2C2C2C2C2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B2B",
      INIT_3E => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_3F => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_40 => X"2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D2D",
      INIT_41 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2D2D2D2D2D2D2D2D2D2D2D",
      INIT_42 => X"2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E2E",
      INIT_43 => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2E2E2E2E2E2E2E",
      INIT_44 => X"2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_45 => X"30303030303030303030303030303030303030303030303030303030302F2F2F",
      INIT_46 => X"3030303030303030303030303030303030303030303030303030303030303030",
      INIT_47 => X"3131313131313131313131313131313131313131313131313131313131313030",
      INIT_48 => X"3131313131313131313131313131313131313131313131313131313131313131",
      INIT_49 => X"3232323232323232323232323232323232323232323232323232323232323131",
      INIT_4A => X"3232323232323232323232323232323232323232323232323232323232323232",
      INIT_4B => X"3333333333333333333333333333333333333333333333333333333332323232",
      INIT_4C => X"3333333333333333333333333333333333333333333333333333333333333333",
      INIT_4D => X"3434343434343434343434343434343434343434343434333333333333333333",
      INIT_4E => X"3434343434343434343434343434343434343434343434343434343434343434",
      INIT_4F => X"3535353535353535353535353535353534343434343434343434343434343434",
      INIT_50 => X"3535353535353535353535353535353535353535353535353535353535353535",
      INIT_51 => X"3636363636363535353535353535353535353535353535353535353535353535",
      INIT_52 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_53 => X"3636363636363636363636363636363636363636363636363636363636363636",
      INIT_54 => X"3737373737373737373737373737373737373737373737373636363636363636",
      INIT_55 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_56 => X"3838383838383737373737373737373737373737373737373737373737373737",
      INIT_57 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_58 => X"3838383838383838383838383838383838383838383838383838383838383838",
      INIT_59 => X"3939393939393939393939393939393838383838383838383838383838383838",
      INIT_5A => X"3939393939393939393939393939393939393939393939393939393939393939",
      INIT_5B => X"3939393939393939393939393939393939393939393939393939393939393939",
      INIT_5C => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3939393939393939393939393939",
      INIT_5D => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_5E => X"3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_5F => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A3A",
      INIT_60 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_61 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_62 => X"3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B3B",
      INIT_63 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3B",
      INIT_64 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_65 => X"3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_66 => X"3D3D3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C3C",
      INIT_67 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_68 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_69 => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6A => X"3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6B => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D",
      INIT_6C => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6D => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6E => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_6F => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_70 => X"3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_71 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E3E",
      INIT_72 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_73 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_74 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_75 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_76 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_77 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_78 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAL(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAL(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAL(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAL(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAL(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAL(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAL(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAL(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAL(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAL(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAU(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAU(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAU(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAU(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAU(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAU(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAU(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAU(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAU(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAU(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinec_Look_Up_Table_out1_1(43),
      DOA(6) => u_cosinec_Look_Up_Table_out1_1(42),
      DOA(5) => u_cosinec_Look_Up_Table_out1_1(41),
      DOA(4) => u_cosinec_Look_Up_Table_out1_1(40),
      DOA(3) => u_cosinec_Look_Up_Table_out1_1(39),
      DOA(2) => u_cosinec_Look_Up_Table_out1_1(38),
      DOA(1) => u_cosinec_Look_Up_Table_out1_1(37),
      DOA(0) => u_cosinec_Look_Up_Table_out1_1(36),
      DOPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinec_Look_Up_Table_out1_1(44),
      DOB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00005_DOPB_0_UNCONNECTED
    );
  u_cosinec_Mrom_Look_Up_Table_out1_rom00004 : RAMB36_EXP
    generic map(
      INIT_7E => X"FDFDFDFDFCFCFCFCFCFBFBFBFBFBFAFAFAFAF9F9F9F9F8F8F8F8F7F7F7F7F6F6",
      INIT_7F => X"00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFDFDFD",
      INITP_00 => X"001FFFFE00000FFFFF00000FFFFF800007FFFFC00003FFFFC00001FFFFE00000",
      INITP_01 => X"00000FFFFF800007FFFFC00003FFFFE00000FFFFF000007FFFF800003FFFFC00",
      INITP_02 => X"E00000FFFFF800001FFFFF000007FFFFC00001FFFFF000007FFFF800003FFFFE",
      INITP_03 => X"000007FFFFE000007FFFFE000007FFFFC00000FFFFF800001FFFFF000003FFFF",
      INITP_04 => X"00FFFFFE000003FFFFF000001FFFFFC00000FFFFFE000007FFFFE000007FFFFE",
      INITP_05 => X"E000001FFFFFE000001FFFFFE000001FFFFFE000001FFFFFC000007FFFFF8000",
      INITP_06 => X"F8000001FFFFFF8000001FFFFFF8000003FFFFFE000000FFFFFF8000003FFFFF",
      INITP_07 => X"0001FFFFFFE0000001FFFFFFE0000001FFFFFFC0000007FFFFFF0000001FFFFF",
      INITP_08 => X"00000003FFFFFFFC00000007FFFFFFE00000007FFFFFFE00000007FFFFFFC000",
      INITP_09 => X"0000FFFFFFFFF000000001FFFFFFFFC00000000FFFFFFFF800000003FFFFFFFC",
      INITP_0A => X"0000000003FFFFFFFFFE0000000000FFFFFFFFFE0000000003FFFFFFFFE00000",
      INITP_0B => X"0003FFFFFFFFFFFF8000000000003FFFFFFFFFFFC00000000001FFFFFFFFFFE0",
      INITP_0C => X"000000003FFFFFFFFFFFFFFFE000000000000001FFFFFFFFFFFFFF0000000000",
      INITP_0D => X"FFFFFFFFFFFFFC0000000000000000000003FFFFFFFFFFFFFFFFFFF000000000",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"85796C5F53463A2D211407FBEEE2D5C9BCAFA3968A7D7164574B3E3225190C00",
      INIT_01 => X"170BFEF2E5D8CCBFB3A69A8D8174675B4E4235291C0F03F6EADDD1C4B7AB9E92",
      INIT_02 => X"A99D9084776B5E5145382C1F1306F9EDE0D4C7BBAEA295887C6F63564A3D3024",
      INIT_03 => X"3B2F221609FCF0E3D7CABEB1A5988B7F7266594D4033271A0E01F5E8DCCFC2B6",
      INIT_04 => X"CDC0B4A79B8E8275685C4F43362A1D1104F7EBDED2C5B9ACA093877A6D615448",
      INIT_05 => X"5E5245392C1F1306FAEDE1D4C8BBAFA296897C7063574A3E3125180CFFF2E6D9",
      INIT_06 => X"EFE3D6C9BDB0A4978B7E7265594C4033271A0E01F5E8DBCFC2B6A99D9084776B",
      INIT_07 => X"8073675A4E4135281C0F02F6E9DDD0C4B7AB9E9285796C6053473A2E211508FC",
      INIT_08 => X"1003F7EADED1C5B8AC9F93867A6D6154483B2F221609FDF0E4D7CBBEB2A5998C",
      INIT_09 => X"9F93867A6D6154483B2F221609FDF0E4D7CBBFB2A6998D8074675B4E4235291C",
      INIT_0A => X"2E221509FCF0E3D7CABEB1A5998C8073675A4E4135281C0F03F6EADED1C5B8AC",
      INIT_0B => X"BCB0A3978B7E7265594C4033271B0E02F5E9DCD0C3B7AB9E9285796C6053473B",
      INIT_0C => X"4A3D3125180CFFF3E7DACEC1B5A89C9083776A5E5145392C201307FAEEE2D5C9",
      INIT_0D => X"D7CABEB1A5998C8073675B4E4235291D1004F7EBDFD2C6B9ADA194887B6F6356",
      INIT_0E => X"62564A3D3125180C00F3E7DACEC2B5A99D9084776B5F52463A2D211408FCEFE3",
      INIT_0F => X"EDE1D5C8BCB0A3978B7E7266594D4134281C0F03F7EADED2C5B9ADA094887B6F",
      INIT_10 => X"776B5F53463A2E211509FCF0E4D8CBBFB3A69A8E8175695C5044372B1F1206FA",
      INIT_11 => X"00F4E8DCCFC3B7AB9E9286796D6155483C3024170BFFF2E6DACEC1B5A99C9084",
      INIT_12 => X"887C7064574B3F33271A0E02F6E9DDD1C5B8ACA094877B6F63564A3E3225190D",
      INIT_13 => X"0F03F7EBDED2C6BAAEA195897D7164584C4034271B0F03F6EADED2C6B9ADA195",
      INIT_14 => X"95897C7064584C4033271B0F03F7EADED2C6BAAEA195897D7165584C4034281B",
      INIT_15 => X"190D01F5E9DDD0C4B8ACA094887C6F63574B3F33271A0E02F6EADED2C5B9ADA1",
      INIT_16 => X"9C9084786C6054483C2F23170BFFF3E7DBCFC3B6AA9E92867A6E62564A3D3125",
      INIT_17 => X"1E1206FAEEE2D6CABDB1A5998D8175695D5145392D211509FDF1E5D8CCC0B4A8",
      INIT_18 => X"9E92867A6E62564A3E32261A0E02F6EADED2C6BAAEA2968A7E72665A4E42362A",
      INIT_19 => X"1D1105F9EDE1D5C9BDB1A5998D8175695E52463A2E22160AFEF2E6DACEC2B6AA",
      INIT_1A => X"9A8E82766A5E53473B2F23170BFFF3E7DBD0C4B8ACA094887C7064584C413529",
      INIT_1B => X"150AFEF2E6DACEC3B7AB9F93877B7064584C4034281D1105F9EDE1D5C9BEB2A6",
      INIT_1C => X"8F84786C6054493D3125190E02F6EADED3C7BBAFA3988C8074685C5145392D21",
      INIT_1D => X"08FCF0E4D9CDC1B5AA9E92867B6F63574C4034281D1105F9EEE2D6CABEB3A79B",
      INIT_1E => X"7E72675B4F44382C211509FDF2E6DACFC3B7ACA094887D71655A4E42362B1F13",
      INIT_1F => X"F3E7DBD0C4B8ADA1968A7E73675B5044392D21160AFEF3E7DBD0C4B8ADA1958A",
      INIT_20 => X"655A4E43372B201409FDF2E6DACFC3B8ACA195897E72675B4F44382D21150AFE",
      INIT_21 => X"D6CBBFB4A89D91867A6E63574C4035291E1207FBF0E4D9CDC2B6AB9F93887C71",
      INIT_22 => X"45392E22170C00F5E9DED2C7BBB0A5998E82776B6054493D32261B0F04F8EDE1",
      INIT_23 => X"B1A69B8F84796D62564B4034291E1207FBF0E5D9CEC2B7ACA095897E72675C50",
      INIT_24 => X"1C1105FAEFE4D8CDC2B6ABA094897E72675C50453A2E23180C01F6EADFD4C8BD",
      INIT_25 => X"84796E63584C41362B1F1409FEF2E7DCD1C5BAAFA3988D82766B6055493E3327",
      INIT_26 => X"EBE0D4C9BEB3A89D91867B7065594E43382D21160B00F5E9DED3C8BDB1A69B90",
      INIT_27 => X"4F44382D22170C01F6EBE0D5C9BEB3A89D92877C70655A4F44392E22170C01F6",
      INIT_28 => X"B0A59A8F84796E63584D42372C21160B00F5EADFD3C8BDB2A79C91867B70655A",
      INIT_29 => X"0F05FAEFE4D9CEC3B8ADA2978C81766B60554A3F34291E1308FDF2E7DCD1C6BB",
      INIT_2A => X"6C61574C41362B20150A00F5EADFD4C9BEB3A89D93887D72675C51463B30251A",
      INIT_2B => X"C7BCB1A69B91867B70655B50453A2F251A0F04F9EEE4D9CEC3B8ADA3988D8277",
      INIT_2C => X"1E1409FEF3E9DED3C9BEB3A89E93887D73685D53483D32271D1207FCF2E7DCD1",
      INIT_2D => X"73695E54493E34291E1409FFF4E9DFD4C9BFB4A99F94897F74695E54493E3429",
      INIT_2E => X"C6BCB1A69C91877C72675D52473D32281D1308FDF3E8DED3C8BEB3A99E93897E",
      INIT_2F => X"160B01F7ECE2D7CDC2B8ADA3988E83796E64594F443A2F251A1005FBF0E6DBD1",
      INIT_30 => X"63594E443A2F251A1006FBF1E6DCD2C7BDB2A89E93897E74695F554A40352B20",
      INIT_31 => X"ADA3998E847A70655B51463C32271D1309FEF4EADFD5CBC0B6ABA1978C82786D",
      INIT_32 => X"F5EBE0D6CCC2B8ADA3998F857A70665C51473D33281E140AFFF5EBE1D6CCC2B8",
      INIT_33 => X"392F251B1107FDF3E9DED4CAC0B6ACA2978D83796F655B50463C32281E1309FF",
      INIT_34 => X"7B71675D53493F352B21170D03F9EFE5DBD1C6BCB2A89E948A80766C62584E43",
      INIT_35 => X"BAB0A69C92887E746A60564C43392F251B1107FDF3E9DFD5CBC1B7ADA3998F85",
      INIT_36 => X"F5EBE2D8CEC4BAB1A79D93897F756C62584E443A30271D1309FFF5EBE1D7CDC4",
      INIT_37 => X"2E241A1107FDF3EAE0D6CDC3B9AFA59C92887E756B61574E443A30261D1309FF",
      INIT_38 => X"635A50463D332920160D03F9F0E6DCD3C9BFB6ACA2998F857B72685E554B4138",
      INIT_39 => X"958C82796F665C534940362D23191006FDF3EAE0D6CDC3BAB0A69D938A80766D",
      INIT_3A => X"C4BBB2A89F958C827970665D534A40372D241A1107FEF4EBE2D8CFC5BCB2A89F",
      INIT_3B => X"F0E7DED4CBC2B8AFA69C938A80776D645B51483F352C22191006FDF4EAE1D7CE",
      INIT_3C => X"190F06FDF4EBE1D8CFC6BCB3AAA1978E857C726960564D443B31281F150C03FA",
      INIT_3D => X"3E352B22191007FEF5ECE2D9D0C7BEB5ACA29990877E756B625950473D342B22",
      INIT_3E => X"5F564D443B322920170E05FCF3EAE1D8CFC6BDB4ABA2998F867D746B62595047",
      INIT_3F => X"7E756C635A51483F362D241C130A01F8EFE6DDD4CBC2B9B0A79E958C837A7168",
      INIT_40 => X"988F877E756C645B524940372F261D140B02FAF1E8DFD6CDC5BCB3AAA1988F86",
      INIT_41 => X"AFA79E958D847B736A615950473E362D241C130A01F9F0E7DED6CDC4BBB3AAA1",
      INIT_42 => X"C3BAB2A9A19890877E766D655C544B423A312820170F06FDF5ECE3DBD2C9C1B8",
      INIT_43 => X"D3CBC2BAB1A9A0988F877E766D655C544B433A322921181007FFF6EEE5DDD4CC",
      INIT_44 => X"DFD7CFC6BEB6ADA59D948C847B736A625A5149403830271F160E06FDF5ECE4DB",
      INIT_45 => X"E8E0D8CFC7BFB7AEA69E968D857D756C645C544B433B322A221A110901F8F0E8",
      INIT_46 => X"EDE5DDD5CCC4BCB4ACA49C948C837B736B635B524A423A322A2119110901F8F0",
      INIT_47 => X"EEE6DED6CEC6BEB6AEA69E968E867E766E665E564E463E362E251D150D05FDF5",
      INIT_48 => X"EBE3DCD4CCC4BCB4ACA49D958D857D756D655D554D463E362E261E160E06FEF6",
      INIT_49 => X"E5DDD5CEC6BEB6AFA79F978F888078706961595149423A322A221A130B03FBF3",
      INIT_4A => X"DAD3CBC3BCB4ADA59D968E867F776F6860585149413A322A231B130B04FCF4ED",
      INIT_4B => X"CCC4BDB5AEA69F9790888179726A635B544C453D352E261F17100800F9F1EAE2",
      INIT_4C => X"BAB2ABA49C958D867F777068615A524B433C342D261E170F0800F9F1EAE2DBD3",
      INIT_4D => X"A39C958E867F787169625B534C453E362F282019120A03FCF4EDE6DED7D0C8C1",
      INIT_4E => X"89827B746C655E575049423A332C251E170F0801FAF3EBE4DDD6CFC7C0B9B2AB",
      INIT_4F => X"6A635C564F484039322B241D160F0801FAF3ECE5DED7D0C9C2BBB4ACA59E9790",
      INIT_50 => X"48413A332C261F18110A03FCF5EEE8E1DAD3CCC5BEB7B0A9A29B948D867F7871",
      INIT_51 => X"211B140D0600F9F2EBE5DED7D0C9C3BCB5AEA8A19A938C857F78716A635C564F",
      INIT_52 => X"F6F0E9E3DCD5CFC8C1BBB4AEA7A09A938C867F78726B645E57504A433C352F28",
      INIT_53 => X"C7C1BAB4ADA7A09A938D868079736C665F59524C453F38322B241E17110A04FD",
      INIT_54 => X"948E87817B746E68615B554E48413B352E28211B150E0801FBF4EEE8E1DBD4CE",
      INIT_55 => X"5C56504A443D37312B251E18120C05FFF9F3ECE6E0D9D3CDC7C0BAB4ADA7A19A",
      INIT_56 => X"211B140E0802FCF6F0EAE4DED8D1CBC5BFB9B3ADA7A09A948E88827B756F6963",
      INIT_57 => X"E0DBD5CFC9C3BDB7B1ABA59F99938D87817B756F69635D57514B453F39332D27",
      INIT_58 => X"9C96908B857F79736D68625C56504A453F39332D27211B16100A04FEF8F2ECE6",
      INIT_59 => X"534D48423C37312B26201A150F0903FEF8F2EDE7E1DBD6D0CAC4BFB9B3ADA7A2",
      INIT_5A => X"0600FBF5F0EAE5DFD9D4CEC9C3BEB8B2ADA7A29C97918B86807A756F6A645E59",
      INIT_5B => X"B4AFA9A49E99948E89837E79736E68635D58524D48423D37322C27211C16110B",
      INIT_5C => X"5E58534E49433E39342E29241F19140F0904FFF9F4EFE9E4DFD9D4CFC9C4BFB9",
      INIT_5D => X"03FEF9F4EFE9E4DFDAD5D0CBC6C0BBB6B1ACA7A19C97928D87827D78736D6863",
      INIT_5E => X"A49F9A95908B86817C77726D68635E59544F4A45403B36312C27211C17120D08",
      INIT_5F => X"403B36322D28231E1915100B0601FCF7F2EEE9E4DFDAD5D0CBC6C1BCB8B3AEA9",
      INIT_60 => X"D8D3CECAC5C0BCB7B2ADA9A49F9B96918C88837E7975706B66625D58534E4A45",
      INIT_61 => X"6B66625D5954504B46423D3934302B26221D19140F0B0601FDF8F4EFEAE6E1DC",
      INIT_62 => X"F9F5F0ECE8E3DFDAD6D2CDC9C4C0BBB7B3AEAAA5A19C98938F8A86817D78746F",
      INIT_63 => X"837F7B76726E6A65615D5954504C47433F3A36322D2925201C18130F0B0602FE",
      INIT_64 => X"080400FCF8F4F0ECE7E3DFDBD7D3CFCAC6C2BEBAB6B1ADA9A5A19C9894908C87",
      INIT_65 => X"8985817D7975716D6965615D5955514D4945413D3935312D2925211D1915100C",
      INIT_66 => X"0501FDF9F5F2EEEAE6E2DEDBD7D3CFCBC7C3C0BCB8B4B0ACA8A4A09C9995918D",
      INIT_67 => X"7C7875716D6A66625E5B5753504C4845413D3936322E2A27231F1B1814100C08",
      INIT_68 => X"EEEBE7E4E0DDD9D6D2CFCBC7C4C0BDB9B6B2AEABA7A4A09C9995928E8A87837F",
      INIT_69 => X"5C5955524E4B4844413E3A3733302D2926221F1B1814110E0A070300FCF9F5F2",
      INIT_6A => X"C5C2BEBBB8B5B2AEABA8A5A19E9B9894918E8A8784817D7A7773706D6966635F",
      INIT_6B => X"292623201D1A1714100D0A070401FEFBF8F4F1EEEBE8E5E2DEDBD8D5D2CECBC8",
      INIT_6C => X"888583807D7A7774716E6B6865625F5C595653504D4A4744413E3B3835322F2C",
      INIT_6D => X"E3E0DDDBD8D5D2D0CDCAC7C4C2BFBCB9B6B3B1AEABA8A5A29F9D9A9794918E8B",
      INIT_6E => X"393633312E2C292624211E1C191614110E0C09060401FEFCF9F6F3F1EEEBE8E6",
      INIT_6F => X"8A878582807D7B787673716E6C696764625F5D5A585552504D4B484643403E3B",
      INIT_70 => X"D6D3D1CFCCCAC8C5C3C1BEBCBAB7B5B3B0AEABA9A7A4A29F9D9B989693918E8C",
      INIT_71 => X"1D1B19161412100E0B0907050300FEFCFAF8F5F3F1EFECEAE8E6E3E1DFDDDAD8",
      INIT_72 => X"5F5D5B59575553514F4D4B49474543413F3D3A38363432302E2C2A282523211F",
      INIT_73 => X"9D9B9997959392908E8C8A88868482807F7D7B79777573716F6D6B6967656361",
      INIT_74 => X"D5D4D2D0CECDCBC9C8C6C4C2C1BFBDBBBAB8B6B4B2B1AFADABA9A8A6A4A2A09F",
      INIT_75 => X"09070604030100FEFCFBF9F8F6F5F3F1F0EEECEBE9E8E6E4E3E1DFDEDCDAD9D7",
      INIT_76 => X"3836353432312F2E2D2B2A2827252422211F1E1D1B1A1817151412110F0E0C0A",
      INIT_77 => X"62605F5E5D5B5A59585655545351504F4D4C4B49484745444341403F3D3C3B39",
      INIT_78 => X"878684838281807F7E7D7C7A7978777675747271706F6E6D6B6A696867656463",
      INIT_79 => X"A7A6A5A4A3A2A1A09F9E9D9C9B9A999897969594939291908F8E8D8C8B8A8988",
      INIT_7A => X"C2C1C0BFBFBEBDBCBBBBBAB9B8B7B7B6B5B4B3B2B1B1B0AFAEADACABAAA9A9A8",
      INIT_7B => X"D8D7D7D6D6D5D4D4D3D2D2D1D0D0CFCECECDCCCBCBCAC9C9C8C7C6C6C5C4C3C3",
      INIT_7C => X"E9E9E8E8E7E7E6E6E5E5E4E4E3E3E2E2E1E1E0E0DFDFDEDDDDDCDCDBDADAD9D9",
      INIT_7D => X"F6F5F5F5F4F4F4F3F3F3F2F2F2F1F1F0F0F0EFEFEEEEEEEDEDECECECEBEBEAEA",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFE0000000000000000000000000000000003FFFFFFFFFFFF",
      INIT_FILE => "NONE",
      INITP_0F => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAL(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAL(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAL(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAL(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAL(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAL(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAL(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAL(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAL(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAL(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAU(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAU(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAU(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAU(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAU(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAU(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAU(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAU(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAU(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAU(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinec_Look_Up_Table_out1_1(34),
      DOA(6) => u_cosinec_Look_Up_Table_out1_1(33),
      DOA(5) => u_cosinec_Look_Up_Table_out1_1(32),
      DOA(4) => u_cosinec_Look_Up_Table_out1_1(31),
      DOA(3) => u_cosinec_Look_Up_Table_out1_1(30),
      DOA(2) => u_cosinec_Look_Up_Table_out1_1(29),
      DOA(1) => u_cosinec_Look_Up_Table_out1_1(28),
      DOA(0) => u_cosinec_Look_Up_Table_out1_1(27),
      DOPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinec_Look_Up_Table_out1_1(35),
      DOB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00004_DOPB_0_UNCONNECTED
    );
  u_cosinec_Mrom_Look_Up_Table_out1_rom00006 : RAMB36_EXP
    generic map(
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_FILE => "NONE",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAL(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAL(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAL(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAL(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAL(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAL(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAL(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAL(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAL(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAL(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAU(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAU(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAU(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAU(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAU(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAU(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAU(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAU(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAU(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAU(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_8_UNCONNECTED,
      DOA(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_7_UNCONNECTED,
      DOA(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOA_6_UNCONNECTED,
      DOA(5) => u_cosinec_Look_Up_Table_out1_1(50),
      DOA(4) => u_cosinec_Look_Up_Table_out1_1(49),
      DOA(3) => u_cosinec_Look_Up_Table_out1_1(48),
      DOA(2) => u_cosinec_Look_Up_Table_out1_1(47),
      DOA(1) => u_cosinec_Look_Up_Table_out1_1(46),
      DOA(0) => u_cosinec_Look_Up_Table_out1_1(45),
      DOPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPA_1_UNCONNECTED,
      DOPA(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPA_0_UNCONNECTED,
      DOB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00006_DOPB_0_UNCONNECTED
    );
  u_cosinec_Mrom_Look_Up_Table_out1_rom00003 : RAMB36_EXP
    generic map(
      INIT_7E => X"10BF6D18C06609AA49E57E15AA3CCC59E46CF275F674F06AE155C737A40F77DD",
      INIT_7F => X"00FEFBF4ECE1D3C3B19C846A4E2F0EEAC49B704212DFAA7339FCBD7C38F1A95D",
      INITP_00 => X"552AAAAAB55552AAA5552AA554AAD54AA552AD56A956A952AD52A54AB56AD5AA",
      INITP_01 => X"DB6DB492DA5A5A5A5AD6B5AD4A54AD5AA55AAD54AAB5554AAAAA955555555555",
      INITP_02 => X"00FFE01FC07C1F0783C3870E38E38E318E63198CCC666664CCD99326C9B249B6",
      INITP_03 => X"2D2D249249364D9B333333399CE738E38E3C78787C1F81F807FF00007FFFFC00",
      INITP_04 => X"3E0F0F1C38C739CCE6666CC9B24DB492D2D294AD5AAD5555AAD5555AAD5A95AD",
      INITP_05 => X"4AAAAAAA954A94A5A5A4926D9B33673319C638E1C3C1F03F800FFFFFFF800FF0",
      INITP_06 => X"66466631CE1C783E0FF0003FE0003F81F078F1C6398CCCCCD9B6496DA52D4A95",
      INITP_07 => X"07E01FFFFFFE01F83C3C71CE6333366C924B6B4AD5AAAB56AAAD5AD6969249B2",
      INITP_08 => X"FFFC007E0F871C7319999B26DA4B5AD5AAAAAAAAD5A9696DB64D9999CC71C70F",
      INITP_09 => X"E3FFF01F0F1C7398CC9936DA4A52A55555554A94B4B6D932667318E3C3C1F800",
      INITP_0A => X"800FFF003F07871CE633264DB496B56AAAAAAAD4A5A4B24C999CC71C787C0FFF",
      INITP_0B => X"638783F00000003F07871CE66664DB6D294AA55554AB52D25B26CCCE638E1E1F",
      INITP_0C => X"49B6666738E3C3F00FFFFC03F0F1C73199936DB4B5AB555554A94B4924D9998C",
      INITP_0D => X"555556AD696DB2666631C787C07FFFFF80F870E7399932492D2956AAAAB56B5B",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"492603E0BC9976532F0CE9C5A27F5B3814F1CDAA86633F1CF8D5B18E6A472300",
      INIT_01 => X"9876543311EFCDAB8967442200DDBB997654310EECC9A684613E1BF8D5B28F6C",
      INIT_02 => X"AA8A6B4B2C0CECCDAD8D6D4C2C0CEBCBAA8A69482706E5C4A382613F1EFDDBBA",
      INIT_03 => X"5F44270BEFD2B6997C5F422508EBCDB0927456381AFCDEBFA18264452607E8C9",
      INIT_04 => X"9A826B533B220AF1D9C0A78E755B42280EF4DAC0A68B70563B2005EACEB3977B",
      INIT_05 => X"3B281603F0DDCAB6A38F7B67533E291500EAD5C0AA947E68523C250EF7E0C9B2",
      INIT_06 => X"22160AFDF1E4D6C9BBAEA091837566574838291909F9E8D8C7B6A59482715F4D",
      INIT_07 => X"322D28221D17110A04FDF6EFE7E0D8CFC7BEB5ACA39A90867C71675C51453A2E",
      INIT_08 => X"4B4E515456585A5C5D5E5F60606060605F5E5D5B5A585653504D4A47433F3B37",
      INIT_09 => X"4E5A66727D89949EA9B3BCC6CFD8E0E9F1F800070E141B21272C31363B3F4347",
      INIT_0A => X"1C33495F74899EB3C7DBEE0215273A4C5D6F8090A1B1C1D0DFEEFD0B19263441",
      INIT_0B => X"97B9DAFB1B3B5B7B9AB9D7F513304D6A86A2BDD9F40E28425C758EA6BFD6EE05",
      INIT_0C => X"A0CEFB285480ACD7022D5781AAD3FC244C739AC1E80E33587DA2C6EA0D305375",
      INIT_0D => X"19538DC7013972AAE2195086BCF2275C90C4F82B5E90C2F4255686B6E6154472",
      INIT_0E => X"E22A72BA01488ED4195EA3E72B6EB1F33576B7F83878B7F63472B0ED2A66A2DE",
      INIT_0F => X"DD348BE2388DE2378BDF3285D7287ACB1B6BBA0958A6F3408DD92570BB054F99",
      INIT_10 => X"EC53BA2086EB50B4187BDE40A20364C42483E2409EFB58B4106BC6207AD42D85",
      INIT_11 => X"F068E057CD43B82DA21589FB6EDF50C131A1107EEC5AC7339F0A75E04AB31C84",
      INIT_12 => X"CB55DE67EF77FE840A8F14981C9F21A325A526A525A3219F1C98148F0A84FE77",
      INIT_13 => X"5FFB9733CD68019A32CA61F88E23B84CE073059729B949D968F684119E2AB641",
      INIT_14 => X"8D3EED9C4AF8A551FDA853FDA64EF79E45EB9136DA7E21C36507A747E78624C2",
      INIT_15 => X"38FDC1854709CB8C4C0BCA884602BF7A35F0A9621BD28940F6AB5F13C7792BDD",
      INIT_16 => X"421CF6CFA77E552B00D5A97D4F21F3C3936331FFCD996530FBC58E571FE6AD73",
      INIT_17 => X"8C7D6D5C4A382512FDE8D2BCA58D745B41260BEFD2B49677583716F5D2AF8C67",
      INIT_18 => X"FA01090F151A1E222527282828272623201D18130D06FFF6EDE4D9CEC3B6A99B",
      INIT_19 => X"6C8CACCBE806223E59738CA5BCD3EAFF14283B4E5F7081909FADBAC6D2DDE7F1",
      INIT_1A => X"C6003970A7DE13487CAFE1134373A2D1FE2B5782ACD6FF274E759ABFE307294B",
      INIT_1B => X"EB3F92E33585D42371BE0A55A0E9327AC1084D92D6195C9DDE1E5D9BD915518C",
      INIT_1C => X"BD2C990672DE48B11A82E94FB4187CDF40A10161BF1D7AD6318BE43D95EB4297",
      INIT_1D => X"1FA933BC44CB51D65BDE61E263E362E15EDA56D14AC33CB3299F1387FA6CDD4E",
      INIT_1E => X"F49B42E78C30D27415B555F3902DC863FD962EC55BF08418AA3CCD5DEC7A0794",
      INIT_1F => X"1FE4A86B2EEFAF6F2DEBA8631ED8914900B66C20D38637E89846F4A14DF8A24B",
      INIT_20 => X"8367492B0CECCBA986623D17F0C8A0764B20F3C597673706D3A06C3701C99158",
      INIT_21 => X"0407090B0B0A090602FEF8F1EAE1D8CDC1B5A79989796755412D1801EAD2B89E",
      INIT_22 => X"85A9CBED0E2D4C6986A2BCD6EE061C3246596C7D8E9DABB9C5D0DBE4ECF4FAFF",
      INIT_23 => X"EA2F73B6F83978B7F5316DA8E11A5187BDF1245688B8E715426E99C3EC133A60",
      INIT_24 => X"177EE449AD1072D33291EF4BA6015AB2095FB4085BADFD4D9CE93581CB145DA4",
      INIT_25 => X"F07A038B12981DA023A425A4229F1B9610880076EC60D345B62695036FDB45AF",
      INIT_26 => X"5907B4600BB45D04AA50F49638D97817B450EB851EB54CE176099B2CBC4AD864",
      INIT_27 => X"3609DBAC7B4916E2AD774007CD925619DB9B5A19D6914C06BE762CE19547F9A9",
      INIT_28 => X"6C655C53483C2E2010FFEDDAC5B09981684E3215F8D8B89774512C06DFB68D62",
      INIT_29 => X"E1001D3A567089A1B7CDE1F405162534404C5760686F75797D7F80807E7C7873",
      INIT_2A => X"77BE034789CB0B4A88C4003A72AAE015497CADDD0C3A6792BCE50C33587C9FC0",
      INIT_2B => X"1684F15DC8329A0167CB2E90F150AF0B67C11B72C91E73C51767B704519CE730",
      INIT_2C => X"A138CF64F78A1BAB39C752DD67EF75FB7F02840483017EF973EC63DA4FC235A6",
      INIT_2D => X"FFC0803FFCB9732DE59C5106B96A1AC97724CF7821C86E12B658F89836D26E08",
      INIT_2E => X"1501EBD5BDA3896D4F3111EFCDA8835C340BE0B4875828F7C4905B24ECB3783C",
      INIT_2F => X"C9E0F60B1E3041505E6B7680888F959A9D9E9F9D9B97928C847B706457483927",
      INIT_30 => X"014587C8074682BEF830689DD205376796C3EF1A446C92B7DBFE1F3F5D7A96B0",
      INIT_31 => X"A31484F25EC9339B0268CC2E90EF4EAB0661B91167BB0E60B0FF4D99E42D75BC",
      INIT_32 => X"9735D36E09A239CF64F78919A835C14BD55CE267EB6CED6CEA66E15AD248BD31",
      INIT_33 => X"C28F5B26EEB67C4003C5854401BD7730E79D5104B66615C26D18C0680EB255F7",
      INIT_34 => X"0C0904FEF6EDE2D6C8B9A896826D563E250AEDCFAF8E6C4823FCD3A97E5123F3",
      INIT_35 => X"5B88B4DE062D527698B9D8F6122D465E74899CAEBECDDAE6F0F900060A0D0E0E",
      INIT_36 => X"98F653AD075EB4095CAEFE4C99E52F77BE034789CA094783BDF62E6499CCFD2D",
      INIT_37 => X"AA3AC854DF68F076FB7E0080FE7BF670E85FD447B92A990672DC45AC1175D839",
      INIT_38 => X"793BFBBA7733EDA65D12C67829D88531DB842BD17517B857F5912CC55CF28619",
      INIT_39 => X"ECE1D5C7B8A6947F6952381D01E3C3A27F5B350DE4B98D5F2FFECB976129F0B5",
      INIT_3A => X"ED163E6488ABCCEB09253F58708599ACBCCCD9E5EFF8FF04080A0B0A0703FDF5",
      INIT_3B => X"64C21E78D1287ED22475C4115DA7EF367BBE00407FBCF731689FD306386896C2",
      INIT_3C => X"39CC5EEE7C09931DA42AAE31B131AE2AA41C93087CEE5ECC39A40E76DC40A304",
      INIT_3D => X"5720E8AE7234F5B4722EE8A0570CBF7020CF7B26CF761CC06303A240DB750EA4",
      INIT_3E => X"A5A6A4A19C958C827669594836210BF3D9BEA182623F1CF6CFA67B4E20F0BF8C",
      INIT_3F => X"0F477DB1E31443709BC5ED13385B7C9BB8D4EE071D3245576674808B949BA0A4",
      INIT_40 => X"7EEE5CC8329B0267CB2D8DEB47A2FB52A7FB4D9DEB3883CC13599DDF1F5E9BD6",
      INIT_41 => X"DC842BD07415B553EF8922B94EE17302901CA72FB63BBE40C03EBA34AD24990C",
      INIT_42 => X"13F5D5B4916C451CF2C698683603CD965D23E6A86826E39D560DC27527D78531",
      INIT_43 => X"0F2B455E758A9DAFBECCD8E2EAF1F6F8F9F9F6F2EBE3D9CEC0B1A08D7861492F",
      INIT_44 => X"B91166BA0B5BA9F53F88CE135697D6144F89C1F72B5E8EBDEA153E658BAED0F0",
      INIT_45 => X"FF9222B13FCA53DB60E466E664E05BD34ABF32A31280EC55BD2387EA4AA90560",
      INIT_46 => X"CB996631FBC2874B0CCC8A4600B86E23D58635E28D36DD8326C86805A23CD46A",
      INIT_47 => X"08141E252B2F31312F2C261F150AFDEEDDCAB59E866B4F3010EECAA47D5327FA",
      INIT_48 => X"A5ED3479BDFE3D7AB6EF275C90C2F2204C769EC5E90B2C4B67829BB2C7DAECFB",
      INIT_49 => X"8B12971A9B1A97128C0378EC5DCD3AA61078DD41A30362BE1870C71B6EBE0D5A",
      INIT_4A => X"A96F32F4B3712CE69E5307B96917C36D15BB5F01A13FDC760EA539CC5CEB7802",
      INIT_4B => X"ECF1F3F4F2EFEAE2D9CEC1B1A08D7861472C0FF0CFAC8760370DE0B1804D19E2",
      INIT_4C => X"4185C7084682BCF52B5F91C2F01C476F95BADCFC1B37526A8095A7B8C6D3DDE6",
      INIT_4D => X"95199C1C9B17920A81F568D847B31D86EC50B31371CE2880D72B7DCD1C68B2FA",
      INIT_4E => X"D69C5F21E09D5812C97E31E2913EE99239DE8122C15DF89128BC4FE06EFB860E",
      INIT_4F => X"F4FBFF020301FEF8F1E7DCCEBEAC99836B513517F7D5B08A62380BDDAC7A460F",
      INIT_50 => X"DC246BB0F23371ADE820568ABCEC1A467097BDE002213F5A748BA0B3C4D3E0EB",
      INIT_51 => X"7D0891189D20A11F9C178F057AEC5CCA36A0086ED13392F04BA5FC51A4F54491",
      INIT_52 => X"C695612BF3B87C3EFDBB762FE69B4EFFAE5A05AD54F89A3AD8740EA53BCF60EF",
      INIT_53 => X"A8BAC9D7E2EBF3F8FAFBFAF6F1E9DFD3C5B5A38F7860452809E8C5A0794F24F6",
      INIT_54 => X"1268BB0D5CA9F43D84C80B4B89C600376DA1D2022F5A83AACFF112304C667F94",
      INIT_55 => X"F48E26BC50E171FE8912991EA0219F1B950D82F667D744AF187FE346A60460BA",
      INIT_56 => X"3F1EFBD5AE85592BFBC9945E25EBAE6E2DEAA45C12C67828D5812AD17619B958",
      INIT_57 => X"E3072A4A68849DB5CADDEEFD0A141C2326282825211A1105F8E8D7C3AD947A5D",
      INIT_58 => X"D23CA50B6FD0308DE84198EC3F8FDD2872B9FF4283C1FE3870A6DA0C3B6893BC",
      INIT_59 => X"FDAE5D09B35B01A446E5821CB54BDF71018F1AA32AAF31B230AC259D1286F765",
      INIT_5A => X"574F4437281603EDD5BB9E805F3C17EFC5996B3B08D49D6328EAAB6924DE954A",
      INIT_5B => X"D1104C87BFF4285988B5E0082E527494B1CCE5FB102232404B545B606363615D",
      INIT_5C => X"5EE569EA6AE762DB52C638A81681EB51B61979D7338CE3388BDC2A76C0084D90",
      INIT_5D => X"F1C08C551DE2A56625E19B5308BC6D1BC8721AC06305A440DB73099D2FBE4BD6",
      INIT_5E => X"7D94A9BBCBD8E4EDF4F8FBFBF8F4EDE4D9CBBCAA957F664B2D0EECC8A1794E21",
      INIT_5F => X"F656B30E67BD1163B2004B93DA1E60A0DD185187BCEE1D4B769FC5EA0C2C4964",
      INIT_60 => X"50F89F43E58421BC55EB7F11A12EB941C84CCD4DCA45BE34A81A89F661CA3094",
      INIT_61 => X"7E70604E392209EDCFAF8D684117EBBD8D5B26EEB5793BFBB8732CE29648F8A5",
      INIT_62 => X"76B3EC24598CBCEA1640678CAFCFED0922394E60707E8A939A9FA1A19F9A938A",
      INIT_63 => X"2DB438B938B530A81E920372DF4AB2177BDC3B97F1499FF24391DE286FB4F738",
      INIT_64 => X"98693704CD955A1DDD9B5711C87C2FDF8D38E2882DCF6F0CA840D76BFD8D1AA5",
      INIT_65 => X"ADC8E2F90D202F3D4851585C5E5D5B554E4438291905F0D8BEA182613E18F0C5",
      INIT_66 => X"61C82C8FEE4CA7FF56AAFB4B97E22A70B4F53470AAE2174B7BAAD6FF274C6E8F",
      INIT_67 => X"AC5E0EBC670FB65AFC9B38D36B019426B441CB53D85BDC5AD650C73CAF1F8DF8",
      INIT_68 => X"84827D766D625444311C05EBCFB08F6C471FF4C8996734FDC58A4D0DCB8740F7",
      INIT_69 => X"E02A71B6F93A78B3ED24588ABAE8133B6286A7C6E3FE162B3F505E6A747C8183",
      INIT_6A => X"B74EE273028F19A126AA2AA9259E158AFD6DDA46AF1579DB3A97F24AA0F44593",
      INIT_6B => X"03E6C6A480592F04D6A5723D06CC8F500FCC863DF3A65604B05900A547E7841F",
      INIT_6C => X"BAEA17426A90B3D4F30F294055687886929BA1A6A8A7A49F978D8071604C361E",
      INIT_6D => X"D753CD45BA2D9D0B77E046AB0D6CC9247CD22677C6125CA3E82B6BA9E51E5489",
      INIT_6E => X"501AE1A66828E6A15910C47524D17B23C86B0CAA46DF760A9C2CB944CD53D758",
      INIT_6F => X"21384D5F6E7C878F95999A99958F867C6E5E4C382107EBCDAD8A643C12E5B684",
      INIT_70 => X"43A70969C62179CF2374C30F59A0E52868A6E11A5085B6E5123C648AADCEEC08",
      INIT_71 => X"AF6111BF6A12B85CFD9C38D26AFF9222B03BC44BCF50D04CC73FB427980672DC",
      INIT_72 => X"61615F5A53493D2F1E0BF5DDC2A586644019F0C4966532FDC58B4E0FCE8A43FA",
      INIT_73 => X"53A1ED367DC2044381BBF42A5D8EBCE812395E80A0BED9F1081B2C3B4852595E",
      INIT_74 => X"811DB74FE476079520A92FB335B431AB23980B7BE955BE2589EB4AA7015AAF02",
      INIT_75 => X"E5D0B99F8263421EF7CFA3764513DEA66C30F1B06C26DD9245F5A24EF69D40E2",
      INIT_76 => X"7EB7EE225483B0DB03294C6C8BA7C0D7EBFD0D1A252D33363735312B221609F8",
      INIT_77 => X"45CD52D556D44FC83FB32594016BD3399CFC5AB60F66BA0C5BA8F23A80C30442",
      INIT_78 => X"3910E4B584511BE3A86B2BE9A55E14C87A29D68028CD7010AE4AE3790D9F2EBB",
      INIT_79 => X"577C9FBFDDF811283C4D5C69737B808383817C756C6051402D17FFE4C7A78560",
      INIT_7A => X"9B0F81F05DC72F94F757B51069C01465B4014B93D81B5B99D40D4478A9D8052F",
      INIT_7B => X"05C8884602BB7125D78633DD852ACD6E0BA740D76BFC8B18A22AAF32B230AC25",
      INIT_7C => X"91A3B3C0CAD2D7DADBD9D5CEC5B9AB9A8771593E2102E0BC956B3F11E0AD783F",
      INIT_7D => X"40A1FF5BB40B60B2014E99E1276AABE9255E95C9FB2A5782AAD0F313314D667D",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"66649B494A556AAB55A969249B3339CE1C1F00FFFFC03E0E1CE733326DB4B5AB",
      INIT_FILE => "NONE",
      INITP_0F => X"7FFE07878E7333324DA5AD4AAAAAA95AD2493266739C787C03FFFFC03E1E38C6"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAL(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAL(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAL(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAL(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAL(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAL(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAL(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAL(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAL(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAL(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAU(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAU(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAU(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAU(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAU(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAU(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAU(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAU(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAU(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAU(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinec_Look_Up_Table_out1_1(25),
      DOA(6) => u_cosinec_Look_Up_Table_out1_1(24),
      DOA(5) => u_cosinec_Look_Up_Table_out1_1(23),
      DOA(4) => u_cosinec_Look_Up_Table_out1_1(22),
      DOA(3) => u_cosinec_Look_Up_Table_out1_1(21),
      DOA(2) => u_cosinec_Look_Up_Table_out1_1(20),
      DOA(1) => u_cosinec_Look_Up_Table_out1_1(19),
      DOA(0) => u_cosinec_Look_Up_Table_out1_1(18),
      DOPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinec_Look_Up_Table_out1_1(26),
      DOB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00003_DOPB_0_UNCONNECTED
    );
  u_cosinec_Mrom_Look_Up_Table_out1_rom00002 : RAMB36_EXP
    generic map(
      INIT_7E => X"2DB95400BC8865514E5B78A6E43290FF7D0CAC5C1CECCDBEBFD1F32568BC1F94",
      INIT_7F => X"008820C880482109020B234C85CE279009932CD68F59331D17223C66A1EC47B2",
      INITP_00 => X"11697845D39842E85D066F1EC504E60BB5FAFDCE561ABFDA6036B61F0C92AAAA",
      INITP_01 => X"668433566BF17BF6755AD6B1AF8C738D8E0027150E2491C4292254770EEE51EC",
      INITP_02 => X"8EE2476D44EDB7FFEC55B636A94401B26BE5367CA053567F4B5799E055555578",
      INITP_03 => X"129FCA6753CB06C2615E4CBEB904E8249217BD179A2E88BBCA0D2D1E521DA1B4",
      INITP_04 => X"C7CE6685059A65057D4E53CA7ED9F26C0369300725AA52D92494AA92383CB6C7",
      INITP_05 => X"7FAE5E3D2497B6016A27912548B3DDA47875DDDC8A4BBC21308EDD08E2E93684",
      INITP_06 => X"9FCA980CD79850F3CBFFFEA0000B0C3D69A0B0A653057407CD94A7D60A507380",
      INITP_07 => X"88F0EAE083B4941C0701AF6DEAEAF1C51E92F0B14136A9C9F5BF94813E42E74A",
      INITP_08 => X"DFA815F272868291328DF9EBADBECA173EF9AE8E710BB5397445DE110F088888",
      INITP_09 => X"354C032DA63F866D55524933666DB4AAAD98FF8DAB700CADEF2B3C54735C6EFD",
      INITP_0A => X"42F6D1451829BE8264C838272659A05DACD7C9E5869E519B39B3CA8C6B3C551F",
      INITP_0B => X"82945223C44B4888970969709F7587BBA5DE10F785A1E9CBDD179239C491C5CF",
      INITP_0C => X"44028DA1A92F1E924BC55571A8E555589FF91C4FA3801C02EDC7941C4771283B",
      INITP_0D => X"C982E735AC98C1F02027C1F2835F26BEA273936088A726D9393939393807255F",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"E0A75F09A534B62D98F74C97D8103F66859DAEB9BEBEB9AFA2917D674F351B00",
      INIT_01 => X"BF56D02C6B8E947F4F039E1F87D60D2C342500C5740F960867B4ED152C31260B",
      INIT_02 => X"73CCF8F7C970EA3A5E592AD150A7D6DEBF790E7DC8EEF1D08C269DF4293E3308",
      INIT_03 => X"F602D061B7D1B054BEEFE6A42A7990711B8FCED9AF51BFFB04DC82F73C5035EB",
      INIT_04 => X"48F5566A33B1E4CD6CC2D095124938E245633DD22331FC84CBD095195D6126AD",
      INIT_05 => X"73B1931A45168DAB6FDAEEA90E1CD33541F95D6C2892A96EE205D75A8D71074E",
      INIT_06 => X"8A499C840215BF00D84951F22D02707A1F5F3CB6CD81D4C5558555C6D78BE0D8",
      INIT_07 => X"B3E093CB8ACE9AEDC82C198E8E182DCDFAB2F7C92A1895A13D69267453C4C860",
      INIT_08 => X"20ABAC220F734FA36FB473AB5F8D365BFD1BB7D16980162BC1D870892543E50A",
      INIT_09 => X"1AF02BCDD74821630E22A18ADE9EC96166D9B908C6F38F9C1A0A6B3E843D6A0B",
      INIT_0A => X"FD0A6D283BA56986FCCDF97F61A03A32883B4DBE8FBF5042954A61DCB9FAA0AB",
      INIT_0B => X"3D6DE5A4ACFD977BA922E6F753FCF337C9AADA5A294ABB7E93FBB5C325DBE647",
      INIT_0C => X"69A81ECDB6D733CA9BA8F176383875F1ACA6DF5914104DCD9095DF6C3E55B154",
      INIT_0D => X"2C63C34D00DDE5187702BA9EB1F160FECCCAF857E7A99EC620AF726A97FA9362",
      INIT_0E => X"516A9CE950D26F28FEF1012F7BE6701AE4CFDB0959CC611AF8F9206CDF77371E",
      INIT_0F => X"C2A4928A8D9CB7DF1457A80775F38120CF906349414C6C9FE845B943E39A6A51",
      INIT_10 => X"8E22B13BC245C543BE38B129A11A930E8A098A0E9622B349E5862EDD945219E9",
      INIT_11 => X"EB152C2F1EFBC68028BF46BD257EC90636586E78776A533207D3965104B156F5",
      INIT_12 => X"35DB5DBDFB1611EBA43DB7134F6E6F531BC756CB25658C988D692DD96FEE58AC",
      INIT_13 => X"F6FACB6BD9172402B02F7FA2975FFA69ADC5B3761080C8E7DEAE57DA366D7F6C",
      INIT_14 => X"E12427E869ABAD70F43B44109FF30AE789F01E13CE529DB18E35A6E1E7B856BF",
      INIT_15 => X"DA3E511589AE850F4A39DB313CFB709B7B136269279FCFBA5EBCD6AB3C89945B",
      INIT_16 => X"F95B5E024830BBE9BB304B0A6F792A8282297870125D52F23D33D52420C92126",
      INIT_17 => X"86C393F5E9728D3D825CCCD26EA26DD0CB5F8D54B6B34B7E4EBAC36AAF931537",
      INIT_18 => X"02F66D68E7EA7280132DCEF6A6DE9FE8BC19017473FD14B7E8A7F4CF3A35BFDA",
      INIT_19 => X"25A9A10EF149175C184CF81CB9D0606BF1F26E67DDCF3F2E9A86F1DC4834A190",
      INIT_1A => X"E3CE1FD6F47965B9759B292285528B2F3FBCA6FDC2F698AA2B1D7F53984F7815",
      INIT_1B => X"6C9414EA19A080B94C398124227C3347B988B5422D7824309D6B9C2F257E3B5D",
      INIT_1C => X"316AEBB5C825CCBFFC85597BE9A5AF07AEA4EA80669E270230B185AC28F91F9B",
      INIT_1D => X"E3FD52E1AAAFF06C261C50C373629100AF9ECF41F5EC26A4656AB5441A359740",
      INIT_1E => X"77433A5DAC29D2A9AFE346D99B8EB2088F483453A62CE8D8FE59EBB3B3EA5A02",
      INIT_1F => X"2A73DA5F01C2A2A1C0FF5FE083472F3966B72DC7866C77A8018129F9F21460D6",
      INIT_20 => X"7E11B26324F4D6C8CCE1094492F46AF5944915F6EEFE2565BD2EB95D1CF6EBFC",
      INIT_21 => X"43E78C32D9822EDC8D42FCB97C4513E7C3A58F827D818EA5C7F32B6FBE1A83FA",
      INIT_22 => X"95107EDF337AB6E70D2839413F352207E6BD8E581DDD984F02B15E08B056FB9F",
      INIT_23 => X"DCF2EDCC913BCB42A0E61328270EDF9A40D04CB4084977929B937A5016CC730B",
      INIT_24 => X"D54790AFA5731997EF202B10D06BE23464705920C64AADF01316FABF66EF5BAA",
      INIT_25 => X"8F1B6F8D73239EE3F3CE76EA2B3914BE367D947A31B9113B3706A81C6582733A",
      INIT_26 => X"6ECFEBC255A3AE75FA3D3DFC7AB8B572F13031F378C0CC9B2E85A2842C9ACFCC",
      INIT_27 => X"2E1DBA03FBA1F5F8AB0E21E55A8159E52314B91321E45C8B700B5E692BA6DAC7",
      INIT_28 => X"E417EA5D7023776D053E1B9ABD84F000B51011B907FD9BE1CF67A893286954EB",
      INIT_29 => X"022DE938198E953161257F6EF30EC10AEB6476206442B9CC79C2A7284500594F",
      INIT_2A => X"572A805BBBA10DFF7878000FA7C873A765AE81E1CB4346D7F6A2DDA6FFE75F68",
      INIT_2B => X"143AD8ED797EFBF1614AAE8CE6BA0BD822E92DF031F12FEE2DEC2CEE31F63E09",
      INIT_2C => X"C9EE7D75D8A6DF849512FD551A4EF0028373D4A6E89CC35B66E4D63C16662A64",
      INIT_2D => X"6E385EE1C2009C97F1AAC33C1650ECEA4A0D33BCA9FAB0CC4C3380334ED1BB0E",
      INIT_2E => X"5D70D18385D87B70B7503C7B0EF42EBEA2DC6C528F230F53EFE331D9DB37EE00",
      INIT_2F => X"5C579516DAE12DBD92AC0CB29FD24D101A6D09EF1E975B69C3695B9A25FE259A",
      INIT_30 => X"991AD1BEE13BCC9595CF40ECD0EF48DCACB6FD81413E79F2A99FD54AFFF52BA3",
      INIT_31 => X"B050190C286EDF7A4133529D14B98C8CBB19A6634F6CBA39EACDE22AA553364D",
      INIT_32 => X"A9FF71FFAB745A5F83C527A94B0DF0F51B64CF5D0EE3DCFA3CA431E5BFC0E838",
      INIT_33 => X"FF9D4A07D5B3A3A5B8DE1763C236BE5B0DD4B1A5B0D10A5BC547E297654E516F",
      INIT_34 => X"9D11890483078F1DB049E98F3DF2AF744219FAE4D9D8E3F91A4882CA1F81F271",
      INIT_35 => X"E4BA874B07BB680EAD45D865ED70EF6AE155C634A10B75DD45AD147DE651BE2C",
      INIT_36 => X"A86812A72895EE34678896937E5822DB841EA92593F3458AC2EE0E222A281B04",
      INIT_37 => X"3966715B25CF59C40F3C4B3C0FC65FDD3E83AEBDB38E4FF786FC5AA1D0E8E9D4",
      INIT_38 => X"5E786423B61D59684D0898FE3B4F3AFD980B577C7B530694FC40605B34E97BEB",
      INIT_39 => X"5ADD263710B0194B470B9AF31706C04698B7A25BE236594B0C9CFC2C2DFFA217",
      INIT_3A => X"EF52714BE23545129CE4EBB034777A3DC0050AD15AA5B283176E8A6A0F79A99E",
      INIT_3B => X"5C147D955ED803DF6EAEA248A2AF70E611F186D1D38BFA20FE94E3EAAA245846",
      INIT_3C => X"63E002C93546FD595D075851F23B2CC70BF88FD1BE559987226A5E004F4DF852",
      INIT_3D => X"48F73E1F9AAF5EA88D0D2AE23729B9E5B01921C70DF3789F65CDD782D0C05389",
      INIT_3E => X"D51CF15446C7D776A665B697090EA4CC87D6B72D36D407CF2D20A9C980CEB432",
      INIT_3F => X"589C62AB78C99DF7D53821908400028C9D36580235F238086247B8B33B4EEE1B",
      INIT_40 => X"AA4960EEF67670E3D03719754DA170BC85CA8DCD8CC884BE78B16BA5609B5897",
      INIT_41 => X"2D814373101B957DD59CD37A9119137D5AA96A9E4560EEF16853B58BD89AD383",
      INIT_42 => X"CC2DF118A28FE095AF2E115A091E997BC4758D0EF7480327B5AD10DD16B9C945",
      INIT_43 => X"03C3DB4B1436B186B53E2160F9EF40EDF75E2243C3A0DC7771CB849E18F32FCD",
      INIT_44 => X"DA4600085E02F639CBADDF62365BD199B421E0F3591320833A46A75E6BCF899A",
      INIT_45 => X"EB4CF1D906772D2767EDB8CA22C1A8D64C0A105FF8DA057B3B469C3D2A63E9BB",
      INIT_46 => X"61FCD1DF27A9665D90FFA98FB212AF89A1F78B5E70C15223348518EC0158F1CC",
      INIT_47 => X"FD1155C86C40447AE079433F6ED0652D2959BD56242760CF745062AB2CE5D6FF",
      INIT_48 => X"12DBC9DD187901B08785ACFB7213DCD0ED34A6430BFF1E69E08455547FD96118",
      INIT_49 => X"8B3F0EFA03286BCB49E59F787188BF168D25DDB7B2CF0E6FF29963506196F06E",
      INIT_4A => X"EDBC9F949DB9E82C83F07108B4764E3C415D90DA3DB74BF6BB9991A3CF1677F3",
      INIT_4B => X"536C8EBAEF2F79CE2D980F911FBA6116D7A6836F687188AFE52B82E960E9832F",
      INIT_4C => X"76008B15A02CB948D86AFF9630CE6E13BB681AD08C4D13E0B38D6E56453C3B43",
      INIT_4D => X"ACCADFECEFEBDFCBB18F663701C6853FF4A44FF69A39D66F05992BBB49D661EC",
      INIT_4E => X"E7B77522BD47C12A83CC052F4A56534224F7BD7622C255DC57C72C86D51A5485",
      INIT_4F => X"B954D53B87B9D2D2B9873CDA60CE25658EA19D835410B647C42D81C2EF091105",
      INIT_50 => X"56D0275B6C5B28D35DC60D343A21E78E157DC7F1FEECBD70067FDB1B3F473304",
      INIT_51 => X"93FA37482DE97AE01D301ADA72E128463D0CB4358FC2D0B779158BDD0B14F8B9",
      INIT_52 => X"E847726A2FC1204D4810A70D414518BA2C6F82651A9FF61F19E686F73C5540FF",
      INIT_53 => X"73CEEED17AE81B13D155A0B088268CB9AE6BF03E5534DD4F8B9161FC61928D55",
      INIT_54 => X"F74E6130BD060DD15494924FCB0600BA336C66209BD7D49313565A21ABF808DC",
      INIT_55 => X"DF2B2CE24D6D43CE1007B61B370A95D7D184EF13EF85D4DDA01D5446F35A7E5C",
      INIT_56 => X"3E7559EA2815AFF7EE93E8EB9E0113D5486B3FC4FBE27CC8C575D8EEB7336347",
      INIT_57 => X"D1E298F4F79FEEE481C5B1447F62EE22FF85B48D103D1495C1981A4821A6D7B4",
      INIT_58 => X"00D5485A0A5A49D706D44251005041D408DE56702C8B8D327B67F62A027FA066",
      INIT_59 => X"DD5B701D613DB2BF64A27AEAF599D6AE212ED618F7708637846EF418D83530C9",
      INIT_5A => X"2B31C7EEA6EFC93432C1E296DCB52121B3D994E2C43B47E71DE8493FCBEEA7F7",
      INIT_5B => X"56BEB02C32C2DC82B26DB486E5CF4548D7F39CD396E8C73531BBD47CB379CFB5",
      INIT_5C => X"7F1D3FE40DB9EA9ED794D69DEABB12EF523BABA11E22ADC05A7C265813562378",
      INIT_5D => X"721637D5EF889D3142D2E06C77010B939B232BB3BB434DD7E36F7E0E20B4CA63",
      INIT_5E => X"B0230C6C4391569348741936CBD96060D9CB381E7E58AC7CC68BCB87BE71A04B",
      INIT_5F => X"6A70E5CC23EB25D0ED7B7CEED42BF633E4079FAA291C835FAF74AF5E831D2DB4",
      INIT_60 => X"86DC9CC85E5FCCA5E999B53E3394639E475DE0D231FF3AE4FD857CE2B7FCB1D6",
      INIT_61 => X"9DFCC0E9776BC483A934267F3E64F1E6420531C4BF23F025C3C93A1356031A9B",
      INIT_62 => X"FD18926CA53F38924D68E4C1009FA003C8EF7863B16175EBC502A3A810DD0EA3",
      INIT_63 => X"AA2E0C44D6C30CAFAD06BBCC380025A583BC5347974551BA81A6290A4AE8E542",
      INIT_64 => X"60F4DD1BAE97D66A55952C195DF7E931D1C817BEBC13C1C828E0F15B1E3BB181",
      INIT_65 => X"91D76D538910E8118A5570DE9CAD10C4CB24CFCE1FC3BA04A294D9725FA13721",
      INIT_66 => X"68FCDA057B3C4AA4493B7A05DC0173313E973F347708E715915C76DF979EF59B",
      INIT_67 => X"C941FF0450E3BDDF48F9F232BB8CA507B2A5E166354DAE594E8D16E9076F221F",
      INIT_68 => X"523E6CDC8F85BD38F7F83DC591A1F48C6887EC9583B52DE9EB33BF92AA09AD98",
      INIT_69 => X"5D476FD67A5E7FDF7E5C79D5714C66C15B354FA9441F3B9835143495371B41A9",
      INIT_6A => X"FC6A11F20E64F4BFC40580372855BE62415DB54818246DF2B4B3EF671E1142B1",
      INIT_6B => X"017015F0024AC87E6A8DE778404078E78E6C83D259181041AA4C273B880FCFC9",
      INIT_6C => X"F6E0FC4ACB7F657FCC4BFFE5FF4DCE846D8BDC621D0C308816D8D0FD5FF7C5C8",
      INIT_6D => X"27FE03389C2FF1E30455D6866778B92ACB9DA0D438CD948BB40E9A574667BA3F",
      INIT_6E => X"9ACB27AF63434F87EB7C3922387BEA8750476BBC3AE6C0C8FD60F2B19FBB067F",
      INIT_6F => X"14062164D0642108174FB13CF0CED60762E7966F73A0F87B28000230880CBA94",
      INIT_70 => X"1B2F69C84DF8C9BFDC1F8817CDA9ACD6279E3C02EE023DA02ADBB5B6DF30A94B",
      INIT_71 => X"F283370E082564C84EF8C5B6CA025EDD8149344479D14FF0B7A2B2E640BF632D",
      INIT_72 => X"9CFF8326EBCFD4FA40A72FD8A28D99C6158516C99E94ACE642C06023070E3884",
      INIT_73 => X"DD6103C3A19DB7F046BB4F01D1C0CEFA46B039E2A99096BB0064E88C4F333659",
      INIT_74 => X"3826305697F46E03B4816B7193D12CA337E8B59FA6CA0B68E37C3104F4022D76",
      INIT_75 => X"F38E4311FAFC184E9E088C2BE3B6A3ABCD0A62D46108CBA8A1B4E32D9212AE65",
      INIT_76 => X"139835EAB69B98ADDA1F7CF28027E6BEAEB7D91366D257F6AD7D666985BA0971",
      INIT_77 => X"6106C2947D7C91BDFF58C74DE99D6748404F75B20671F48D3E06E6DDEC1250A6",
      INIT_78 => X"655C6889BE0968DD6605B8815F525B79ACF553C650EEA36D4D434E70A7F458D1",
      INIT_79 => X"6CDF6600AE70452E2B3B5F98E444B840DC8C502916172C5593E64DC858FCB583",
      INIT_7A => X"8397BDF642A0109429D28E5C3D3037507DBC0F74EC7817C88D6651506287C00C",
      INIT_7B => X"7A4D3229314B76B30263D65BF1995320FEEEF0042B63AE0A79FA8E33EBB69281",
      INIT_7C => X"E5904B18F6E5E5F6184B8FE44BC24BE5904D1AF9E9EBFE22589FF761DD6A08B8",
      INIT_7D => X"18AD5309CFA68E868EA8D10C56B21E9B28C6753505E6D7DAED11468BE249C14B",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"F35668F40610D065C0A9EF2A64301A3B7943F97316AC06B366B4653E6B56BBE0",
      INIT_FILE => "NONE",
      INITP_0F => X"5330066543345E7ABCD01E1FC3C0787D33D687BCC019A2CD166033019EF3019A"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAL(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAL(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAL(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAL(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAL(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAL(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAL(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAL(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAL(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAL(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAU(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAU(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAU(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAU(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAU(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAU(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAU(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAU(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAU(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAU(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinec_Look_Up_Table_out1_1(16),
      DOA(6) => u_cosinec_Look_Up_Table_out1_1(15),
      DOA(5) => u_cosinec_Look_Up_Table_out1_1(14),
      DOA(4) => u_cosinec_Look_Up_Table_out1_1(13),
      DOA(3) => u_cosinec_Look_Up_Table_out1_1(12),
      DOA(2) => u_cosinec_Look_Up_Table_out1_1(11),
      DOA(1) => u_cosinec_Look_Up_Table_out1_1(10),
      DOA(0) => u_cosinec_Look_Up_Table_out1_1(9),
      DOPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinec_Look_Up_Table_out1_1(17),
      DOB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00002_DOPB_0_UNCONNECTED
    );
  u_cosinec_Mrom_Look_Up_Table_out1_rom00001 : RAMB36_EXP
    generic map(
      INIT_7E => X"947DBF5E5DC089BD5F73FCFF80830B1EC0F6C32D38EA48551997D6DBAB4CC418",
      INIT_7F => X"00134BAA2ED9ABA4C50F8321EAE00356D98E7693E7743C408307CFDD32D3C201",
      INITP_00 => X"77DF31C697BB60E82E52D9A5D8CAC1C79D9A63977A985C297A7FCDB6827FF804",
      INITP_01 => X"420EE5442383FB74E01704E1B69A3343C06CAB8236DB742EB25BA380DC516194",
      INITP_02 => X"4BE8597B1F47307DAEB4EA5D588A6BC52A2154EDF46B3D1C4E7F703890DA1F74",
      INITP_03 => X"6FF4D95F8B0E14144D6E5E578E2C0B9EDC072C7E70A008A2338236F302F17598",
      INITP_04 => X"51A2626DF5B91C7EEC62DBD2C1D5321CD79160FF06011841ECD963E6B47ECA1F",
      INITP_05 => X"65F6E1ECBBF2FC701377DE9ADFCE6CF84B572366BC1C2B573B4DDA8C775CECB8",
      INITP_06 => X"98CA50609FA4F08F1E7E152DC05054E586C87703936280A26DCDEF07C0AF60C8",
      INITP_07 => X"924BD8D63949AF3E305D1AD0617275BB514331CE5040825DA770B61B9DBF7693",
      INITP_08 => X"52983F9FC198364159AC33FC047B2239122997FE67B3A7D4654D0057D41B5547",
      INITP_09 => X"C63419BDEC037BE2EF0A34E3C85AD3C62ECAEACA52A015F9B437B885174AF8EE",
      INITP_0A => X"F74439E1C959F6FFF1408F05173AFABA59D7F00A7F6896DB49114433CFBA55F0",
      INITP_0B => X"A45540C6B74C4200CA9DC5437477D214E2706A06017ECD0AE4D314E709060F39",
      INITP_0C => X"03DF339126C943E00E2D2199DD55EB088C456C160BF705E983664C5FE6252BCC",
      INITP_0D => X"C67DF6233F9A8E5422D0E55F9A5AB56C121C461E90ACD4146BF21ECEFB5A45BA",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      INIT_00 => X"E2B97A1C98E5FDD76BB3A53A6B2F8054A56A9C33277108E50152D37A401E0B00",
      INIT_01 => X"27C24099C5BD79F01CF4718A3772326F2243C9AEE9724252980DAA673B200DFB",
      INIT_02 => X"D7D6B56AF03D490D819C58AB8FFBE74B215EFDF53DCFA2AFED54DE8237F8BA77",
      INIT_03 => X"6F169CF92518C93249066255D7DF6562CEA0D1582E4BA739F9E1E704306395BE",
      INIT_04 => X"A2B1A36F0F7AA78E286B50CFDF7893262A97648AFFBDBBF156E490542803DDAE",
      INIT_05 => X"24AE2683BDCBA6449DA960B9AB2F3CC9CF45225FF3D6FF6704CFBFCDEF1E5180",
      INIT_06 => X"6AB4FD3D6A7D6B2EBC0D17D3383DDA05B8E88DA017E90F8033203E85EC6BFA90",
      INIT_07 => X"79D03FBF46CA44AAF3160BC9467B5DE509C104C806B5CB400B23801AE6DDF628",
      INIT_08 => X"A539090C3885E85ACF41A4F11D21F187D7DA86D2B5261B8D71BE6D73C8623943",
      INIT_09 => X"5C1A42CAA9D544EDC7C7E516528FC3E4EBCC7EF93221BBF8CE34208966AE5657",
      INIT_0A => X"E34F5E073FFD37E2F6672C3B8A10C2968480827F6D43F880D4E8B32B47FE4412",
      INIT_0B => X"1B2821F8A61F5848E421F6583D9A65951EF6146DF7A774533B20FABE61DA1F25",
      INIT_0C => X"3D2C5ABD4AF5B47C43FDA02175916BF82E016856C3A2EA9089CB4BFFDCD8E802",
      INIT_0D => X"9BD0A81917968CEDAEC321BE8D8396BAE3081C14E686E905CD3739C6D5594898",
      INIT_0E => X"5B382E31362F11D163BACB8BEDE5696BE1BFFA84545D94EC5CD650BD13474B16",
      INIT_0F => X"2CEF5147C3B91EE3FE6101D0C3CDE2F6FCE8AE4298A357A98BF2D320CDD01BA2",
      INIT_10 => X"00996B6987B6EB183026ED79BCA9334EED0383608EFFA87B6B6D7270581FB815",
      INIT_11 => X"BFAC802EA7DFC752721A3BC9B5F3742B0C07101A16F8B3387B6E042FE313B0AE",
      INIT_12 => X"F61EF1605CD8C514B8A1C20C72E456B7FC14F38ACBA712FD5A1A319029EFD3C8",
      INIT_13 => X"851326AD9ADE6A2E1C2438494724D13F5F227957AB677DDD7A442C25200DDF87",
      INIT_14 => X"4B873951BE715A698EBADDE7C871D3DC7FAB5060CB817391CC145B91A68C328A",
      INIT_15 => X"C9F6A2BC35FBFE2E79CF205A6F4CE321F8562C68FBD5E51B67B8FF2C2EF57294",
      INIT_16 => X"CAFBD0371F75292964C844C63E9BCABA5C9C6BB66E81DD733004DEAE61E8322D",
      INIT_17 => X"FDF8D583EE05B5EB97A5039F67483211D367BBBC59801E237C17E3CEC6BA984E",
      INIT_18 => X"95A7F772049A2186B59C2744DFE543E6BCB2B4B0934AC2E9ADF9BDE45D15F9F8",
      INIT_19 => X"DCBA4E8449882C2256B4279CFF3B3DF1432072282D6DD550CD3678803A9378D4",
      INIT_1A => X"C9665275BD1362959753B5A713E70B6DF6922DB10A23E945247017021E5696CA",
      INIT_1B => X"8AF96DCF0906AFEDACD5510CEFE4D5AD56B9C25B6DE4A9A7C9F9212D0698CC8E",
      INIT_1C => X"145E84700939E9016B0FD6AA731B8AAA64A14A4987EE66D9315734B2BB391436",
      INIT_1D => X"A0A37C124E1755F0CFDBFB1718E5668326349839FFD39D45B3D187BC5A4A72BE",
      INIT_1E => X"2F7AB7CDA31F29A67E97D8286E9076072AC5C00273F87AE011F57270D78E7D8B",
      INIT_1F => X"05B2928B835E02553D9F606698DB152B03849417F61459ABF00EEB6E7DFED8F1",
      INIT_20 => X"19ADDA8592E462EE6EC5D98DC76B5D83C1FC18FB89A83B2956A7014A673CAFA6",
      INIT_21 => X"8ACE39AC0A38188D7AC34BF5A53EA3B96282FCB590713BD21AF74D00F30C2D3A",
      INIT_22 => X"04E6A1172BBDB1E742A3EE03C517DAF03DA1013D39D7F9825554626236C1E688",
      INIT_23 => X"2791B268961BD8AE7E278C8C09E3FC346C8663E3E85306E1C69734805BA7471A",
      INIT_24 => X"E09C1427B49BBAF22127E436FE1B6CD22C5A3BB098D442C439817D0C0F66F192",
      INIT_25 => X"C757D41B0A7F5974B0EA00D13A1A50B9349FDAC134123988DD1715B6D95C1F01",
      INIT_26 => X"68E6AE9A8956DEFE92778AA8AD76E0C80C87189CEFEE78699FF74E8372F9F646",
      INIT_27 => X"94905ED9DD45EBAC61E718D1EC46B921593EAB7C8DB8DBD177A73E191308D657",
      INIT_28 => X"9FFBE12AB04DD9302AA171717D6E1F692733679DB17BD8A0AFDF0B0EC101A78F",
      INIT_29 => X"9F71B23BE586F812AEA3C9FA0EDD400F245680791A3DBA6B28CA2C258F441CF2",
      INIT_2A => X"A510014FCF5AC5E899AE0064B3C2697FDC56C500DE38E4BA9142A38DD759EC66",
      INIT_2B => X"E2FADF6766B11E81B182CA5E14C13B57EBCCD1CF9C0FFC3A9F013614722606E9",
      INIT_2C => X"D87D6A706418621301FEDF779A1CD28E266D385AA9F81CE934D19554E418C6C2",
      INIT_2D => X"7132E65E6EE69858F644163D8BD4E89CC028A70E31E3F53C89B084D87F4C12A5",
      INIT_2E => X"1C12DB48294F88A77BD5865D2CC3F48E6344026D5790EB3848EDF93B87AE80D1",
      INIT_2F => X"D98923744C78C80A0DA091B0CCB335214673782345AD2B8DA33E2C3E440D6929",
      INIT_30 => X"4380F164A582C742BF0CF549D464C5C635DD8E1540DBB69E61CCAFD7112DF943",
      INIT_31 => X"8F54D0D01D84CFC93FFAC873C78F98AC98272660A2B66B8BE23E6A3365CD366F",
      INIT_32 => X"80D6A0A5B089FBCFCEC274AF3CE675B46D6A7559DFD2FD2921AF9FBBCDA100B7",
      INIT_33 => X"58377CF059802C24321BAAA4D3FEED693A29FD7E76AEECFBA2ABDF05E85005D2",
      INIT_34 => X"C0EBAAC3FD1DE9269C0E4506173E42E9F9397064DB9D701B6515F2C24E5BB219",
      INIT_35 => X"A18A711947BF449B87CE327865BE45C1F6A79B955AB05B21C60FC1A378061465",
      INIT_36 => X"F7A3F1A47E40AE89938F3E64C31D35CEAA8C366DF289F4F755D22F329D33B9F2",
      INIT_37 => X"A387EF9C4EC5C1034A57EBC6A95387048BDEBDE9232DC7B2B083EBAA8234822D",
      INIT_38 => X"250B9683917D07ECEBC230F3CA73AE39D33A2E6FBACF6E5544FB38BC46966A84",
      INIT_39 => X"57412EDA0260B2B423BA3655D26ADAE0379CCE88898C50920F85B15021E14D25",
      INIT_3A => X"1F28D2D7F1DA4D04BA280A1A13AEA8BBA218D89C212158815796F93D1C529BB4",
      INIT_3B => X"0E4D0C02E876646A41A244E131ECCC89DD7F29957B959B48547970F4BD8608FD",
      INIT_3C => X"016D79DB48771EF3AC01A755C1A3B0A02A04E58499DB01C1D4F1D027AF1F2F97",
      INIT_3D => X"AE025864DA6DD3BFE5FAB2C2DEBA0C87E1CF05391F6CD713D6D6C760565F307F",
      INIT_3E => X"2CCA0FAE58BF968D58A830A2B10E6D81FB8EEECDDED4623B139C8B9265B73CA8",
      INIT_3F => X"7348AF56EE26AF377009B21BF5F1BE0D8EF2EA275931609888E3599C5D4E1F84",
      INIT_40 => X"CA3560F7A92415290F7508766F9FB5604D2BA9763FB5845DEEE6F5C9117DBD7F",
      INIT_41 => X"34E7CE94E56CD4CAF80AAD8C53AE49D0F054AA9CD90CE2082AF5173B10427E72",
      INIT_42 => X"C8B188F8A84270DB2C0D2724AE6E0F3A99D79D966BC856C1B2D5D3580FA2BD0A",
      INIT_43 => X"09345105F8D036CF443A5B4CB64092532CC3C2CF93B6E0B9EB1CF621460D1F26",
      INIT_44 => X"28A96602246F8713B718DAA41BE2A1FC9A1E3075922DED7873845284BEA9EA28",
      INIT_45 => X"461CC2D802E21A4E1F30249F42B18F8025231EB79457A41F6B2D09A19C9C453D",
      INIT_46 => X"A4A14B4122912B926648D7B582DE6BC99A7D1502E66116A5B0D9C10A56467D9C",
      INIT_47 => X"C777FBF1F6A8A58BF889DD93489A29937670222924B37406081BDCECEA752DB2",
      INIT_48 => X"9626FDB6ED3D4297D79F8A343A36C5830DFEF48A5D092C62487A9638FF866C4D",
      INIT_49 => X"678CB882855997D9B7CBAEFB493454449DF9F3232593061A688B1EBCFE81DEB2",
      INIT_4A => X"07E7DA7651022041FDEA9EB2BD55128B570F4A9FA6F72AD695FDA82C2427CDB0",
      INIT_4B => X"ABC64ED5F1353687BE6F2E902A9057155EC7E6509958228D2D9A672D7FF524A3",
      INIT_4C => X"E2FA26F801D2FF17AF57A1216707939DB8766A284149D372B93B8C3FE81A6968",
      INIT_4D => X"75768329F88050F60407902F72EB29BC3421149C4BB15EE3D0B729B5EE64A84D",
      INIT_4E => X"3723617D048285984A28BD98465450C7475D9884B0AB0142FBBA0F87B21D57F0",
      INIT_4F => X"D1A9699CCB8149AC356EE31EA910DD9CD71AF0E48154E8C77F9BA62DBCDF2110",
      INIT_50 => X"7D29A57A2E4A55D6575E7421ED610561FF661FB3AC91ED472A1EAD60C25AB458",
      INIT_51 => X"B2EF370EFA7E2269D9F84B57A3B4103DC122E694B1C453E60330F4D65E11781A",
      INIT_52 => X"CB16F8F2873A8D031F645473434805FEB5AF6F784F7774CAFD910BEFC10642F9",
      INIT_53 => X"9C1B0FF957AA722F628927BBC5C741B39F85E74521FC57B49378E2555159EF94",
      INIT_54 => X"FA6980BC9B9934EA389C939C34D8084203C9146231FF4C975E1F5B903EE40013",
      INIT_55 => X"38D6A319B4ED3F261C9C212728A00BE4A6CDD53A770A6C1C9553D3910ABB20B6",
      INIT_56 => X"981399A2A41A793CD9C985854335D69E058699B75AFA121B8EE59A2705AF9F4E",
      INIT_57 => X"AC0FAEFE7485A850F50B086391083EA9C0F9CBAB11734807271E6470BAB7E1AF",
      INIT_58 => X"AD4DAF4787E1C8AF0848E045E83EBAD0F2962D2D0935254E2319A53A4E55C30F",
      INIT_59 => X"C42D364FE770591109B27CD73302B4BA84842BE930721FA9821BE755DAE6EC5D",
      INIT_5A => X"4327E0DA844A9AE08B08C52EB3C1C62F6CEB18643D114E64C2D50EDBACEF158C",
      INIT_5B => X"D4FB83D65E88BC65EFC34EF9305FEF4DE4206C33E2E4A592169D9467835446C7",
      INIT_5C => X"9BD04A71AD6502EA863F7BA4225CBCAB90D4E11FF7D31A38959AB144BC8202A5",
      INIT_5D => X"4648CC38F059D8D2ACCC9773C4F15F74952A984597F4C46C53E079866D956545",
      INIT_5E => X"13851016F81ADCA1CCBFDD882412B673ADC51F2029A0E6617482F0227B613762",
      INIT_5F => X"CA248751E299D5F65C6674E61C7552141AC5758B676AF66A289207EA9B7DF157",
      INIT_60 => X"A523F473FCEEA379CCF95E57417A5F4DA2BBF6B0491C89EEA81697884937B319",
      INIT_61 => X"2AC04C28AD361BB7647C5854C81188876A8A44F2EE95404C13F24363AD7C2D1C",
      INIT_62 => X"FF47840E3B62DAF9178BADD3558BCC70CF401CBB75A19AB64EBB577879B27D31",
      INIT_63 => X"A2D3537794FC04004426F80FC16246C22CD81C4CBFC9BFF9CA898C29B587F556",
      INIT_64 => X"2500E11BFCD8FEC0705FDE3FD4EFE1FD94F97D753004413A43AFCFF87CAFE46F",
      INIT_65 => X"C89173BCBBBD1105E909B63DED16070E7B9DC33E5B6CC0A66F6AE839AD944000",
      INIT_66 => X"9603F9C2AAFC030C614E1F209DE139F156B3568B9EDC920D9B8720B38CFA4ACA",
      INIT_67 => X"E9199EBFC6FAA40C7B3B93CD320AA03C27AC14A8B37D527B42F1D33359922866",
      INIT_68 => X"E6533FEEA5AB44B6483EDF713A80899C00FAD2CE364F61B48E37F612D48265C5",
      INIT_69 => X"E55CD89BE70028A2B09695F3F1D2DC507286D09314965EB0CF018AAFB3DC6FB1",
      INIT_6A => X"D163DF849148E6ACDAB06E54A2987881F4121C52F6488AFDE37C0BD10F08FD31",
      INIT_6B => X"746E96285F7AB44A7A809A04FDC08DA03791E980925E221D8CAEC308BC1F6EEA",
      INIT_6C => X"B5994C07057EADCB13BE07275ADAE1A96E6BD9F5FA21A8C8BEC519F69637146A",
      INIT_6D => X"CE458BD7605D048D2D1D94C8F248035A84BA3328D0641C31DB52CF8CC0A67567",
      INIT_6E => X"6C3E40A5A1672B227E763B0404707C5D48710F5578AF2F2CDC762E3BD22977F1",
      INIT_6F => X"BFCFCDEB5947E769FED92920F1CBE164877B729E315E574F77032511F80F8795",
      INIT_70 => X"88C61198870D5794F19CC49844F9E5361BC35D1824AFEA02298D5FCE0A43AA6E",
      INIT_71 => X"066C5E079127F424E054AC13B3BA52A7E537CBCB64C313823B6B40E689577E2A",
      INIT_72 => X"E66F62E7274874D187C0A25707DAFA8EBFB79F9EE08DCECCB3AADC7297753502",
      INIT_73 => X"16B600192448A869B1A56A25FC14939F5DF3884044B8C38C39F1DA1BDC4378A1",
      INIT_74 => X"9234207659EA4B9D04A1960613DF8D401B40D2F5CC7921E7ED594DED5EC341FB",
      INIT_75 => X"1E9C639146A0BFC0C2E64A0D4F30CE4AC3592C5D0B565F472D33781F4813A217",
      INIT_76 => X"F410D762CF39BB7178ECE88AEC2D68BA3F1559279DD8F4114ABE8ACDA32C84CB",
      INIT_77 => X"62C593E6D57AED47A013B9A9FED23D59410DD8BCD236004D35D445A1058A4D67",
      INIT_78 => X"548647ACCAB88A563337770A06829452D32F7CD043EDE33F1681987125CC7E52",
      INIT_79 => X"D942BD5C3354D1BD2C30DB4378909EB4E74AF1F15C48C8F1D8902EC7703D459A",
      INIT_7A => X"9170472418318014FD4A0D5532B5EEEDC4833AFAD6DC20B2A305E9618055F570",
      INIT_7B => X"107D281D681735D0F3AD0A17E176E3357BC1158520F30D7A4B8E50A08E277C9A",
      INIT_7C => X"2E15E29D5107C79D91AEFD895C7FFEE237065B40C1E7BF53AFDFECE4D2C1BED4",
      INIT_7D => X"4F6F7E8181818BA3D11B8820EAEC2EB78FBE4A3D9C72C59E05029EE1D47FEC24",
      WRITE_MODE_A => "WRITE_FIRST",
      READ_WIDTH_A => 9,
      WRITE_WIDTH_A => 9,
      DOA_REG => 0,
      DOB_REG => 0,
      READ_WIDTH_B => 0,
      WRITE_WIDTH_B => 0,
      WRITE_MODE_B => "WRITE_FIRST",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      INIT_B => X"000000000",
      SIM_COLLISION_CHECK => "ALL",
      INIT_A => X"000000000",
      INITP_0E => X"700BC5FE4C3EDE24102FC5456CC181AA3EC529F856F937ECF201351EFD1F284E",
      INIT_FILE => "NONE",
      INITP_0F => X"0D33AF99BDE2C09ACCAAE2D63C14B933E3E631DB32C5498558606186EABC15AD"
    )
    port map (
      ENAU => NlwRenamedSignal_ce_out,
      ENAL => NlwRenamedSignal_ce_out,
      ENBU => N0,
      ENBL => N0,
      SSRAU => N0,
      SSRAL => N0,
      SSRBU => N0,
      SSRBL => N0,
      CLKAU => clk,
      CLKAL => clk,
      CLKBU => N0,
      CLKBL => N0,
      REGCLKAU => clk,
      REGCLKAL => clk,
      REGCLKBU => N0,
      REGCLKBL => N0,
      REGCEAU => N0,
      REGCEAL => N0,
      REGCEBU => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_REGCEBU_UNCONNECTED,
      REGCEBL => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_REGCEBL_UNCONNECTED,
      CASCADEINLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATA_UNCONNECTED,
      CASCADEINLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEINLATB_UNCONNECTED,
      CASCADEINREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGA_UNCONNECTED,
      CASCADEINREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEINREGB_UNCONNECTED,
      CASCADEOUTLATA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATA_UNCONNECTED,
      CASCADEOUTLATB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTLATB_UNCONNECTED,
      CASCADEOUTREGA => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGA_UNCONNECTED,
      CASCADEOUTREGB => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_CASCADEOUTREGB_UNCONNECTED,
      DIA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_31_UNCONNECTED,
      DIA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_30_UNCONNECTED,
      DIA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_29_UNCONNECTED,
      DIA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_28_UNCONNECTED,
      DIA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_27_UNCONNECTED,
      DIA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_26_UNCONNECTED,
      DIA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_25_UNCONNECTED,
      DIA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_24_UNCONNECTED,
      DIA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_23_UNCONNECTED,
      DIA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_22_UNCONNECTED,
      DIA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_21_UNCONNECTED,
      DIA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_20_UNCONNECTED,
      DIA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_19_UNCONNECTED,
      DIA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_18_UNCONNECTED,
      DIA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_17_UNCONNECTED,
      DIA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_16_UNCONNECTED,
      DIA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_15_UNCONNECTED,
      DIA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_14_UNCONNECTED,
      DIA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_13_UNCONNECTED,
      DIA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_12_UNCONNECTED,
      DIA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_11_UNCONNECTED,
      DIA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_10_UNCONNECTED,
      DIA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_9_UNCONNECTED,
      DIA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIA_8_UNCONNECTED,
      DIA(7) => N0,
      DIA(6) => N0,
      DIA(5) => N0,
      DIA(4) => N0,
      DIA(3) => N0,
      DIA(2) => N0,
      DIA(1) => N0,
      DIA(0) => N0,
      DIPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPA_3_UNCONNECTED,
      DIPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPA_2_UNCONNECTED,
      DIPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPA_1_UNCONNECTED,
      DIPA(0) => N0,
      DIB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_31_UNCONNECTED,
      DIB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_30_UNCONNECTED,
      DIB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_29_UNCONNECTED,
      DIB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_28_UNCONNECTED,
      DIB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_27_UNCONNECTED,
      DIB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_26_UNCONNECTED,
      DIB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_25_UNCONNECTED,
      DIB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_24_UNCONNECTED,
      DIB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_23_UNCONNECTED,
      DIB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_22_UNCONNECTED,
      DIB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_21_UNCONNECTED,
      DIB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_20_UNCONNECTED,
      DIB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_19_UNCONNECTED,
      DIB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_18_UNCONNECTED,
      DIB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_17_UNCONNECTED,
      DIB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_16_UNCONNECTED,
      DIB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_15_UNCONNECTED,
      DIB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_14_UNCONNECTED,
      DIB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_13_UNCONNECTED,
      DIB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_12_UNCONNECTED,
      DIB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_11_UNCONNECTED,
      DIB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_10_UNCONNECTED,
      DIB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_9_UNCONNECTED,
      DIB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_8_UNCONNECTED,
      DIB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_7_UNCONNECTED,
      DIB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_6_UNCONNECTED,
      DIB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_5_UNCONNECTED,
      DIB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_4_UNCONNECTED,
      DIB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_3_UNCONNECTED,
      DIB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_2_UNCONNECTED,
      DIB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_1_UNCONNECTED,
      DIB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIB_0_UNCONNECTED,
      DIPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPB_3_UNCONNECTED,
      DIPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPB_2_UNCONNECTED,
      DIPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPB_1_UNCONNECTED,
      DIPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DIPB_0_UNCONNECTED,
      ADDRAL(15) => N0,
      ADDRAL(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAL(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAL(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAL(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAL(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAL(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAL(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAL(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAL(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAL(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAL(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_2_UNCONNECTED,
      ADDRAL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_1_UNCONNECTED,
      ADDRAL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAL_0_UNCONNECTED,
      ADDRAU(14) => u_cosinec_CastU16En2_out1_11_Q_3335,
      ADDRAU(13) => u_cosinec_CastU16En2_out1_10_Q_3334,
      ADDRAU(12) => u_cosinec_CastU16En2_out1_9_Q_3343,
      ADDRAU(11) => u_cosinec_CastU16En2_out1_8_Q_3342,
      ADDRAU(10) => u_cosinec_CastU16En2_out1_7_Q_3341,
      ADDRAU(9) => u_cosinec_CastU16En2_out1_6_Q_3340,
      ADDRAU(8) => u_cosinec_CastU16En2_out1_5_Q_3339,
      ADDRAU(7) => u_cosinec_CastU16En2_out1_4_Q_3338,
      ADDRAU(6) => u_cosinec_CastU16En2_out1_3_Q_3337,
      ADDRAU(5) => u_cosinec_CastU16En2_out1_2_Q_3336,
      ADDRAU(4) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(3) => u_cosinec_CastU16En2_out1_0_Q,
      ADDRAU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_2_UNCONNECTED,
      ADDRAU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_1_UNCONNECTED,
      ADDRAU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRAU_0_UNCONNECTED,
      ADDRBL(15) => N1,
      ADDRBL(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_14_UNCONNECTED,
      ADDRBL(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_13_UNCONNECTED,
      ADDRBL(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_12_UNCONNECTED,
      ADDRBL(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_11_UNCONNECTED,
      ADDRBL(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_10_UNCONNECTED,
      ADDRBL(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_9_UNCONNECTED,
      ADDRBL(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_8_UNCONNECTED,
      ADDRBL(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_7_UNCONNECTED,
      ADDRBL(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_6_UNCONNECTED,
      ADDRBL(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_5_UNCONNECTED,
      ADDRBL(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_4_UNCONNECTED,
      ADDRBL(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_3_UNCONNECTED,
      ADDRBL(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_2_UNCONNECTED,
      ADDRBL(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_1_UNCONNECTED,
      ADDRBL(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBL_0_UNCONNECTED,
      ADDRBU(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_14_UNCONNECTED,
      ADDRBU(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_13_UNCONNECTED,
      ADDRBU(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_12_UNCONNECTED,
      ADDRBU(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_11_UNCONNECTED,
      ADDRBU(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_10_UNCONNECTED,
      ADDRBU(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_9_UNCONNECTED,
      ADDRBU(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_8_UNCONNECTED,
      ADDRBU(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_7_UNCONNECTED,
      ADDRBU(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_6_UNCONNECTED,
      ADDRBU(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_5_UNCONNECTED,
      ADDRBU(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_4_UNCONNECTED,
      ADDRBU(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_3_UNCONNECTED,
      ADDRBU(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_2_UNCONNECTED,
      ADDRBU(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_1_UNCONNECTED,
      ADDRBU(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_ADDRBU_0_UNCONNECTED,
      WEAU(3) => N0,
      WEAU(2) => N0,
      WEAU(1) => N0,
      WEAU(0) => N0,
      WEAL(3) => N0,
      WEAL(2) => N0,
      WEAL(1) => N0,
      WEAL(0) => N0,
      WEBU(7) => N0,
      WEBU(6) => N0,
      WEBU(5) => N0,
      WEBU(4) => N0,
      WEBU(3) => N0,
      WEBU(2) => N0,
      WEBU(1) => N0,
      WEBU(0) => N0,
      WEBL(7) => N0,
      WEBL(6) => N0,
      WEBL(5) => N0,
      WEBL(4) => N0,
      WEBL(3) => N0,
      WEBL(2) => N0,
      WEBL(1) => N0,
      WEBL(0) => N0,
      DOA(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_31_UNCONNECTED,
      DOA(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_30_UNCONNECTED,
      DOA(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_29_UNCONNECTED,
      DOA(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_28_UNCONNECTED,
      DOA(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_27_UNCONNECTED,
      DOA(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_26_UNCONNECTED,
      DOA(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_25_UNCONNECTED,
      DOA(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_24_UNCONNECTED,
      DOA(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_23_UNCONNECTED,
      DOA(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_22_UNCONNECTED,
      DOA(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_21_UNCONNECTED,
      DOA(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_20_UNCONNECTED,
      DOA(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_19_UNCONNECTED,
      DOA(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_18_UNCONNECTED,
      DOA(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_17_UNCONNECTED,
      DOA(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_16_UNCONNECTED,
      DOA(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_15_UNCONNECTED,
      DOA(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_14_UNCONNECTED,
      DOA(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_13_UNCONNECTED,
      DOA(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_12_UNCONNECTED,
      DOA(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_11_UNCONNECTED,
      DOA(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_10_UNCONNECTED,
      DOA(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_9_UNCONNECTED,
      DOA(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOA_8_UNCONNECTED,
      DOA(7) => u_cosinec_Look_Up_Table_out1_1(7),
      DOA(6) => u_cosinec_Look_Up_Table_out1_1(6),
      DOA(5) => u_cosinec_Look_Up_Table_out1_1(5),
      DOA(4) => u_cosinec_Look_Up_Table_out1_1(4),
      DOA(3) => u_cosinec_Look_Up_Table_out1_1(3),
      DOA(2) => u_cosinec_Look_Up_Table_out1_1(2),
      DOA(1) => u_cosinec_Look_Up_Table_out1_1(1),
      DOA(0) => u_cosinec_Look_Up_Table_out1_1(0),
      DOPA(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPA_3_UNCONNECTED,
      DOPA(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPA_2_UNCONNECTED,
      DOPA(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPA_1_UNCONNECTED,
      DOPA(0) => u_cosinec_Look_Up_Table_out1_1(8),
      DOB(31) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_31_UNCONNECTED,
      DOB(30) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_30_UNCONNECTED,
      DOB(29) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_29_UNCONNECTED,
      DOB(28) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_28_UNCONNECTED,
      DOB(27) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_27_UNCONNECTED,
      DOB(26) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_26_UNCONNECTED,
      DOB(25) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_25_UNCONNECTED,
      DOB(24) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_24_UNCONNECTED,
      DOB(23) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_23_UNCONNECTED,
      DOB(22) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_22_UNCONNECTED,
      DOB(21) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_21_UNCONNECTED,
      DOB(20) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_20_UNCONNECTED,
      DOB(19) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_19_UNCONNECTED,
      DOB(18) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_18_UNCONNECTED,
      DOB(17) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_17_UNCONNECTED,
      DOB(16) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_16_UNCONNECTED,
      DOB(15) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_15_UNCONNECTED,
      DOB(14) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_14_UNCONNECTED,
      DOB(13) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_13_UNCONNECTED,
      DOB(12) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_12_UNCONNECTED,
      DOB(11) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_11_UNCONNECTED,
      DOB(10) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_10_UNCONNECTED,
      DOB(9) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_9_UNCONNECTED,
      DOB(8) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_8_UNCONNECTED,
      DOB(7) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_7_UNCONNECTED,
      DOB(6) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_6_UNCONNECTED,
      DOB(5) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_5_UNCONNECTED,
      DOB(4) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_4_UNCONNECTED,
      DOB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_3_UNCONNECTED,
      DOB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_2_UNCONNECTED,
      DOB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_1_UNCONNECTED,
      DOB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOB_0_UNCONNECTED,
      DOPB(3) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPB_3_UNCONNECTED,
      DOPB(2) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPB_2_UNCONNECTED,
      DOPB(1) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPB_1_UNCONNECTED,
      DOPB(0) => NLW_u_cosinec_Mrom_Look_Up_Table_out1_rom00001_DOPB_0_UNCONNECTED
    );
  u_cosinea_QuadHandle2_out1_10_1 : LUT6
    generic map(
      INIT => X"3333FFFF2000AA88"
    )
    port map (
      I0 => u_cosinea_N1,
      I1 => Discrete_Time_Integrator_x_reg(34),
      I2 => u_cosinea_N21,
      I3 => u_cosinea_p25mA_out1_49_Q,
      I4 => Discrete_Time_Integrator_x_reg(33),
      I5 => u_cosinea_N2,
      O => u_cosinea_QuadHandle2_out1(10)
    );
  u_cosinea_QuadHandle2_out1_10_2 : LUT5
    generic map(
      INIT => X"2000AA88"
    )
    port map (
      I0 => u_cosinea_N1,
      I1 => Discrete_Time_Integrator_x_reg(34),
      I2 => u_cosinea_N21,
      I3 => u_cosinea_p25mA_out1_49_Q,
      I4 => Discrete_Time_Integrator_x_reg(33),
      O => u_cosinea_QuadHandle2_out1_10_1_3013
    );
  u_cosinea_QuadHandle2_out1_10_f7 : MUXF7
    port map (
      I0 => u_cosinea_QuadHandle2_out1_10_1_3013,
      I1 => u_cosinea_QuadHandle2_out1(10),
      S => u_cosinea_p75mA_out1_49_Q,
      O => u_cosinea_CastU16En2_out1_0_Q
    );
  u_cosinec_QuadHandle2_out1_10_1 : LUT6
    generic map(
      INIT => X"3333FFFF2000AA88"
    )
    port map (
      I0 => u_cosinec_N1,
      I1 => subtractc_out1(34),
      I2 => u_cosinec_N21,
      I3 => u_cosinec_p25mA_out1_49_Q,
      I4 => subtractc_out1(33),
      I5 => u_cosinec_N2,
      O => u_cosinec_QuadHandle2_out1(10)
    );
  u_cosinec_QuadHandle2_out1_10_2 : LUT5
    generic map(
      INIT => X"2000AA88"
    )
    port map (
      I0 => u_cosinec_N1,
      I1 => subtractc_out1(34),
      I2 => u_cosinec_N21,
      I3 => u_cosinec_p25mA_out1_49_Q,
      I4 => subtractc_out1(33),
      O => u_cosinec_QuadHandle2_out1_10_1_3599
    );
  u_cosinec_QuadHandle2_out1_10_f7 : MUXF7
    port map (
      I0 => u_cosinec_QuadHandle2_out1_10_1_3599,
      I1 => u_cosinec_QuadHandle2_out1(10),
      S => u_cosinec_p75mA_out1_49_Q,
      O => u_cosinec_CastU16En2_out1_0_Q
    );
  u_cosineb_QuadHandle2_out1_10_1 : LUT6
    generic map(
      INIT => X"3333FFFF2000AA88"
    )
    port map (
      I0 => u_cosineb_N1,
      I1 => subtractb_out1(34),
      I2 => u_cosineb_N21,
      I3 => u_cosineb_p25mA_out1_49_Q,
      I4 => subtractb_out1(33),
      I5 => u_cosineb_N2,
      O => u_cosineb_QuadHandle2_out1(10)
    );
  u_cosineb_QuadHandle2_out1_10_2 : LUT5
    generic map(
      INIT => X"2000AA88"
    )
    port map (
      I0 => u_cosineb_N1,
      I1 => subtractb_out1(34),
      I2 => u_cosineb_N21,
      I3 => u_cosineb_p25mA_out1_49_Q,
      I4 => subtractb_out1(33),
      O => u_cosineb_QuadHandle2_out1_10_1_3306
    );
  u_cosineb_QuadHandle2_out1_10_f7 : MUXF7
    port map (
      I0 => u_cosineb_QuadHandle2_out1_10_1_3306,
      I1 => u_cosineb_QuadHandle2_out1(10),
      S => u_cosineb_p75mA_out1_49_Q,
      O => u_cosineb_CastU16En2_out1_0_Q
    );

end Structure;

