
## implement SAT-Based Path-Delay-Fault ATPG

* detail is in pdfs




##

* NAND 
    * falling: 1->0 ( ncv->cv)
    * raising: (cv->ncv))
* AND 
    * falling: 1->0 ( ncv->cv)
    * raising: (cv->ncv))
* OR
    * falling: 1->0 ( cv->ncv)
    * raising: (ncv->cv))
* NOR
    * falling: 1->0 ( cv->ncv)
    * raising: (ncv->cv))