

================================================================
== Vitis HLS Report for 'Conv'
================================================================
* Date:           Thu Apr 20 21:07:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        conv_core
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |                                        |                             |  Latency (cycles) |  Latency (absolute)  |   Interval   | Pipeline|
        |                Instance                |            Module           |   min   |   max   |    min    |    max   | min |   max  |   Type  |
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+
        |grp_Conv_Pipeline_Input_Channel_fu_387  |Conv_Pipeline_Input_Channel  |        2|   327691|  20.000 ns|  3.277 ms|    2|  327691|       no|
        +----------------------------------------+-----------------------------+---------+---------+-----------+----------+-----+--------+---------+

        * Loop: 
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |                                                   |  Latency (cycles) |  Iteration |  Initiation Interval  |      Trip      |          |
        |                     Loop Name                     |   min   |   max   |   Latency  |  achieved |   target  |      Count     | Pipelined|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+
        |- VITIS_LOOP_41_1_VITIS_LOOP_43_2_VITIS_LOOP_45_3  |        ?|        ?|           ?|          -|          -|  0 ~ 4261413375|        no|
        | + VITIS_LOOP_48_4_VITIS_LOOP_50_5                 |        ?|        ?|  9 ~ 327707|          -|          -|               ?|        no|
        +---------------------------------------------------+---------+---------+------------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|   11|       -|      -|    -|
|Expression       |        -|    -|       0|   1556|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|   15|    3359|   3899|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    595|    -|
|Register         |        -|    -|    2028|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   26|    5387|   6050|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   11|       5|     11|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |                Instance                |             Module             | BRAM_18K| DSP|  FF |  LUT | URAM|
    +----------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |grp_Conv_Pipeline_Input_Channel_fu_387  |Conv_Pipeline_Input_Channel     |        0|   3|  685|   837|    0|
    |control_s_axi_U                         |control_s_axi                   |        0|   0|  474|   748|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U13      |fadd_32ns_32ns_32_5_full_dsp_1  |        0|   2|  205|   390|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U14         |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|     0|    0|
    |gmem_m_axi_U                            |gmem_m_axi                      |        0|   0|  718|  1318|    0|
    |mul_16ns_32ns_48_2_1_U17                |mul_16ns_32ns_48_2_1            |        0|   2|  165|    50|    0|
    |mul_32ns_16ns_48_2_1_U19                |mul_32ns_16ns_48_2_1            |        0|   2|  165|    50|    0|
    |mul_32ns_16ns_48_2_1_U20                |mul_32ns_16ns_48_2_1            |        0|   2|  165|    50|    0|
    |mul_32ns_16ns_48_2_1_U23                |mul_32ns_16ns_48_2_1            |        0|   2|  165|    50|    0|
    |mul_32s_16ns_48_2_1_U22                 |mul_32s_16ns_48_2_1             |        0|   2|  165|    50|    0|
    |mul_8ns_8ns_16_1_1_U18                  |mul_8ns_8ns_16_1_1              |        0|   0|    0|    41|    0|
    |mul_8ns_8ns_16_1_1_U21                  |mul_8ns_8ns_16_1_1              |        0|   0|    0|    41|    0|
    |sdiv_18ns_9ns_16_22_seq_1_U15           |sdiv_18ns_9ns_16_22_seq_1       |        0|   0|  226|   137|    0|
    |sdiv_18ns_9ns_16_22_seq_1_U16           |sdiv_18ns_9ns_16_22_seq_1       |        0|   0|  226|   137|    0|
    +----------------------------------------+--------------------------------+---------+----+-----+------+-----+
    |Total                                   |                                |        0|  15| 3359|  3899|    0|
    +----------------------------------------+--------------------------------+---------+----+-----+------+-----+

    * DSP: 
    +--------------------------------------+----------------------------------+--------------+
    |               Instance               |              Module              |  Expression  |
    +--------------------------------------+----------------------------------+--------------+
    |mac_mul_sub_16ns_8ns_8ns_16_4_1_U26   |mac_mul_sub_16ns_8ns_8ns_16_4_1   |  i0 * i1 - i2|
    |mac_muladd_16ns_16ns_48ns_48_4_1_U31  |mac_muladd_16ns_16ns_48ns_48_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16ns_48s_48_4_1_U33    |mac_muladd_16s_16ns_48s_48_4_1    |  i0 + i1 * i2|
    |mul_mul_16ns_16ns_32_4_1_U24          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U25          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U29          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_16ns_32_4_1_U32          |mul_mul_16ns_16ns_32_4_1          |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U27           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    |mul_mul_16ns_8ns_16_4_1_U28           |mul_mul_16ns_8ns_16_4_1           |       i0 * i1|
    |mul_mul_16s_16ns_32_4_1_U30           |mul_mul_16s_16ns_32_4_1           |       i0 * i1|
    |mul_mul_8ns_16ns_24_4_1_U34           |mul_mul_8ns_16ns_24_4_1           |       i0 * i1|
    +--------------------------------------+----------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------+----------+----+---+----+------------+------------+
    |        Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------+----------+----+---+----+------------+------------+
    |Hout_V_fu_665_p2            |         +|   0|  0|  23|          16|           1|
    |Wout_V_fu_656_p2            |         +|   0|  0|  23|          16|           1|
    |add_ln1073_1_fu_798_p2      |         +|   0|  0|  55|          48|           1|
    |add_ln1073_2_fu_994_p2      |         +|   0|  0|  23|          16|           1|
    |add_ln1073_fu_1057_p2       |         +|   0|  0|  39|          32|           1|
    |add_ln1559_1_fu_500_p2      |         +|   0|  0|  14|           9|           2|
    |add_ln1559_2_fu_583_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln1559_3_fu_604_p2      |         +|   0|  0|  24|          17|          17|
    |add_ln1559_fu_443_p2        |         +|   0|  0|  14|           9|           2|
    |add_ln232_2_fu_1186_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln41_fu_812_p2          |         +|   0|  0|  23|          16|           1|
    |add_ln48_fu_1005_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln587_2_fu_955_p2       |         +|   0|  0|  55|          48|          48|
    |add_ln587_fu_788_p2         |         +|   0|  0|  55|          48|          48|
    |add_ln74_fu_1239_p2         |         +|   0|  0|  71|          64|          64|
    |empty_fu_773_p2             |         +|   0|  0|  71|          64|          64|
    |h_V_fu_975_p2               |         +|   0|  0|  23|          16|          16|
    |h_V_mid1_fu_1015_p2         |         +|   0|  0|  23|          16|          16|
    |i_4_fu_895_p2               |         +|   0|  0|  23|          16|           1|
    |j_fu_1052_p2                |         +|   0|  0|  23|          16|           1|
    |jj_fu_1223_p2               |         +|   0|  0|  15|           8|           1|
    |p_mid129_fu_830_p2          |         +|   0|  0|  71|          64|          64|
    |tmp_fu_1206_p2              |         +|   0|  0|  39|          32|          32|
    |w_V_fu_1116_p2              |         +|   0|  0|  23|          16|          16|
    |grp_fu_625_p0               |         -|   0|  0|  25|          18|          18|
    |grp_fu_646_p0               |         -|   0|  0|  25|          18|          18|
    |sub_ln1559_1_fu_473_p2      |         -|   0|  0|  15|           1|           8|
    |sub_ln1559_2_fu_514_p2      |         -|   0|  0|  14|           1|           9|
    |sub_ln1559_3_fu_530_p2      |         -|   0|  0|  15|           1|           8|
    |sub_ln1559_fu_457_p2        |         -|   0|  0|  14|           1|           9|
    |sub_ln43_fu_924_p2          |         -|   0|  0|  23|          16|          16|
    |and_ln54_1_fu_1155_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln54_fu_1149_p2         |       and|   0|  0|   2|           1|           1|
    |and_ln71_1_fu_1299_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln71_fu_1305_p2         |       and|   0|  0|   2|           1|           1|
    |cmp_i_i3952218_fu_717_p2    |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln1073_1_fu_793_p2     |      icmp|   0|  0|  23|          48|          48|
    |icmp_ln1073_2_fu_807_p2     |      icmp|   0|  0|  18|          32|          32|
    |icmp_ln1073_3_fu_863_p2     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1073_4_fu_989_p2     |      icmp|   0|  0|  13|          16|          16|
    |icmp_ln1073_5_fu_1144_p2    |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln1073_6_fu_1000_p2    |      icmp|   0|  0|  11|           8|           8|
    |icmp_ln1073_fu_731_p2       |      icmp|   0|  0|  13|          16|           1|
    |icmp_ln54_1_fu_1044_p2      |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln54_fu_984_p2         |      icmp|   0|  0|  13|          17|          17|
    |icmp_ln71_1_fu_1287_p2      |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln71_fu_1281_p2        |      icmp|   0|  0|  11|           8|           2|
    |or_ln43_fu_875_p2           |        or|   0|  0|   2|           1|           1|
    |or_ln54_fu_1125_p2          |        or|   0|  0|  16|          16|          16|
    |or_ln71_fu_1293_p2          |        or|   0|  0|   2|           1|           1|
    |grp_fu_1329_p0              |    select|   0|  0|  16|           1|           1|
    |pad_x_V_1_fu_554_p3         |    select|   0|  0|   8|           1|           8|
    |pad_x_V_fu_489_p3           |    select|   0|  0|   8|           1|           8|
    |pad_y_V_1_fu_561_p3         |    select|   0|  0|   8|           1|           8|
    |pad_y_V_fu_546_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln1073_1_fu_937_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln1073_2_fu_845_p3   |    select|   0|  0|  62|           1|          62|
    |select_ln1073_3_fu_912_p3   |    select|   0|  0|  16|           1|           1|
    |select_ln1073_4_fu_949_p3   |    select|   0|  0|  48|           1|          48|
    |select_ln1073_5_fu_868_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln1073_6_fu_905_p3   |    select|   0|  0|  16|           1|          16|
    |select_ln1073_7_fu_1063_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln1073_fu_889_p3     |    select|   0|  0|  16|           1|           1|
    |select_ln43_1_fu_918_p3     |    select|   0|  0|  16|           1|          16|
    |select_ln43_2_fu_960_p3     |    select|   0|  0|  48|           1|          48|
    |select_ln47_1_fu_1020_p3    |    select|   0|  0|  16|           1|          16|
    |select_ln47_2_fu_1036_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln47_3_fu_1107_p3    |    select|   0|  0|   2|           1|           1|
    |select_ln47_fu_1092_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln74_fu_1310_p3      |    select|   0|  0|  32|           1|           1|
    |xor_ln54_fu_1138_p2         |       xor|   0|  0|   2|           1|           2|
    +----------------------------+----------+----+---+----+------------+------------+
    |Total                       |          |   0|  0|1556|        1009|        1036|
    +----------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                       |  353|         74|    1|         74|
    |ap_phi_mux_sum_3_phi_fu_376_p6  |    9|          2|   32|         64|
    |cout_fu_202                     |    9|          2|   16|         32|
    |gmem_ARADDR                     |   14|          3|   64|        192|
    |gmem_ARLEN                      |   14|          3|   32|         96|
    |gmem_ARVALID                    |   14|          3|    1|          3|
    |gmem_RREADY                     |   14|          3|    1|          3|
    |gmem_blk_n_AR                   |    9|          2|    1|          2|
    |gmem_blk_n_AW                   |    9|          2|    1|          2|
    |gmem_blk_n_B                    |    9|          2|    1|          2|
    |gmem_blk_n_R                    |    9|          2|    1|          2|
    |gmem_blk_n_W                    |    9|          2|    1|          2|
    |grp_fu_402_ce                   |   14|          3|    1|          3|
    |grp_fu_402_p0                   |   14|          3|   32|         96|
    |grp_fu_402_p1                   |   14|          3|   32|         96|
    |i_fu_194                        |    9|          2|   16|         32|
    |ii_reg_337                      |    9|          2|    8|         16|
    |indvar_flatten12_fu_198         |    9|          2|   32|         64|
    |indvar_flatten51_fu_206         |    9|          2|   48|         96|
    |indvar_flatten_reg_326          |    9|          2|   16|         32|
    |jj_1_reg_348                    |    9|          2|    8|         16|
    |lhs_V_1_fu_190                  |    9|          2|   16|         32|
    |sum_1_reg_360                   |    9|          2|   32|         64|
    |sum_3_reg_372                   |    9|          2|   32|         64|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           |  595|        127|  425|       1085|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------+----+----+-----+-----------+
    |                         Name                        | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------+----+----+-----+-----------+
    |CHin_cast10_reg_1639                                 |  16|   0|   24|          8|
    |CHin_read_reg_1493                                   |  16|   0|   16|          0|
    |CHout_cast6_reg_1644                                 |  16|   0|   32|         16|
    |CHout_cast_reg_1588                                  |  16|   0|   48|         32|
    |CHout_read_reg_1475                                  |  16|   0|   16|          0|
    |Hin_read_reg_1488                                    |  16|   0|   16|          0|
    |Kx_cast7_reg_1634                                    |   8|   0|   16|          8|
    |Kx_read_reg_1467                                     |   8|   0|    8|          0|
    |Ky_read_reg_1460                                     |   8|   0|    8|          0|
    |Sx_read_reg_1454                                     |   8|   0|    8|          0|
    |Sy_read_reg_1448                                     |   8|   0|    8|          0|
    |W_read_reg_1427                                      |  64|   0|   64|          0|
    |Win_read_reg_1482                                    |  16|   0|   16|          0|
    |Wout_V_cast_reg_1570                                 |  16|   0|   32|         16|
    |Wout_V_reg_1558                                      |  16|   0|   16|          0|
    |add_ln1073_1_reg_1702                                |  48|   0|   48|          0|
    |add_ln1073_2_reg_1807                                |  16|   0|   16|          0|
    |add_ln1559_2_reg_1522                                |  17|   0|   17|          0|
    |add_ln1559_3_reg_1533                                |  17|   0|   17|          0|
    |add_ln232_2_reg_1894                                 |  64|   0|   64|          0|
    |add_ln41_reg_1716                                    |  16|   0|   16|          0|
    |add_ln587_reg_1694                                   |  48|   0|   48|          0|
    |and_ln54_1_reg_1860                                  |   1|   0|    1|          0|
    |ap_CS_fsm                                            |  73|   0|   73|          0|
    |bias_read_reg_1421                                   |  64|   0|   64|          0|
    |bitcast_ln1073_reg_1794                              |  32|   0|   32|          0|
    |cmp_i_i3952218_reg_1649                              |   1|   0|    1|          0|
    |conv3_i12_i542_reg_1607                              |   8|   0|   16|          8|
    |conv_i_i394_reg_1622                                 |  16|   0|   32|         16|
    |cout_fu_202                                          |  16|   0|   16|          0|
    |feature_in_read_reg_1432                             |  64|   0|   64|          0|
    |feature_out_read_reg_1416                            |  64|   0|   64|          0|
    |gmem_addr_1_reg_1929                                 |  64|   0|   64|          0|
    |gmem_addr_reg_1722                                   |  64|   0|   64|          0|
    |grp_Conv_Pipeline_Input_Channel_fu_387_ap_start_reg  |   1|   0|    1|          0|
    |i_fu_194                                             |  16|   0|   16|          0|
    |icmp_ln1073_2_reg_1707                               |   1|   0|    1|          0|
    |icmp_ln1073_6_reg_1812                               |   1|   0|    1|          0|
    |icmp_ln1073_reg_1663                                 |   1|   0|    1|          0|
    |icmp_ln54_1_reg_1834                                 |   1|   0|    1|          0|
    |icmp_ln54_reg_1799                                   |   1|   0|    1|          0|
    |ii_reg_337                                           |   8|   0|    8|          0|
    |indvar_flatten12_fu_198                              |  32|   0|   32|          0|
    |indvar_flatten51_fu_206                              |  48|   0|   48|          0|
    |indvar_flatten_reg_326                               |  16|   0|   16|          0|
    |jj_1_reg_348                                         |   8|   0|    8|          0|
    |lhs_V_1_fu_190                                       |  16|   0|   16|          0|
    |mode_read_reg_1442                                   |   1|   0|    1|          0|
    |mul_i_mid1_reg_1778                                  |  48|   0|   48|          0|
    |mul_i_reg_1686                                       |  48|   0|   48|          0|
    |mul_ln47_1_reg_1884                                  |  48|   0|   48|          0|
    |mul_ln47_2_reg_1850                                  |  16|   0|   16|          0|
    |mul_ln47_3_reg_1889                                  |  32|   0|   32|          0|
    |mul_ln47_reg_1864                                    |  32|   0|   32|          0|
    |mul_ln6_1_reg_1582                                   |  32|   0|   32|          0|
    |mul_ln6_2_reg_1658                                   |  48|   0|   48|          0|
    |mul_ln6_reg_1653                                     |  16|   0|   16|          0|
    |pad_x_V_1_reg_1507                                   |   8|   0|    8|          0|
    |pad_y_V_1_reg_1512                                   |   8|   0|    8|          0|
    |relu_en_read_reg_1437                                |   1|   0|    1|          0|
    |ret_V_mid1_reg_1768                                  |  32|   0|   32|          0|
    |ret_V_reg_1676                                       |  32|   0|   32|          0|
    |rhs_V_2_reg_1629                                     |  16|   0|   48|         32|
    |rhs_V_5_reg_1601                                     |   8|   0|   16|          8|
    |sdiv_ln1559_1_reg_1565                               |  16|   0|   16|          0|
    |select_ln1073_1_reg_1783                             |  16|   0|   16|          0|
    |select_ln1073_5_reg_1728                             |   1|   0|    1|          0|
    |select_ln1073_6_reg_1752                             |  16|   0|   16|          0|
    |select_ln43_2_reg_1789                               |  48|   0|   48|          0|
    |select_ln43_reg_1735                                 |  16|   0|   16|          0|
    |select_ln47_1_reg_1818                               |  16|   0|   16|          0|
    |select_ln47_2_reg_1828                               |   8|   0|    8|          0|
    |select_ln47_reg_1844                                 |   8|   0|    8|          0|
    |select_ln74_reg_1941                                 |  32|   0|   32|          0|
    |sub_ln1541_reg_1757                                  |  16|   0|   16|          0|
    |sub_ln43_reg_1762                                    |  16|   0|   16|          0|
    |sum_1_reg_360                                        |  32|   0|   32|          0|
    |sum_3_reg_372                                        |  32|   0|   32|          0|
    |sum_reg_1935                                         |  32|   0|   32|          0|
    |tmp13_reg_1919                                       |  48|   0|   48|          0|
    |tmp_reg_1909                                         |  32|   0|   32|          0|
    |trunc_ln4_reg_1904                                   |  62|   0|   62|          0|
    |w_V_reg_1855                                         |  16|   0|   16|          0|
    |zext_ln1541_1_reg_1617                               |   8|   0|   16|          8|
    |zext_ln1541_reg_1612                                 |   8|   0|   16|          8|
    |zext_ln1559_3_reg_1517                               |  16|   0|   17|          1|
    |zext_ln1559_8_reg_1527                               |  16|   0|   17|          1|
    +-----------------------------------------------------+----+----+-----+-----------+
    |Total                                                |2028|   0| 2190|        162|
    +-----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_AWADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_ARADDR   |   in|    8|       s_axi|       control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|          Conv|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|          Conv|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|          Conv|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

