<dec f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorizationLegality.cpp' l='34' type='cl::opt&lt;bool&gt;'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorizationLegality.cpp' l='464' u='m' c='_ZN4llvm25LoopVectorizationLegality21canVectorizeOuterLoopEv'/>
<def f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='341' ll='344' type='cl::opt&lt;bool&gt;'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='8854' u='m' c='_ZN4llvm24LoopVectorizationPlanner10buildVPlanERNS_7VFRangeE'/>
<use f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='9258' u='m' c='_ZL28processLoopInVPlanNativePathPN4llvm4LoopERNS_25PredicatedScalarEvolutionEPNS_8LoopInfoEPNS_13DominatorTreeEPNS_25LoopVectorizationLegalityEPNS_1913279740'/>
<doc f='llvm/llvm/lib/Transforms/Vectorize/LoopVectorize.cpp' l='339'>// FIXME: Remove this switch once we have divergence analysis. Currently we
// assume divergent non-backedge branches when this switch is true.</doc>
