179
~E 1 "./../compile/Acesso_Memoria_Stage.vhd" 27 Acesso_Memoria
~A 1 "./../compile/Acesso_Memoria_Stage.vhd" 38 Acesso_Memoria
~E 1 "./../src/Controle_ALU.vhd" 28 ALU_Control
~A 1 "./../src/Controle_ALU.vhd" 38 ALU_Control
~E 1 "./../src/cache_D.vhd" 31 cache_D
~A 1 "./../src/cache_D.vhd" 43 cache_D
~E 1 "./../src/cache_I.vhd" 31 Cache_I
~A 1 "./../src/cache_I.vhd" 40 Cache_I
~E 1 "./../src/Controle.vhd" 28 Controle
~A 1 "./../src/Controle.vhd" 37 Controle
~E 0 "" 0 DualRegFile
~E 1 "./../compile/Fluxo de dados.vhd" 27 Esquema_Geral
~A 1 "./../compile/Fluxo de dados.vhd" 33 Esquema_Geral
~E 1 "./../src/Controle.vhd" 28 Fub1
~A 1 "./../src/Controle.vhd" 37 Controle
~E 1 "./../src/Controle_ALU.vhd" 28 Fub2
~A 1 "./../src/Controle_ALU.vhd" 38 Fub2
~E 1 "./../compile/Instruction_Decode_Stage.vhd" 27 Instruction_Decode_Stage
~A 1 "./../compile/Instruction_Decode_Stage.vhd" 39 Instruction_Decode_Stage
~E 1 "./../compile/Instruction_Execute_Stage.vhd" 27 Instruction_Execute_Stage
~A 1 "./../compile/Instruction_Execute_Stage.vhd" 35 Instruction_Execute_Stage
~E 1 "./../compile/Instruction_Fetch_stage.vhd" 27 Instruction_Fetch_sstage
~A 1 "./../compile/Instruction_Fetch_stage.vhd" 36 Instruction_Fetch_sstage
~E 0 "" 0 Instruction_Fetch_stage
~A 0 "" 0 instruction_fetch_stage
~E 0 "" 0 Mux2x1
~E 0 "" 0 Reg_ClkEnable
~E 1 "./../compile/top_level.vhd" 27 top_level
~A 1 "./../compile/top_level.vhd" 33 top_level
~E 1 "./../compile/Write_Back_Stage.vhd" 27 Write_Back_Stage
~A 1 "./../compile/Write_Back_Stage.vhd" 36 Write_Back_Stage
~E 0 "" 0 xsign
