Info: Starting: Create simulation model
Info: ip-generate --project-directory=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/ --output-directory=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.sopcinfo --report-file=html:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.html --report-file=sip:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/simulation/Clean_Beats_Nios2.sip --report-file=csv:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.csv --report-file=spd:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.spd --report-file=cmp:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.cmp --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.qsys
Progress: Loading Qsys/Clean_Beats_Nios2.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 12.1]
Progress: Parameterizing module clk_50MHz
Progress: Adding nios2_processor [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_processor
Progress: Adding on_Chip_ROM [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module on_Chip_ROM
Progress: Adding on_Chip_RAM [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module on_Chip_RAM
Progress: Adding RS232_UART [altera_up_avalon_rs232 12.0]
Progress: Parameterizing module RS232_UART
Progress: Adding SD_Card_Interface [Altera_UP_SD_Card_Avalon_Interface 1.0]
Progress: Parameterizing module SD_Card_Interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Clean_Beats_Nios2.on_Chip_ROM: Memory will be initialized from on_Chip_ROM.hex
Info: Clean_Beats_Nios2.on_Chip_RAM: Memory will be initialized from on_Chip_RAM.hex
Info: Clean_Beats_Nios2: Generating Clean_Beats_Nios2 "Clean_Beats_Nios2" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 22 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 43 connections
Info: merlin_domain_transform: After transform: 26 modules, 107 connections
Info: merlin_router_transform: After transform: 33 modules, 128 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 136 connections
Info: reset_adaptation_transform: After transform: 36 modules, 138 connections
Info: merlin_network_to_switch_transform: After transform: 49 modules, 172 connections
Info: limiter_update_transform: After transform: 49 modules, 174 connections
Info: merlin_interrupt_mapper_transform: After transform: 50 modules, 177 connections
Info: nios2_processor: Starting RTL generation for module 'Clean_Beats_Nios2_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Clean_Beats_Nios2_nios2_processor --dir=C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0003_nios2_processor_gen/ --quartus_dir=C:/altera/12.1/quartus --vhdl --config=C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0003_nios2_processor_gen//Clean_Beats_Nios2_nios2_processor_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0003_nios2_processor_gen/    --bogus  ]
Info: nios2_processor: # 2013.10.16 12:58:50 (*) Starting Nios II generation
Info: nios2_processor: # 2013.10.16 12:58:50 (*)   Checking for plaintext license.
Info: nios2_processor: # 2013.10.16 12:58:50 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1/quartus
Info: nios2_processor: # 2013.10.16 12:58:50 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2013.10.16 12:58:51 (*)   Plaintext license not found.
Info: nios2_processor: # 2013.10.16 12:58:51 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_processor: # 2013.10.16 12:58:51 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1/quartus
Info: nios2_processor: # 2013.10.16 12:58:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2013.10.16 12:58:51 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_processor: # 2013.10.16 12:58:51 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2013.10.16 12:58:51 (*)   Creating all objects for CPU
Info: nios2_processor: # 2013.10.16 12:58:51 (*)     Testbench
Info: nios2_processor: # 2013.10.16 12:58:52 (*)     Instruction decoding
Info: nios2_processor: # 2013.10.16 12:58:52 (*)       Instruction fields
Info: nios2_processor: # 2013.10.16 12:58:52 (*)       Instruction decodes
Info: nios2_processor: # 2013.10.16 12:58:53 (*)       Signals for RTL simulation waveforms
Info: nios2_processor: # 2013.10.16 12:58:53 (*)       Instruction controls
Info: nios2_processor: # 2013.10.16 12:58:53 (*)     Pipeline frontend
Info: nios2_processor: # 2013.10.16 12:58:53 (*)       Micro-ITLB
Info: nios2_processor: # 2013.10.16 12:58:53 (*)     Pipeline backend
Info: nios2_processor: # 2013.10.16 12:58:54 (*)       Micro-DTLB
Info: nios2_processor: # 2013.10.16 12:58:55 (*)     TLB
Info: nios2_processor: # 2013.10.16 12:58:58 (*)   Creating 'C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0003_nios2_processor_gen//Clean_Beats_Nios2_nios2_processor.do'
Info: nios2_processor: # 2013.10.16 12:58:58 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2013.10.16 12:59:08 (*)   Creating encrypted RTL
Info: nios2_processor: # 2013.10.16 12:59:11 (*)   Creating IP functional simulation model
Info: nios2_processor: # 2013.10.16 12:59:27 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'Clean_Beats_Nios2_nios2_processor'
Info: nios2_processor: "Clean_Beats_Nios2" instantiated altera_nios2_qsys "nios2_processor"
Info: Starting classic module elaboration.
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0004_sopclgen  --no_splash --refresh C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0004_sopclgen/yysystem.vhd --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0004_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0004_sopclgen  --generate C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0004_sopclgen/yysystem.vhd --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.10.16 12:59:38 (*) Success: sopc_builder finished.
Info: on_Chip_ROM: "Clean_Beats_Nios2" instantiated altera_avalon_onchip_memory2 "on_Chip_ROM"
Info: Starting classic module elaboration.
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0005_sopclgen  --no_splash --refresh C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0005_sopclgen/yysystem.vhd --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0005_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0005_sopclgen  --generate C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0005_sopclgen/yysystem.vhd --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.10.16 12:59:43 (*) Success: sopc_builder finished.
Info: on_Chip_RAM: "Clean_Beats_Nios2" instantiated altera_avalon_onchip_memory2 "on_Chip_RAM"
Info: RS232_UART: Starting Generation of RS232 UART
Info: RS232_UART: "Clean_Beats_Nios2" instantiated altera_up_avalon_rs232 "RS232_UART"
Error: SD_Card_Interface: Altera_UP_SD_Card_Avalon_Interface does not support generation for VHDL Simulation. Generation is available for: Quartus Synthesis.
Error: Generation stopped, 48 or more modules remaining
Info: Clean_Beats_Nios2: Done Clean_Beats_Nios2" with 26 modules, 43 files, 2572287 bytes
Error: ip-generate failed with exit code 1: 2 Errors, 0 Warnings
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.spd --output-directory=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/simulation/
Info: Doing: ip-make-simscript --spd=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.spd --output-directory=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/simulation/
Info: Generating the following file(s) for MODELSIM simulator in C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file c:/altera/12.1/quartus/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	4 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/ --output-directory=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/ --report-file=bsf:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.qsys
Progress: Loading Qsys/Clean_Beats_Nios2.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 12.1]
Progress: Parameterizing module clk_50MHz
Progress: Adding nios2_processor [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_processor
Progress: Adding on_Chip_ROM [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module on_Chip_ROM
Progress: Adding on_Chip_RAM [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module on_Chip_RAM
Progress: Adding RS232_UART [altera_up_avalon_rs232 12.0]
Progress: Parameterizing module RS232_UART
Progress: Adding SD_Card_Interface [Altera_UP_SD_Card_Avalon_Interface 1.0]
Progress: Parameterizing module SD_Card_Interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Clean_Beats_Nios2.on_Chip_ROM: Memory will be initialized from on_Chip_ROM.hex
Info: Clean_Beats_Nios2.on_Chip_RAM: Memory will be initialized from on_Chip_RAM.hex
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/ --output-directory=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.sopcinfo --report-file=html:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.html --report-file=qip:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/synthesis/Clean_Beats_Nios2.qip --report-file=cmp:C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.cmp --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C16F484C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2.qsys
Progress: Loading Qsys/Clean_Beats_Nios2.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 12.1]
Progress: Parameterizing module clk_50MHz
Progress: Adding nios2_processor [altera_nios2_qsys 12.1]
Progress: Parameterizing module nios2_processor
Progress: Adding on_Chip_ROM [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module on_Chip_ROM
Progress: Adding on_Chip_RAM [altera_avalon_onchip_memory2 12.1]
Progress: Parameterizing module on_Chip_RAM
Progress: Adding RS232_UART [altera_up_avalon_rs232 12.0]
Progress: Parameterizing module RS232_UART
Progress: Adding SD_Card_Interface [Altera_UP_SD_Card_Avalon_Interface 1.0]
Progress: Parameterizing module SD_Card_Interface
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Clean_Beats_Nios2.on_Chip_ROM: Memory will be initialized from on_Chip_ROM.hex
Info: Clean_Beats_Nios2.on_Chip_RAM: Memory will be initialized from on_Chip_RAM.hex
Info: Clean_Beats_Nios2: Generating Clean_Beats_Nios2 "Clean_Beats_Nios2" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 22 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 43 connections
Info: merlin_domain_transform: After transform: 26 modules, 107 connections
Info: merlin_router_transform: After transform: 33 modules, 128 connections
Info: merlin_traffic_limiter_transform: After transform: 35 modules, 136 connections
Info: reset_adaptation_transform: After transform: 36 modules, 138 connections
Info: merlin_network_to_switch_transform: After transform: 49 modules, 172 connections
Info: limiter_update_transform: After transform: 49 modules, 174 connections
Info: merlin_interrupt_mapper_transform: After transform: 50 modules, 177 connections
Info: nios2_processor: Starting RTL generation for module 'Clean_Beats_Nios2_nios2_processor'
Info: nios2_processor:   Generation command is [exec C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/12.1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/12.1/quartus/sopc_builder/bin/europa -I C:/altera/12.1/quartus/sopc_builder/bin/perl_lib -I C:/altera/12.1/quartus/sopc_builder/bin -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/12.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=Clean_Beats_Nios2_nios2_processor --dir=C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0017_nios2_processor_gen/ --quartus_dir=C:/altera/12.1/quartus --verilog --config=C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0017_nios2_processor_gen//Clean_Beats_Nios2_nios2_processor_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_processor: # 2013.10.16 12:59:53 (*) Starting Nios II generation
Info: nios2_processor: # 2013.10.16 12:59:53 (*)   Checking for plaintext license.
Info: nios2_processor: # 2013.10.16 12:59:53 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1/quartus
Info: nios2_processor: # 2013.10.16 12:59:53 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2013.10.16 12:59:53 (*)   Plaintext license not found.
Info: nios2_processor: # 2013.10.16 12:59:53 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_processor: # 2013.10.16 12:59:54 (*)   Couldn't query license setup in Quartus directory C:/altera/12.1/quartus
Info: nios2_processor: # 2013.10.16 12:59:54 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios2_processor: # 2013.10.16 12:59:54 (*)   Encrypted license found.  SOF will not be time-limited.
Info: nios2_processor: # 2013.10.16 12:59:54 (*)   Elaborating CPU configuration settings
Info: nios2_processor: # 2013.10.16 12:59:54 (*)   Creating all objects for CPU
Info: nios2_processor: # 2013.10.16 12:59:54 (*)     Testbench
Info: nios2_processor: # 2013.10.16 12:59:54 (*)     Instruction decoding
Info: nios2_processor: # 2013.10.16 12:59:54 (*)       Instruction fields
Info: nios2_processor: # 2013.10.16 12:59:54 (*)       Instruction decodes
Info: nios2_processor: # 2013.10.16 12:59:55 (*)       Signals for RTL simulation waveforms
Info: nios2_processor: # 2013.10.16 12:59:55 (*)       Instruction controls
Info: nios2_processor: # 2013.10.16 12:59:55 (*)     Pipeline frontend
Info: nios2_processor: # 2013.10.16 12:59:55 (*)       Micro-ITLB
Info: nios2_processor: # 2013.10.16 12:59:55 (*)     Pipeline backend
Info: nios2_processor: # 2013.10.16 12:59:57 (*)       Micro-DTLB
Info: nios2_processor: # 2013.10.16 12:59:57 (*)     TLB
Info: nios2_processor: # 2013.10.16 13:00:00 (*)   Generating RTL from CPU objects
Info: nios2_processor: # 2013.10.16 13:00:05 (*)   Creating encrypted RTL
Info: nios2_processor: # 2013.10.16 13:00:07 (*) Done Nios II generation
Info: nios2_processor: Done RTL generation for module 'Clean_Beats_Nios2_nios2_processor'
Info: nios2_processor: "Clean_Beats_Nios2" instantiated altera_nios2_qsys "nios2_processor"
Info: Starting classic module elaboration.
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0018_sopclgen  --no_splash --refresh C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0018_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0018_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0018_sopclgen  --generate C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0018_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.10.16 13:00:12 (*) Success: sopc_builder finished.
Info: on_Chip_ROM: "Clean_Beats_Nios2" instantiated altera_avalon_onchip_memory2 "on_Chip_ROM"
Info: Starting classic module elaboration.
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0019_sopclgen  --no_splash --refresh C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0019_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
Info: Finished elaborating classic module.
Executing: C:/altera/12.1/quartus//sopc_builder/bin/sopc_builder --classic --generate C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0019_sopclgen/yysystem.ptf
Info: Running sopc_builder...
"c:/altera/12.1/quartus/bin/jre/bin/java.exe" -Xmx512M -classpath "c:/altera/12.1/quartus/sopc_builder/bin/sopc_builder.jar;c:/altera/12.1/quartus/sopc_builder/bin/PinAssigner.jar;c:/altera/12.1/quartus/sopc_builder/bin/sopc_wizard.jar;c:/altera/12.1/quartus/sopc_builder/bin/jptf.jar" sopc_builder.sopc_builder  -d"c:/altera/12.1/quartus/sopc_builder" -notalkback=1 -projectnameyysystem.qpf -projectpathC:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0019_sopclgen  --generate C:/Users/BRENT~1.HON/AppData/Local/Temp/alt5994_3599542156174437417.dir/0019_sopclgen/yysystem.v --quartus_dir="c:/altera/12.1/quartus" --sopc_perl="c:/altera/12.1/quartus/bin/perl" --sopc_lib_path="++c:/altera/12.1/quartus/../ip/altera/sopc_builder_ip+c:/altera/12.1/quartus/../ip/altera/nios2_ip"
No .sopc_builder configuration file(!)
.
# 2013.10.16 13:00:18 (*) Success: sopc_builder finished.
Info: on_Chip_RAM: "Clean_Beats_Nios2" instantiated altera_avalon_onchip_memory2 "on_Chip_RAM"
Info: RS232_UART: Starting Generation of RS232 UART
Info: RS232_UART: "Clean_Beats_Nios2" instantiated altera_up_avalon_rs232 "RS232_UART"
Info: SD_Card_Interface: "Clean_Beats_Nios2" instantiated Altera_UP_SD_Card_Avalon_Interface "SD_Card_Interface"
Info: nios2_processor_data_master_translator: "Clean_Beats_Nios2" instantiated altera_merlin_master_translator "nios2_processor_data_master_translator"
Info: nios2_processor_jtag_debug_module_translator: "Clean_Beats_Nios2" instantiated altera_merlin_slave_translator "nios2_processor_jtag_debug_module_translator"
Info: nios2_processor_data_master_translator_avalon_universal_master_0_agent: "Clean_Beats_Nios2" instantiated altera_merlin_master_agent "nios2_processor_data_master_translator_avalon_universal_master_0_agent"
Info: nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent: "Clean_Beats_Nios2" instantiated altera_merlin_slave_agent "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "Clean_Beats_Nios2" instantiated altera_avalon_sc_fifo "nios2_processor_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "Clean_Beats_Nios2" instantiated altera_merlin_router "addr_router"
Info: id_router: "Clean_Beats_Nios2" instantiated altera_merlin_router "id_router"
Info: limiter: "Clean_Beats_Nios2" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "Clean_Beats_Nios2" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "Clean_Beats_Nios2" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "Clean_Beats_Nios2" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "Clean_Beats_Nios2" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "Clean_Beats_Nios2" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/brent.honzaki/Documents/GitHub/Clean_Beats/Qsys/Clean_Beats_Nios2/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "Clean_Beats_Nios2" instantiated altera_irq_mapper "irq_mapper"
Info: Clean_Beats_Nios2: Done Clean_Beats_Nios2" with 20 modules, 98 files, 1895953 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
