/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [8:0] celloutsig_0_8z;
  wire [15:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [22:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [12:0] celloutsig_1_4z;
  wire [4:0] celloutsig_1_5z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_18z = !(celloutsig_0_17z ? celloutsig_0_4z : celloutsig_0_13z);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | in_data[80]);
  assign celloutsig_0_24z = ~(celloutsig_0_23z | celloutsig_0_23z);
  assign celloutsig_1_18z = ~celloutsig_1_4z[6];
  assign celloutsig_0_15z = ~celloutsig_0_13z;
  assign celloutsig_0_23z = ~celloutsig_0_6z;
  assign celloutsig_1_0z = ~((in_data[158] | in_data[171]) & (in_data[141] | in_data[190]));
  assign celloutsig_1_1z = { in_data[119:118], celloutsig_1_0z } + { in_data[164:163], celloutsig_1_0z };
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 5'h00;
    else _00_ <= celloutsig_0_1z[4:0];
  assign celloutsig_0_0z = in_data[93:90] > in_data[64:61];
  assign celloutsig_0_4z = _00_ > { _00_[3:0], celloutsig_0_2z };
  assign celloutsig_0_7z = _00_ && { celloutsig_0_1z[2:0], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_14z = celloutsig_0_5z && { _00_[3:1], celloutsig_0_12z };
  assign celloutsig_0_17z = { in_data[59:50], celloutsig_0_4z } && { celloutsig_0_16z[9:1], celloutsig_0_15z, celloutsig_0_4z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z } || { celloutsig_0_1z[5:2], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_5z[1] & ~(celloutsig_1_5z[0]);
  assign celloutsig_0_12z = celloutsig_0_8z[1] & ~(celloutsig_0_9z[3]);
  assign celloutsig_0_13z = celloutsig_0_8z[8] & ~(celloutsig_0_10z);
  assign celloutsig_0_8z = { _00_[4:1], celloutsig_0_2z, celloutsig_0_5z } % { 1'h1, _00_[2:0], celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_9z[5:2], celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_10z } % { 1'h1, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_5z = celloutsig_0_4z ? { in_data[73:72], 1'h1, celloutsig_0_2z } : _00_[3:0];
  assign { celloutsig_0_9z[15:7], celloutsig_0_9z[5:0] } = celloutsig_0_1z[5] ? { celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z } : { _00_[4:1], _00_, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_1_5z = - { celloutsig_1_1z[1:0], celloutsig_1_1z };
  assign celloutsig_1_4z = - { in_data[108:101], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_1z = in_data[90:85] | in_data[83:78];
  assign celloutsig_1_2z = { in_data[135:121], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } | in_data[148:126];
  assign celloutsig_1_3z = ~^ celloutsig_1_2z[15:3];
  assign celloutsig_0_25z = ~((celloutsig_0_6z & celloutsig_0_16z[2]) | celloutsig_0_18z);
  assign celloutsig_0_10z = ~((celloutsig_0_2z & celloutsig_0_4z) | (celloutsig_0_2z & celloutsig_0_0z));
  assign celloutsig_0_9z[6] = celloutsig_0_7z;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
