#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sat Oct 23 17:04:41 2021
# Process ID: 35374
# Current directory: /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.runs/synth_1
# Command line: vivado -log FSM_A1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source FSM_A1.tcl
# Log file: /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.runs/synth_1/FSM_A1.vds
# Journal file: /home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source FSM_A1.tcl -notrace
Command: synth_design -top FSM_A1 -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35432
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.902 ; gain = 17.805 ; free physical = 160 ; free virtual = 10578
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'FSM_A1' [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.srcs/sources_1/new/FSM_A1.vhd:24]
INFO: [Synth 8-226] default block is never used [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.srcs/sources_1/new/FSM_A1.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'FSM_A1' (1#1) [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.srcs/sources_1/new/FSM_A1.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2485.840 ; gain = 58.742 ; free physical = 270 ; free virtual = 10630
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2500.684 ; gain = 73.586 ; free physical = 954 ; free virtual = 11314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2500.684 ; gain = 73.586 ; free physical = 954 ; free virtual = 11314
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2500.684 ; gain = 0.000 ; free physical = 947 ; free virtual = 11307
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
Finished Parsing XDC File [/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.srcs/constrs_1/imports/constrs/Zybo-Z7-Master-full-adder-map.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.465 ; gain = 0.000 ; free physical = 910 ; free virtual = 11281
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.465 ; gain = 0.000 ; free physical = 910 ; free virtual = 11281
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 973 ; free virtual = 11345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 973 ; free virtual = 11345
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 973 ; free virtual = 11345
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'CState_reg' in module 'FSM_A1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                               00 |                               00
                      s0 |                               01 |                               01
                      s1 |                               10 |                               10
                      s2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'CState_reg' using encoding 'sequential' in module 'FSM_A1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 961 ; free virtual = 11337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 938 ; free virtual = 11323
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 810 ; free virtual = 11203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 810 ; free virtual = 11203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 809 ; free virtual = 11201
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 810 ; free virtual = 11203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 813 ; free virtual = 11205
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 813 ; free virtual = 11206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 813 ; free virtual = 11206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 813 ; free virtual = 11206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 813 ; free virtual = 11206
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT6 |     3|
|4     |FDRE |     2|
|5     |IBUF |    10|
|6     |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 813 ; free virtual = 11206
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2620.465 ; gain = 73.586 ; free physical = 871 ; free virtual = 11264
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2620.465 ; gain = 193.367 ; free physical = 871 ; free virtual = 11264
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.465 ; gain = 0.000 ; free physical = 952 ; free virtual = 11351
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2620.465 ; gain = 0.000 ; free physical = 906 ; free virtual = 11305
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2620.465 ; gain = 193.469 ; free physical = 1050 ; free virtual = 11449
INFO: [Common 17-1381] The checkpoint '/home/josemrtnz/Documents/ECE524L/fa21-e524-lab-assignment5-group-7/assignment1/assignment1.runs/synth_1/FSM_A1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file FSM_A1_utilization_synth.rpt -pb FSM_A1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Oct 23 17:05:16 2021...
