
         Lattice Mapping Report File for Design Module 'gGMUX_BKeys'


Design Information
------------------

Command line:   map -a LatticeXP2 -p LFXP2-5E -t CSBGA132 -s 5 -oc Commercial
     dGMUX_BKeys_master.ngd -o dGMUX_BKeys_master_map.ncd -pr
     dGMUX_BKeys_master.prf -mp dGMUX_BKeys_master.mrp -lpf C:/Users/Sjenja/sour
     ce/repos/dGMUX/dGMUX_BKeys/master/dGMUX_BKeys_master.lpf -lpf
     C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/dGMUX_BKeys.lpf -gui -msgset
     C:/Users/Sjenja/source/repos/dGMUX/dGMUX_BKeys/promote.xml 
Target Vendor:  LATTICE
Target Device:  LFXP2-5ECSBGA132
Target Performance:   5
Mapper:  mg5a00,  version:  Diamond (64-bit) 3.12.0.240.2
Mapped on:  04/02/21  23:37:39

Design Summary
--------------

   Number of registers:    118 out of  3822 (3%)
      PFU registers:          118 out of  3564 (3%)
      PIO registers:            0 out of   258 (0%)
   Number of SLICEs:       153 out of  2376 (6%)
      SLICEs as Logic/ROM:    153 out of  2376 (6%)
      SLICEs as RAM:            0 out of   405 (0%)
      SLICEs as Carry:         46 out of  2376 (2%)
   Number of LUT4s:        291 out of  4752 (6%)
      Number used as logic LUTs:        199
      Number used as distributed RAM:     0
      Number used as ripple logic:       92
      Number used as shift registers:     0
   Number of PIO sites used: 44 out of 86 (51%)
      Number of PIO sites used for single ended IOs: 14
      Number of PIO sites used for differential IOs: 30 (represented by 15 PIO
     comps in NCD)
   Number of PIO FIXEDDELAY:    0
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of block RAMs:  0 out of 9 (0%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.

        Number Of Mapped DSP Components:
   --------------------------------
   MULT36X36B          0
   MULT18X18B          0
   MULT18X18MACB       0
   MULT18X18ADDSUBB    0
   MULT18X18ADDSUBSUMB 0
   MULT9X9B            0

                                    Page 1




Design:  gGMUX_BKeys                                   Date:  04/02/21  23:37:39

Design Summary (cont)
---------------------
   MULT9X9ADDSUBB      0
   MULT9X9ADDSUBSUMB   0
   --------------------------------
   Number of Used DSP Sites:  0 out of 24 (0 %)
   Number of clocks:  2
     Net LPC_CLK33M_GMUX_c: 67 loads, 67 rising, 0 falling (Driver: PIO
     LPC_CLK33M_GMUX )
     Net Key_Clock: 3 loads, 3 rising, 0 falling (Driver: Key_Clock_105 )
   Number of Clock Enables:  6
     Net LPC_CLK33M_GMUX_c_enable_17: 2 loads, 2 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_14: 3 loads, 3 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_9: 5 loads, 5 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_18: 1 loads, 1 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_30: 6 loads, 6 LSLICEs
     Net LPC_CLK33M_GMUX_c_enable_29: 1 loads, 1 LSLICEs
   Number of LSRs:  6
     Net LPC_CLK33M_GMUX_c_enable_14: 9 loads, 9 LSLICEs
     Net n2029: 5 loads, 5 LSLICEs
     Net Prescale_Counter_22: 12 loads, 12 LSLICEs
     Net n5373: 7 loads, 7 LSLICEs
     Net n5381: 6 loads, 6 LSLICEs
     Net n2654: 9 loads, 9 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net VCC_net: 60 loads
     Net Brightness_Level_3: 42 loads
     Net Brightness_Level_2: 40 loads
     Net Brightness_Level_1: 36 loads
     Net n5369: 25 loads
     Net GMUX_RESET_L_c: 22 loads
     Net Brightness_Level_4: 21 loads
     Net Brightness_Level_0: 19 loads
     Net n5373: 19 loads
     Net n1854: 16 loads




   Number of warnings:  0
   Number of errors:    0
     

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+------------+
| IO Name             | Direction | Levelmode | IO         | FIXEDDELAY |
|                     |           |  IO_TYPE  | Register   |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_A_DATA[0]      | OUTPUT    | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+

                                    Page 2




Design:  gGMUX_BKeys                                   Date:  04/02/21  23:37:39

IO (PIO) Attributes (cont)
--------------------------
| LVDS_A_DATA[1]      | OUTPUT    | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_DDC_SEL_IG     | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| EG_RESET_L          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| GPUVCORE_EN         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| P1V0GPU_EN          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| P1V5FB1V8GPU_R_EN   | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| P3V3GPU_EN          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| LCD_BKLT_PWM        | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| LCD_PWR_EN          | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| LCD_BKLT_EN         | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_B_CLK          | OUTPUT    | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_A_CLK          | OUTPUT    | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_B_DATA[0]      | OUTPUT    | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_B_DATA[1]      | OUTPUT    | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_B_DATA[2]      | OUTPUT    | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_A_DATA[2]      | OUTPUT    | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_DDC_SEL_EG     | OUTPUT    | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_A_DATA[2]   | INPUT     | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_A_DATA[1]   | INPUT     | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_A_DATA[0]   | INPUT     | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_B_DATA[2]   | INPUT     | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_B_DATA[1]   | INPUT     | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_B_DATA[0]   | INPUT     | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_A_CLK       | INPUT     | SSTL18D_II|            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_BKL_ON      | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| LVDS_IG_PANEL_PWR   | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| LPC_CLK33M_GMUX     | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+
| GMUX_RESET_L        | INPUT     | LVCMOS33  |            |            |
+---------------------+-----------+-----------+------------+------------+

                                    Page 3




Design:  gGMUX_BKeys                                   Date:  04/02/21  23:37:39


Removed logic
-------------

Block GSR_INST undriven or does not drive anything - clipped.
Signal add_649_add_4_4/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_4/S0 undriven or does not drive anything - clipped.
Signal add_649_add_4_6/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_6/S0 undriven or does not drive anything - clipped.
Signal add_649_add_4_8/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_8/S0 undriven or does not drive anything - clipped.
Signal add_649_add_4_10/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_10/S0 undriven or does not drive anything - clipped.
Signal Prescale_Counter_407_add_4_23/CO undriven or does not drive anything -
     clipped.
Signal add_116_add_4_11/CO undriven or does not drive anything - clipped.
Signal add_649_add_4_12/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_12/S0 undriven or does not drive anything - clipped.
Signal add_661_1/S0 undriven or does not drive anything - clipped.
Signal add_661_1/CI undriven or does not drive anything - clipped.
Signal add_649_add_4_14/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_14/S0 undriven or does not drive anything - clipped.
Signal add_649_add_4_16/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_16/S0 undriven or does not drive anything - clipped.
Signal PWM_Counter_408_add_4_1/S0 undriven or does not drive anything - clipped.
     
Signal PWM_Counter_408_add_4_1/CI undriven or does not drive anything - clipped.
     
Signal add_661_17/CO undriven or does not drive anything - clipped.
Signal add_649_add_4_18/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_18/S0 undriven or does not drive anything - clipped.
Signal add_649_add_4_cout/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_cout/CO undriven or does not drive anything - clipped.
Signal add_116_add_4_1/S0 undriven or does not drive anything - clipped.
Signal add_116_add_4_1/CI undriven or does not drive anything - clipped.
Signal Prescale_Counter_407_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal Prescale_Counter_407_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal PWM_Counter_408_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal add_649_add_4_2/S1 undriven or does not drive anything - clipped.
Signal add_649_add_4_2/S0 undriven or does not drive anything - clipped.
Signal add_649_add_4_2/CI undriven or does not drive anything - clipped.

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 60 MB
        







                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights
     reserved.
