#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Nov  8 11:17:43 2023
# Process ID: 1348905
# Current directory: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu
# Command line: vivado lsu.xpr
# Log file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/vivado.log
# Journal file: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/vivado.jou
# Running On: binhkieudo, OS: Linux, CPU Frequency: 3300.000 MHz, CPU Physical cores: 10, Host memory: 134739 MB
#-----------------------------------------------------------
start_gui
open_project lsu.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:06 . Memory (MB): peak = 7333.809 ; gain = 248.496 ; free physical = 100261 ; free virtual = 121456
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/utils_1/imports/synth_1/rv32_lsu.dcp with file /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.runs/synth_1/top.dcp
launch_runs synth_1 -jobs 20
[Wed Nov  8 11:37:59 2023] Launched synth_1...
Run output will be captured here: /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.runs/synth_1/runme.log
set_property target_simulator Questa [current_project]
set_property compxlib.questa_compiled_library_dir /home/binhkieudo/Public/xil_lib [current_project]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/top.v:]
set_property -name {questa.simulate.runtime} -value {-all} -objects [get_filesets sim_1]
set_property -name {questa.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:39:41 on Nov 08,2023
vlog -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
-- Compiling module rv32_dmem
-- Compiling module rv32_lsu2
-- Compiling module top

Top level modules:
	top
End time: 11:39:41 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:39:41 on Nov 08,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
-- Compiling module tb

Top level modules:
	tb
End time: 11:39:41 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:39:41 on Nov 08,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:39:41 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '0' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:39:41 on Nov 08,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module top
-- Loading module rv32_lsu2
-- Loading module rv32_dmem
Optimizing 5 design-units (inlining 0/5 module instances):
-- Optimizing module rv32_lsu2(fast)
-- Optimizing module rv32_dmem(fast)
-- Optimizing module top(fast)
-- Optimizing module tb(fast)
-- Optimizing module glbl(fast)
Optimized design name is tb_opt
End time: 11:39:42 on Nov 08,2023, Elapsed time: 0:00:01
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '1' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
Program launched (PID=1352771)
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:57:54 on Nov 08,2023
vlog -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
-- Skipping module rv32_dmem
-- Skipping module rv32_lsu2
-- Skipping module top

Top level modules:
	top
End time: 11:57:54 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:57:54 on Nov 08,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
-- Skipping module tb

Top level modules:
	tb
End time: 11:57:54 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:57:54 on Nov 08,2023
vlog -work xil_defaultlib glbl.v 
-- Compiling module glbl

Top level modules:
	glbl
End time: 11:57:54 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '1' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:57:54 on Nov 08,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb xil_defaultlib.glbl -o tb_opt 

Top level modules:
	tb
	glbl

Analyzing design...
-- Loading module tb
-- Loading module glbl
-- Loading module top
-- Loading module rv32_lsu2
-- Loading module rv32_dmem
Incremental compilation check found no design-units have changed.
Optimized design name is tb_opt
End time: 11:57:54 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
Program launched (PID=1355227)
set_property -name {questa.simulate.vsim.more_options} -value {-debugDB} -objects [get_filesets sim_1]
set_property -name {questa.compile.load_glbl} -value {false} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sim_1/new/tb.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_dmem.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu2.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 15:30:39 on Nov 08,2023
vlog -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
-- Skipping module rv32_dmem
-- Skipping module rv32_lsu2
-- Skipping module top

Top level modules:
	top
End time: 15:30:39 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 15:30:39 on Nov 08,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
-- Skipping module tb

Top level modules:
	tb
End time: 15:30:39 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '0' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 15:30:40 on Nov 08,2023
vopt "+acc=npr" -suppress 10016 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading module rv32_lsu2
-- Loading module rv32_dmem
Optimizing 4 design-units (inlining 0/4 module instances):
-- Optimizing module rv32_lsu2(fast)
-- Optimizing module rv32_dmem(fast)
-- Optimizing module tb(fast)
-- Optimizing module top(fast)
Optimized design name is tb_opt
End time: 15:30:40 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '0' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
Program launched (PID=1380036)
set_property -name {questa.elaborate.vopt.more_options} -value {-debugdb} -objects [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-Questa-47] Finding simulator installation...
INFO: [USF-Questa-49] Using simulator executables from '/tools/questasim/linux_x86_64'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [USF-Questa-7] Finding pre-compiled libraries...
INFO: [USF_Questa-11] File '/home/binhkieudo/Public/xil_lib/modelsim.ini' copied to run dir:'/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
INFO: [SIM-utils-80] Simulation library compiled with '7.4.0' version ('/home/binhkieudo/Public/xil_lib)
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-Questa-107] Finding global include files...
INFO: [USF-Questa-108] Finding include directories and verilog header directory paths...
INFO: [USF-Questa-109] Fetching design files from 'sim_1'...
INFO: [USF-Questa-2] Questa::Compile design
INFO: [USF-Questa-15] Creating automatic 'do' files...
INFO: [USF-Questa-69] Executing 'COMPILE and ANALYZE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
** Warning: (vlib-34) Library already exists at "questa_lib/work".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim".
Errors: 0, Warnings: 1
** Warning: (vlib-34) Library already exists at "questa_lib/msim/xil_defaultlib".
Errors: 0, Warnings: 1
QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap xil_defaultlib questa_lib/msim/xil_defaultlib 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 15:34:47 on Nov 08,2023
vlog -64 -incr -mfcu -work xil_defaultlib ../../../../lsu.srcs/sources_1/new/rv32_dmem.v ../../../../lsu.srcs/sources_1/new/rv32_lsu2.v ../../../../lsu.srcs/sources_1/new/top.v 
-- Skipping module rv32_dmem
-- Skipping module rv32_lsu2
-- Skipping module top

Top level modules:
	top
End time: 15:34:47 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 15:34:47 on Nov 08,2023
vlog -64 -incr -mfcu -sv -work xil_defaultlib ../../../../lsu.srcs/sim_1/new/tb.sv 
-- Skipping module tb

Top level modules:
	tb
End time: 15:34:47 on Nov 08,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'compile' step finished in '0' seconds
INFO: [USF-Questa-3] Questa::Elaborate design
INFO: [USF-Questa-69] Executing 'ELABORATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
QuestaSim-64 vopt 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 15:34:47 on Nov 08,2023
vopt "+acc=npr" -suppress 10016 -debugdb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -work xil_defaultlib xil_defaultlib.tb -o tb_opt 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading module rv32_lsu2
-- Loading module rv32_dmem
Optimizing 4 design-units (inlining 0/4 module instances):
-- Optimizing module rv32_lsu2(fast)
-- Processing module rv32_lsu2(fast) for debug
-- Optimizing module rv32_dmem(fast)
-- Processing module rv32_dmem(fast) for debug
-- Optimizing module tb(fast)
-- Processing module tb(fast) for debug
-- Optimizing module top(fast)
-- Processing module top(fast) for debug
Optimized design name is tb_opt
End time: 15:34:49 on Nov 08,2023, Elapsed time: 0:00:02
Errors: 0, Warnings: 0
INFO: [USF-Questa-69] 'elaborate' step finished in '2' seconds
INFO: [USF-Questa-4] Questa::Simulate design
INFO: [USF-Questa-69] Executing 'SIMULATE' step in '/home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.sim/sim_1/behav/questa'
Program launched (PID=1380748)
close [ open /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu3.v w ]
add_files /home/binhkieudo/Workspace/RVSecNoC/neorv32_verilog/multithread/lsu/lsu/lsu.srcs/sources_1/new/rv32_lsu3.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov  8 19:23:23 2023...
