<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7')">rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.70</td>
<td class="s8 cl rt"><a href="mod910.html#Line" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod910.html#Cond" > 33.33</a></td>
<td class="s9 cl rt"><a href="mod910.html#Toggle" > 95.50</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod910.html#Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_regression_21-10-2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod910.html#inst_tag_67060"  onclick="showContent('inst_tag_67060')">config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s4 cl rt"> 42.22</td>
<td class="s7 cl rt"><a href="mod910.html#inst_tag_67060_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod910.html#inst_tag_67060_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod910.html#inst_tag_67060_Toggle" >  1.73</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod910.html#inst_tag_67060_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod910.html#inst_tag_67059"  onclick="showContent('inst_tag_67059')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s6 cl rt"> 65.93</td>
<td class="s8 cl rt"><a href="mod910.html#inst_tag_67059_Line" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod910.html#inst_tag_67059_Cond" > 33.33</a></td>
<td class="s8 cl rt"><a href="mod910.html#inst_tag_67059_Toggle" > 84.43</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod910.html#inst_tag_67059_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod910.html#inst_tag_67061"  onclick="showContent('inst_tag_67061')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isereq</a></td>
<td class="s6 cl rt"> 68.70</td>
<td class="s8 cl rt"><a href="mod910.html#inst_tag_67061_Line" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod910.html#inst_tag_67061_Cond" > 33.33</a></td>
<td class="s9 cl rt"><a href="mod910.html#inst_tag_67061_Toggle" > 95.50</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod910.html#inst_tag_67061_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_67060'>
<hr>
<a name="inst_tag_67060"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy27.html#tag_urg_inst_67060" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 42.22</td>
<td class="s7 cl rt"><a href="mod910.html#inst_tag_67060_Line" > 75.00</a></td>
<td class="s3 cl rt"><a href="mod910.html#inst_tag_67060_Cond" > 33.33</a></td>
<td class="s0 cl rt"><a href="mod910.html#inst_tag_67060_Toggle" >  1.73</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod910.html#inst_tag_67060_Branch" > 58.82</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s4 cl rt"> 44.70</td>
<td class="s7 cl rt"> 78.95</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s0 cl rt">  3.34</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 63.16</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 24.78</td>
<td class="s5 cl rt"> 54.76</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.94</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.41</td>
<td class="wht cl rt"></td>
<td><a href="mod576.html#inst_tag_32829" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod283.html#inst_tag_17259" id="tag_urg_inst_17259">ursrsrg</a></td>
<td class="s8 cl rt"> 83.33</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67059'>
<hr>
<a name="inst_tag_67059"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy31.html#tag_urg_inst_67059" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 65.93</td>
<td class="s8 cl rt"><a href="mod910.html#inst_tag_67059_Line" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod910.html#inst_tag_67059_Cond" > 33.33</a></td>
<td class="s8 cl rt"><a href="mod910.html#inst_tag_67059_Toggle" > 84.43</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod910.html#inst_tag_67059_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 67.39</td>
<td class="s8 cl rt"> 84.21</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s8 cl rt"> 83.61</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.42</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s4 cl rt"> 49.61</td>
<td class="s7 cl rt"> 73.15</td>
<td class="s1 cl rt"> 12.50</td>
<td class="s4 cl rt"> 49.85</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 62.93</td>
<td class="wht cl rt"></td>
<td><a href="mod82.html#inst_tag_2492" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod283.html#inst_tag_17251" id="tag_urg_inst_17251">ursrsrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_67061'>
<hr>
<a name="inst_tag_67061"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy41.html#tag_urg_inst_67061" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isereq</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s6 cl rt"> 68.70</td>
<td class="s8 cl rt"><a href="mod910.html#inst_tag_67061_Line" > 81.25</a></td>
<td class="s3 cl rt"><a href="mod910.html#inst_tag_67061_Cond" > 33.33</a></td>
<td class="s9 cl rt"><a href="mod910.html#inst_tag_67061_Toggle" > 95.50</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod910.html#inst_tag_67061_Branch" > 64.71</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 70.07</td>
<td class="s8 cl rt"> 84.21</td>
<td class="s3 cl rt"> 33.33</td>
<td class="s9 cl rt"> 94.31</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 68.42</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 97.78</td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 91.64</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 99.48</td>
<td class="wht cl rt"></td>
<td><a href="mod857.html#inst_tag_60469" >GenericToTransport</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod283.html#inst_tag_17264" id="tag_urg_inst_17264">ursrsrg</a></td>
<td class="s8 cl rt"> 86.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod910.html" >rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117868</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117873</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117878</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117904</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
117867                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117868     1/1          		if ( ! Sys_Clk_RstN )
117869     1/1          			First &lt;= #1.0 ( 1'b1 );
117870     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
117871     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
117872                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117873     1/1          		if ( ! Sys_Clk_RstN )
117874     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
117875     1/1          		else if ( CntInc )
117876     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );</font>
                        MISSING_ELSE
117877                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117878     1/1          		if ( ! Sys_Clk_RstN )
117879     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
117880     1/1          		else if ( StrmCe )
117881     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
117882                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
117883                  		.Clk( Sys_Clk )
117884                  	,	.Clk_ClkS( Sys_Clk_ClkS )
117885                  	,	.Clk_En( Sys_Clk_En )
117886                  	,	.Clk_EnS( Sys_Clk_EnS )
117887                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
117888                  	,	.Clk_RstN( Sys_Clk_RstN )
117889                  	,	.Clk_Tm( Sys_Clk_Tm )
117890                  	,	.O( u_156a )
117891                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
117892                  	,	.Set( StrmCe )
117893                  	);
117894                  	assign Sys_Pwr_Idle = 1'b1;
117895                  	assign Sys_Pwr_WakeUp = 1'b0;
117896                  	assign Tx_Req_Addr = Rx_Req_Addr;
117897                  	assign u_2393 = Rx_Req_Data;
117898                  	assign u_828c = u_2393 [63:32];
117899                  	assign upreStrm_AddrLsb = u_828c [18:12];
117900                  	assign StrmAddr = upreStrm_AddrLsb;
117901                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
117902                  	assign Tx_Req_Be = ~ { 8 { Pad }  } &amp; Rx_Req_Be;
117903                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117904     1/1          		if ( ! Sys_Clk_RstN )
117905     1/1          			Addr &lt;= #1.0 ( 1'b0 );
117906     1/1          		else if ( StrmCe )
117907     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod910.html" >rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117859
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117864
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117864
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod910.html" >rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">28</td>
<td class="rt">68.29 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">578</td>
<td class="rt">552</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">289</td>
<td class="rt">276</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">289</td>
<td class="rt">276</td>
<td class="rt">95.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">28</td>
<td class="rt">68.29 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">578</td>
<td class="rt">552</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">289</td>
<td class="rt">276</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">289</td>
<td class="rt">276</td>
<td class="rt">95.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod910.html" >rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117859</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117864</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117868</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117873</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117878</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117904</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117859     	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117864     	assign NewLen1 =
           	                
117865     		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
           		     <font color = "red">-1-</font>       <font color = "red">-2-</font>   
           		               <font color = "red">==></font>  
           		     <font color = "green">==></font>       <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117868     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117869     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
117870     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
117871     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117873     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117874     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117875     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
117876     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117878     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117879     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117880     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
117881     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117904     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117905     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117906     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
117907     			Addr <= #1.0 ( StrmAddr [3] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67060'>
<a name="inst_tag_67060_Line"></a>
<b>Line Coverage for Instance : <a href="mod910.html#inst_tag_67060" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>16</td><td>12</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117868</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117873</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117878</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117904</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
117867                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117868     1/1          		if ( ! Sys_Clk_RstN )
117869     1/1          			First &lt;= #1.0 ( 1'b1 );
117870     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
117871     <font color = "red">0/1     ==>  			First &lt;= #1.0 ( Rx_Req_Last );</font>
                        MISSING_ELSE
117872                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117873     1/1          		if ( ! Sys_Clk_RstN )
117874     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
117875     1/1          		else if ( CntInc )
117876     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );</font>
                        MISSING_ELSE
117877                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117878     1/1          		if ( ! Sys_Clk_RstN )
117879     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
117880     1/1          		else if ( StrmCe )
117881     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
117882                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
117883                  		.Clk( Sys_Clk )
117884                  	,	.Clk_ClkS( Sys_Clk_ClkS )
117885                  	,	.Clk_En( Sys_Clk_En )
117886                  	,	.Clk_EnS( Sys_Clk_EnS )
117887                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
117888                  	,	.Clk_RstN( Sys_Clk_RstN )
117889                  	,	.Clk_Tm( Sys_Clk_Tm )
117890                  	,	.O( u_156a )
117891                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
117892                  	,	.Set( StrmCe )
117893                  	);
117894                  	assign Sys_Pwr_Idle = 1'b1;
117895                  	assign Sys_Pwr_WakeUp = 1'b0;
117896                  	assign Tx_Req_Addr = Rx_Req_Addr;
117897                  	assign u_2393 = Rx_Req_Data;
117898                  	assign u_828c = u_2393 [63:32];
117899                  	assign upreStrm_AddrLsb = u_828c [18:12];
117900                  	assign StrmAddr = upreStrm_AddrLsb;
117901                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
117902                  	assign Tx_Req_Be = ~ { 8 { Pad }  } &amp; Rx_Req_Be;
117903                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117904     1/1          		if ( ! Sys_Clk_RstN )
117905     1/1          			Addr &lt;= #1.0 ( 1'b0 );
117906     1/1          		else if ( StrmCe )
117907     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_67060_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod910.html#inst_tag_67060" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117859
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117864
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117864
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67060_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod910.html#inst_tag_67060" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">5</td>
<td class="rt">12.20 </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">578</td>
<td class="rt">10</td>
<td class="rt">1.73  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">289</td>
<td class="rt">5</td>
<td class="rt">1.73  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">289</td>
<td class="rt">5</td>
<td class="rt">1.73  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">5</td>
<td class="rt">12.20 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">578</td>
<td class="rt">10</td>
<td class="rt">1.73  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">289</td>
<td class="rt">5</td>
<td class="rt">1.73  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">289</td>
<td class="rt">5</td>
<td class="rt">1.73  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[6:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67060_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod910.html#inst_tag_67060" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">10</td>
<td class="rt">58.82 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117859</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117864</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117868</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117873</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117878</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117904</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117859     	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117864     	assign NewLen1 =
           	                
117865     		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
           		     <font color = "red">-1-</font>       <font color = "red">-2-</font>   
           		               <font color = "red">==></font>  
           		     <font color = "green">==></font>       <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117868     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117869     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
117870     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "red">-2-</font>  
117871     			First <= #1.0 ( Rx_Req_Last );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117873     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117874     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117875     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
117876     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117878     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117879     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117880     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
117881     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117904     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117905     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117906     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
117907     			Addr <= #1.0 ( StrmAddr [3] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67059'>
<a name="inst_tag_67059_Line"></a>
<b>Line Coverage for Instance : <a href="mod910.html#inst_tag_67059" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117868</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117873</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117878</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117904</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
117867                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117868     1/1          		if ( ! Sys_Clk_RstN )
117869     1/1          			First &lt;= #1.0 ( 1'b1 );
117870     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
117871     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
117872                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117873     1/1          		if ( ! Sys_Clk_RstN )
117874     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
117875     1/1          		else if ( CntInc )
117876     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );</font>
                        MISSING_ELSE
117877                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117878     1/1          		if ( ! Sys_Clk_RstN )
117879     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
117880     1/1          		else if ( StrmCe )
117881     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
117882                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
117883                  		.Clk( Sys_Clk )
117884                  	,	.Clk_ClkS( Sys_Clk_ClkS )
117885                  	,	.Clk_En( Sys_Clk_En )
117886                  	,	.Clk_EnS( Sys_Clk_EnS )
117887                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
117888                  	,	.Clk_RstN( Sys_Clk_RstN )
117889                  	,	.Clk_Tm( Sys_Clk_Tm )
117890                  	,	.O( u_156a )
117891                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
117892                  	,	.Set( StrmCe )
117893                  	);
117894                  	assign Sys_Pwr_Idle = 1'b1;
117895                  	assign Sys_Pwr_WakeUp = 1'b0;
117896                  	assign Tx_Req_Addr = Rx_Req_Addr;
117897                  	assign u_2393 = Rx_Req_Data;
117898                  	assign u_828c = u_2393 [63:32];
117899                  	assign upreStrm_AddrLsb = u_828c [18:12];
117900                  	assign StrmAddr = upreStrm_AddrLsb;
117901                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
117902                  	assign Tx_Req_Be = ~ { 8 { Pad }  } &amp; Rx_Req_Be;
117903                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117904     1/1          		if ( ! Sys_Clk_RstN )
117905     1/1          			Addr &lt;= #1.0 ( 1'b0 );
117906     1/1          		else if ( StrmCe )
117907     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_67059_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod910.html#inst_tag_67059" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117859
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117864
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117864
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67059_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod910.html#inst_tag_67059" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">16</td>
<td class="rt">39.02 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">578</td>
<td class="rt">488</td>
<td class="rt">84.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">289</td>
<td class="rt">244</td>
<td class="rt">84.43 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">289</td>
<td class="rt">244</td>
<td class="rt">84.43 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">16</td>
<td class="rt">39.02 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">578</td>
<td class="rt">488</td>
<td class="rt">84.43 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">289</td>
<td class="rt">244</td>
<td class="rt">84.43 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">289</td>
<td class="rt">244</td>
<td class="rt">84.43 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>CmdRx[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[3:1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>CmdTx[6:4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[10:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[27:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[62:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[10:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[12:11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[15:13]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[17:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[20:18]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[27:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[29:28]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:30]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[62:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63]</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67059_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod910.html#inst_tag_67059" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117859</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117864</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117868</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117873</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117878</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117904</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117859     	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117864     	assign NewLen1 =
           	                
117865     		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
           		     <font color = "red">-1-</font>       <font color = "red">-2-</font>   
           		               <font color = "red">==></font>  
           		     <font color = "green">==></font>       <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117868     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117869     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
117870     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
117871     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117873     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117874     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117875     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
117876     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117878     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117879     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117880     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
117881     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117904     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117905     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117906     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
117907     			Addr <= #1.0 ( StrmAddr [3] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_67061'>
<a name="inst_tag_67061_Line"></a>
<b>Line Coverage for Instance : <a href="mod910.html#inst_tag_67061" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">TOTAL</td><td></td><td>16</td><td>13</td><td>81.25</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>117868</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117873</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117878</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>117904</td><td>4</td><td>3</td><td>75.00</td></tr>
</table>
<pre class="code"><br clear=all>
117867                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117868     1/1          		if ( ! Sys_Clk_RstN )
117869     1/1          			First &lt;= #1.0 ( 1'b1 );
117870     1/1          		else if ( Rx_Req_Vld &amp; Rx_Req_Rdy )
117871     1/1          			First &lt;= #1.0 ( Rx_Req_Last );
                        MISSING_ELSE
117872                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117873     1/1          		if ( ! Sys_Clk_RstN )
117874     1/1          			Cnt &lt;= #1.0 ( 1'b0 );
117875     1/1          		else if ( CntInc )
117876     <font color = "red">0/1     ==>  			Cnt &lt;= #1.0 ( ~ { 1 { CntClr }  } &amp; Cnt + 1'b1 );</font>
                        MISSING_ELSE
117877                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117878     1/1          		if ( ! Sys_Clk_RstN )
117879     1/1          			Ratio &lt;= #1.0 ( 1'b0 );
117880     1/1          		else if ( StrmCe )
117881     <font color = "red">0/1     ==>  			Ratio &lt;= #1.0 ( StrmRatio );</font>
                        MISSING_ELSE
117882                  	rsnoc_z_T_C_S_C_L_R_Rsr_Srg_1 ursrsrg(
117883                  		.Clk( Sys_Clk )
117884                  	,	.Clk_ClkS( Sys_Clk_ClkS )
117885                  	,	.Clk_En( Sys_Clk_En )
117886                  	,	.Clk_EnS( Sys_Clk_EnS )
117887                  	,	.Clk_RetRstN( Sys_Clk_RetRstN )
117888                  	,	.Clk_RstN( Sys_Clk_RstN )
117889                  	,	.Clk_Tm( Sys_Clk_Tm )
117890                  	,	.O( u_156a )
117891                  	,	.Reset( Rx_Req_Vld &amp; Rx_Req_Rdy &amp; Rx_Req_Last )
117892                  	,	.Set( StrmCe )
117893                  	);
117894                  	assign Sys_Pwr_Idle = 1'b1;
117895                  	assign Sys_Pwr_WakeUp = 1'b0;
117896                  	assign Tx_Req_Addr = Rx_Req_Addr;
117897                  	assign u_2393 = Rx_Req_Data;
117898                  	assign u_828c = u_2393 [63:32];
117899                  	assign upreStrm_AddrLsb = u_828c [18:12];
117900                  	assign StrmAddr = upreStrm_AddrLsb;
117901                  	assign Pad = WideWr &amp; Cnt != ( MaxCnt &amp; Addr );
117902                  	assign Tx_Req_Be = ~ { 8 { Pad }  } &amp; Rx_Req_Be;
117903                  	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
117904     1/1          		if ( ! Sys_Clk_RstN )
117905     1/1          			Addr &lt;= #1.0 ( 1'b0 );
117906     1/1          		else if ( StrmCe )
117907     <font color = "red">0/1     ==>  			Addr &lt;= #1.0 ( StrmAddr [3] );</font>
                        MISSING_ELSE
</pre>
<hr>
<a name="inst_tag_67061_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod910.html#inst_tag_67061" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">Conditions</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s3"><td class="lf">Logical</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117859
 EXPRESSION (Ratio ? 1'b1 : 1'b0)
             --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117864
 EXPRESSION (Wide ? (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}})) : ({1'b0, Rx_Req_Len1}))
             --1-
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       117864
 SUB-EXPRESSION (Ratio ? ({Rx_Req_Len1, 1'b1}) : ({1'b0, {Rx_Req_Len1}}))
                 --1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_67061_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod910.html#inst_tag_67061" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">41</td>
<td class="rt">28</td>
<td class="rt">68.29 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">578</td>
<td class="rt">552</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">289</td>
<td class="rt">276</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">289</td>
<td class="rt">276</td>
<td class="rt">95.50 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">41</td>
<td class="rt">28</td>
<td class="rt">68.29 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">578</td>
<td class="rt">552</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">289</td>
<td class="rt">276</td>
<td class="rt">95.50 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">289</td>
<td class="rt">276</td>
<td class="rt">95.50 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>CmdRx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>CmdTx[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Len1MSB</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>StrmRatio</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Addr[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Be[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_BurstType</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Data[63:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Last</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Len1[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Lock</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Opc[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Tx_Req_SeqId[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnOrdered</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_SeqUnique</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_User[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Req_Vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_67061_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod910.html#inst_tag_67061" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.GenericToTransport.Isereq</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">17</td>
<td class="rt">11</td>
<td class="rt">64.71 </td>
</tr><tr class="s5">
<td>TERNARY</td>
<td class="rt">117859</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>TERNARY</td>
<td class="rt">117864</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">117868</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117873</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117878</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">117904</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117859     	assign MaxCnt = Ratio ? 1'b1 : 1'b0;
           	                      <font color = "red">-1-</font>  
           	                      <font color = "red">==></font>  
           	                      <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117864     	assign NewLen1 =
           	                
117865     		Wide ? ( Ratio ? { Rx_Req_Len1 , 1'b1 } : { 1'b0 , { Rx_Req_Len1 } } ) : { 1'b0 , Rx_Req_Len1 };
           		     <font color = "red">-1-</font>       <font color = "red">-2-</font>   
           		               <font color = "red">==></font>  
           		     <font color = "green">==></font>       <font color = "red">==></font>   
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117868     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117869     			First <= #1.0 ( 1'b1 );
           <font color = "green">			==></font>
117870     		else if ( Rx_Req_Vld & Rx_Req_Rdy )
           		     <font color = "green">-2-</font>  
117871     			First <= #1.0 ( Rx_Req_Last );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117873     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117874     			Cnt <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117875     		else if ( CntInc )
           		     <font color = "red">-2-</font>  
117876     			Cnt <= #1.0 ( ~ { 1 { CntClr }  } & Cnt + 1'b1 );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117878     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117879     			Ratio <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117880     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
117881     			Ratio <= #1.0 ( StrmRatio );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
117904     		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
117905     			Addr <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
117906     		else if ( StrmCe )
           		     <font color = "red">-2-</font>  
117907     			Addr <= #1.0 ( StrmAddr [3] );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_67059">
    <li>
      <a href="#inst_tag_67059_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67059_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67059_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67059_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67060">
    <li>
      <a href="#inst_tag_67060_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67060_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67060_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67060_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_67061">
    <li>
      <a href="#inst_tag_67061_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_67061_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_67061_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_67061_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_G_G2_Se_Requ_64f8f42f_W7">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
