{
  "namespaces": {
    "_G": {
      "modules": {
        "SimpleALU": {
          "connections": [
            [
              "inst9.in1.3",
              "inst3.out"
            ],
            [
              "inst9.in1.2",
              "inst3.out"
            ],
            [
              "inst9.in1.1",
              "inst3.out"
            ],
            [
              "inst9.in1.0",
              "inst3.out"
            ],
            [
              "inst8.in1.3",
              "inst2.out"
            ],
            [
              "inst8.in1.2",
              "inst2.out"
            ],
            [
              "inst8.in1.1",
              "inst2.out"
            ],
            [
              "inst8.in1.0",
              "inst2.out"
            ],
            [
              "inst7.in1.3",
              "inst1.out"
            ],
            [
              "inst7.in1.2",
              "inst1.out"
            ],
            [
              "inst7.in1.1",
              "inst1.out"
            ],
            [
              "inst7.in1.0",
              "inst1.out"
            ],
            [
              "inst6.in1.3",
              "inst0.out"
            ],
            [
              "inst6.in1.2",
              "inst0.out"
            ],
            [
              "inst6.in1.1",
              "inst0.out"
            ],
            [
              "inst6.in1.0",
              "inst0.out"
            ],
            [
              "inst3.in1.1",
              "const_VCC.out.0"
            ],
            [
              "inst3.in1.0",
              "const_VCC.out.0"
            ],
            [
              "inst2.in1.1",
              "const_VCC.out.0"
            ],
            [
              "inst2.in1.0",
              "const_GND.out.0"
            ],
            [
              "inst1.in1.1",
              "const_GND.out.0"
            ],
            [
              "inst1.in1.0",
              "const_VCC.out.0"
            ],
            [
              "inst0.in1.1",
              "const_GND.out.0"
            ],
            [
              "inst0.in1.0",
              "const_GND.out.0"
            ],
            [
              "self.out",
              "inst12.out"
            ],
            [
              "self.opcode",
              "inst3.in0"
            ],
            [
              "self.opcode",
              "inst2.in0"
            ],
            [
              "self.opcode",
              "inst1.in0"
            ],
            [
              "self.opcode",
              "inst0.in0"
            ],
            [
              "self.b",
              "inst9.in0"
            ],
            [
              "self.b",
              "inst5.in1"
            ],
            [
              "self.b",
              "inst4.in1"
            ],
            [
              "self.a",
              "inst8.in0"
            ],
            [
              "self.a",
              "inst5.in0"
            ],
            [
              "self.a",
              "inst4.in0"
            ],
            [
              "inst9.out",
              "inst12.in1"
            ],
            [
              "inst8.out",
              "inst11.in1"
            ],
            [
              "inst7.out",
              "inst10.in1"
            ],
            [
              "inst7.in0",
              "inst5.out"
            ],
            [
              "inst6.out",
              "inst10.in0"
            ],
            [
              "inst6.in0",
              "inst4.out"
            ],
            [
              "inst12.in0",
              "inst11.out"
            ],
            [
              "inst11.in0",
              "inst10.out"
            ]
          ],
          "instances": {
            "const_GND": {
              "configargs": {
                "value": 0
              },
              "genargs": {
                "width": 1
              },
              "genref": "coreir.const"
            },
            "const_VCC": {
              "configargs": {
                "value": 1
              },
              "genargs": {
                "width": 1
              },
              "genref": "coreir.const"
            },
            "inst0": {
              "genargs": {
                "width": 2
              },
              "genref": "coreir.eq"
            },
            "inst1": {
              "genargs": {
                "width": 2
              },
              "genref": "coreir.eq"
            },
            "inst10": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.or"
            },
            "inst11": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.or"
            },
            "inst12": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.or"
            },
            "inst2": {
              "genargs": {
                "width": 2
              },
              "genref": "coreir.eq"
            },
            "inst3": {
              "genargs": {
                "width": 2
              },
              "genref": "coreir.eq"
            },
            "inst4": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.add"
            },
            "inst5": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.sub"
            },
            "inst6": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.and"
            },
            "inst7": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.and"
            },
            "inst8": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.and"
            },
            "inst9": {
              "genargs": {
                "width": 4
              },
              "genref": "coreir.and"
            }
          },
          "type": [
            "Record",
            {
              "a": [
                "Array",
                4,
                "BitIn"
              ],
              "b": [
                "Array",
                4,
                "BitIn"
              ],
              "opcode": [
                "Array",
                2,
                "BitIn"
              ],
              "out": [
                "Array",
                4,
                "Bit"
              ]
            }
          ]
        }
      }
    }
  },
  "top": "_G.SimpleALU"
}