{"vcs1":{"timestamp_begin":1731553241.980510280, "rt":1.44, "ut":0.31, "st":0.23}}
{"vcselab":{"timestamp_begin":1731553243.501130885, "rt":1.16, "ut":0.25, "st":0.14}}
{"link":{"timestamp_begin":1731553244.732731052, "rt":0.46, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731553241.295390762}
{"VCS_COMP_START_TIME": 1731553241.295390762}
{"VCS_COMP_END_TIME": 1731553246.507782396}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333048}}
{"stitch_vcselab": {"peak_mem": 231568}}
