

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    2 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
3d035f1c221dff4c1b059f7701634ea5  /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=scalarProd.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/SCP/gpgpu_ptx_sim__SCP "
Parsing file _cuobjdump_complete_output_NEBT9m
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: scalarProd.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: scalarProd.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z13scalarProdGPUPfS_S_ii : hostFun 0x0x404ea1, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_42258_35_non_const_accumResult32" from 0x0 to 0x1000 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13scalarProdGPUPfS_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z13scalarProdGPUPfS_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x020 (_1.ptx:70) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:81) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:99) @%p4 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x198 (_1.ptx:125) @%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1a0 (_1.ptx:126) bra.uni $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b0 (_1.ptx:131) st.shared.f32 [%rd6+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d0 (_1.ptx:135) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d8 (_1.ptx:137) mov.s32 %r25, 512;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f0 (_1.ptx:143) @%p7 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x290 (_1.ptx:166) @%p8 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x298 (_1.ptx:169) shr.s32 %r25, %r25, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2b0 (_1.ptx:172) @%p9 bra $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2b8 (_1.ptx:173) @!%p3 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (_1.ptx:182) add.u32 %r2, %r2, %r8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x300 (_1.ptx:184) @%p10 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x308 (_1.ptx:187) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13scalarProdGPUPfS_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13scalarProdGPUPfS_S_ii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_GWMDNz"
Running: cat _ptx_GWMDNz | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_RZk8EN
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_RZk8EN --output-file  /dev/null 2> _ptx_GWMDNzinfo"
GPGPU-Sim PTX: Kernel '_Z13scalarProdGPUPfS_S_ii' : regs=18, lmem=0, smem=4096, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_GWMDNz _ptx2_RZk8EN _ptx_GWMDNzinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Initializing data...
...allocating CPU memory.
...allocating GPU memory.
...generating input data in CPU mem.
...copying input data to GPU mem.
Data init done.
Executing GPU kernel...
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x404ea1 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13scalarProdGPUPfS_S_ii' to stream 0, gridDim= (128,1,1) blockDim = (256,1,1) 
kernel '_Z13scalarProdGPUPfS_S_ii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z13scalarProdGPUPfS_S_ii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 46080 (ipc=92.2) sim_rate=23040 (inst/sec) elapsed = 0:0:00:02 / Sun Feb 28 21:39:24 2016
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(8,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(55,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(49,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(51,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(29,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(66,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 667392 (ipc=444.9) sim_rate=222464 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:39:25 2016
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(51,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(31,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 951072 (ipc=380.4) sim_rate=237768 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:39:26 2016
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(88,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(29,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 4000  inst.: 1147456 (ipc=286.9) sim_rate=229491 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:39:27 2016
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(39,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(3,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(46,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(21,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 1547168 (ipc=257.9) sim_rate=257861 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:39:28 2016
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(10,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(29,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 1742240 (ipc=248.9) sim_rate=248891 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:39:29 2016
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(28,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(32,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(23,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 2067936 (ipc=243.3) sim_rate=258492 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:39:30 2016
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(0,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(38,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(31,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 2358944 (ipc=235.9) sim_rate=262104 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:39:31 2016
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(22,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(70,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(19,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(69,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 2685280 (ipc=233.5) sim_rate=268528 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:39:32 2016
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(21,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(65,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 2984480 (ipc=229.6) sim_rate=271316 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:39:33 2016
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(38,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(30,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(65,0,0) tid=(223,0,0)
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 3274400 (ipc=225.8) sim_rate=272866 (inst/sec) elapsed = 0:0:00:12 / Sun Feb 28 21:39:34 2016
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(35,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(20,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(52,0,0) tid=(223,0,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,0,0) tid=(191,0,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 3618016 (ipc=226.1) sim_rate=278308 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:39:35 2016
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(40,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(24,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(21,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(43,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 4023960 (ipc=229.9) sim_rate=287425 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:39:36 2016
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(73,0,0) tid=(131,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(29,0,0) tid=(135,0,0)
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(14,0,0) tid=(232,0,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 4321887 (ipc=233.6) sim_rate=288125 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:39:37 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(59,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(29,0,0) tid=(33,0,0)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(42,0,0) tid=(249,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(26,0,0) tid=(217,0,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 4757073 (ipc=237.9) sim_rate=297317 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:39:38 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(21,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(53,0,0) tid=(47,0,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(14,0,0) tid=(210,0,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(29,0,0) tid=(187,0,0)
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 5116966 (ipc=243.7) sim_rate=300998 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:39:39 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(2,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(2,0,0) tid=(46,0,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(3,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(49,0,0) tid=(152,0,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(1,0,0) tid=(80,0,0)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(32,0,0) tid=(107,0,0)
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 5706840 (ipc=253.6) sim_rate=317046 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:39:40 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(1,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(50,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(55,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(27,0,0) tid=(135,0,0)
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 6056701 (ipc=257.7) sim_rate=318773 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:39:41 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(43,0,0) tid=(155,0,0)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(43,0,0) tid=(142,0,0)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(8,0,0) tid=(72,0,0)
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(42,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 6422704 (ipc=262.2) sim_rate=321135 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:39:42 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(4,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(85,0,0) tid=(230,0,0)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(27,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(12,0,0) tid=(199,0,0)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(24,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 6905960 (ipc=265.6) sim_rate=328855 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:39:43 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(25,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(25,0,0) tid=(242,0,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(5,0,0) tid=(138,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 7190429 (ipc=266.3) sim_rate=326837 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:39:44 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(44,0,0) tid=(35,0,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(35,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(37,0,0) tid=(57,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(43,0,0) tid=(179,0,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 7627802 (ipc=267.6) sim_rate=331643 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:39:45 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(40,0,0) tid=(56,0,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(44,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(18,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(67,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(3,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 8066547 (ipc=268.9) sim_rate=336106 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:39:46 2016
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(64,0,0) tid=(61,0,0)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(6,0,0) tid=(73,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(1,0,0) tid=(249,0,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 8371994 (ipc=270.1) sim_rate=334879 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:39:47 2016
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(41,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(16,0,0) tid=(181,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(41,0,0) tid=(98,0,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(18,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(11,0,0) tid=(243,0,0)
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 8824674 (ipc=271.5) sim_rate=339410 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:39:48 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(32,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(75,0,0) tid=(46,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33111,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(33112,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33232,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(33233,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(8,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 9111639 (ipc=272.0) sim_rate=337468 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:39:49 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(73,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33726,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(33727,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(49,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (34340,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(34341,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(90,0,0) tid=(127,0,0)
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(50,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(10,0,0) tid=(181,0,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 9586816 (ipc=273.9) sim_rate=342386 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:39:50 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(57,0,0) tid=(66,0,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(68,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (35506,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(35507,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(50,0,0) tid=(213,0,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(5,0,0) tid=(65,0,0)
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 9983858 (ipc=277.3) sim_rate=344270 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:39:51 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(22,0,0) tid=(188,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36256,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(36257,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(64,0,0) tid=(6,0,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(22,0,0) tid=(163,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (36605,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(36606,0)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(15,0,0) tid=(238,0,0)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(52,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 10446369 (ipc=282.3) sim_rate=348212 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:39:52 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(60,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(19,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (37320,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(37321,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37373,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37374,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (37382,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(37383,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(22,0,0) tid=(184,0,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(9,0,0) tid=(3,0,0)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(91,0,0) tid=(235,0,0)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(98,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 38000  inst.: 10972067 (ipc=288.7) sim_rate=353937 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:39:53 2016
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(72,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(10,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (38546,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(38547,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38595,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38596,0)
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(27,0,0) tid=(235,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (38605,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(38606,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (38780,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(38781,0)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(46,0,0) tid=(33,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (38914,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(38915,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(69,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (38977,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(38978,0)
GPGPU-Sim uArch: cycles simulated: 39000  inst.: 11463654 (ipc=293.9) sim_rate=358239 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:39:54 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (39044,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(39045,0)
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(43,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (39277,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(39278,0)
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(29,0,0) tid=(162,0,0)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(52,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (39606,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(39607,0)
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(54,0,0) tid=(164,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (39743,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(39744,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (39746,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(39747,0)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(84,0,0) tid=(81,0,0)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(95,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 40000  inst.: 12019242 (ipc=300.5) sim_rate=364219 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:39:55 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (40030,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(40031,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (40111,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(40112,0)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(106,0,0) tid=(195,0,0)
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(63,0,0) tid=(113,0,0)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(98,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (40621,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(40622,0)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(111,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40939,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40940,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (40982,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(40983,0)
GPGPU-Sim uArch: cycles simulated: 41000  inst.: 12461781 (ipc=303.9) sim_rate=366522 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:39:56 2016
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(93,0,0) tid=(74,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (41100,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(41101,0)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(30,0,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (41391,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(41392,0)
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(88,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (41752,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(41753,0)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(75,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 42000  inst.: 12833010 (ipc=305.5) sim_rate=366657 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:39:57 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (42035,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(42036,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(49,0,0) tid=(102,0,0)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(86,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (42557,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(42558,0)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(77,0,0) tid=(163,0,0)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(76,0,0) tid=(2,0,0)
GPGPU-Sim uArch: cycles simulated: 43000  inst.: 13176194 (ipc=306.4) sim_rate=366005 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:39:58 2016
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(36,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(113,0,0) tid=(168,0,0)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(79,0,0) tid=(20,0,0)
GPGPU-Sim uArch: cycles simulated: 44000  inst.: 13509583 (ipc=307.0) sim_rate=365123 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:39:59 2016
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(78,0,0) tid=(22,0,0)
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(75,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (44696,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(44697,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (44744,0), 5 CTAs running
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(106,0,0) tid=(200,0,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(44745,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (44746,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(44747,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (44749,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(44750,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(33,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (45153,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(45154,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(79,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 45500  inst.: 13968794 (ipc=307.0) sim_rate=367599 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:40:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (45539,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(45540,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(63,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(108,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(51,0,0) tid=(186,0,0)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(31,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 46500  inst.: 14324696 (ipc=308.1) sim_rate=367299 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:40:01 2016
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(78,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(64,0,0) tid=(37,0,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(60,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 47500  inst.: 14683609 (ipc=309.1) sim_rate=367090 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:40:02 2016
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(55,0,0) tid=(24,0,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(111,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (47984,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(47985,0)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(110,0,0) tid=(93,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (48170,0), 5 CTAs running
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(60,0,0) tid=(220,0,0)
GPGPU-Sim uArch: cycles simulated: 48500  inst.: 14976849 (ipc=308.8) sim_rate=365289 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:40:03 2016
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(40,0,0) tid=(68,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (48980,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (49015,0), 5 CTAs running
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(71,0,0) tid=(42,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (49198,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (49293,0), 5 CTAs running
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(57,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (49469,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (49638,0), 5 CTAs running
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(38,0,0) tid=(107,0,0)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(102,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 50000  inst.: 15467165 (ipc=309.3) sim_rate=368265 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:40:04 2016
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(83,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(64,0,0) tid=(9,0,0)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(57,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 51000  inst.: 15824241 (ipc=310.3) sim_rate=368005 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:40:05 2016
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(58,0,0) tid=(157,0,0)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(60,0,0) tid=(112,0,0)
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(57,0,0) tid=(55,0,0)
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(86,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (51741,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (51851,0), 5 CTAs running
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(114,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 52000  inst.: 16234294 (ipc=312.2) sim_rate=368961 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:40:06 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (52188,0), 5 CTAs running
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(67,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (52371,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (52416,0), 5 CTAs running
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(110,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(84,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (52939,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 53000  inst.: 16583858 (ipc=312.9) sim_rate=368530 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:40:07 2016
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(115,0,0) tid=(136,0,0)
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(116,0,0) tid=(156,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53705,0), 4 CTAs running
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(81,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (53862,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (54110,0), 4 CTAs running
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(55,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(86,0,0) tid=(118,0,0)
GPGPU-Sim uArch: cycles simulated: 54500  inst.: 17001055 (ipc=311.9) sim_rate=369588 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:40:08 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (54629,0), 4 CTAs running
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(90,0,0) tid=(225,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (54828,0), 4 CTAs running
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(88,0,0) tid=(122,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (55131,0), 5 CTAs running
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(72,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (55447,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 55500  inst.: 17323444 (ipc=312.1) sim_rate=368583 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:40:09 2016
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(114,0,0) tid=(239,0,0)
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(95,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (56051,0), 3 CTAs running
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(77,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (56401,0), 5 CTAs running
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(101,0,0) tid=(57,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (56771,0), 4 CTAs running
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(81,0,0) tid=(117,0,0)
GPGPU-Sim uArch: cycles simulated: 57000  inst.: 17790853 (ipc=312.1) sim_rate=370642 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:40:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (57177,0), 3 CTAs running
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(62,0,0) tid=(1,0,0)
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(86,0,0) tid=(85,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (57636,0), 5 CTAs running
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(70,0,0) tid=(200,0,0)
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(126,0,0) tid=(169,0,0)
GPGPU-Sim uArch: cycles simulated: 58500  inst.: 18215132 (ipc=311.4) sim_rate=371737 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:40:11 2016
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(55,0,0) tid=(67,0,0)
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(89,0,0) tid=(120,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (58881,0), 4 CTAs running
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(96,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(55,0,0) tid=(95,0,0)
GPGPU-Sim uArch: cycles simulated: 59500  inst.: 18528927 (ipc=311.4) sim_rate=370578 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:40:12 2016
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(67,0,0) tid=(51,0,0)
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(62,0,0) tid=(192,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60041,0), 2 CTAs running
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(122,0,0) tid=(145,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (60335,0), 4 CTAs running
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(93,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(71,0,0) tid=(72,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (60858,0), 3 CTAs running
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(82,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 61000  inst.: 19109696 (ipc=313.3) sim_rate=374699 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:40:13 2016
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(77,0,0) tid=(109,0,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(63,0,0) tid=(85,0,0)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(114,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(81,0,0) tid=(245,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (61657,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (61676,0), 3 CTAs running
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(65,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 62000  inst.: 19644428 (ipc=316.8) sim_rate=377777 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:40:14 2016
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(81,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (62055,0), 4 CTAs running
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(75,0,0) tid=(101,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (62277,0), 2 CTAs running
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(65,0,0) tid=(37,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (62356,0), 2 CTAs running
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(95,0,0) tid=(248,0,0)
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(114,0,0) tid=(215,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (62810,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (62923,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (62947,0), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 63000  inst.: 20120289 (ipc=319.4) sim_rate=379628 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:40:15 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (63021,0), 2 CTAs running
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(111,0,0) tid=(144,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (63193,0), 3 CTAs running
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(125,0,0) tid=(244,0,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(62,0,0) tid=(98,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (63387,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (63431,0), 3 CTAs running
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(118,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (63670,0), 3 CTAs running
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(80,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (63899,0), 3 CTAs running
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(118,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 64000  inst.: 20626112 (ipc=322.3) sim_rate=381965 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:40:16 2016
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(97,0,0) tid=(159,0,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(89,0,0) tid=(11,0,0)
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(90,0,0) tid=(31,0,0)
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(109,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (64993,0), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 65000  inst.: 21037190 (ipc=323.6) sim_rate=382494 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:40:17 2016
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(95,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (65124,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (65154,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (65164,0), 3 CTAs running
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(107,0,0) tid=(104,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (65337,0), 3 CTAs running
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(116,0,0) tid=(105,0,0)
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(121,0,0) tid=(13,0,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(113,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (66148,0), 3 CTAs running
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(116,0,0) tid=(116,0,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(99,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 66500  inst.: 21658248 (ipc=325.7) sim_rate=386754 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:40:18 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (66562,0), 3 CTAs running
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(113,0,0) tid=(88,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (66953,0), 1 CTAs running
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(119,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (67220,0), 2 CTAs running
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(114,0,0) tid=(207,0,0)
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(106,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (67861,0), 2 CTAs running
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(96,0,0) tid=(109,0,0)
GPGPU-Sim uArch: cycles simulated: 68000  inst.: 22154958 (ipc=325.8) sim_rate=388683 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:40:19 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (68014,0), 2 CTAs running
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(90,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (68476,0), 1 CTAs running
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(115,0,0) tid=(75,0,0)
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(115,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 69000  inst.: 22497215 (ipc=326.0) sim_rate=387883 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:40:20 2016
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(108,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (69201,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (69218,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(106,0,0) tid=(43,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (69577,0), 1 CTAs running
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(119,0,0) tid=(97,0,0)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(123,0,0) tid=(137,0,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(112,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 70500  inst.: 22941987 (ipc=325.4) sim_rate=388847 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:40:21 2016
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(119,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (70949,0), 2 CTAs running
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(114,0,0) tid=(6,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (71030,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (71206,0), 1 CTAs running
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(108,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (71598,0), 2 CTAs running
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(94,0,0) tid=(118,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (71860,0), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (72022,0), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (72119,0), 1 CTAs running
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(118,0,0) tid=(17,0,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(127,0,0) tid=(227,0,0)
GPGPU-Sim uArch: cycles simulated: 72500  inst.: 23502273 (ipc=324.2) sim_rate=391704 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:40:22 2016
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(97,0,0) tid=(17,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (72816,0), 2 CTAs running
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(121,0,0) tid=(231,0,0)
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(112,0,0) tid=(217,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (73478,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (73558,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(106,0,0) tid=(7,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (73786,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (73862,0), 1 CTAs running
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(109,0,0) tid=(249,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (73940,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: cycles simulated: 74000  inst.: 23985848 (ipc=324.1) sim_rate=393210 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:40:23 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (74002,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (74085,0), 1 CTAs running
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(122,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (74221,0), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (74255,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 10 finished CTA #1 (74304,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (74327,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(109,0,0) tid=(161,0,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(125,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (75180,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (75229,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (75255,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (75295,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (75398,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (75428,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75539,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (75563,0), 1 CTAs running
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(126,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (76102,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (76356,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(122,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 77500  inst.: 24424875 (ipc=315.2) sim_rate=393949 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:40:24 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (77717,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (77786,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (78506,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z13scalarProdGPUPfS_S_ii').
GPGPU-Sim uArch: GPU detected kernel '_Z13scalarProdGPUPfS_S_ii' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z13scalarProdGPUPfS_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 78507
gpu_sim_insn = 24441600
gpu_ipc =     311.3302
gpu_tot_sim_cycle = 78507
gpu_tot_sim_insn = 24441600
gpu_tot_ipc =     311.3302
gpu_tot_issued_cta = 128
gpu_stall_dramfull = 20776
gpu_stall_icnt2sh    = 20950
gpu_total_sim_rate=387961

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 463616
	L1I_total_cache_misses = 2005
	L1I_total_cache_miss_rate = 0.0043
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6525
L1D_cache:
	L1D_cache_core[0]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49921
	L1D_cache_core[1]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 46591
	L1D_cache_core[2]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44808
	L1D_cache_core[3]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47080
	L1D_cache_core[4]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47960
	L1D_cache_core[5]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 51061
	L1D_cache_core[6]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49314
	L1D_cache_core[7]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48797
	L1D_cache_core[8]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 42670
	L1D_cache_core[9]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 44079
	L1D_cache_core[10]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47298
	L1D_cache_core[11]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 49556
	L1D_cache_core[12]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 48815
	L1D_cache_core[13]: Access = 4626, Miss = 4626, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47772
	L1D_cache_core[14]: Access = 4112, Miss = 4112, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 47081
	L1D_total_cache_accesses = 65792
	L1D_total_cache_misses = 65792
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 712803
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.058
L1C_cache:
	L1C_total_cache_accesses = 19712
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0244
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3280
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 711839
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3280
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 964
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 461611
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2005
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6525
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 2148, 1644, 1564, 1564, 1484, 1484, 1484, 1484, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 1074, 822, 782, 782, 742, 742, 742, 742, 
gpgpu_n_tot_thrd_icount = 26329088
gpgpu_n_tot_w_icount = 822784
gpgpu_n_stall_shd_mem = 716083
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65536
gpgpu_n_mem_write_global = 256
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2097152
gpgpu_n_store_insn = 256
gpgpu_n_shmem_insn = 1048064
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 622848
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3280
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3280
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 712803
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1031322	W0_Idle:30858	W0_Scoreboard:368868	W1:6656	W2:5120	W3:0	W4:5120	W5:0	W6:0	W7:0	W8:5120	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:5120	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:795648
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 524288 {8:65536,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 10240 {40:256,}
traffic_breakdown_coretomem[INST_ACC_R] = 840 {8:105,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8912896 {136:65536,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2048 {8:256,}
traffic_breakdown_memtocore[INST_ACC_R] = 14280 {136:105,}
maxmrqlatency = 2621 
maxdqlatency = 0 
maxmflatency = 3124 
averagemflatency = 423 
max_icnt2mem_latency = 294 
max_icnt2sh_latency = 78506 
mrq_lat_table:29536 	999 	1199 	2776 	5640 	8357 	7546 	4870 	2610 	1518 	512 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	235 	54974 	9044 	1480 	74 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	59829 	4656 	639 	474 	308 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	35131 	26658 	3683 	79 	0 	0 	0 	0 	0 	0 	0 	46 	156 	54 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         5         5         5         6         6         6         6         6         5         6         5         6         4         6         6         6 
dram[1]:         5         6         6         4         6         6         6         6         5         6         6         6         5         6         6         6 
dram[2]:         5         6         6         5         6         6         8         6         6         6         6         5         5         6         6         6 
dram[3]:         5         5         6         6         6         6         6         6         6         5         6         6         5         4         6         6 
dram[4]:         5         5         4         6         6         6         6         7         5         6         5         6         6         6         6         6 
dram[5]:         5         5         6         5         6         6         5         6         6         6         6         6         6         5         6         6 
maximum service time to same row:
dram[0]:      1253      1951      1916      1938      1954      1978      1950      1935      1928      1941      2387      1968      1934      1954      1972      1925 
dram[1]:      1441      1956      1921      1941      1960      1982      1954      1940      1932      1944      1966      1998      1938      1958      1976      1929 
dram[2]:      1954      1929      1925      1935      1963      1943      1957      1915      1935      1919      1971      2575      1941      1951      1981      1960 
dram[3]:      1957      1934      1929      1938      1968      1944      1962      1919      1940      1922      1976      2228      1946      1954      1985      1963 
dram[4]:      1944      1938      1929      1943      1968      1951      1928      1922      1932      1926      2709      1954      1946      1960      1916      1969 
dram[5]:      1947      1941      1934      1947      1974      1956      1932      1926      1937      1931      2507      1957      1950      1963      1921      1972 
average row accesses per activate:
dram[0]:  1.275992  1.335984  1.292308  1.320236  1.364000  1.423800  1.676190  1.988701  1.325800  1.323308  1.300380  1.381238  1.402923  1.414737  1.573771  1.831063 
dram[1]:  1.293666  1.289827  1.360324  1.302326  1.342520  1.386179  1.596372  1.814433  1.246018  1.301294  1.315385  1.304183  1.365854  1.442060  1.592417  1.846154 
dram[2]:  1.303675  1.282443  1.328063  1.299807  1.364000  1.425000  1.571429  1.961003  1.351248  1.301294  1.315385  1.386179  1.344000  1.457701  1.581177  1.709924 
dram[3]:  1.291747  1.297297  1.317647  1.368635  1.311538  1.398773  1.527115  2.005698  1.335863  1.328302  1.305344  1.329435  1.391304  1.454545  1.486726  1.816216 
dram[4]:  1.405858  1.282443  1.277567  1.330693  1.350495  1.433962  1.560976  1.882353  1.330813  1.335863  1.397980  1.353175  1.414737  1.432836  1.534247  2.074074 
dram[5]:  1.258427  1.256075  1.371429  1.263158  1.358566  1.384615  1.582022  1.966480  1.289377  1.296501  1.325626  1.301527  1.405858  1.394191  1.510112  1.692695 
average row locality = 65574/46280 = 1.416897
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       675       672       672       672       682       682       704       704       704       704       684       685       672       672       672       672 
dram[1]:       674       672       672       672       682       682       704       704       704       704       684       684       672       672       672       672 
dram[2]:       674       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[3]:       673       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[4]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
dram[5]:       672       672       672       672       682       684       704       704       704       704       684       682       672       672       672       672 
total reads: 65553
bank skew: 704/672 = 1.05
chip skew: 10928/10924 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         7         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         8         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         4         0         0         0         0         0 
total reads: 21
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        370       389       373       404       404       444       466       786       360       384       379       467       407       455       473       676
dram[1]:        335       347       342       356       372       407       435       661       335       346       347       420       373       406       434       698
dram[2]:        332       360       341       370       371       411       427       711       331       361       347       383       372       417       415       605
dram[3]:        328       338       342       352       367       389       416       659       329       338       342       357       367       393       417       639
dram[4]:        373       395       385       399       411       452       502       724       373       384       495       418       420       467       508       749
dram[5]:        338       348       348       359       379       402       463       636       335       342       420       360       373       400       436       582
maximum mf latency per bank:
dram[0]:        629       659       620       711       819      1098      1036      2505       599       669       720      2285       762       919      1196      1808
dram[1]:        528       597       575       627       727       900      1064      1882       603       563       645      2307       679       861      1091      3124
dram[2]:        540       625       624       684       666       809      1159      2350       613       679       646       742       775       861       923      1671
dram[3]:        510       651       601       712       595       773      1056      2344       537       592       618       716       737       755      1178      2310
dram[4]:        621       710       654       701       830       885      1376      2445       581       680      2386       978       899      1140      1242      2454
dram[5]:        612       631       683       613       699       956      1203      2114       628       601      2825       625       660       907       964      1759

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103628 n_nop=44618 n_act=7652 n_pre=7636 n_req=10935 n_rd=43712 n_write=10 bw_util=0.8438
n_activity=96056 dram_eff=0.9103
bk0: 2700a 67623i bk1: 2688a 64713i bk2: 2688a 63463i bk3: 2688a 57898i bk4: 2728a 54114i bk5: 2728a 48705i bk6: 2816a 39793i bk7: 2816a 24952i bk8: 2816a 67643i bk9: 2816a 64151i bk10: 2736a 61392i bk11: 2740a 52215i bk12: 2688a 54525i bk13: 2688a 47587i bk14: 2688a 41865i bk15: 2688a 27907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.1005
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103628 n_nop=44384 n_act=7777 n_pre=7761 n_req=10928 n_rd=43704 n_write=2 bw_util=0.8435
n_activity=95939 dram_eff=0.9111
bk0: 2696a 68421i bk1: 2688a 65405i bk2: 2688a 64124i bk3: 2688a 59179i bk4: 2728a 54449i bk5: 2728a 48567i bk6: 2816a 41707i bk7: 2816a 26613i bk8: 2816a 66883i bk9: 2816a 63695i bk10: 2736a 61877i bk11: 2736a 54182i bk12: 2688a 54949i bk13: 2688a 48376i bk14: 2688a 41953i bk15: 2688a 27916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=10.3685
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103628 n_nop=44532 n_act=7704 n_pre=7688 n_req=10926 n_rd=43704 n_write=0 bw_util=0.8435
n_activity=95930 dram_eff=0.9112
bk0: 2696a 69176i bk1: 2688a 67302i bk2: 2688a 64914i bk3: 2688a 61113i bk4: 2728a 55946i bk5: 2736a 48732i bk6: 2816a 41110i bk7: 2816a 25886i bk8: 2816a 68634i bk9: 2816a 64218i bk10: 2736a 63736i bk11: 2728a 60517i bk12: 2688a 54948i bk13: 2688a 49863i bk14: 2688a 45067i bk15: 2688a 28175i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.07666
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103628 n_nop=44500 n_act=7722 n_pre=7706 n_req=10925 n_rd=43700 n_write=0 bw_util=0.8434
n_activity=95961 dram_eff=0.9108
bk0: 2692a 69306i bk1: 2688a 66298i bk2: 2688a 63462i bk3: 2688a 60817i bk4: 2728a 54458i bk5: 2736a 48371i bk6: 2816a 39896i bk7: 2816a 27895i bk8: 2816a 68751i bk9: 2816a 64997i bk10: 2736a 62348i bk11: 2728a 58097i bk12: 2688a 55338i bk13: 2688a 49275i bk14: 2688a 42530i bk15: 2688a 30221i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.18486
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103628 n_nop=44732 n_act=7601 n_pre=7585 n_req=10932 n_rd=43696 n_write=14 bw_util=0.8436
n_activity=95928 dram_eff=0.9113
bk0: 2688a 69134i bk1: 2688a 64642i bk2: 2688a 62062i bk3: 2688a 59568i bk4: 2728a 53641i bk5: 2736a 47838i bk6: 2816a 38897i bk7: 2816a 25822i bk8: 2816a 67306i bk9: 2816a 65074i bk10: 2736a 53684i bk11: 2728a 58626i bk12: 2688a 53933i bk13: 2688a 47539i bk14: 2688a 39618i bk15: 2688a 29642i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=11.7771
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=2 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=103628 n_nop=44296 n_act=7824 n_pre=7808 n_req=10928 n_rd=43696 n_write=4 bw_util=0.8434
n_activity=96013 dram_eff=0.9103
bk0: 2688a 68596i bk1: 2688a 65828i bk2: 2688a 64588i bk3: 2688a 58793i bk4: 2728a 52391i bk5: 2736a 47397i bk6: 2816a 38421i bk7: 2816a 25139i bk8: 2816a 67474i bk9: 2816a 65114i bk10: 2736a 57889i bk11: 2728a 58854i bk12: 2688a 55829i bk13: 2688a 48883i bk14: 2688a 41884i bk15: 2688a 30318i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=9.50969

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5507, Miss = 5465, Miss_rate = 0.992, Pending_hits = 9, Reservation_fails = 2193
L2_cache_bank[1]: Access = 5524, Miss = 5463, Miss_rate = 0.989, Pending_hits = 3, Reservation_fails = 18718
L2_cache_bank[2]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 6, Reservation_fails = 984
L2_cache_bank[3]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 0, Reservation_fails = 7513
L2_cache_bank[4]: Access = 5492, Miss = 5464, Miss_rate = 0.995, Pending_hits = 0, Reservation_fails = 1057
L2_cache_bank[5]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 13101
L2_cache_bank[6]: Access = 5477, Miss = 5463, Miss_rate = 0.997, Pending_hits = 1, Reservation_fails = 688
L2_cache_bank[7]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5391
L2_cache_bank[8]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 4, Reservation_fails = 2576
L2_cache_bank[9]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 17029
L2_cache_bank[10]: Access = 5524, Miss = 5462, Miss_rate = 0.989, Pending_hits = 2, Reservation_fails = 827
L2_cache_bank[11]: Access = 5462, Miss = 5462, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 5161
L2_total_cache_accesses = 65912
L2_total_cache_misses = 65553
L2_total_cache_miss_rate = 0.9946
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 75238
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 74412
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 106
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 238
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 9
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 220
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 13
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 500
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.278

icnt_total_pkts_mem_to_simt=328506
icnt_total_pkts_simt_to_mem=66168
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.6091
	minimum = 6
	maximum = 99
Network latency average = 11.0424
	minimum = 6
	maximum = 93
Slowest packet = 61996
Flit latency average = 9.7482
	minimum = 6
	maximum = 89
Slowest flit = 344905
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0621903
	minimum = 0.0524794 (at node 2)
	maximum = 0.0703632 (at node 16)
Accepted packet rate average = 0.0621903
	minimum = 0.0524794 (at node 2)
	maximum = 0.0703632 (at node 16)
Injected flit rate average = 0.186194
	minimum = 0.0526832 (at node 2)
	maximum = 0.350351 (at node 15)
Accepted flit rate average= 0.186194
	minimum = 0.0695734 (at node 20)
	maximum = 0.29419 (at node 0)
Injected packet length average = 2.99395
Accepted packet length average = 2.99395
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6091 (1 samples)
	minimum = 6 (1 samples)
	maximum = 99 (1 samples)
Network latency average = 11.0424 (1 samples)
	minimum = 6 (1 samples)
	maximum = 93 (1 samples)
Flit latency average = 9.7482 (1 samples)
	minimum = 6 (1 samples)
	maximum = 89 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.0621903 (1 samples)
	minimum = 0.0524794 (1 samples)
	maximum = 0.0703632 (1 samples)
Accepted packet rate average = 0.0621903 (1 samples)
	minimum = 0.0524794 (1 samples)
	maximum = 0.0703632 (1 samples)
Injected flit rate average = 0.186194 (1 samples)
	minimum = 0.0526832 (1 samples)
	maximum = 0.350351 (1 samples)
Accepted flit rate average = 0.186194 (1 samples)
	minimum = 0.0695734 (1 samples)
	maximum = 0.29419 (1 samples)
Injected packet size average = 2.99395 (1 samples)
Accepted packet size average = 2.99395 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 3 sec (63 sec)
gpgpu_simulation_rate = 387961 (inst/sec)
gpgpu_simulation_rate = 1246 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPU time: 61244.394531 msecs.
Reading back GPU result...
Checking GPU results...
..running CPU scalar product calculation
...comparing the results
L1 error: 3.070748E-08
TEST PASSED
Shutting down...
