<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge,chrome=1"><title>Parellel Programming for FPGAs - COMP4601 Musings</title><meta name=renderer content="webkit"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1"><meta http-equiv=cache-control content="no-transform"><meta http-equiv=cache-control content="no-siteapp"><meta name=theme-color content="#f8f5ec"><meta name=msapplication-navbutton-color content="#f8f5ec"><meta name=apple-mobile-web-app-capable content="yes"><meta name=apple-mobile-web-app-status-bar-style content="#f8f5ec"><meta name=author content="z5206677"><meta name=description content="VHDL and Verilog are used to specify design at RTL (register transfer level)  RTL -&amp;gt; Logic that leads to a final value   HLS (High-level Synthesis) allows for the generation of RTL designs through high level code (i."><meta name=keywords content="featherbear,COMP4601,UNSW"><meta name=generator content="Hugo 0.68.3 with theme even"><link rel=canonical href=../../lectures/parellel-programming-for-fpgas/><link rel=apple-touch-icon sizes=180x180 href=../../apple-touch-icon.png><link rel=icon type=image/png sizes=32x32 href=../../favicon-32x32.png><link rel=icon type=image/png sizes=16x16 href=../../favicon-16x16.png><link rel=manifest href=../../manifest.json><link rel=mask-icon href=../../safari-pinned-tab.svg color=#5bbad5><link href=../../sass/main.min.651e6917abb0239242daa570c2bec9867267bbcd83646da5a850afe573347b44.css rel=stylesheet><link rel=stylesheet href=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.css integrity="sha256-7TyXnr2YU040zfSP+rEcz29ggW4j56/ujTPwjMzyqFY=" crossorigin=anonymous><link rel=stylesheet href=../../css/typedjs.shortcode.css><link rel=stylesheet href=../../css/fixDetails.css><link rel=stylesheet href=../../css/fancyBox.css><meta property="og:title" content="Parellel Programming for FPGAs"><meta property="og:description" content="VHDL and Verilog are used to specify design at RTL (register transfer level)  RTL -> Logic that leads to a final value   HLS (High-level Synthesis) allows for the generation of RTL designs through high level code (i."><meta property="og:type" content="article"><meta property="og:url" content="/lectures/parellel-programming-for-fpgas/"><meta property="article:published_time" content="2022-06-01T01:50:07+00:00"><meta property="article:modified_time" content="2022-06-08T02:55:50+00:00"><meta itemprop=name content="Parellel Programming for FPGAs"><meta itemprop=description content="VHDL and Verilog are used to specify design at RTL (register transfer level)  RTL -> Logic that leads to a final value   HLS (High-level Synthesis) allows for the generation of RTL designs through high level code (i."><meta itemprop=datePublished content="2022-06-01T01:50:07+00:00"><meta itemprop=dateModified content="2022-06-08T02:55:50+00:00"><meta itemprop=wordCount content="284"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="Parellel Programming for FPGAs"><meta name=twitter:description content="VHDL and Verilog are used to specify design at RTL (register transfer level)  RTL -> Logic that leads to a final value   HLS (High-level Synthesis) allows for the generation of RTL designs through high level code (i."><!--[if lte IE 9]><script src=https://cdnjs.cloudflare.com/ajax/libs/classlist/1.1.20170427/classList.min.js></script><![endif]--><!--[if lt IE 9]><script src=https://cdn.jsdelivr.net/npm/html5shiv@3.7.3/dist/html5shiv.min.js></script><script src=https://cdn.jsdelivr.net/npm/respond.js@1.4.2/dest/respond.min.js></script><![endif]--></head><body><div id=mobile-navbar class=mobile-navbar><div class=mobile-header-logo><a href=../../ class=logo>COMP4601 Musings</a></div><div class=mobile-navbar-icon><span></span><span></span><span></span></div></div><nav id=mobile-menu class="mobile-menu slideout-menu"><ul class=mobile-menu-list><a href=../../><li class=mobile-menu-item>Home</li></a><a href=https://github.com/featherbear/UNSW-COMP4601><li class=mobile-menu-item>GitHub</li></a><a href=../../categories/><li class=mobile-menu-item>Categories</li></a></ul></nav><div class=container id=mobile-panel><header id=header class=header><div class=logo-wrapper><a href=../../ class=logo>COMP4601 Musings</a></div><nav class=site-navbar><ul id=menu class=menu><li class=menu-item><a class=menu-item-link href=../../>Home</a></li><li class=menu-item><a class=menu-item-link href=https://github.com/featherbear/UNSW-COMP4601>GitHub</a></li><li class=menu-item><a class=menu-item-link href=../../categories/>Categories</a></li></ul></nav></header><main id=main class=main><div class=content-wrapper><div id=content class=content><article class=post><header class=post-header><h1 class=post-title>Parellel Programming for FPGAs</h1><div class=post-meta><span class=post-time>2022-06-01</span></div></header><div class=post-toc id=post-toc><h2 class=post-toc-title>Contents</h2><div class="post-toc-content always-active"><nav id=TableOfContents><ul><li><ul><li></li></ul></li></ul></nav></div></div><div class=post-content><ul><li>VHDL and Verilog are used to specify design at RTL (register transfer level)<ul><li>RTL -> Logic that leads to a final value</li></ul></li><li>HLS (High-level Synthesis) allows for the generation of RTL designs through high level code (i.e. C code). We don't need to include specific registers or cycles</li></ul><h3 id=how-to-we-improve-performance>How to we improve performance?</h3><ul><li>Parallelisation<ul><li>Pipelining</li></ul></li><li>Larger bus size</li><li>Higher clock speed</li><li>Better algorithms with better time efficiency</li></ul><h3 id=hls>HLS</h3><blockquote><p>[C program] --HLS--> [RTL VHDL/Verilog]</p></blockquote><ul><li>Analyses and exploits concurrency in the algorithm</li><li>Inserts registers as necessary to limit critical paths and achieve a desired clock frequency</li><li>Generates control logic for data paths</li><li>Implements interfaces to connect to the rest of the system</li><li>Maps data onto storage elements to balance resource usage and bandwidth</li><li>Maps computations onto logic elements using a combination of automatic and user-specific automations</li></ul><h4 id=advantages>Advantages</h4><ul><li>Can deal with a variety of interfaces<ul><li>DMA</li><li>Streaming</li><li>On-chip memory</li></ul></li><li>Can perform advanced optimisations to create efficient implementations<ul><li>Pipelining</li><li>Memory partitioning</li><li>Bit-width optimisation</li></ul></li></ul><h4 id=limitations>Limitations</h4><ul><li>Can't handle arbitrary code</li><li>Software components may be difficult to implement in hardware<ul><li>Dynamic memory</li><li>Recursion</li><li>Standard libraries</li><li>System calls</li></ul></li></ul><h4 id=requirements>Requirements</h4><ul><li>A function in C / C++ / SystemC</li><li>Target FPGA device</li><li>Desired clock period</li><li>Implementation directives</li><li>(optional) A testbench</li></ul><h4 id=some-tools>Some Tools</h4><p><img src=../../uploads/snipaste_2022-06-01_12-13-29.jpg alt></p><hr><h3 id=vivado-hls-input-functions>Vivado HLS Input Functions</h3><ul><li>No dynamic memory (i.e. no <code>malloc</code>, <code>free</code>)</li><li>Limited pointer usage*</li><li>System calls not supported<ul><li>(Can be used in the testbench, since it's not synthesised)</li></ul></li><li>Limited use of other standard libraries<ul><li>Some work</li></ul></li><li>No function pointers or virtual functions</li><li>No recursive function calls</li><li>Interface must be precisely defined</li></ul><h3 id=vivado-hls-output-functions>Vivado HLS Output Functions</h3><ul><li>Synthesisable VHDL or Verilog<ul><li>Not human readable</li></ul></li><li>Simulations based on the testbench</li><li>Static analysis of the performance and resource usage</li><li>Metadata at the boundaries of a design</li></ul></div><footer class=post-footer><nav class=post-nav><a class=next href=../../lectures/hls/><span class="next-text nav-default">HLS</span>
<span class="next-text nav-mobile">Next</span>
<i class="iconfont icon-right"></i></a></nav></footer></article></div></div></main><footer id=footer class=footer><div class=social-links><a href=mailto:z5206677@student.unsw.edu.au class="iconfont icon-email" title=email></a><a href=https://www.linkedin.com/in/andrewjinmengwong/ class="iconfont icon-linkedin" title=linkedin></a><a href=https://github.com/featherbear class="iconfont icon-github" title=github></a><a href=https://www.instagram.com/_andrewjwong/ class="iconfont icon-instagram" title=instagram></a><a href=../../index.xml type=application/rss+xml class="iconfont icon-rss" title=rss></a></div><div class=copyright><span class=power-by>Powered by <a class=hexo-link href=https://gohugo.io>Hugo</a></span>
<span class=division>|</span>
<span class=theme-info>Theme -
<a class=theme-link href=https://github.com/olOwOlo/hugo-theme-even>Even</a></span>
<span class=copyright-year>&copy;
2022
<span class=heart><i class="iconfont icon-heart"></i></span><span class=author>Andrew Wong (z5206677)</span></span></div></footer><div class=back-to-top id=back-to-top><i class="iconfont icon-up"></i></div></div><script src=https://cdn.jsdelivr.net/npm/jquery@3.2.1/dist/jquery.min.js integrity="sha256-hwg4gsxgFZhOsEEamdOYGBf13FyQuiTwlAQgxVSNgt4=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/slideout@1.0.1/dist/slideout.min.js integrity="sha256-t+zJ/g8/KXIJMjSVQdnibt4dlaDxc9zXr/9oNPeWqdg=" crossorigin=anonymous></script><script src=https://cdn.jsdelivr.net/npm/@fancyapps/fancybox@3.1.20/dist/jquery.fancybox.min.js integrity="sha256-XVLffZaxoWfGUEbdzuLi7pwaUJv1cecsQJQqGLe7axY=" crossorigin=anonymous></script><script type=text/javascript src=../../js/main.min.d7b7ada643c9c1a983026e177f141f7363b4640d619caf01d8831a6718cd44ea.js></script><script type=application/javascript>var doNotTrack=false;if(!doNotTrack){window.ga=window.ga||function(){(ga.q=ga.q||[]).push(arguments)};ga.l=+new Date;ga('create','UA-107434487-2','auto');ga('send','pageview');}</script><script async src=https://www.google-analytics.com/analytics.js></script><script src=../../js/typed.js@2.0.9></script><script src=../../js/typedjs.shortcode.js></script></body></html>