#-----------------------------------------------------------
# Vivado v2017.2.1 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
# Start of session at: Wed Mar 13 22:35:02 2019
# Process ID: 7504
# Current directory: C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/synth_1
# Command line: vivado.exe -log mult_8bit.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mult_8bit.tcl
# Log file: C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/synth_1/mult_8bit.vds
# Journal file: C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source mult_8bit.tcl -notrace
Command: synth_design -top mult_8bit -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t-fbg676'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 860 
WARNING: [Synth 8-2611] redeclaration of ansi port out is not allowed [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/mux_16bit/mux_16bit.srcs/sources_1/new/mux_16bit.v:30]
WARNING: [Synth 8-2611] redeclaration of ansi port select is not allowed [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/mux_16bit/mux_16bit.srcs/sources_1/new/mux_16bit.v:31]
WARNING: [Synth 8-2611] redeclaration of ansi port a is not allowed [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/mux_16bit/mux_16bit.srcs/sources_1/new/mux_16bit.v:32]
WARNING: [Synth 8-2611] redeclaration of ansi port b is not allowed [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/mux_16bit/mux_16bit.srcs/sources_1/new/mux_16bit.v:32]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 366.699 ; gain = 87.887
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mult_8bit' [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/new/mult_8bit.v:23]
WARNING: [Synth 8-311] ignoring non-constant assignment in initial block [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/new/mult_8bit.v:44]
INFO: [Synth 8-638] synthesizing module 'add_16bit' [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/add_16bit/add_16bit.srcs/sources_1/new/add_16bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'add_16bit' (1#1) [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/add_16bit/add_16bit.srcs/sources_1/new/add_16bit.v:23]
INFO: [Synth 8-638] synthesizing module 'mux_16bit' [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/mux_16bit/mux_16bit.srcs/sources_1/new/mux_16bit.v:23]
WARNING: [Synth 8-567] referenced signal 'b' should be on the sensitivity list [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/mux_16bit/mux_16bit.srcs/sources_1/new/mux_16bit.v:34]
INFO: [Synth 8-256] done synthesizing module 'mux_16bit' (2#1) [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/mux_16bit/mux_16bit.srcs/sources_1/new/mux_16bit.v:23]
INFO: [Synth 8-638] synthesizing module 'shift_16bit' [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/shift_16bit/shift_16bit.srcs/sources_1/new/shift_16bit.v:23]
INFO: [Synth 8-256] done synthesizing module 'shift_16bit' (3#1) [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/imports/FPGA_Projets/shift_16bit/shift_16bit.srcs/sources_1/new/shift_16bit.v:23]
WARNING: [Synth 8-3848] Net y in module/entity mult_8bit does not have driver. [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/new/mult_8bit.v:32]
INFO: [Synth 8-256] done synthesizing module 'mult_8bit' (4#1) [C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.srcs/sources_1/new/mult_8bit.v:23]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[7]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[6]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[5]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[4]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[3]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[2]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[1]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 390.500 ; gain = 111.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 390.500 ; gain = 111.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 390.500 ; gain = 111.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 390.500 ; gain = 111.688
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 8     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module add_16bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
Module mux_16bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[7]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[6]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[5]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[4]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[3]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[2]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[1]
WARNING: [Synth 8-3331] design mult_8bit has unconnected port b[0]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 533.441 ; gain = 254.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 533.441 ; gain = 254.629
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    16|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    16|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 23 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 535.785 ; gain = 256.973
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:22 . Memory (MB): peak = 634.473 ; gain = 363.418
INFO: [Common 17-1381] The checkpoint 'C:/Users/Meu computador/Desktop/7 semestre/FPGA/Projetos/FPGA_Projets/mult_8bit/mult_8bit.runs/synth_1/mult_8bit.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.216 . Memory (MB): peak = 634.473 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Mar 13 22:35:38 2019...
