

================================================================
== Vivado HLS Report for 'pix_threshold'
================================================================
* Date:           Tue Jan 23 17:36:48 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_axi
* Solution:       KCU035
* Product family: kintexu
* Target device:  xcku035-fbva676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   2.00|     1.575|        0.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  10243|  10243|  10243|  10243|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |  10241|  10241|         3|          1|          1|  10240|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     266|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     102|
|Register         |        -|      -|     164|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     164|     368|
+-----------------+---------+-------+--------+--------+
|Available        |     1080|   1700|  406256|  203128|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_183_p2                     |     +    |      0|  0|  21|          14|           1|
    |StreamIn_V_Data_V0_status         |    and   |      0|  0|   2|           1|           1|
    |StreamOut_V_Data_V1_status        |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |icmp1_fu_315_p2                   |   icmp   |      0|  0|  11|           5|           1|
    |icmp2_fu_341_p2                   |   icmp   |      0|  0|  11|           5|           1|
    |icmp3_fu_237_p2                   |   icmp   |      0|  0|  11|           5|           1|
    |icmp4_fu_367_p2                   |   icmp   |      0|  0|  11|           5|           1|
    |icmp5_fu_393_p2                   |   icmp   |      0|  0|  11|           5|           1|
    |icmp6_fu_263_p2                   |   icmp   |      0|  0|  11|           5|           1|
    |icmp9_fu_289_p2                   |   icmp   |      0|  0|  11|           5|           1|
    |icmp_fu_211_p2                    |   icmp   |      0|  0|  11|           5|           1|
    |tmp_fu_177_p2                     |   icmp   |      0|  0|  13|          14|          14|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |tmp_V_0_trunc_fu_399_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_V_1_trunc_fu_405_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_V_2_trunc_fu_411_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_V_3_trunc_fu_417_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_V_4_trunc_fu_423_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_V_5_trunc_fu_429_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_V_6_trunc_fu_435_p3           |  select  |      0|  0|  16|           1|          16|
    |tmp_V_7_trunc_fu_441_p3           |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 266|          85|         160|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |StreamIn_V_Data_V_blk_n   |   9|          2|    1|          2|
    |StreamIn_V_User_V_blk_n   |   9|          2|    1|          2|
    |StreamOut_V_Data_V_blk_n  |   9|          2|    1|          2|
    |StreamOut_V_User_V_blk_n  |   9|          2|    1|          2|
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |i_reg_166                 |   9|          2|   14|         28|
    |real_start                |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 102|         22|   23|         48|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_done_reg                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |i_reg_166                  |  14|   0|   14|          0|
    |icmp1_reg_527              |   1|   0|    1|          0|
    |icmp2_reg_537              |   1|   0|    1|          0|
    |icmp3_reg_497              |   1|   0|    1|          0|
    |icmp4_reg_547              |   1|   0|    1|          0|
    |icmp5_reg_557              |   1|   0|    1|          0|
    |icmp6_reg_507              |   1|   0|    1|          0|
    |icmp9_reg_517              |   1|   0|    1|          0|
    |icmp_reg_487               |   1|   0|    1|          0|
    |p_Result_1_reg_492         |  16|   0|   16|          0|
    |p_Result_2_reg_502         |  16|   0|   16|          0|
    |p_Result_3_reg_512         |  16|   0|   16|          0|
    |p_Result_4_reg_522         |  16|   0|   16|          0|
    |p_Result_5_reg_532         |  16|   0|   16|          0|
    |p_Result_6_reg_542         |  16|   0|   16|          0|
    |p_Result_7_reg_552         |  16|   0|   16|          0|
    |start_once_reg             |   1|   0|    1|          0|
    |tmp_8_reg_482              |  16|   0|   16|          0|
    |tmp_User_V_reg_477         |   4|   0|    4|          0|
    |tmp_reg_468                |   1|   0|    1|          0|
    |tmp_reg_468_pp0_iter1_reg  |   1|   0|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 164|   0|  164|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |    pix_threshold   | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |    pix_threshold   | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |    pix_threshold   | return value |
|start_full_n               |  in |    1| ap_ctrl_hs |    pix_threshold   | return value |
|ap_done                    | out |    1| ap_ctrl_hs |    pix_threshold   | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |    pix_threshold   | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |    pix_threshold   | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |    pix_threshold   | return value |
|start_out                  | out |    1| ap_ctrl_hs |    pix_threshold   | return value |
|start_write                | out |    1| ap_ctrl_hs |    pix_threshold   | return value |
|StreamIn_V_Data_V_dout     |  in |  128|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_Data_V_read     | out |    1|   ap_fifo  |  StreamIn_V_Data_V |    pointer   |
|StreamIn_V_User_V_dout     |  in |    4|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_empty_n  |  in |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamIn_V_User_V_read     | out |    1|   ap_fifo  |  StreamIn_V_User_V |    pointer   |
|StreamOut_V_Data_V_din     | out |  128|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_Data_V_write   | out |    1|   ap_fifo  | StreamOut_V_Data_V |    pointer   |
|StreamOut_V_User_V_din     | out |    4|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_full_n  |  in |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
|StreamOut_V_User_V_write   | out |    1|   ap_fifo  | StreamOut_V_User_V |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.83>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamOut_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str77, i32 0, i32 0, [1 x i8]* @p_str78, [1 x i8]* @p_str79, [1 x i8]* @p_str80, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str81, [1 x i8]* @p_str82)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamOut_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str70, i32 0, i32 0, [1 x i8]* @p_str71, [1 x i8]* @p_str72, [1 x i8]* @p_str73, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str74, [1 x i8]* @p_str75)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i4* %StreamIn_V_User_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str63, i32 0, i32 0, [1 x i8]* @p_str64, [1 x i8]* @p_str65, [1 x i8]* @p_str66, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str67, [1 x i8]* @p_str68)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* %StreamIn_V_Data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str56, i32 0, i32 0, [1 x i8]* @p_str57, [1 x i8]* @p_str58, [1 x i8]* @p_str59, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str60, [1 x i8]* @p_str61)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.83ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:123]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.83>

State 2 <SV = 1> <Delay = 1.38>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i14 [ 0, %codeRepl ], [ %i_2, %._crit_edge82.0 ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.01ns)   --->   "%tmp = icmp eq i14 %i, -6144" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:123]   --->   Operation 12 'icmp' 'tmp' <Predicate = true> <Delay = 1.01> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10240, i64 10240, i64 10240)"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.38ns)   --->   "%i_2 = add i14 %i, 1" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:123]   --->   Operation 14 'add' 'i_2' <Predicate = true> <Delay = 1.38> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %tmp, label %1, label %._crit_edge82.0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:123]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.57>
ST_3 : Operation 16 [1/1] (0.69ns)   --->   "%empty_15 = call { i128, i4 } @_ssdm_op_Read.ap_fifo.volatile.i128P.i4P(i128* %StreamIn_V_Data_V, i4* %StreamIn_V_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:126]   --->   Operation 16 'read' 'empty_15' <Predicate = (!tmp)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_Data_V = extractvalue { i128, i4 } %empty_15, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:126]   --->   Operation 17 'extractvalue' 'tmp_Data_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_User_V = extractvalue { i128, i4 } %empty_15, 1" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:126]   --->   Operation 18 'extractvalue' 'tmp_User_V' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i128 %tmp_Data_V to i16" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 19 'trunc' 'tmp_8' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %tmp_Data_V, i32 11, i32 15)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 20 'partselect' 'tmp_9' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.87ns)   --->   "%icmp = icmp ne i5 %tmp_9, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 21 'icmp' 'icmp' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_1 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 16, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 22 'partselect' 'p_Result_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_10 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %tmp_Data_V, i32 27, i32 31)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 23 'partselect' 'tmp_10' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.87ns)   --->   "%icmp3 = icmp ne i5 %tmp_10, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 24 'icmp' 'icmp3' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_2 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 32, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 25 'partselect' 'p_Result_2' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %tmp_Data_V, i32 43, i32 47)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 26 'partselect' 'tmp_11' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.87ns)   --->   "%icmp6 = icmp ne i5 %tmp_11, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 27 'icmp' 'icmp6' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_3 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 48, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 28 'partselect' 'p_Result_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_12 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %tmp_Data_V, i32 59, i32 63)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 29 'partselect' 'tmp_12' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.87ns)   --->   "%icmp9 = icmp ne i5 %tmp_12, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 30 'icmp' 'icmp9' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 64, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 31 'partselect' 'p_Result_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %tmp_Data_V, i32 75, i32 79)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 32 'partselect' 'tmp_13' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.87ns)   --->   "%icmp1 = icmp ne i5 %tmp_13, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 33 'icmp' 'icmp1' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_5 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 80, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 34 'partselect' 'p_Result_5' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_14 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %tmp_Data_V, i32 91, i32 95)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 35 'partselect' 'tmp_14' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.87ns)   --->   "%icmp2 = icmp ne i5 %tmp_14, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 36 'icmp' 'icmp2' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%p_Result_6 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 96, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 37 'partselect' 'p_Result_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_15 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %tmp_Data_V, i32 107, i32 111)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 38 'partselect' 'tmp_15' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.87ns)   --->   "%icmp4 = icmp ne i5 %tmp_15, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 39 'icmp' 'icmp4' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_7 = call i16 @_ssdm_op_PartSelect.i16.i128.i32.i32(i128 %tmp_Data_V, i32 112, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 40 'partselect' 'p_Result_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_16 = call i5 @_ssdm_op_PartSelect.i5.i128.i32.i32(i128 %tmp_Data_V, i32 123, i32 127)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 41 'partselect' 'tmp_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.87ns)   --->   "%icmp5 = icmp ne i5 %tmp_16, 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 42 'icmp' 'icmp5' <Predicate = (!tmp)> <Delay = 0.87> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.10>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:123]   --->   Operation 43 'specregionbegin' 'tmp_3' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:124]   --->   Operation 44 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.41ns)   --->   "%tmp_V_0_trunc = select i1 %icmp, i16 %tmp_8, i16 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 45 'select' 'tmp_V_0_trunc' <Predicate = (!tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.41ns)   --->   "%tmp_V_1_trunc = select i1 %icmp3, i16 %p_Result_1, i16 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 46 'select' 'tmp_V_1_trunc' <Predicate = (!tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.41ns)   --->   "%tmp_V_2_trunc = select i1 %icmp6, i16 %p_Result_2, i16 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 47 'select' 'tmp_V_2_trunc' <Predicate = (!tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.41ns)   --->   "%tmp_V_3_trunc = select i1 %icmp9, i16 %p_Result_3, i16 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 48 'select' 'tmp_V_3_trunc' <Predicate = (!tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.41ns)   --->   "%tmp_V_4_trunc = select i1 %icmp1, i16 %p_Result_4, i16 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 49 'select' 'tmp_V_4_trunc' <Predicate = (!tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.41ns)   --->   "%tmp_V_5_trunc = select i1 %icmp2, i16 %p_Result_5, i16 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 50 'select' 'tmp_V_5_trunc' <Predicate = (!tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.41ns)   --->   "%tmp_V_6_trunc = select i1 %icmp4, i16 %p_Result_6, i16 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 51 'select' 'tmp_V_6_trunc' <Predicate = (!tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.41ns)   --->   "%tmp_V_7_trunc = select i1 %icmp5, i16 %p_Result_7, i16 0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 52 'select' 'tmp_V_7_trunc' <Predicate = (!tmp)> <Delay = 0.41> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_Data_V_4 = call i128 @_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16(i16 %tmp_V_7_trunc, i16 %tmp_V_6_trunc, i16 %tmp_V_5_trunc, i16 %tmp_V_4_trunc, i16 %tmp_V_3_trunc, i16 %tmp_V_2_trunc, i16 %tmp_V_1_trunc, i16 %tmp_V_0_trunc)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:130]   --->   Operation 53 'bitconcatenate' 'tmp_Data_V_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.69ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i4P(i128* %StreamOut_V_Data_V, i4* %StreamOut_V_User_V, i128 %tmp_Data_V_4, i4 %tmp_User_V)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:135]   --->   Operation 54 'write' <Predicate = (!tmp)> <Delay = 0.69> <Core = "FIFO_LUTRAM">   --->   Core 35 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 0> <FIFO>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_3)" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:136]   --->   Operation 55 'specregionend' 'empty_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %0" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:123]   --->   Operation 56 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "ret void" [/home/rforelli/MSU_work/CustomLogic_samples/01_fw_sample_thresholding/05_model_design_hls/srcs/myproject.cpp:137]   --->   Operation 57 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ StreamIn_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamIn_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_Data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ StreamOut_V_User_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_6    (specinterface    ) [ 000000]
StgValue_7    (specinterface    ) [ 000000]
StgValue_8    (specinterface    ) [ 000000]
StgValue_9    (specinterface    ) [ 000000]
StgValue_10   (br               ) [ 011110]
i             (phi              ) [ 001000]
tmp           (icmp             ) [ 001110]
empty         (speclooptripcount) [ 000000]
i_2           (add              ) [ 011110]
StgValue_15   (br               ) [ 000000]
empty_15      (read             ) [ 000000]
tmp_Data_V    (extractvalue     ) [ 000000]
tmp_User_V    (extractvalue     ) [ 001010]
tmp_8         (trunc            ) [ 001010]
tmp_9         (partselect       ) [ 000000]
icmp          (icmp             ) [ 001010]
p_Result_1    (partselect       ) [ 001010]
tmp_10        (partselect       ) [ 000000]
icmp3         (icmp             ) [ 001010]
p_Result_2    (partselect       ) [ 001010]
tmp_11        (partselect       ) [ 000000]
icmp6         (icmp             ) [ 001010]
p_Result_3    (partselect       ) [ 001010]
tmp_12        (partselect       ) [ 000000]
icmp9         (icmp             ) [ 001010]
p_Result_4    (partselect       ) [ 001010]
tmp_13        (partselect       ) [ 000000]
icmp1         (icmp             ) [ 001010]
p_Result_5    (partselect       ) [ 001010]
tmp_14        (partselect       ) [ 000000]
icmp2         (icmp             ) [ 001010]
p_Result_6    (partselect       ) [ 001010]
tmp_15        (partselect       ) [ 000000]
icmp4         (icmp             ) [ 001010]
p_Result_7    (partselect       ) [ 001010]
tmp_16        (partselect       ) [ 000000]
icmp5         (icmp             ) [ 001010]
tmp_3         (specregionbegin  ) [ 000000]
StgValue_44   (specpipeline     ) [ 000000]
tmp_V_0_trunc (select           ) [ 000000]
tmp_V_1_trunc (select           ) [ 000000]
tmp_V_2_trunc (select           ) [ 000000]
tmp_V_3_trunc (select           ) [ 000000]
tmp_V_4_trunc (select           ) [ 000000]
tmp_V_5_trunc (select           ) [ 000000]
tmp_V_6_trunc (select           ) [ 000000]
tmp_V_7_trunc (select           ) [ 000000]
tmp_Data_V_4  (bitconcatenate   ) [ 000000]
StgValue_54   (write            ) [ 000000]
empty_16      (specregionend    ) [ 000000]
StgValue_56   (br               ) [ 011110]
StgValue_57   (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="StreamIn_V_Data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="StreamIn_V_User_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamIn_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="StreamOut_V_Data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_Data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="StreamOut_V_User_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="StreamOut_V_User_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str77"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str79"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str80"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str81"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str82"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str70"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str72"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str73"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str74"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str75"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str63"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str65"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str66"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str67"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str68"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str56"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str57"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str58"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str59"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str60"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str61"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i128.i16.i16.i16.i16.i16.i16.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P.i4P"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="148" class="1004" name="empty_15_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="132" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="0" index="2" bw="4" slack="0"/>
<pin id="152" dir="1" index="3" bw="132" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_15/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="StgValue_54_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="0" index="3" bw="128" slack="0"/>
<pin id="161" dir="0" index="4" bw="4" slack="1"/>
<pin id="162" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_54/4 "/>
</bind>
</comp>

<comp id="166" class="1005" name="i_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="14" slack="1"/>
<pin id="168" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_phi_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="1"/>
<pin id="172" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="173" dir="0" index="2" bw="14" slack="0"/>
<pin id="174" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="175" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="14" slack="0"/>
<pin id="179" dir="0" index="1" bw="14" slack="0"/>
<pin id="180" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="i_2_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="14" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="tmp_Data_V_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="132" slack="0"/>
<pin id="191" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_Data_V/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="tmp_User_V_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="132" slack="0"/>
<pin id="195" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_User_V/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_8_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="128" slack="0"/>
<pin id="199" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="tmp_9_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="128" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="0" index="3" bw="5" slack="0"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="5" slack="0"/>
<pin id="213" dir="0" index="1" bw="5" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_Result_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="128" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="0"/>
<pin id="221" dir="0" index="3" bw="6" slack="0"/>
<pin id="222" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_10_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="5" slack="0"/>
<pin id="229" dir="0" index="1" bw="128" slack="0"/>
<pin id="230" dir="0" index="2" bw="6" slack="0"/>
<pin id="231" dir="0" index="3" bw="6" slack="0"/>
<pin id="232" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_10/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp3_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="0" index="1" bw="5" slack="0"/>
<pin id="240" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="p_Result_2_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="0"/>
<pin id="245" dir="0" index="1" bw="128" slack="0"/>
<pin id="246" dir="0" index="2" bw="7" slack="0"/>
<pin id="247" dir="0" index="3" bw="7" slack="0"/>
<pin id="248" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_2/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_11_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="128" slack="0"/>
<pin id="256" dir="0" index="2" bw="7" slack="0"/>
<pin id="257" dir="0" index="3" bw="7" slack="0"/>
<pin id="258" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/3 "/>
</bind>
</comp>

<comp id="263" class="1004" name="icmp6_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="5" slack="0"/>
<pin id="265" dir="0" index="1" bw="5" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp6/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_3_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="128" slack="0"/>
<pin id="272" dir="0" index="2" bw="7" slack="0"/>
<pin id="273" dir="0" index="3" bw="7" slack="0"/>
<pin id="274" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_3/3 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_12_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="128" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="0" index="3" bw="7" slack="0"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_12/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="icmp9_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="5" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp9/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="p_Result_4_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="16" slack="0"/>
<pin id="297" dir="0" index="1" bw="128" slack="0"/>
<pin id="298" dir="0" index="2" bw="8" slack="0"/>
<pin id="299" dir="0" index="3" bw="8" slack="0"/>
<pin id="300" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_4/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_13_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="0"/>
<pin id="307" dir="0" index="1" bw="128" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="0"/>
<pin id="309" dir="0" index="3" bw="8" slack="0"/>
<pin id="310" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_13/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="icmp1_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="0"/>
<pin id="317" dir="0" index="1" bw="5" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/3 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_Result_5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="128" slack="0"/>
<pin id="324" dir="0" index="2" bw="8" slack="0"/>
<pin id="325" dir="0" index="3" bw="8" slack="0"/>
<pin id="326" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_5/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_14_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="128" slack="0"/>
<pin id="334" dir="0" index="2" bw="8" slack="0"/>
<pin id="335" dir="0" index="3" bw="8" slack="0"/>
<pin id="336" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="icmp2_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="5" slack="0"/>
<pin id="343" dir="0" index="1" bw="5" slack="0"/>
<pin id="344" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/3 "/>
</bind>
</comp>

<comp id="347" class="1004" name="p_Result_6_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="16" slack="0"/>
<pin id="349" dir="0" index="1" bw="128" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="0"/>
<pin id="351" dir="0" index="3" bw="8" slack="0"/>
<pin id="352" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_6/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_15_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="5" slack="0"/>
<pin id="359" dir="0" index="1" bw="128" slack="0"/>
<pin id="360" dir="0" index="2" bw="8" slack="0"/>
<pin id="361" dir="0" index="3" bw="8" slack="0"/>
<pin id="362" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_15/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="icmp4_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="5" slack="0"/>
<pin id="369" dir="0" index="1" bw="5" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp4/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="p_Result_7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="0" index="1" bw="128" slack="0"/>
<pin id="376" dir="0" index="2" bw="8" slack="0"/>
<pin id="377" dir="0" index="3" bw="8" slack="0"/>
<pin id="378" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_16_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="5" slack="0"/>
<pin id="385" dir="0" index="1" bw="128" slack="0"/>
<pin id="386" dir="0" index="2" bw="8" slack="0"/>
<pin id="387" dir="0" index="3" bw="8" slack="0"/>
<pin id="388" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/3 "/>
</bind>
</comp>

<comp id="393" class="1004" name="icmp5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="0"/>
<pin id="395" dir="0" index="1" bw="5" slack="0"/>
<pin id="396" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp5/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_V_0_trunc_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="0" index="1" bw="16" slack="1"/>
<pin id="402" dir="0" index="2" bw="16" slack="0"/>
<pin id="403" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_0_trunc/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_V_1_trunc_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="1" slack="1"/>
<pin id="407" dir="0" index="1" bw="16" slack="1"/>
<pin id="408" dir="0" index="2" bw="16" slack="0"/>
<pin id="409" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_1_trunc/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_V_2_trunc_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="0" index="1" bw="16" slack="1"/>
<pin id="414" dir="0" index="2" bw="16" slack="0"/>
<pin id="415" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_2_trunc/4 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_V_3_trunc_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="1"/>
<pin id="419" dir="0" index="1" bw="16" slack="1"/>
<pin id="420" dir="0" index="2" bw="16" slack="0"/>
<pin id="421" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_3_trunc/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_V_4_trunc_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="1"/>
<pin id="425" dir="0" index="1" bw="16" slack="1"/>
<pin id="426" dir="0" index="2" bw="16" slack="0"/>
<pin id="427" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_4_trunc/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_V_5_trunc_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="0" index="1" bw="16" slack="1"/>
<pin id="432" dir="0" index="2" bw="16" slack="0"/>
<pin id="433" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_5_trunc/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_V_6_trunc_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="1"/>
<pin id="437" dir="0" index="1" bw="16" slack="1"/>
<pin id="438" dir="0" index="2" bw="16" slack="0"/>
<pin id="439" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_6_trunc/4 "/>
</bind>
</comp>

<comp id="441" class="1004" name="tmp_V_7_trunc_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="0" index="1" bw="16" slack="1"/>
<pin id="444" dir="0" index="2" bw="16" slack="0"/>
<pin id="445" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V_7_trunc/4 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_Data_V_4_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="128" slack="0"/>
<pin id="449" dir="0" index="1" bw="16" slack="0"/>
<pin id="450" dir="0" index="2" bw="16" slack="0"/>
<pin id="451" dir="0" index="3" bw="16" slack="0"/>
<pin id="452" dir="0" index="4" bw="16" slack="0"/>
<pin id="453" dir="0" index="5" bw="16" slack="0"/>
<pin id="454" dir="0" index="6" bw="16" slack="0"/>
<pin id="455" dir="0" index="7" bw="16" slack="0"/>
<pin id="456" dir="0" index="8" bw="16" slack="0"/>
<pin id="457" dir="1" index="9" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_Data_V_4/4 "/>
</bind>
</comp>

<comp id="468" class="1005" name="tmp_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="1"/>
<pin id="470" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="472" class="1005" name="i_2_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="14" slack="0"/>
<pin id="474" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_User_V_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="4" slack="1"/>
<pin id="479" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_User_V "/>
</bind>
</comp>

<comp id="482" class="1005" name="tmp_8_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="487" class="1005" name="icmp_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="492" class="1005" name="p_Result_1_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="1"/>
<pin id="494" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

<comp id="497" class="1005" name="icmp3_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="1"/>
<pin id="499" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp3 "/>
</bind>
</comp>

<comp id="502" class="1005" name="p_Result_2_reg_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="1"/>
<pin id="504" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_2 "/>
</bind>
</comp>

<comp id="507" class="1005" name="icmp6_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="1"/>
<pin id="509" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp6 "/>
</bind>
</comp>

<comp id="512" class="1005" name="p_Result_3_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="1"/>
<pin id="514" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_3 "/>
</bind>
</comp>

<comp id="517" class="1005" name="icmp9_reg_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="1"/>
<pin id="519" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp9 "/>
</bind>
</comp>

<comp id="522" class="1005" name="p_Result_4_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="1"/>
<pin id="524" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_4 "/>
</bind>
</comp>

<comp id="527" class="1005" name="icmp1_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="1" slack="1"/>
<pin id="529" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp1 "/>
</bind>
</comp>

<comp id="532" class="1005" name="p_Result_5_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="16" slack="1"/>
<pin id="534" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_5 "/>
</bind>
</comp>

<comp id="537" class="1005" name="icmp2_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp2 "/>
</bind>
</comp>

<comp id="542" class="1005" name="p_Result_6_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_6 "/>
</bind>
</comp>

<comp id="547" class="1005" name="icmp4_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="1" slack="1"/>
<pin id="549" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp4 "/>
</bind>
</comp>

<comp id="552" class="1005" name="p_Result_7_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="1"/>
<pin id="554" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_7 "/>
</bind>
</comp>

<comp id="557" class="1005" name="icmp5_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="1" slack="1"/>
<pin id="559" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="153"><net_src comp="76" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="163"><net_src comp="144" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="165"><net_src comp="6" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="66" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="176"><net_src comp="166" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="181"><net_src comp="170" pin="4"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="68" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="170" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="74" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="192"><net_src comp="148" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="196"><net_src comp="148" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="189" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="78" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="189" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="209"><net_src comp="80" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="210"><net_src comp="82" pin="0"/><net_sink comp="201" pin=3"/></net>

<net id="215"><net_src comp="201" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="84" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="86" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="189" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="225"><net_src comp="24" pin="0"/><net_sink comp="217" pin=2"/></net>

<net id="226"><net_src comp="88" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="233"><net_src comp="78" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="189" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="235"><net_src comp="90" pin="0"/><net_sink comp="227" pin=2"/></net>

<net id="236"><net_src comp="88" pin="0"/><net_sink comp="227" pin=3"/></net>

<net id="241"><net_src comp="227" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="84" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="86" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="250"><net_src comp="189" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="251"><net_src comp="92" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="252"><net_src comp="94" pin="0"/><net_sink comp="243" pin=3"/></net>

<net id="259"><net_src comp="78" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="189" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="96" pin="0"/><net_sink comp="253" pin=2"/></net>

<net id="262"><net_src comp="94" pin="0"/><net_sink comp="253" pin=3"/></net>

<net id="267"><net_src comp="253" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="84" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="86" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="189" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="98" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="100" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="78" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="189" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="102" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="100" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="293"><net_src comp="279" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="84" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="86" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="302"><net_src comp="189" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="303"><net_src comp="104" pin="0"/><net_sink comp="295" pin=2"/></net>

<net id="304"><net_src comp="106" pin="0"/><net_sink comp="295" pin=3"/></net>

<net id="311"><net_src comp="78" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="189" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="108" pin="0"/><net_sink comp="305" pin=2"/></net>

<net id="314"><net_src comp="106" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="319"><net_src comp="305" pin="4"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="84" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="327"><net_src comp="86" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="328"><net_src comp="189" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="329"><net_src comp="110" pin="0"/><net_sink comp="321" pin=2"/></net>

<net id="330"><net_src comp="112" pin="0"/><net_sink comp="321" pin=3"/></net>

<net id="337"><net_src comp="78" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="338"><net_src comp="189" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="339"><net_src comp="114" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="340"><net_src comp="112" pin="0"/><net_sink comp="331" pin=3"/></net>

<net id="345"><net_src comp="331" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="84" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="86" pin="0"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="189" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="116" pin="0"/><net_sink comp="347" pin=2"/></net>

<net id="356"><net_src comp="118" pin="0"/><net_sink comp="347" pin=3"/></net>

<net id="363"><net_src comp="78" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="189" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="365"><net_src comp="120" pin="0"/><net_sink comp="357" pin=2"/></net>

<net id="366"><net_src comp="118" pin="0"/><net_sink comp="357" pin=3"/></net>

<net id="371"><net_src comp="357" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="84" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="379"><net_src comp="86" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="380"><net_src comp="189" pin="1"/><net_sink comp="373" pin=1"/></net>

<net id="381"><net_src comp="122" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="382"><net_src comp="124" pin="0"/><net_sink comp="373" pin=3"/></net>

<net id="389"><net_src comp="78" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="189" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="126" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="124" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="397"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="84" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="404"><net_src comp="140" pin="0"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="140" pin="0"/><net_sink comp="405" pin=2"/></net>

<net id="416"><net_src comp="140" pin="0"/><net_sink comp="411" pin=2"/></net>

<net id="422"><net_src comp="140" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="428"><net_src comp="140" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="434"><net_src comp="140" pin="0"/><net_sink comp="429" pin=2"/></net>

<net id="440"><net_src comp="140" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="140" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="458"><net_src comp="142" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="459"><net_src comp="441" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="460"><net_src comp="435" pin="3"/><net_sink comp="447" pin=2"/></net>

<net id="461"><net_src comp="429" pin="3"/><net_sink comp="447" pin=3"/></net>

<net id="462"><net_src comp="423" pin="3"/><net_sink comp="447" pin=4"/></net>

<net id="463"><net_src comp="417" pin="3"/><net_sink comp="447" pin=5"/></net>

<net id="464"><net_src comp="411" pin="3"/><net_sink comp="447" pin=6"/></net>

<net id="465"><net_src comp="405" pin="3"/><net_sink comp="447" pin=7"/></net>

<net id="466"><net_src comp="399" pin="3"/><net_sink comp="447" pin=8"/></net>

<net id="467"><net_src comp="447" pin="9"/><net_sink comp="156" pin=3"/></net>

<net id="471"><net_src comp="177" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="475"><net_src comp="183" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="480"><net_src comp="193" pin="1"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="156" pin=4"/></net>

<net id="485"><net_src comp="197" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="490"><net_src comp="211" pin="2"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="495"><net_src comp="217" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="405" pin=1"/></net>

<net id="500"><net_src comp="237" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="501"><net_src comp="497" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="505"><net_src comp="243" pin="4"/><net_sink comp="502" pin=0"/></net>

<net id="506"><net_src comp="502" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="510"><net_src comp="263" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="515"><net_src comp="269" pin="4"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="520"><net_src comp="289" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="521"><net_src comp="517" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="525"><net_src comp="295" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="530"><net_src comp="315" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="535"><net_src comp="321" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="429" pin=1"/></net>

<net id="540"><net_src comp="341" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="545"><net_src comp="347" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="550"><net_src comp="367" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="555"><net_src comp="373" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="441" pin=1"/></net>

<net id="560"><net_src comp="393" pin="2"/><net_sink comp="557" pin=0"/></net>

<net id="561"><net_src comp="557" pin="1"/><net_sink comp="441" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: StreamOut_V_Data_V | {4 }
	Port: StreamOut_V_User_V | {4 }
 - Input state : 
	Port: pix_threshold : StreamIn_V_Data_V | {3 }
	Port: pix_threshold : StreamIn_V_User_V | {3 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_2 : 1
		StgValue_15 : 2
	State 3
		tmp_8 : 1
		tmp_9 : 1
		icmp : 2
		p_Result_1 : 1
		tmp_10 : 1
		icmp3 : 2
		p_Result_2 : 1
		tmp_11 : 1
		icmp6 : 2
		p_Result_3 : 1
		tmp_12 : 1
		icmp9 : 2
		p_Result_4 : 1
		tmp_13 : 1
		icmp1 : 2
		p_Result_5 : 1
		tmp_14 : 1
		icmp2 : 2
		p_Result_6 : 1
		tmp_15 : 1
		icmp4 : 2
		p_Result_7 : 1
		tmp_16 : 1
		icmp5 : 2
	State 4
		tmp_Data_V_4 : 1
		StgValue_54 : 2
		empty_16 : 1
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |   tmp_V_0_trunc_fu_399   |    0    |    16   |
|          |   tmp_V_1_trunc_fu_405   |    0    |    16   |
|          |   tmp_V_2_trunc_fu_411   |    0    |    16   |
|  select  |   tmp_V_3_trunc_fu_417   |    0    |    16   |
|          |   tmp_V_4_trunc_fu_423   |    0    |    16   |
|          |   tmp_V_5_trunc_fu_429   |    0    |    16   |
|          |   tmp_V_6_trunc_fu_435   |    0    |    16   |
|          |   tmp_V_7_trunc_fu_441   |    0    |    16   |
|----------|--------------------------|---------|---------|
|          |        tmp_fu_177        |    0    |    13   |
|          |        icmp_fu_211       |    0    |    11   |
|          |       icmp3_fu_237       |    0    |    11   |
|          |       icmp6_fu_263       |    0    |    11   |
|   icmp   |       icmp9_fu_289       |    0    |    11   |
|          |       icmp1_fu_315       |    0    |    11   |
|          |       icmp2_fu_341       |    0    |    11   |
|          |       icmp4_fu_367       |    0    |    11   |
|          |       icmp5_fu_393       |    0    |    11   |
|----------|--------------------------|---------|---------|
|    add   |        i_2_fu_183        |    0    |    21   |
|----------|--------------------------|---------|---------|
|   read   |   empty_15_read_fu_148   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | StgValue_54_write_fu_156 |    0    |    0    |
|----------|--------------------------|---------|---------|
|extractvalue|     tmp_Data_V_fu_189    |    0    |    0    |
|          |     tmp_User_V_fu_193    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   trunc  |       tmp_8_fu_197       |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_9_fu_201       |    0    |    0    |
|          |     p_Result_1_fu_217    |    0    |    0    |
|          |       tmp_10_fu_227      |    0    |    0    |
|          |     p_Result_2_fu_243    |    0    |    0    |
|          |       tmp_11_fu_253      |    0    |    0    |
|          |     p_Result_3_fu_269    |    0    |    0    |
|          |       tmp_12_fu_279      |    0    |    0    |
|partselect|     p_Result_4_fu_295    |    0    |    0    |
|          |       tmp_13_fu_305      |    0    |    0    |
|          |     p_Result_5_fu_321    |    0    |    0    |
|          |       tmp_14_fu_331      |    0    |    0    |
|          |     p_Result_6_fu_347    |    0    |    0    |
|          |       tmp_15_fu_357      |    0    |    0    |
|          |     p_Result_7_fu_373    |    0    |    0    |
|          |       tmp_16_fu_383      |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|    tmp_Data_V_4_fu_447   |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   250   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|    i_2_reg_472   |   14   |
|     i_reg_166    |   14   |
|   icmp1_reg_527  |    1   |
|   icmp2_reg_537  |    1   |
|   icmp3_reg_497  |    1   |
|   icmp4_reg_547  |    1   |
|   icmp5_reg_557  |    1   |
|   icmp6_reg_507  |    1   |
|   icmp9_reg_517  |    1   |
|   icmp_reg_487   |    1   |
|p_Result_1_reg_492|   16   |
|p_Result_2_reg_502|   16   |
|p_Result_3_reg_512|   16   |
|p_Result_4_reg_522|   16   |
|p_Result_5_reg_532|   16   |
|p_Result_6_reg_542|   16   |
|p_Result_7_reg_552|   16   |
|   tmp_8_reg_482  |   16   |
|tmp_User_V_reg_477|    4   |
|    tmp_reg_468   |    1   |
+------------------+--------+
|       Total      |   169  |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   250  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   169  |    -   |
+-----------+--------+--------+
|   Total   |   169  |   250  |
+-----------+--------+--------+
