<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>VDMA_C0</name><vendor/><library/><version/><fileSets/><hwModel><views/></hwModel><vendorExtension><componentID name="VDMA_C0::work"/></vendorExtension><vendorExtension><state value="GENERATED"/></vendorExtension><vendorExtension><coreDefFile path="../component/work/VDMA_C0/VDMA_C0.cxf"/></vendorExtension><vendorExtension><dependentComponent/></vendorExtension><busInterfaces><busInterface><name>AXI4L_VDMA</name><busType library="AMBA4" name="AXI4" vendor="AMBA" version="r0p0_0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>AXI4L_VDMA_awaddr</componentSignalName><busSignalName>AWADDR</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_awvalid</componentSignalName><busSignalName>AWVALID</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_awready</componentSignalName><busSignalName>AWREADY</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_wdata</componentSignalName><busSignalName>WDATA</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_wvalid</componentSignalName><busSignalName>WVALID</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_wready</componentSignalName><busSignalName>WREADY</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_bresp</componentSignalName><busSignalName>BRESP</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_bvalid</componentSignalName><busSignalName>BVALID</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_bready</componentSignalName><busSignalName>BREADY</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_araddr</componentSignalName><busSignalName>ARADDR</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_arvalid</componentSignalName><busSignalName>ARVALID</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_arready</componentSignalName><busSignalName>ARREADY</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_rdata</componentSignalName><busSignalName>RDATA</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_rresp</componentSignalName><busSignalName>RRESP</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_rvalid</componentSignalName><busSignalName>RVALID</busSignalName></signal><signal><componentSignalName>AXI4L_VDMA_rready</componentSignalName><busSignalName>RREADY</busSignalName></signal></signalMap></busInterface><busInterface><name>mAXI4_SLAVE</name><busType library="AMBA4" name="AXI4" vendor="AMBA" version="r0p0_0"/><mirroredSlave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>mAXI4_SLAVE_awid</componentSignalName><busSignalName>AWID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awaddr</componentSignalName><busSignalName>AWADDR</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awlen</componentSignalName><busSignalName>AWLEN</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awsize</componentSignalName><busSignalName>AWSIZE</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awburst</componentSignalName><busSignalName>AWBURST</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awlock</componentSignalName><busSignalName>AWLOCK</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awcache</componentSignalName><busSignalName>AWCACHE</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awprot</componentSignalName><busSignalName>AWPROT</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awvalid</componentSignalName><busSignalName>AWVALID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_awready</componentSignalName><busSignalName>AWREADY</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_wdata</componentSignalName><busSignalName>WDATA</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_wstrb</componentSignalName><busSignalName>WSTRB</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_wlast</componentSignalName><busSignalName>WLAST</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_wvalid</componentSignalName><busSignalName>WVALID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_wready</componentSignalName><busSignalName>WREADY</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_bid</componentSignalName><busSignalName>BID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_bresp</componentSignalName><busSignalName>BRESP</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_bvalid</componentSignalName><busSignalName>BVALID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_bready</componentSignalName><busSignalName>BREADY</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arid</componentSignalName><busSignalName>ARID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_araddr</componentSignalName><busSignalName>ARADDR</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arlen</componentSignalName><busSignalName>ARLEN</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arsize</componentSignalName><busSignalName>ARSIZE</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arburst</componentSignalName><busSignalName>ARBURST</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arlock</componentSignalName><busSignalName>ARLOCK</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arcache</componentSignalName><busSignalName>ARCACHE</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arprot</componentSignalName><busSignalName>ARPROT</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arvalid</componentSignalName><busSignalName>ARVALID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_arready</componentSignalName><busSignalName>ARREADY</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_rid</componentSignalName><busSignalName>RID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_rdata</componentSignalName><busSignalName>RDATA</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_rresp</componentSignalName><busSignalName>RRESP</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_rlast</componentSignalName><busSignalName>RLAST</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_rvalid</componentSignalName><busSignalName>RVALID</busSignalName></signal><signal><componentSignalName>mAXI4_SLAVE_rready</componentSignalName><busSignalName>RREADY</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>ACLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>ARESETN_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DDR_CLK_RSTN_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DDR_CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>VIDEO_CLK_RSTN_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>VIDEO_CLK_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FRAME_START_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DDR_CTRL_READY_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DATA_VALID_I</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>INT_DMA_O</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_awvalid</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_awready</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_wvalid</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_wready</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_bvalid</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_bready</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_arvalid</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_arready</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_rvalid</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_rready</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awvalid</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awready</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_wvalid</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_wready</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_bready</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_bvalid</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arvalid</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arready</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_rvalid</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_rready</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_rlast</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_wlast</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>DATA_I</name><direction>in</direction><left>15</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_awaddr</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_wdata</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_bresp</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_araddr</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_rdata</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>AXI4L_VDMA_rresp</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awaddr</name><direction>out</direction><left>37</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awprot</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_wdata</name><direction>out</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_wstrb</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_bresp</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_araddr</name><direction>out</direction><left>37</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arprot</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_rdata</name><direction>in</direction><left>63</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_rresp</name><direction>in</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_bid</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_rid</name><direction>in</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arburst</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arcache</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arid</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arlen</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arlock</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_arsize</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awburst</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awcache</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awid</name><direction>out</direction><left>3</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awlen</name><direction>out</direction><left>7</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awlock</name><direction>out</direction><left>1</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>mAXI4_SLAVE_awsize</name><direction>out</direction><left>2</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>