<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - gaussianF_ip_src_nfp_abs_single.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../gaussianF_ip_src_nfp_abs_single.vhd" target="rtwreport_document_frame" id="linkToText_plain">gaussianF_ip_src_nfp_abs_single.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" name="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" name="3">    3   </a><span class="CT">-- File Name: hdl_prj1\hdlsrc\gaussianFilter\gaussianF_ip_src_nfp_abs_single.vhd</span>
</span><span><a class="LN" name="4">    4   </a><span class="CT">-- Created: 2024-06-04 12:57:05</span>
</span><span><a class="LN" name="5">    5   </a><span class="CT">-- </span>
</span><span><a class="LN" name="6">    6   </a><span class="CT">-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1</span>
</span><span><a class="LN" name="7">    7   </a><span class="CT">-- </span>
</span><span><a class="LN" name="8">    8   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="9">    9   </a>
</span><span><a class="LN" name="10">   10   </a>
</span><span><a class="LN" name="11">   11   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="12">   12   </a><span class="CT">-- </span>
</span><span><a class="LN" name="13">   13   </a><span class="CT">-- Module: gaussianF_ip_src_nfp_abs_single</span>
</span><span><a class="LN" name="14">   14   </a><span class="CT">-- Source Path: gaussianFilter/gaussianFilter/singleToUint32/nfp_abs_single</span>
</span><span><a class="LN" name="15">   15   </a><span class="CT">-- Hierarchy Level: 2</span>
</span><span><a class="LN" name="16">   16   </a><span class="CT">-- Model version: 8.37</span>
</span><span><a class="LN" name="17">   17   </a><span class="CT">-- </span>
</span><span><a class="LN" name="18">   18   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" name="19">   19   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" name="20">   20   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" name="21">   21   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" name="22">   22   </a>
</span><span><a class="LN" name="23">   23   </a><span class="KW">ENTITY</span> gaussianF_ip_src_nfp_abs_single <span class="KW">IS</span>
</span><span><a class="LN" name="24">   24   </a>  <span class="KW">PORT</span>( nfp_in                            :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="25">   25   </a>        nfp_out                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="26">   26   </a>        );
</span><span><a class="LN" name="27">   27   </a><span class="KW">END</span> gaussianF_ip_src_nfp_abs_single;
</span><span><a class="LN" name="28">   28   </a>
</span><span><a class="LN" name="29">   29   </a>
</span><span><a class="LN" name="30">   30   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> gaussianF_ip_src_nfp_abs_single <span class="KW">IS</span>
</span><span><a class="LN" name="31">   31   </a>
</span><span><a class="LN" name="32">   32   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" name="33">   33   </a>  <span class="KW">SIGNAL</span> Constant_out1                    : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="34">   34   </a>  <span class="KW">SIGNAL</span> nfp_in_unsigned                  : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="35">   35   </a>  <span class="KW">SIGNAL</span> XS                               : std_logic;  <span class="CT">-- ufix1</span>
</span><span><a class="LN" name="36">   36   </a>  <span class="KW">SIGNAL</span> XE                               : unsigned(7 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix8</span>
</span><span><a class="LN" name="37">   37   </a>  <span class="KW">SIGNAL</span> XM                               : unsigned(22 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix23</span>
</span><span><a class="LN" name="38">   38   </a>  <span class="KW">SIGNAL</span> nfp_out_pack                     : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" name="39">   39   </a>
</span><span><a class="LN" name="40">   40   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" name="41">   41   </a>  Constant_out1 &lt;= '0';
</span><span><a class="LN" name="42">   42   </a>
</span><span><a class="LN" name="43">   43   </a>  nfp_in_unsigned &lt;= unsigned(nfp_in);
</span><span><a class="LN" name="44">   44   </a>
</span><span><a class="LN" name="45">   45   </a>  <span class="CT">-- Split 32 bit word into FP sign, exponent, mantissa</span>
</span><span><a class="LN" name="46">   46   </a>  XS &lt;= nfp_in_unsigned(31);
</span><span><a class="LN" name="47">   47   </a>  XE &lt;= nfp_in_unsigned(30 <span class="KW">DOWNTO</span> 23);
</span><span><a class="LN" name="48">   48   </a>  XM &lt;= nfp_in_unsigned(22 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" name="49">   49   </a>
</span><span><a class="LN" name="50">   50   </a>  <span class="CT">-- Combine FP sign, exponent, mantissa into 32 bit word</span>
</span><span><a class="LN" name="51">   51   </a>  nfp_out_pack &lt;= Constant_out1 &amp; XE &amp; XM;
</span><span><a class="LN" name="52">   52   </a>
</span><span><a class="LN" name="53">   53   </a>  nfp_out &lt;= std_logic_vector(nfp_out_pack);
</span><span><a class="LN" name="54">   54   </a>
</span><span><a class="LN" name="55">   55   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" name="56">   56   </a>
</span><span><a class="LN" name="57">   57   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>