# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../DLD_Lab2.srcs/sources_1/new/two_input_logic_gates.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
