Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : adder_select_ref
Version: T-2022.03-SP2
Date   : Mon May 12 02:38:52 2025
****************************************


  Timing Path Group 'default'
  -----------------------------------
  Levels of Logic:              13.00
  Critical Path Length:          0.52
  Critical Path Slack:          -0.42
  Critical Path Clk Period:       n/a
  Total Negative Slack:        -12.04
  No. of Violating Paths:       33.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                513
  Buf/Inv Cell Count:             107
  Buf Cell Count:                  32
  Inv Cell Count:                  75
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       513
  Sequential Cell Count:            0
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      522.689997
  Noncombinational Area:     0.000000
  Buf/Inv Area:             65.968000
  Total Buffer Area:            26.07
  Total Inverter Area:          39.90
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:               522.689997
  Design Area:             522.689997


  Design Rules
  -----------------------------------
  Total Number of Nets:           642
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: acf3030

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.08
  Logic Optimization:                  1.24
  Mapping Optimization:                1.72
  -----------------------------------------
  Overall Compile Time:                3.46
  Overall Compile Wall Clock Time:     3.70

  --------------------------------------------------------------------

  Design  WNS: 0.42  TNS: 12.04  Number of Violating Paths: 33


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
