<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Tue Feb 18 20:04:04 2025" VIVADOVERSION="2024.2">

  <SYSTEMINFO ARCH="zynquplus" DEVICE="xczu19eg" NAME="design_1" PACKAGE="ffvc1760" SPEEDGRADE="-2"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="clk"/>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_vip_1" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_vip_2" PORT="aclk"/>
        <CONNECTION INSTANCE="axi_xbar_v_0" PORT="clk_i"/>
        <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="clk"/>
        <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="clk"/>
        <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst_n" SIGIS="undef" SIGNAME="External_Ports_rst_n">
      <CONNECTIONS>
        <CONNECTION INSTANCE="axi_vip_0" PORT="aresetn"/>
        <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="axi_vip_1" PORT="aresetn"/>
        <CONNECTION INSTANCE="axi_vip_2" PORT="aresetn"/>
        <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rst_ni"/>
        <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="rst_n"/>
        <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="rst_n"/>
        <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="rst_n"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule0/xlconstant_0" HWVERSION="1.1" INSTANCE="addr_rule0_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule0_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule0_idx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule0/xlconstant_1" HWVERSION="1.1" INSTANCE="addr_rule0_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000000080000000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule0_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule0_start_addr"/>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="rule_start_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule0/xlconstant_2" HWVERSION="1.1" INSTANCE="addr_rule0_xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000000008000FFFF"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule0_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule0_end_addr"/>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="rule_end_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule1/xlconstant_0" HWVERSION="1.1" INSTANCE="addr_rule1_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x1"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule1_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule1_idx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule1/xlconstant_1" HWVERSION="1.1" INSTANCE="addr_rule1_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000000020000000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule1_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule1_start_addr"/>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="rule_start_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule1/xlconstant_2" HWVERSION="1.1" INSTANCE="addr_rule1_xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000000040000000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule1_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule1_end_addr"/>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="rule_end_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule2/xlconstant_0" HWVERSION="1.1" INSTANCE="addr_rule2_xlconstant_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x2"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="2"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="1" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule2_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule2_idx"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule2/xlconstant_1" HWVERSION="1.1" INSTANCE="addr_rule2_xlconstant_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x0000000082000000"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_1_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule2_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule2_start_addr"/>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="rule_start_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="9" FULLNAME="/addr_rule2/xlconstant_2" HWVERSION="1.1" INSTANCE="addr_rule2_xlconstant_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlconstant" VLNV="xilinx.com:ip:xlconstant:1.1">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="CONST_VAL" VALUE="0x000000008201FFFF"/>
        <PARAMETER NAME="CONST_WIDTH" VALUE="64"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_xlconstant_2_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="dout" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule2_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="rule2_end_addr"/>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="rule_end_addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/axi_addr_offset_v_0" HWVERSION="1.0" INSTANCE="axi_addr_offset_v_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_addr_offset_v" VLNV="user.org:user:axi_addr_offset_v:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AxiAddrWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiDataWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiIdWidth" VALUE="0x00000008"/>
        <PARAMETER NAME="AxiUserWidth" VALUE="0x00000000"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_addr_offset_v_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_mst_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="axi_mst_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="axi_mst_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_mst_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mst_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mst_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_mst_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_mst_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mst_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mst_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_slv_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_slv_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="axi_slv_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="axi_slv_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_slv_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_slv_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_slv_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_slv_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_slv_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_slv_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_slv_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst0_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule_end_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule0_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule0_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule_start_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule0_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule0_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="testmode" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_addr_offset_v_0_axi_mst" DATAWIDTH="64" NAME="axi_mst" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_mst_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_mst_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_mst_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_mst_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_mst_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_mst_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_mst_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_mst_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_mst_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_mst_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_mst_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="axi_mst_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_mst_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_mst_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_mst_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_mst_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_mst_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_mst_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_mst_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_mst_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_mst_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_mst_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_mst_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_mst_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="axi_mst_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_mst_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_mst_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_mst_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_mst_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="axi_mst_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_mst_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_mst_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_mst_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_mst_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_mst_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_mst_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="axi_mst_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_mst_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_mst_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_mst_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_mst_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_mst_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="axi_mst_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_mst_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_xbar_v_0_mst0" DATAWIDTH="64" NAME="axi_slv" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_slv_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_slv_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_slv_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_slv_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_slv_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_slv_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_slv_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_slv_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_slv_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_slv_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_slv_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="axi_slv_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_slv_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_slv_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_slv_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_slv_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_slv_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_slv_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_slv_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_slv_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_slv_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_slv_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_slv_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_slv_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="axi_slv_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_slv_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_slv_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_slv_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_slv_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="axi_slv_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_slv_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_slv_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_slv_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_slv_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_slv_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_slv_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="axi_slv_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_slv_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_slv_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_slv_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_slv_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_slv_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="axi_slv_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_slv_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="addr_map" TYPE="TARGET" VLNV="My:user:addr_map:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="end_addr" PHYSICAL="rule_end_addr"/>
            <PORTMAP LOGICAL="idx" PHYSICAL="rst_n"/>
            <PORTMAP LOGICAL="start_addr" PHYSICAL="rule_start_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/axi_addr_offset_v_1" HWVERSION="1.0" INSTANCE="axi_addr_offset_v_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_addr_offset_v" VLNV="user.org:user:axi_addr_offset_v:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AxiAddrWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiDataWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiIdWidth" VALUE="0x00000008"/>
        <PARAMETER NAME="AxiUserWidth" VALUE="0x00000000"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_addr_offset_v_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_mst_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="axi_mst_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="axi_mst_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_mst_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mst_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mst_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_mst_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_mst_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mst_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mst_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_1" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_slv_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="axi_slv_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="axi_slv_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_slv_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_slv_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_slv_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_slv_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_slv_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_slv_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_slv_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst1_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule_end_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule1_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule1_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule_start_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule1_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule1_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="testmode" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_addr_offset_v_1_axi_mst" DATAWIDTH="64" NAME="axi_mst" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_mst_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_mst_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_mst_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_mst_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_mst_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_mst_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_mst_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_mst_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_mst_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_mst_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_mst_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="axi_mst_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_mst_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_mst_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_mst_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_mst_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_mst_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_mst_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_mst_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_mst_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_mst_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_mst_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_mst_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_mst_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="axi_mst_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_mst_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_mst_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_mst_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_mst_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="axi_mst_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_mst_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_mst_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_mst_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_mst_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_mst_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_mst_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="axi_mst_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_mst_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_mst_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_mst_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_mst_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_mst_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="axi_mst_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_mst_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_xbar_v_0_mst1" DATAWIDTH="64" NAME="axi_slv" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_slv_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_slv_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_slv_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_slv_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_slv_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_slv_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_slv_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_slv_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_slv_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_slv_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_slv_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="axi_slv_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_slv_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_slv_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_slv_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_slv_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_slv_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_slv_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_slv_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_slv_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_slv_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_slv_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_slv_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_slv_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="axi_slv_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_slv_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_slv_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_slv_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_slv_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="axi_slv_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_slv_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_slv_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_slv_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_slv_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_slv_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_slv_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="axi_slv_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_slv_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_slv_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_slv_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_slv_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_slv_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="axi_slv_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_slv_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="addr_map" TYPE="TARGET" VLNV="My:user:addr_map:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="end_addr" PHYSICAL="rule_end_addr"/>
            <PORTMAP LOGICAL="idx" PHYSICAL="rst_n"/>
            <PORTMAP LOGICAL="start_addr" PHYSICAL="rule_start_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="3" FULLNAME="/axi_addr_offset_v_2" HWVERSION="1.0" INSTANCE="axi_addr_offset_v_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_addr_offset_v" VLNV="user.org:user:axi_addr_offset_v:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AxiAddrWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiDataWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiIdWidth" VALUE="0x00000008"/>
        <PARAMETER NAME="AxiUserWidth" VALUE="0x00000000"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_addr_offset_v_2_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_mst_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_aruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="axi_mst_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="axi_mst_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_wuser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_mst_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_bid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mst_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mst_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_buser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_mst_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_mst_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_rid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mst_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mst_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_ruser"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_2" PORT="s_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_slv_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="axi_slv_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="axi_slv_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_slv_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_slv_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_slv_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_slv_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_slv_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_slv_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_slv_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="mst2_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule_end_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule2_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule2_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule_start_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule2_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule2_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="testmode" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_addr_offset_v_2_axi_mst" DATAWIDTH="64" NAME="axi_mst" TYPE="INITIATOR" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_mst_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_mst_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_mst_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_mst_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_mst_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_mst_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_mst_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_mst_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_mst_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_mst_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_mst_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="axi_mst_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_mst_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_mst_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_mst_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_mst_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_mst_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_mst_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_mst_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_mst_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_mst_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_mst_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_mst_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_mst_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="axi_mst_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_mst_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_mst_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_mst_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_mst_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="axi_mst_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_mst_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_mst_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_mst_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_mst_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_mst_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_mst_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="axi_mst_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_mst_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_mst_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_mst_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_mst_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_mst_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="axi_mst_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_mst_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_xbar_v_0_mst2" DATAWIDTH="64" NAME="axi_slv" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_slv_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_slv_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_slv_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_slv_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_slv_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_slv_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_slv_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_slv_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_slv_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_slv_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_slv_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="axi_slv_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_slv_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_slv_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_slv_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_slv_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_slv_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_slv_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_slv_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_slv_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_slv_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_slv_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_slv_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_slv_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="axi_slv_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_slv_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_slv_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_slv_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_slv_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="axi_slv_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_slv_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_slv_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_slv_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_slv_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_slv_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_slv_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="axi_slv_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_slv_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_slv_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_slv_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_slv_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_slv_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="axi_slv_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_slv_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="addr_map" TYPE="TARGET" VLNV="My:user:addr_map:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="end_addr" PHYSICAL="rule_end_addr"/>
            <PORTMAP LOGICAL="idx" PHYSICAL="rst_n"/>
            <PORTMAP LOGICAL="start_addr" PHYSICAL="rule_start_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_vip_0" HWVERSION="1.1" INSTANCE="axi_vip_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="0"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_vip_0_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="MASTER"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="SLAVE_SEG_TYPE" VALUE="REG"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_arready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_arvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="m_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="m_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_awready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="m_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="m_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_awvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_bready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_bvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="m_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rlast" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_rready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="m_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_rvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="m_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wlast" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="m_axi_wready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="m_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="m_axi_wvalid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv1_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="64" NAME="M_AXI" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="0"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="0"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="0"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="m_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="m_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="m_axi_arcache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="m_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="m_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="m_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="m_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="m_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="m_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="m_axi_arsize"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="m_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="m_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="m_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="m_axi_awcache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="m_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="m_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="m_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="m_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="m_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="m_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="m_axi_awsize"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="m_axi_awvalid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="m_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="m_axi_bresp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="m_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="m_axi_rdata"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="m_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="m_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="m_axi_rresp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="m_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="m_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="m_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="m_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="m_axi_wstrb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="m_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_xbar_v_0"/>
      </PERIPHERALS>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_vip_1" HWVERSION="1.1" INSTANCE="axi_vip_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_vip_1_0"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="SLAVE_SEG_TYPE" VALUE="REG"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_mst_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_mst_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_addr_offset_v_1_axi_mst" DATAWIDTH="64" NAME="S_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="s_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="s_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="s_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="s_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="s_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="19" FULLNAME="/axi_vip_2" HWVERSION="1.1" INSTANCE="axi_vip_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_vip" VLNV="xilinx.com:ip:axi_vip:1.1">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_vip;v=v1_1;d=pg267-axi-vip.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_AXI_ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="C_AXI_HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="C_AXI_INTERFACE_MODE" VALUE="2"/>
        <PARAMETER NAME="C_AXI_PROTOCOL" VALUE="0"/>
        <PARAMETER NAME="C_AXI_RDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_RID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="C_AXI_SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="C_AXI_WDATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="C_AXI_WID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="C_AXI_WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
        <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_vip_1_1"/>
        <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
        <PARAMETER NAME="HAS_ACLKEN" VALUE="0"/>
        <PARAMETER NAME="HAS_ARESETN" VALUE="1"/>
        <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_BURST" VALUE="1"/>
        <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
        <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
        <PARAMETER NAME="HAS_PROT" VALUE="1"/>
        <PARAMETER NAME="HAS_QOS" VALUE="1"/>
        <PARAMETER NAME="HAS_REGION" VALUE="1"/>
        <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
        <PARAMETER NAME="HAS_SIZE" VALUE="0"/>
        <PARAMETER NAME="HAS_USER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
        <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
        <PARAMETER NAME="INTERFACE_MODE" VALUE="SLAVE"/>
        <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
        <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
        <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="SLAVE_SEG_TYPE" VALUE="REG"/>
        <PARAMETER NAME="SUPPORTS_NARROW" VALUE="1"/>
        <PARAMETER NAME="VIP_PKG_NAME" VALUE="0"/>
        <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
        <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="aclk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="aresetn" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_araddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_arburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arid" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_arlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_arlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_arready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_arregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_arsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_aruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_arvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_awaddr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="s_axi_awburst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awcache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awid" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_awlen" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awlock" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awprot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awqos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_awready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="s_axi_awregion" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="s_axi_awsize" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_awuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_awvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s_axi_bid" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_bready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_bresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_buser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_bvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="s_axi_rdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="s_axi_rid" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rlast" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_rready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="s_axi_rresp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="s_axi_ruser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_rvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="s_axi_wdata" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wlast" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="s_axi_wready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="s_axi_wstrb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="s_axi_wuser" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="s_axi_wvalid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_mst_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_mst_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="axi_addr_offset_v_2_axi_mst" DATAWIDTH="64" NAME="S_AXI" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="s_axi_araddr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="s_axi_arburst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="s_axi_arcache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="s_axi_arid"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="s_axi_arlen"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="s_axi_arlock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="s_axi_arprot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="s_axi_arqos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="s_axi_arready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="s_axi_arregion"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="s_axi_arsize"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="s_axi_aruser"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="s_axi_arvalid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="s_axi_awaddr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="s_axi_awburst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="s_axi_awcache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="s_axi_awid"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="s_axi_awlen"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="s_axi_awlock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="s_axi_awprot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="s_axi_awqos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="s_axi_awready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="s_axi_awregion"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="s_axi_awsize"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="s_axi_awuser"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="s_axi_awvalid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="s_axi_bid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="s_axi_bready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="s_axi_bresp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="s_axi_buser"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="s_axi_bvalid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="s_axi_rdata"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="s_axi_rid"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="s_axi_rlast"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="s_axi_rready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="s_axi_rresp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="s_axi_ruser"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="s_axi_rvalid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="s_axi_wdata"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="s_axi_wlast"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="s_axi_wready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="s_axi_wstrb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="s_axi_wuser"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="s_axi_wvalid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS/>
    </MODULE>
    <MODULE COREREVISION="7" FULLNAME="/axi_xbar_v_0" HWVERSION="1.0" INSTANCE="axi_xbar_v_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="axi_xbar_v" VLNV="user.org:user:axi_xbar_v:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AxiAddrWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiDataWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiMstIdWidth" VALUE="8"/>
        <PARAMETER NAME="AxiSlvIdWidth" VALUE="0x00000008"/>
        <PARAMETER NAME="AxiUserWidth" VALUE="0x00000001"/>
        <PARAMETER NAME="Connectivity" VALUE="&quot;00000000000000000000000000111111&quot;"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="FallThrough" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="LatencyMode" VALUE="&quot;1111111111&quot;"/>
        <PARAMETER NAME="MaxMstTrans" VALUE="0x00000004"/>
        <PARAMETER NAME="MaxSlvTrans" VALUE="0x00000004"/>
        <PARAMETER NAME="NoAddrRules" VALUE="0x00000003"/>
        <PARAMETER NAME="NoMstPorts" VALUE="0x00000003"/>
        <PARAMETER NAME="NoSlvPorts" VALUE="0x00000002"/>
        <PARAMETER NAME="PipelineStages" VALUE="0x00000000"/>
        <PARAMETER NAME="UniqueIds" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_axi_xbar_v_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="clk_i" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst0_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mst0_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst0_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst0_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst0_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst0_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst0_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst0_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst0_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst0_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst0_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst0_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst0_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mst0_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="mst0_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst0_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst0_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst0_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst0_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst0_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst0_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst0_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst0_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst0_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst0_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst0_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst0_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst0_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst0_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst0_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst0_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst0_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst0_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst0_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mst0_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mst0_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mst0_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst0_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="mst0_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mst0_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst0_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mst0_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mst0_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst0_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst0_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_slv_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_slv_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst1_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mst1_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst1_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst1_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst1_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst1_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst1_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst1_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst1_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst1_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst1_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst1_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst1_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mst1_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="mst1_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst1_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst1_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst1_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst1_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst1_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst1_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst1_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst1_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst1_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst1_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst1_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst1_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst1_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst1_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst1_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst1_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst1_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst1_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst1_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mst1_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mst1_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mst1_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst1_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="mst1_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mst1_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst1_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mst1_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mst1_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst1_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst1_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_1_axi_slv_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_1" PORT="axi_slv_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst2_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="mst2_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst2_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst2_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst2_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst2_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst2_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst2_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst2_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst2_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst2_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst2_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst2_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="mst2_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="mst2_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst2_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst2_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst2_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst2_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst2_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst2_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="mst2_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="mst2_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst2_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst2_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst2_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst2_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="mst2_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst2_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="mst2_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="mst2_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mst2_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst2_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst2_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mst2_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mst2_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mst2_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst2_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="mst2_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mst2_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst2_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="mst2_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="mst2_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst2_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mst2_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_2_axi_slv_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_2" PORT="axi_slv_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_ni" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule0_end_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule0_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule0_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="rule0_idx" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule0_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule0_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule0_start_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule0_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule0_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule1_end_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule1_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule1_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="rule1_idx" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule1_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule1_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule1_start_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule1_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule1_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule2_end_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule2_xlconstant_2_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule2_xlconstant_2" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="rule2_idx" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule2_xlconstant_0_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule2_xlconstant_0" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="rule2_start_addr" RIGHT="0" SIGIS="undef" SIGNAME="addr_rule2_xlconstant_1_dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="addr_rule2_xlconstant_1" PORT="dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="slv0_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="slv0_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv0_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="slv0_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="slv0_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv0_req_ar_lock" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="slv0_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv0_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv0_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="slv0_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="slv0_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv0_req_ar_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="slv0_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="slv0_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slv0_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv0_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="slv0_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="slv0_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv0_req_aw_lock" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="slv0_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv0_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv0_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="slv0_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="slv0_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv0_req_aw_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv0_req_b_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv0_req_r_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="slv0_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv0_req_w_last" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="slv0_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="slv0_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv0_req_w_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv0_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv0_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="slv0_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="slv0_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="slv0_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv0_rsp_b_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="slv0_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="slv0_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv0_rsp_r_last" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="slv0_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="slv0_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv0_rsp_r_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv0_rsp_w_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="dma_core_wrap_v_0" PORT="axi_mst_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="slv1_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_araddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_araddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="slv1_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv1_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="slv1_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv1_req_ar_lock" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="slv1_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv1_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv1_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="slv1_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv1_req_ar_valid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="slv1_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awaddr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awaddr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="slv1_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="slv1_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awburst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awburst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv1_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awcache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awcache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="slv1_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awlen">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awlen"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv1_req_aw_lock" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awlock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awlock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="slv1_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awprot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awprot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv1_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awqos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awqos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="slv1_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awregion">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awregion"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="slv1_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awsize">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awsize"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv1_req_aw_valid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv1_req_b_ready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv1_req_r_ready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="slv1_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv1_req_w_last" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="slv1_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wstrb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wstrb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="slv1_req_w_valid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv1_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_arready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_arready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv1_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_awready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_awready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="slv1_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv1_rsp_b_valid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_bvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_bvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="slv1_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rdata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rdata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv1_rsp_r_last" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rlast">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rlast"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="slv1_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rresp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rresp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv1_rsp_r_valid" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_rvalid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_rvalid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="slv1_rsp_w_ready" SIGIS="undef" SIGNAME="axi_vip_0_m_axi_wready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_vip_0" PORT="m_axi_wready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="slv2_req_aw_atop" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dma_core_wrap_v_0_axi_mst" DATAWIDTH="64" NAME="slv0" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="slv0_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="slv0_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="slv0_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="slv0_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="slv0_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="slv0_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="slv0_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="slv0_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="slv0_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="slv0_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="slv0_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="slv0_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="slv0_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="slv0_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="slv0_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="slv0_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="slv0_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="slv0_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="slv0_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="slv0_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="slv0_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="slv0_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="slv0_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="slv0_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="slv0_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="slv0_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="slv0_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="slv0_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="slv0_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="slv0_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="slv0_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="slv0_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="slv0_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="slv0_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="slv0_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="slv0_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="slv0_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="slv0_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="slv0_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="slv0_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="slv0_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="slv0_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="slv0_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="slv0_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_vip_0_M_AXI" DATAWIDTH="64" NAME="slv1" TYPE="SLAVE" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="slv1_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="slv1_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="slv1_req_ar_cache"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="slv1_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="slv1_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="slv1_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="slv1_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="slv1_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="slv1_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="slv1_req_ar_size"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="slv1_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="slv1_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="slv1_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="slv1_req_aw_cache"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="slv1_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="slv1_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="slv1_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="slv1_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="slv1_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="slv1_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="slv1_req_aw_size"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="slv1_req_aw_valid"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="slv1_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="slv1_rsp_b_resp"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="slv1_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="slv1_rsp_r_data"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="slv1_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="slv1_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="slv1_rsp_r_resp"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="slv1_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="slv1_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="slv1_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="slv1_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="slv1_req_w_strb"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="slv1_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_xbar_v_0_mst0" DATAWIDTH="64" NAME="mst0" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mst0_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mst0_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="mst0_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mst0_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mst0_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="mst0_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="mst0_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="mst0_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mst0_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="mst0_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mst0_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="mst0_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mst0_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mst0_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mst0_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="mst0_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mst0_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mst0_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="mst0_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="mst0_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="mst0_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mst0_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="mst0_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mst0_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="mst0_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mst0_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mst0_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mst0_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mst0_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="mst0_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mst0_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mst0_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mst0_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mst0_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mst0_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mst0_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="mst0_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mst0_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mst0_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mst0_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mst0_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mst0_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="mst0_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mst0_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_xbar_v_0_mst1" DATAWIDTH="64" NAME="mst1" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mst1_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mst1_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="mst1_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mst1_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mst1_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="mst1_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="mst1_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="mst1_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mst1_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="mst1_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mst1_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="mst1_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mst1_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mst1_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mst1_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="mst1_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mst1_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mst1_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="mst1_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="mst1_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="mst1_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mst1_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="mst1_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mst1_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="mst1_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mst1_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mst1_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mst1_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mst1_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="mst1_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mst1_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mst1_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mst1_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mst1_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mst1_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mst1_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="mst1_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mst1_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mst1_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mst1_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mst1_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mst1_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="mst1_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mst1_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_xbar_v_0_mst2" DATAWIDTH="64" NAME="mst2" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="mst2_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="mst2_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="mst2_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="mst2_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="mst2_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="mst2_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="mst2_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="mst2_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="mst2_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="mst2_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="mst2_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="mst2_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="mst2_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="mst2_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="mst2_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="mst2_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="mst2_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="mst2_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="mst2_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="mst2_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="mst2_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="mst2_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="mst2_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="mst2_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="mst2_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="mst2_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="mst2_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="mst2_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="mst2_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="mst2_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="mst2_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="mst2_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="mst2_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="mst2_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="mst2_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="mst2_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="mst2_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="mst2_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="mst2_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="mst2_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="mst2_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="mst2_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="mst2_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="mst2_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="addr_rule0" TYPE="TARGET" VLNV="My:user:addr_map:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="end_addr" PHYSICAL="rule0_end_addr"/>
            <PORTMAP LOGICAL="idx" PHYSICAL="rule0_idx"/>
            <PORTMAP LOGICAL="start_addr" PHYSICAL="rule0_start_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="addr_rule1" TYPE="TARGET" VLNV="My:user:addr_map:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="end_addr" PHYSICAL="rule1_end_addr"/>
            <PORTMAP LOGICAL="idx" PHYSICAL="rule1_idx"/>
            <PORTMAP LOGICAL="start_addr" PHYSICAL="rule1_start_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="__NOC__" NAME="addr_rule2" TYPE="TARGET" VLNV="My:user:addr_map:1.0">
          <PORTMAPS>
            <PORTMAP LOGICAL="end_addr" PHYSICAL="rule2_end_addr"/>
            <PORTMAP LOGICAL="idx" PHYSICAL="rule2_idx"/>
            <PORTMAP LOGICAL="start_addr" PHYSICAL="rule2_start_addr"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
    </MODULE>
    <MODULE COREREVISION="4" FULLNAME="/dma_core_wrap_v_0" HWVERSION="1.0" INSTANCE="dma_core_wrap_v_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="dma_core_wrap_v" VLNV="user.org:user:dma_core_wrap_v:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="AxiAddrWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiDataWidth" VALUE="0x00000040"/>
        <PARAMETER NAME="AxiIdWidth" VALUE="0x00000008"/>
        <PARAMETER NAME="AxiSlvIdWidth" VALUE="0x00000008"/>
        <PARAMETER NAME="AxiUserWidth" VALUE="0x00000001"/>
        <PARAMETER NAME="FREQ_HZ" VALUE="100000000"/>
        <PARAMETER NAME="IsTwoD" VALUE="&quot;0&quot;"/>
        <PARAMETER NAME="JobFifoDepth" VALUE="0x00000008"/>
        <PARAMETER NAME="MemSysDepth" VALUE="0x00000000"/>
        <PARAMETER NAME="NumAxInFlight" VALUE="0x00000003"/>
        <PARAMETER NAME="RAWCouplingAvail" VALUE="&quot;1&quot;"/>
        <PARAMETER NAME="Component_Name" VALUE="design_1_dma_core_wrap_v_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_mst_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_ar_lock" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_ar_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="axi_mst_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="O" LEFT="1" NAME="axi_mst_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_aw_lock" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="axi_mst_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="axi_mst_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_aw_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_b_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_r_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_mst_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_w_last" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_mst_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_mst_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_mst_req_w_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_mst_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mst_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mst_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_b_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_mst_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_mst_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_r_last" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_mst_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_mst_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_r_valid" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_mst_rsp_w_ready" SIGIS="undef" SIGNAME="axi_xbar_v_0_slv0_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_xbar_v_0" PORT="slv0_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_ar_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="1" NAME="axi_slv_req_ar_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_ar_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_ar_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_ar_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_ar_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_ar_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_ar_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_ar_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_ar_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_ar_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_ar_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_aw_addr" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_addr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_addr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="5" NAME="axi_slv_req_aw_atop" RIGHT="0" SIGIS="undef"/>
        <PORT DIR="I" LEFT="1" NAME="axi_slv_req_aw_burst" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_burst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_burst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_cache" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_cache">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_cache"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_aw_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_aw_len" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_len">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_len"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_aw_lock" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_lock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_lock"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_aw_prot" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_prot">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_prot"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_qos" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_qos">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_qos"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="axi_slv_req_aw_region" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_region">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_region"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="axi_slv_req_aw_size" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_size">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_size"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_aw_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_aw_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_aw_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_aw_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_b_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_b_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_b_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_r_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_r_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_r_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="63" NAME="axi_slv_req_w_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_w_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_w_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_w_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="axi_slv_req_w_strb" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_strb">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_w_strb"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="0" NAME="axi_slv_req_w_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_w_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="axi_slv_req_w_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_req_w_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_req_w_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_ar_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_ar_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_ar_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_aw_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_aw_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_aw_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_slv_rsp_b_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_b_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_b_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_slv_rsp_b_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_b_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_b_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_slv_rsp_b_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_b_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_b_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_b_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_b_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_b_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="63" NAME="axi_slv_rsp_r_data" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_r_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="axi_slv_rsp_r_id" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_id">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_r_id"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_r_last" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_last">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_r_last"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="1" NAME="axi_slv_rsp_r_resp" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_resp">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_r_resp"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="0" NAME="axi_slv_rsp_r_user" RIGHT="0" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_user">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_r_user"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_r_valid" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_r_valid">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_r_valid"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="axi_slv_rsp_w_ready" SIGIS="undef" SIGNAME="axi_addr_offset_v_0_axi_mst_rsp_w_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="axi_addr_offset_v_0" PORT="axi_mst_rsp_w_ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst_n" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst_n">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst_n"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="testmode" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES>
        <BUSINTERFACE BUSNAME="dma_core_wrap_v_0_axi_mst" DATAWIDTH="64" NAME="axi_mst" TYPE="MASTER" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_mst_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_mst_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_mst_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_mst_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_mst_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_mst_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_mst_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_mst_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_mst_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_mst_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_mst_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="axi_mst_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_mst_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_mst_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_mst_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_mst_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_mst_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_mst_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_mst_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_mst_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_mst_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_mst_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_mst_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_mst_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="axi_mst_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_mst_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_mst_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_mst_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_mst_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="axi_mst_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_mst_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_mst_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_mst_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_mst_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_mst_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_mst_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="axi_mst_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_mst_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_mst_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_mst_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_mst_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_mst_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="axi_mst_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_mst_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
        <BUSINTERFACE BUSNAME="axi_addr_offset_v_0_axi_mst" DATAWIDTH="64" NAME="axi_slv" TYPE="TARGET" VLNV="xilinx.com:interface:aximm:1.0">
          <PARAMETER NAME="ADDR_WIDTH" VALUE="64"/>
          <PARAMETER NAME="ARUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="AWUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="BUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="CLK_DOMAIN"/>
          <PARAMETER NAME="DATA_WIDTH" VALUE="64"/>
          <PARAMETER NAME="FREQ_HZ"/>
          <PARAMETER NAME="HAS_BRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_BURST" VALUE="1"/>
          <PARAMETER NAME="HAS_CACHE" VALUE="1"/>
          <PARAMETER NAME="HAS_LOCK" VALUE="1"/>
          <PARAMETER NAME="HAS_PROT" VALUE="1"/>
          <PARAMETER NAME="HAS_QOS" VALUE="1"/>
          <PARAMETER NAME="HAS_REGION" VALUE="1"/>
          <PARAMETER NAME="HAS_RRESP" VALUE="1"/>
          <PARAMETER NAME="HAS_WSTRB" VALUE="1"/>
          <PARAMETER NAME="ID_WIDTH" VALUE="8"/>
          <PARAMETER NAME="INSERT_VIP" VALUE="0"/>
          <PARAMETER NAME="MAX_BURST_LENGTH" VALUE="256"/>
          <PARAMETER NAME="NUM_READ_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_READ_THREADS" VALUE="1"/>
          <PARAMETER NAME="NUM_WRITE_OUTSTANDING" VALUE="2"/>
          <PARAMETER NAME="NUM_WRITE_THREADS" VALUE="1"/>
          <PARAMETER NAME="PHASE" VALUE="0.0"/>
          <PARAMETER NAME="PROTOCOL" VALUE="AXI4"/>
          <PARAMETER NAME="READ_WRITE_MODE" VALUE="READ_WRITE"/>
          <PARAMETER NAME="RUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="RUSER_WIDTH" VALUE="1"/>
          <PARAMETER NAME="SUPPORTS_NARROW_BURST" VALUE="1"/>
          <PARAMETER NAME="WUSER_BITS_PER_BYTE" VALUE="0"/>
          <PARAMETER NAME="WUSER_WIDTH" VALUE="1"/>
          <PORTMAPS>
            <PORTMAP LOGICAL="ARADDR" PHYSICAL="axi_slv_req_ar_addr"/>
            <PORTMAP LOGICAL="ARBURST" PHYSICAL="axi_slv_req_ar_burst"/>
            <PORTMAP LOGICAL="ARCACHE" PHYSICAL="axi_slv_req_ar_cache"/>
            <PORTMAP LOGICAL="ARID" PHYSICAL="axi_slv_req_ar_id"/>
            <PORTMAP LOGICAL="ARLEN" PHYSICAL="axi_slv_req_ar_len"/>
            <PORTMAP LOGICAL="ARLOCK" PHYSICAL="axi_slv_req_ar_lock"/>
            <PORTMAP LOGICAL="ARPROT" PHYSICAL="axi_slv_req_ar_prot"/>
            <PORTMAP LOGICAL="ARQOS" PHYSICAL="axi_slv_req_ar_qos"/>
            <PORTMAP LOGICAL="ARREADY" PHYSICAL="axi_slv_rsp_ar_ready"/>
            <PORTMAP LOGICAL="ARREGION" PHYSICAL="axi_slv_req_ar_region"/>
            <PORTMAP LOGICAL="ARSIZE" PHYSICAL="axi_slv_req_ar_size"/>
            <PORTMAP LOGICAL="ARUSER" PHYSICAL="axi_slv_req_ar_user"/>
            <PORTMAP LOGICAL="ARVALID" PHYSICAL="axi_slv_req_ar_valid"/>
            <PORTMAP LOGICAL="AWADDR" PHYSICAL="axi_slv_req_aw_addr"/>
            <PORTMAP LOGICAL="AWBURST" PHYSICAL="axi_slv_req_aw_burst"/>
            <PORTMAP LOGICAL="AWCACHE" PHYSICAL="axi_slv_req_aw_cache"/>
            <PORTMAP LOGICAL="AWID" PHYSICAL="axi_slv_req_aw_id"/>
            <PORTMAP LOGICAL="AWLEN" PHYSICAL="axi_slv_req_aw_len"/>
            <PORTMAP LOGICAL="AWLOCK" PHYSICAL="axi_slv_req_aw_lock"/>
            <PORTMAP LOGICAL="AWPROT" PHYSICAL="axi_slv_req_aw_prot"/>
            <PORTMAP LOGICAL="AWQOS" PHYSICAL="axi_slv_req_aw_qos"/>
            <PORTMAP LOGICAL="AWREADY" PHYSICAL="axi_slv_rsp_aw_ready"/>
            <PORTMAP LOGICAL="AWREGION" PHYSICAL="axi_slv_req_aw_region"/>
            <PORTMAP LOGICAL="AWSIZE" PHYSICAL="axi_slv_req_aw_size"/>
            <PORTMAP LOGICAL="AWUSER" PHYSICAL="axi_slv_req_aw_user"/>
            <PORTMAP LOGICAL="AWVALID" PHYSICAL="axi_slv_req_aw_valid"/>
            <PORTMAP LOGICAL="BID" PHYSICAL="axi_slv_rsp_b_id"/>
            <PORTMAP LOGICAL="BREADY" PHYSICAL="axi_slv_req_b_ready"/>
            <PORTMAP LOGICAL="BRESP" PHYSICAL="axi_slv_rsp_b_resp"/>
            <PORTMAP LOGICAL="BUSER" PHYSICAL="axi_slv_rsp_b_user"/>
            <PORTMAP LOGICAL="BVALID" PHYSICAL="axi_slv_rsp_b_valid"/>
            <PORTMAP LOGICAL="RDATA" PHYSICAL="axi_slv_rsp_r_data"/>
            <PORTMAP LOGICAL="RID" PHYSICAL="axi_slv_rsp_r_id"/>
            <PORTMAP LOGICAL="RLAST" PHYSICAL="axi_slv_rsp_r_last"/>
            <PORTMAP LOGICAL="RREADY" PHYSICAL="axi_slv_req_r_ready"/>
            <PORTMAP LOGICAL="RRESP" PHYSICAL="axi_slv_rsp_r_resp"/>
            <PORTMAP LOGICAL="RUSER" PHYSICAL="axi_slv_rsp_r_user"/>
            <PORTMAP LOGICAL="RVALID" PHYSICAL="axi_slv_rsp_r_valid"/>
            <PORTMAP LOGICAL="WDATA" PHYSICAL="axi_slv_req_w_data"/>
            <PORTMAP LOGICAL="WLAST" PHYSICAL="axi_slv_req_w_last"/>
            <PORTMAP LOGICAL="WREADY" PHYSICAL="axi_slv_rsp_w_ready"/>
            <PORTMAP LOGICAL="WSTRB" PHYSICAL="axi_slv_req_w_strb"/>
            <PORTMAP LOGICAL="WUSER" PHYSICAL="axi_slv_req_w_user"/>
            <PORTMAP LOGICAL="WVALID" PHYSICAL="axi_slv_req_w_valid"/>
          </PORTMAPS>
        </BUSINTERFACE>
      </BUSINTERFACES>
      <MEMORYMAP/>
      <PERIPHERALS>
        <PERIPHERAL INSTANCE="axi_xbar_v_0"/>
      </PERIPHERALS>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
