Fitter report for OZY_JANUSV2
Fri Aug 11 15:45:49 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Pin-Out File
  5. Fitter Resource Usage Summary
  6. Input Pins
  7. Output Pins
  8. I/O Bank Usage
  9. All Package Pins
 10. Output Pin Default Load For Reported TCO
 11. Fitter Resource Utilization by Entity
 12. Delay Chain Summary
 13. Pad To Core Delay Chain Fanout
 14. Control Signals
 15. Global & Other Fast Signals
 16. Non-Global High Fan-Out Signals
 17. Fitter RAM Summary
 18. Interconnect Usage Summary
 19. LAB Logic Elements
 20. LAB-wide Signals
 21. LAB Signals Sourced
 22. LAB Signals Sourced Out
 23. LAB Distinct Inputs
 24. Fitter Device Options
 25. Advanced Data - General
 26. Advanced Data - Placement Preparation
 27. Advanced Data - Placement
 28. Advanced Data - Routing
 29. Fitter Messages
 30. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Fri Aug 11 15:45:49 2006        ;
; Quartus II Version                 ; 6.0 Build 202 06/20/2006 SP 1 SJ Web Edition ;
; Revision Name                      ; OZY_JANUSV2                                  ;
; Top-level Entity Name              ; OZY_JANUSV2                                  ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C5Q208C8                                  ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 83 / 4,608 ( 2 % )                           ;
; Total registers                    ; 70                                           ;
; Total pins                         ; 48 / 142 ( 34 % )                            ;
; Total virtual pins                 ; 5                                            ;
; Total memory bits                  ; 128 / 119,808 ( < 1 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 26 ( 0 % )                               ;
; Total PLLs                         ; 0 / 2 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                  ;
+------------------------------------------------+--------------------------------+--------------------------------+
; Option                                         ; Setting                        ; Default Value                  ;
+------------------------------------------------+--------------------------------+--------------------------------+
; Device                                         ; EP2C5Q208C8                    ;                                ;
; Use smart compilation                          ; On                             ; Off                            ;
; Router Timing Optimization Level               ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                    ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                       ; 1.0                            ; 1.0                            ;
; Optimize Hold Timing                           ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Fast-Corner Timing                    ; Off                            ; Off                            ;
; PowerPlay Power Optimization                   ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                ; Normal compilation             ; Normal compilation             ;
; Optimize IOC Register Placement for Timing     ; On                             ; On                             ;
; Limit to One Fitting Attempt                   ; Off                            ; Off                            ;
; Final Placement Optimizations                  ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations    ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                  ; 1                              ; 1                              ;
; PCI I/O                                        ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                          ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                      ; Off                            ; Off                            ;
; Auto Global Memory Control Signals             ; Off                            ; Off                            ;
; Auto Packed Registers -- Stratix II/Cyclone II ; Auto                           ; Auto                           ;
; Auto Delay Chains                              ; On                             ; On                             ;
; Auto Merge PLLs                                ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs              ; Off                            ; Off                            ;
; Fitter Effort                                  ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                ; Normal                         ; Normal                         ;
; Auto Global Clock                              ; On                             ; On                             ;
; Auto Global Register Control Signals           ; On                             ; On                             ;
; Always Enable Input Buffers                    ; Off                            ; Off                            ;
+------------------------------------------------+--------------------------------+--------------------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 83 / 4,608 ( 2 % )      ;
;     -- Combinational with no register       ; 13                      ;
;     -- Register only                        ; 36                      ;
;     -- Combinational with a register        ; 34                      ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 13                      ;
;     -- 3 input functions                    ; 13                      ;
;     -- <=2 input functions                  ; 21                      ;
;     -- Register only                        ; 36                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 32                      ;
;     -- arithmetic mode                      ; 15                      ;
;                                             ;                         ;
; Total registers                             ; 70 / 4,608 ( 2 % )      ;
; Total LABs                                  ; 16 / 288 ( 6 % )        ;
; User inserted logic elements                ; 0                       ;
; Virtual pins                                ; 5                       ;
; I/O pins                                    ; 48 / 142 ( 34 % )       ;
;     -- Clock pins                           ; 1 / 4 ( 25 % )          ;
; Global signals                              ; 3                       ;
; M4Ks                                        ; 1 / 26 ( 4 % )          ;
; Total memory bits                           ; 128 / 119,808 ( < 1 % ) ;
; Total RAM block bits                        ; 4,608 / 119,808 ( 4 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 26 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 3 / 8 ( 38 % )          ;
; Maximum fan-out node                        ; C16                     ;
; Maximum fan-out                             ; 46                      ;
; Highest non-global fan-out signal           ; C16                     ;
; Highest non-global fan-out                  ; 46                      ;
; Total fan-out                               ; 426                     ;
; Average fan-out                             ; 2.15                    ;
+---------------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; C11     ; 137   ; 3        ; 28           ; 9            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; C14     ; 133   ; 3        ; 28           ; 8            ; 1           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; C15     ; 128   ; 3        ; 28           ; 6            ; 0           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; C16     ; 127   ; 3        ; 28           ; 6            ; 1           ; 46                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; C17     ; 120   ; 3        ; 28           ; 5            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; C20     ; 117   ; 3        ; 28           ; 5            ; 4           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; FLAGA   ; 198   ; 2        ; 5            ; 14           ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; FLAGC   ; 5     ; 1        ; 0            ; 13           ; 4           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; FX2_CLK ; 23    ; 1        ; 0            ; 6            ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; User                 ;
; IFCLK   ; 24    ; 1        ; 0            ; 6            ; 1           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; LVTTL        ; Off         ; Fitter               ;
+---------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                  ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+
; C13         ; 134   ; 3        ; 28           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; C19         ; 118   ; 3        ; 28           ; 5            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; C21         ; 116   ; 3        ; 28           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; C24         ; 113   ; 3        ; 28           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; C5          ; 144   ; 3        ; 28           ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; C8          ; 141   ; 3        ; 28           ; 10           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; C9          ; 139   ; 3        ; 28           ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[0]       ; 56    ; 4        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[10]      ; 206   ; 2        ; 1            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[11]      ; 205   ; 2        ; 1            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[12]      ; 203   ; 2        ; 3            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[13]      ; 201   ; 2        ; 3            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[14]      ; 200   ; 2        ; 3            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[15]      ; 199   ; 2        ; 3            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[1]       ; 57    ; 4        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[2]       ; 58    ; 4        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[3]       ; 59    ; 4        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[4]       ; 60    ; 4        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[5]       ; 61    ; 4        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[6]       ; 63    ; 4        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[7]       ; 64    ; 4        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[8]       ; 208   ; 2        ; 1            ; 14           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FD[9]       ; 207   ; 2        ; 1            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FIFO_ADR[0] ; 11    ; 1        ; 0            ; 12           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; FIFO_ADR[1] ; 10    ; 1        ; 0            ; 12           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO10      ; 80    ; 4        ; 17           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO9       ; 77    ; 4        ; 14           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO[1]     ; 67    ; 4        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO[2]     ; 68    ; 4        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO[3]     ; 69    ; 4        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO[4]     ; 70    ; 4        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO[5]     ; 72    ; 4        ; 9            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO[6]     ; 74    ; 4        ; 12           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO[7]     ; 75    ; 4        ; 12           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; GPIO[8]     ; 76    ; 4        ; 14           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; SLOE        ; 13    ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; SLRD        ; 30    ; 1        ; 0            ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
; SLWR        ; 31    ; 1        ; 0            ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; LVTTL        ; 24mA             ; Off         ; User                 ; 0 pF ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 34 ( 29 % ) ; 3.3V          ; --           ;
; 2        ; 9 / 35 ( 26 % )  ; 3.3V          ; --           ;
; 3        ; 15 / 37 ( 41 % ) ; 3.3V          ; --           ;
; 4        ; 18 / 36 ( 50 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                        ;
+----------+------------+----------+-------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; +~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 2        ; 1          ; 1        ; +~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ; 4          ; 1        ; FLAGC                                     ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 6        ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 7        ;            ; 1        ; VCCIO1                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 8        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 9        ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 7          ; 1        ; FIFO_ADR[1]                               ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 11       ; 8          ; 1        ; FIFO_ADR[0]                               ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 12       ; 9          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 13       ; 10         ; 1        ; SLOE                                      ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 14       ; 11         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 15       ; 12         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 16       ; 13         ; 1        ; #TDO                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ; 14         ; 1        ; #TMS                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 18       ; 15         ; 1        ; #TCK                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ; 16         ; 1        ; #TDI                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 17         ; 1        ; ^DATA0                                    ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 18         ; 1        ; ^DCLK                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 19         ; 1        ; ^nCE                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 23       ; 20         ; 1        ; FX2_CLK                                   ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 24       ; 21         ; 1        ; IFCLK                                     ; input  ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 25       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 26       ; 22         ; 1        ; ^nCONFIG                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 27       ; 23         ; 1        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 28       ; 24         ; 1        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 29       ;            ; 1        ; VCCIO1                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 30       ; 25         ; 1        ; SLRD                                      ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 31       ; 26         ; 1        ; SLWR                                      ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 32       ; 27         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 28         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 29         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ; 30         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 36       ; 31         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 37       ; 32         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 38       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 39       ; 34         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 40       ; 35         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 41       ; 36         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 42       ;            ; 1        ; VCCIO1                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 43       ; 37         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 44       ; 38         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 45       ; 39         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 46       ; 40         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 47       ; 41         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 48       ; 42         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 49       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 50       ;            ;          ; GND_PLL1                                  ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 51       ;            ;          ; VCCD_PLL1                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 52       ;            ;          ; GND_PLL1                                  ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 53       ;            ;          ; VCCA_PLL1                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 54       ;            ;          ; GNDA_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 55       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 56       ; 43         ; 4        ; FD[0]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 57       ; 44         ; 4        ; FD[1]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 58       ; 45         ; 4        ; FD[2]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 59       ; 46         ; 4        ; FD[3]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 60       ; 47         ; 4        ; FD[4]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 61       ; 48         ; 4        ; FD[5]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 62       ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 63       ; 49         ; 4        ; FD[6]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 64       ; 50         ; 4        ; FD[7]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 65       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 66       ;            ;          ; VCCINT                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 67       ; 52         ; 4        ; GPIO[1]                                   ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 68       ; 53         ; 4        ; GPIO[2]                                   ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 69       ; 54         ; 4        ; GPIO[3]                                   ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 70       ; 57         ; 4        ; GPIO[4]                                   ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 71       ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 72       ; 58         ; 4        ; GPIO[5]                                   ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 73       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 74       ; 59         ; 4        ; GPIO[6]                                   ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 75       ; 60         ; 4        ; GPIO[7]                                   ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 76       ; 63         ; 4        ; GPIO[8]                                   ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 77       ; 64         ; 4        ; GPIO9                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 78       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 79       ;            ;          ; VCCINT                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 80       ; 65         ; 4        ; GPIO10                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 81       ; 66         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 82       ; 67         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 83       ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 84       ; 68         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 85       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 86       ; 69         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 87       ; 70         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 88       ; 71         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 89       ; 72         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 90       ; 73         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 91       ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 92       ; 74         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 93       ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 94       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 95       ; 76         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 96       ; 77         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 97       ; 78         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 98       ;            ; 4        ; VCCIO4                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 99       ; 79         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 100      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 101      ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 102      ; 81         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 103      ; 82         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 104      ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 105      ; 84         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 106      ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ; 86         ; 3        ; *~LVDS41n/INIT_DONE~ / RESERVED           ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 108      ; 87         ; 3        ; *~LVDS41p/nCEO~ / GND*                    ; output ; LVTTL        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 109      ;            ; 3        ; VCCIO3                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 110      ; 89         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 111      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 112      ; 90         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 113      ; 91         ; 3        ; C24                                       ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 114      ; 92         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 115      ; 93         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 116      ; 94         ; 3        ; C21                                       ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 117      ; 95         ; 3        ; C20                                       ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 118      ; 96         ; 3        ; C19                                       ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 119      ; 97         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 120      ; 98         ; 3        ; C17                                       ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 121      ; 99         ; 3        ; ^nSTATUS                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 122      ;            ; 3        ; VCCIO3                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 123      ; 100        ; 3        ; ^CONF_DONE                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 125      ; 101        ; 3        ; ^MSEL1                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 126      ; 102        ; 3        ; ^MSEL0                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 127      ; 103        ; 3        ; C16                                       ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 128      ; 104        ; 3        ; C15                                       ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 129      ; 105        ; 3        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 130      ; 106        ; 3        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 131      ; 107        ; 3        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 132      ; 108        ; 3        ; GND+                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 133      ; 109        ; 3        ; C14                                       ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 134      ; 110        ; 3        ; C13                                       ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 135      ; 111        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 136      ;            ; 3        ; VCCIO3                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 137      ; 112        ; 3        ; C11                                       ; input  ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 138      ; 113        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 139      ; 114        ; 3        ; C9                                        ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 140      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 115        ; 3        ; C8                                        ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 142      ; 116        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 143      ; 117        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 144      ; 118        ; 3        ; C5                                        ; output ; LVTTL        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 145      ; 119        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 146      ; 120        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 147      ; 121        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 148      ;            ; 3        ; VCCIO3                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 149      ; 123        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 150      ; 124        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 151      ; 125        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 152      ; 126        ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 153      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 154      ;            ;          ; GND_PLL2                                  ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 155      ;            ;          ; VCCD_PLL2                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 156      ;            ;          ; GND_PLL2                                  ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 157      ;            ;          ; VCCA_PLL2                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 158      ;            ;          ; GNDA_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 159      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 160      ; 127        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 161      ; 128        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 162      ; 129        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 163      ; 130        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 164      ; 131        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 165      ; 132        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 166      ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 167      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 168      ; 134        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 169      ; 135        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 170      ; 137        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 171      ; 138        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 172      ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 173      ; 139        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 174      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 175      ; 140        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 176      ; 141        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 177      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 178      ;            ;          ; VCCINT                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 179      ; 144        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 180      ; 145        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 181      ; 146        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 182      ; 147        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 183      ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 184      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 185      ; 148        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 186      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 187      ; 149        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 188      ; 150        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 189      ; 151        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 190      ;            ;          ; VCCINT                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 191      ; 152        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 192      ; 153        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 193      ; 154        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 194      ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 195      ; 155        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 196      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 197      ; 158        ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 198      ; 159        ; 2        ; FLAGA                                     ; input  ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 199      ; 162        ; 2        ; FD[15]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 200      ; 163        ; 2        ; FD[14]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 201      ; 164        ; 2        ; FD[13]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 202      ;            ; 2        ; VCCIO2                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; 203      ; 165        ; 2        ; FD[12]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 204      ;            ;          ; GND                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 205      ; 166        ; 2        ; FD[11]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 206      ; 167        ; 2        ; FD[10]                                    ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 207      ; 168        ; 2        ; FD[9]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 208      ; 169        ; 2        ; FD[8]                                     ; output ; LVTTL        ;         ; Column I/O ; Y               ; no       ; Off          ;
+----------+------------+----------+-------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; LVTTL                            ; 0 pF  ; Not Available                      ;
; LVCMOS                           ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                               ;
+-------------------------------------------+-------------+-------------------+--------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Compilation Hierarchy Node                ; Logic Cells ; LC Combinationals ; LC Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                              ;
+-------------------------------------------+-------------+-------------------+--------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+
; |OZY_JANUSV2                              ; 83 (42)     ; 47 (26)           ; 70 (34)      ; 128         ; 1    ; 0            ; 0       ; 0         ; 48   ; 5            ; 13 (8)       ; 36 (16)           ; 34 (18)          ; |OZY_JANUSV2                                                                                                                     ;
;    |tx_fifo:tx_fifo|                      ; 41 (0)      ; 21 (0)            ; 36 (0)       ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 20 (0)            ; 16 (0)           ; |OZY_JANUSV2|tx_fifo:tx_fifo                                                                                                     ;
;       |dcfifo:dcfifo_component|           ; 41 (0)      ; 21 (0)            ; 36 (0)       ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 20 (0)            ; 16 (0)           ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component                                                                             ;
;          |dcfifo_h9b1:auto_generated|     ; 41 (15)     ; 21 (11)           ; 36 (10)      ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 20 (8)            ; 16 (6)           ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated                                                  ;
;             |a_graycounter_517:wrptr_gp|  ; 5 (5)       ; 5 (5)             ; 5 (5)        ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp                       ;
;             |a_graycounter_b86:rdptr_g1p| ; 5 (5)       ; 5 (5)             ; 5 (5)        ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p                      ;
;             |alt_synch_pipe_ic8:rs_dgwp|  ; 8 (0)       ; 0 (0)             ; 8 (0)        ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 2 (0)            ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp                       ;
;                |dffpipe_cd9:dffpipe9|     ; 8 (8)       ; 0 (0)             ; 8 (8)        ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_ic8:rs_dgwp|dffpipe_cd9:dffpipe9  ;
;             |alt_synch_pipe_jc8:ws_dgrp|  ; 8 (0)       ; 0 (0)             ; 8 (0)        ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 2 (0)            ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp                       ;
;                |dffpipe_dd9:dffpipe14|    ; 8 (8)       ; 0 (0)             ; 8 (8)        ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (6)             ; 2 (2)            ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14 ;
;             |altsyncram_va11:fifo_ram|    ; 0 (0)       ; 0 (0)             ; 0 (0)        ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |OZY_JANUSV2|tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram                         ;
+-------------------------------------------+-------------+-------------------+--------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; FX2_CLK     ; Input    ; 0             ; 0             ; --                    ; --  ;
; FD[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; FD[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; FD[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; FD[12]      ; Output   ; --            ; --            ; --                    ; --  ;
; FD[13]      ; Output   ; --            ; --            ; --                    ; --  ;
; FD[14]      ; Output   ; --            ; --            ; --                    ; --  ;
; FD[15]      ; Output   ; --            ; --            ; --                    ; --  ;
; SLWR        ; Output   ; --            ; --            ; --                    ; --  ;
; SLRD        ; Output   ; --            ; --            ; --                    ; --  ;
; SLOE        ; Output   ; --            ; --            ; --                    ; --  ;
; FIFO_ADR[0] ; Output   ; --            ; --            ; --                    ; --  ;
; FIFO_ADR[1] ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO[1]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO[2]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO[3]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO[4]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO[5]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO[6]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO[7]     ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO[8]     ; Output   ; --            ; --            ; --                    ; --  ;
; FLAGA       ; Input    ; 6             ; 6             ; --                    ; --  ;
; C13         ; Output   ; --            ; --            ; --                    ; --  ;
; C19         ; Output   ; --            ; --            ; --                    ; --  ;
; C11         ; Input    ; 6             ; 6             ; --                    ; --  ;
; C17         ; Input    ; 6             ; 6             ; --                    ; --  ;
; GPIO9       ; Output   ; --            ; --            ; --                    ; --  ;
; GPIO10      ; Output   ; --            ; --            ; --                    ; --  ;
; C20         ; Input    ; 6             ; 6             ; --                    ; --  ;
; C21         ; Output   ; --            ; --            ; --                    ; --  ;
; C9          ; Output   ; --            ; --            ; --                    ; --  ;
; C8          ; Output   ; --            ; --            ; --                    ; --  ;
; C5          ; Output   ; --            ; --            ; --                    ; --  ;
; C24         ; Output   ; --            ; --            ; --                    ; --  ;
; C14         ; Input    ; 6             ; 6             ; --                    ; --  ;
; C15         ; Input    ; 6             ; 6             ; --                    ; --  ;
; C16         ; Input    ; 0             ; 0             ; --                    ; --  ;
; IFCLK       ; Input    ; 0             ; 0             ; --                    ; --  ;
; FLAGC       ; Input    ; 6             ; 6             ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                   ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FX2_CLK                                                                                                                               ;                   ;         ;
; FLAGA                                                                                                                                 ;                   ;         ;
;      - QIC_DANGLING_PORT1                                                                                                             ; 0                 ; 6       ;
; C11                                                                                                                                   ;                   ;         ;
;      - QIC_DANGLING_PORT2                                                                                                             ; 1                 ; 6       ;
; C17                                                                                                                                   ;                   ;         ;
;      - QIC_DANGLING_PORT3                                                                                                             ; 1                 ; 6       ;
; C20                                                                                                                                   ;                   ;         ;
;      - QIC_DANGLING_PORT4                                                                                                             ; 0                 ; 6       ;
; C14                                                                                                                                   ;                   ;         ;
;      - count[6]~412                                                                                                                   ; 1                 ; 6       ;
;      - Selector14~27                                                                                                                  ; 1                 ; 6       ;
;      - st.00000000~73                                                                                                                 ; 1                 ; 6       ;
;      - GPIO9                                                                                                                          ; 1                 ; 6       ;
; C15                                                                                                                                   ;                   ;         ;
;      - lr_data[0]                                                                                                                     ; 1                 ; 6       ;
;      - GPIO10                                                                                                                         ; 1                 ; 6       ;
; C16                                                                                                                                   ;                   ;         ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ram_block5a0                       ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|counter_ffa[3]                   ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|counter_ffa[2]                   ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|counter_ffa[1]                   ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|counter_ffa[0]                   ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|parity_ff                        ; 1                 ; 0       ;
;      - count[0]                                                                                                                       ; 1                 ; 0       ;
;      - count[1]                                                                                                                       ; 1                 ; 0       ;
;      - count[2]                                                                                                                       ; 1                 ; 0       ;
;      - count[3]                                                                                                                       ; 1                 ; 0       ;
;      - count[4]                                                                                                                       ; 1                 ; 0       ;
;      - count[5]                                                                                                                       ; 1                 ; 0       ;
;      - count[6]                                                                                                                       ; 1                 ; 0       ;
;      - count[7]                                                                                                                       ; 1                 ; 0       ;
;      - writefifo                                                                                                                      ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[2] ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[0] ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[3] ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe16a[1] ; 1                 ; 0       ;
;      - txfifoclr                                                                                                                      ; 1                 ; 0       ;
;      - lr_data[0]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[1]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[2]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[3]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[4]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[5]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[6]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[7]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[8]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[9]                                                                                                                     ; 1                 ; 0       ;
;      - lr_data[10]                                                                                                                    ; 1                 ; 0       ;
;      - lr_data[11]                                                                                                                    ; 1                 ; 0       ;
;      - lr_data[12]                                                                                                                    ; 1                 ; 0       ;
;      - lr_data[13]                                                                                                                    ; 1                 ; 0       ;
;      - lr_data[14]                                                                                                                    ; 1                 ; 0       ;
;      - lr_data[15]                                                                                                                    ; 1                 ; 0       ;
;      - st.00000001                                                                                                                    ; 1                 ; 0       ;
;      - st.00000000                                                                                                                    ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe15a[2] ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe15a[0] ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe15a[3] ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|alt_synch_pipe_jc8:ws_dgrp|dffpipe_dd9:dffpipe14|dffe15a[1] ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|delayed_wrptr_g[2]                                          ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|delayed_wrptr_g[0]                                          ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|delayed_wrptr_g[3]                                          ; 1                 ; 0       ;
;      - tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|delayed_wrptr_g[1]                                          ; 1                 ; 0       ;
; IFCLK                                                                                                                                 ;                   ;         ;
; FLAGC                                                                                                                                 ;                   ;         ;
;      - Selector15~190                                                                                                                 ; 0                 ; 6       ;
;      - Selector17~105                                                                                                                 ; 0                 ; 6       ;
+---------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                              ; Location          ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; C16                                                                               ; PIN_127           ; 46      ; Clock        ; no     ; --                   ; --               ; --                        ;
; IFCLK                                                                             ; PIN_24            ; 26      ; Clock        ; yes    ; Global clock         ; GCLK2            ; --                        ;
; WideOr0~8                                                                         ; LCCOMB_X25_Y6_N10 ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; count[6]~412                                                                      ; LCCOMB_X25_Y6_N0  ; 8       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; count[6]~420                                                                      ; LCCOMB_X26_Y6_N10 ; 8       ; Sync. clear  ; no     ; --                   ; --               ; --                        ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdaclr         ; LCFF_X18_Y6_N1    ; 6       ; Async. clear ; yes    ; Global clock         ; GCLK7            ; --                        ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_rdreq    ; LCCOMB_X22_Y6_N2  ; 5       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30 ; LCCOMB_X26_Y6_N26 ; 3       ; Clock enable ; no     ; --                   ; --               ; --                        ;
; txfifoclr                                                                         ; LCFF_X25_Y6_N13   ; 31      ; Async. clear ; yes    ; Global clock         ; GCLK4            ; --                        ;
+-----------------------------------------------------------------------------------+-------------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                 ;
+---------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; Name                                                                      ; Location        ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+
; IFCLK                                                                     ; PIN_24          ; 26      ; Global clock         ; GCLK2            ; --                        ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdaclr ; LCFF_X18_Y6_N1  ; 6       ; Global clock         ; GCLK7            ; --                        ;
; txfifoclr                                                                 ; LCFF_X25_Y6_N13 ; 31      ; Global clock         ; GCLK4            ; --                        ;
+---------------------------------------------------------------------------+-----------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                            ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+
; C16                                                                                                                             ; 46      ;
; ~GND                                                                                                                            ; 23      ;
; WideOr0~8                                                                                                                       ; 16      ;
; count[6]~420                                                                                                                    ; 8       ;
; count[6]~412                                                                                                                    ; 8       ;
; st.00000000                                                                                                                     ; 6       ;
; st.00000001                                                                                                                     ; 6       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_rdreq                                                  ; 5       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[1]  ; 5       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[0]  ; 5       ;
; C14                                                                                                                             ; 4       ;
; ~VCC                                                                                                                            ; 4       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25                                   ; 4       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~24                                   ; 4       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|power_modified_counter_values[1] ; 4       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|power_modified_counter_values[0] ; 4       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[3]  ; 4       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_517:wrptr_gp|power_modified_counter_values[2]  ; 4       ;
; fx2st.00000001                                                                                                                  ; 3       ;
; fx2st.00000101                                                                                                                  ; 3       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|valid_wrreq~30                                               ; 3       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdcnt_addr_ena                                               ; 3       ;
; readfifo                                                                                                                        ; 3       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|power_modified_counter_values[2] ; 3       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|power_modified_counter_values[3] ; 3       ;
; FLAGC                                                                                                                           ; 2       ;
; C15                                                                                                                             ; 2       ;
; Equal0~113                                                                                                                      ; 2       ;
; Equal0~112                                                                                                                      ; 2       ;
; Selector17~105                                                                                                                  ; 2       ;
; Selector15~190                                                                                                                  ; 2       ;
; fx2st.00000010                                                                                                                  ; 2       ;
; lr_data[14]                                                                                                                     ; 2       ;
; lr_data[13]                                                                                                                     ; 2       ;
; lr_data[12]                                                                                                                     ; 2       ;
; lr_data[11]                                                                                                                     ; 2       ;
; lr_data[10]                                                                                                                     ; 2       ;
; lr_data[9]                                                                                                                      ; 2       ;
; lr_data[8]                                                                                                                      ; 2       ;
; lr_data[7]                                                                                                                      ; 2       ;
; lr_data[6]                                                                                                                      ; 2       ;
; lr_data[5]                                                                                                                      ; 2       ;
; lr_data[4]                                                                                                                      ; 2       ;
; lr_data[3]                                                                                                                      ; 2       ;
; lr_data[2]                                                                                                                      ; 2       ;
; lr_data[1]                                                                                                                      ; 2       ;
; lr_data[0]                                                                                                                      ; 2       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]                                                   ; 2       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[1]                                                   ; 2       ;
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[2]                                                   ; 2       ;
+---------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+
; Name                                                                                                   ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location   ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+
; tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|altsyncram_va11:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8            ; 16           ; 8            ; 16           ; yes                    ; no                      ; yes                    ; yes                     ; 128  ; 8                           ; 16                          ; 8                           ; 16                          ; 128                 ; 1    ; None ; M4K_X23_Y6 ;
+--------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 118 / 15,666 ( < 1 % ) ;
; C16 interconnects          ; 3 / 812 ( < 1 % )      ;
; C4 interconnects           ; 61 / 11,424 ( < 1 % )  ;
; Direct links               ; 27 / 15,666 ( < 1 % )  ;
; Global clocks              ; 3 / 8 ( 38 % )         ;
; Local interconnects        ; 54 / 4,608 ( 1 % )     ;
; R24 interconnects          ; 14 / 652 ( 2 % )       ;
; R4 interconnects           ; 129 / 13,328 ( < 1 % ) ;
+----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+--------------------------------------------+------------------------------+
; Number of Logic Elements  (Average = 5.50) ; Number of LABs  (Total = 16) ;
+--------------------------------------------+------------------------------+
; 1                                          ; 10                           ;
; 2                                          ; 0                            ;
; 3                                          ; 0                            ;
; 4                                          ; 1                            ;
; 5                                          ; 0                            ;
; 6                                          ; 0                            ;
; 7                                          ; 0                            ;
; 8                                          ; 0                            ;
; 9                                          ; 0                            ;
; 10                                         ; 1                            ;
; 11                                         ; 0                            ;
; 12                                         ; 0                            ;
; 13                                         ; 0                            ;
; 14                                         ; 0                            ;
; 15                                         ; 0                            ;
; 16                                         ; 4                            ;
+--------------------------------------------+------------------------------+


+-------------------------------------------------------------------+
; LAB-wide Signals                                                  ;
+------------------------------------+------------------------------+
; LAB-wide Signals  (Average = 1.19) ; Number of LABs  (Total = 16) ;
+------------------------------------+------------------------------+
; 1 Async. clear                     ; 6                            ;
; 1 Clock                            ; 9                            ;
; 1 Clock enable                     ; 2                            ;
; 1 Sync. clear                      ; 1                            ;
; 2 Async. clears                    ; 1                            ;
+------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+---------------------------------------------+------------------------------+
; Number of Signals Sourced  (Average = 8.56) ; Number of LABs  (Total = 16) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 5                            ;
; 1                                           ; 2                            ;
; 2                                           ; 3                            ;
; 3                                           ; 0                            ;
; 4                                           ; 0                            ;
; 5                                           ; 0                            ;
; 6                                           ; 1                            ;
; 7                                           ; 0                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 0                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 1                            ;
; 17                                          ; 0                            ;
; 18                                          ; 0                            ;
; 19                                          ; 0                            ;
; 20                                          ; 0                            ;
; 21                                          ; 0                            ;
; 22                                          ; 0                            ;
; 23                                          ; 0                            ;
; 24                                          ; 0                            ;
; 25                                          ; 1                            ;
; 26                                          ; 2                            ;
; 27                                          ; 0                            ;
; 28                                          ; 0                            ;
; 29                                          ; 0                            ;
; 30                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+-------------------------------------------------+------------------------------+
; Number of Signals Sourced Out  (Average = 3.56) ; Number of LABs  (Total = 16) ;
+-------------------------------------------------+------------------------------+
; 0                                               ; 5                            ;
; 1                                               ; 5                            ;
; 2                                               ; 0                            ;
; 3                                               ; 1                            ;
; 4                                               ; 1                            ;
; 5                                               ; 0                            ;
; 6                                               ; 0                            ;
; 7                                               ; 2                            ;
; 8                                               ; 0                            ;
; 9                                               ; 0                            ;
; 10                                              ; 0                            ;
; 11                                              ; 0                            ;
; 12                                              ; 0                            ;
; 13                                              ; 0                            ;
; 14                                              ; 0                            ;
; 15                                              ; 1                            ;
; 16                                              ; 1                            ;
+-------------------------------------------------+------------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+---------------------------------------------+------------------------------+
; Number of Distinct Inputs  (Average = 3.75) ; Number of LABs  (Total = 16) ;
+---------------------------------------------+------------------------------+
; 0                                           ; 0                            ;
; 1                                           ; 6                            ;
; 2                                           ; 2                            ;
; 3                                           ; 1                            ;
; 4                                           ; 0                            ;
; 5                                           ; 1                            ;
; 6                                           ; 1                            ;
; 7                                           ; 1                            ;
; 8                                           ; 0                            ;
; 9                                           ; 0                            ;
; 10                                          ; 0                            ;
; 11                                          ; 0                            ;
; 12                                          ; 0                            ;
; 13                                          ; 1                            ;
; 14                                          ; 0                            ;
; 15                                          ; 0                            ;
; 16                                          ; 1                            ;
+---------------------------------------------+------------------------------+


+--------------------------------------------------------------------------------------+
; Fitter Device Options                                                                ;
+----------------------------------------------+---------------------------------------+
; Option                                       ; Setting                               ;
+----------------------------------------------+---------------------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                                   ;
; Enable device-wide reset (DEV_CLRn)          ; Off                                   ;
; Enable device-wide output enable (DEV_OE)    ; Off                                   ;
; Enable INIT_DONE output                      ; On                                    ;
; Configuration scheme                         ; Active Serial                         ;
; Error detection CRC                          ; Off                                   ;
; Reserve nCEO pin after configuration         ; As output driving ground              ;
; Reserve ASDO pin after configuration.        ; As input tri-stated                   ;
; Reserve all unused pins                      ; As input tri-stated with weak pull-up ;
; Base pin-out file on sameframe device        ; Off                                   ;
+----------------------------------------------+---------------------------------------+


+----------------------------+
; Advanced Data - General    ;
+--------------------+-------+
; Name               ; Value ;
+--------------------+-------+
; Status Code        ; 0     ;
; Desired User Slack ; 0     ;
; Fit Attempts       ; 1     ;
+--------------------+-------+


+----------------------------------------------------------------------------------------+
; Advanced Data - Placement Preparation                                                  ;
+------------------------------------------------------------------+---------------------+
; Name                                                             ; Value               ;
+------------------------------------------------------------------+---------------------+
; Auto Fit Point 1 - Fit Attempt 1                                 ; ff                  ;
; Mid Wire Use - Fit Attempt 1                                     ; 3                   ;
; Mid Slack - Fit Attempt 1                                        ; -7675               ;
; Internal Atom Count - Fit Attempt 1                              ; 119                 ;
; LE/ALM Count - Fit Attempt 1                                     ; 88                  ;
; LAB Count - Fit Attempt 1                                        ; 16                  ;
; Outputs per Lab - Fit Attempt 1                                  ; 3.625               ;
; Inputs per LAB - Fit Attempt 1                                   ; 3.313               ;
; Global Inputs per LAB - Fit Attempt 1                            ; 0.813               ;
; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1    ; 0:12;1:3;2:1        ;
; LAB Constraint 'non-global controls' - Fit Attempt 1             ; 0:11;1:3;2:1;4:1    ;
; LAB Constraint 'non-global + aclr' - Fit Attempt 1               ; 0:8;1:3;2:3;3:1;5:1 ;
; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1       ; 0:16                ;
; LAB Constraint 'global controls' - Fit Attempt 1                 ; 0:8;1:4;2:2;3:2     ;
; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:11;1:5            ;
; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:11;1:4;2:1        ;
; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1      ; 0:7;1:6;2:3         ;
; LAB Constraint 'aclr constraint' - Fit Attempt 1                 ; 0:7;1:5;2:4         ;
; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1          ; 0:13;1:3            ;
; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1      ; 0:15;1:1            ;
; LAB Constraint 'has placement constraint' - Fit Attempt 1        ; 0:16                ;
; LEs in Chains - Fit Attempt 1                                    ; 18                  ;
; LEs in Long Chains - Fit Attempt 1                               ; 0                   ;
; LABs with Chains - Fit Attempt 1                                 ; 3                   ;
; LABs with Multiple Chains - Fit Attempt 1                        ; 0                   ;
; Time - Fit Attempt 1                                             ; 0                   ;
; Time in tsm_tan.dll - Fit Attempt 1                              ; 0.016               ;
+------------------------------------------------------------------+---------------------+


+------------------------------------------+
; Advanced Data - Placement                ;
+----------------------------------+-------+
; Name                             ; Value ;
+----------------------------------+-------+
; Auto Fit Point 2 - Fit Attempt 1 ; ff    ;
; Early Wire Use - Fit Attempt 1   ; 1     ;
; Early Slack - Fit Attempt 1      ; -6413 ;
; Auto Fit Point 3 - Fit Attempt 1 ; ff    ;
; Auto Fit Point 4 - Fit Attempt 1 ; ff    ;
; Mid Wire Use - Fit Attempt 1     ; 1     ;
; Mid Slack - Fit Attempt 1        ; -4881 ;
; Late Wire Use - Fit Attempt 1    ; 1     ;
; Late Slack - Fit Attempt 1       ; -4881 ;
; Auto Fit Point 5 - Fit Attempt 1 ; ff    ;
; Time - Fit Attempt 1             ; 0     ;
+----------------------------------+-------+


+---------------------------------------------+
; Advanced Data - Routing                     ;
+-------------------------------------+-------+
; Name                                ; Value ;
+-------------------------------------+-------+
; Early Slack - Fit Attempt 1         ; -3301 ;
; Early Wire Use - Fit Attempt 1      ; 1     ;
; Peak Regional Wire - Fit Attempt 1  ; 1     ;
; Mid Slack - Fit Attempt 1           ; -4116 ;
; Late Slack - Fit Attempt 1          ; -4116 ;
; Late Slack - Fit Attempt 1          ; -4116 ;
; Late Wire Use - Fit Attempt 1       ; 1     ;
; Time - Fit Attempt 1                ; 0     ;
; Time in tsm_tan.dll - Fit Attempt 1 ; 0.140 ;
+-------------------------------------+-------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Aug 11 15:45:45 2006
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off OZY_JANUSV2 -c OZY_JANUSV2
Info: Selected device EP2C5Q208C8 for design "OZY_JANUSV2"
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use
    Info: Previous placement does not exist for 183 of 183 atoms in partition Top
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C5Q208I8 is compatible
    Info: Device EP2C8Q208C8 is compatible
    Info: Device EP2C8Q208I8 is compatible
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: No exact pin location assignment(s) for 1 pins of 48 total pins
    Info: Pin IFCLK not assigned to an exact location on the device
Info: Automatically promoted node IFCLK (placed in PIN 24 (CLK1, LVDSCLK0n, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node txfifoclr 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Selector8~10
Info: Automatically promoted node tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdaclr 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Info: Finished register packing: elapsed time is 00:00:00
    Extra Info: No registers were packed into other blocks
Warning: Ignored I/O standard assignments to the following nodes
    Warning: Ignored I/O standard assignment to node "A10"
    Warning: Ignored I/O standard assignment to node "A11"
    Warning: Ignored I/O standard assignment to node "A12"
    Warning: Ignored I/O standard assignment to node "A13"
    Warning: Ignored I/O standard assignment to node "A14"
    Warning: Ignored I/O standard assignment to node "A15"
    Warning: Ignored I/O standard assignment to node "A16"
    Warning: Ignored I/O standard assignment to node "A17"
    Warning: Ignored I/O standard assignment to node "A18"
    Warning: Ignored I/O standard assignment to node "A19"
    Warning: Ignored I/O standard assignment to node "A2"
    Warning: Ignored I/O standard assignment to node "A20"
    Warning: Ignored I/O standard assignment to node "A21"
    Warning: Ignored I/O standard assignment to node "A22"
    Warning: Ignored I/O standard assignment to node "A23"
    Warning: Ignored I/O standard assignment to node "A24"
    Warning: Ignored I/O standard assignment to node "A25"
    Warning: Ignored I/O standard assignment to node "A27"
    Warning: Ignored I/O standard assignment to node "A29"
    Warning: Ignored I/O standard assignment to node "A3"
    Warning: Ignored I/O standard assignment to node "A31"
    Warning: Ignored I/O standard assignment to node "A4"
    Warning: Ignored I/O standard assignment to node "A5"
    Warning: Ignored I/O standard assignment to node "A6"
    Warning: Ignored I/O standard assignment to node "A7"
    Warning: Ignored I/O standard assignment to node "A8"
    Warning: Ignored I/O standard assignment to node "A9"
    Warning: Ignored I/O standard assignment to node "ASD0"
    Warning: Ignored I/O standard assignment to node "C10"
    Warning: Ignored I/O standard assignment to node "C12"
    Warning: Ignored I/O standard assignment to node "C18"
    Warning: Ignored I/O standard assignment to node "C2"
    Warning: Ignored I/O standard assignment to node "C22"
    Warning: Ignored I/O standard assignment to node "C23"
    Warning: Ignored I/O standard assignment to node "C25"
    Warning: Ignored I/O standard assignment to node "C27"
    Warning: Ignored I/O standard assignment to node "C29"
    Warning: Ignored I/O standard assignment to node "C3"
    Warning: Ignored I/O standard assignment to node "C31"
    Warning: Ignored I/O standard assignment to node "C4"
    Warning: Ignored I/O standard assignment to node "C6"
    Warning: Ignored I/O standard assignment to node "C7"
    Warning: Ignored I/O standard assignment to node "CLK2"
    Warning: Ignored I/O standard assignment to node "CLK3"
    Warning: Ignored I/O standard assignment to node "CLK4"
    Warning: Ignored I/O standard assignment to node "CLK5"
    Warning: Ignored I/O standard assignment to node "CLK6"
    Warning: Ignored I/O standard assignment to node "CLK7"
    Warning: Ignored I/O standard assignment to node "CLKXOUT"
    Warning: Ignored I/O standard assignment to node "CLKYOUT"
    Warning: Ignored I/O standard assignment to node "CONF_DONE"
    Warning: Ignored I/O standard assignment to node "DATA0"
    Warning: Ignored I/O standard assignment to node "DCLK"
    Warning: Ignored I/O standard assignment to node "FLAGB"
    Warning: Ignored I/O standard assignment to node "FX2_CTL3"
    Warning: Ignored I/O standard assignment to node "FX2_IFCLK"
    Warning: Ignored I/O standard assignment to node "FX2_INT4"
    Warning: Ignored I/O standard assignment to node "FX2_INT5/FX2_CTL5"
    Warning: Ignored I/O standard assignment to node "FX2_PA0"
    Warning: Ignored I/O standard assignment to node "FX2_PA1"
    Warning: Ignored I/O standard assignment to node "FX2_PA3"
    Warning: Ignored I/O standard assignment to node "FX2_PC6"
    Warning: Ignored I/O standard assignment to node "FX2_PC7"
    Warning: Ignored I/O standard assignment to node "FX2_PE0"
    Warning: Ignored I/O standard assignment to node "FX2_PE1"
    Warning: Ignored I/O standard assignment to node "FX2_PE2"
    Warning: Ignored I/O standard assignment to node "FX2_PE3"
    Warning: Ignored I/O standard assignment to node "FX2_PE4"
    Warning: Ignored I/O standard assignment to node "FX2_PE5"
    Warning: Ignored I/O standard assignment to node "FX2_PE6"
    Warning: Ignored I/O standard assignment to node "FX2_PE7"
    Warning: Ignored I/O standard assignment to node "FX2_RDY2"
    Warning: Ignored I/O standard assignment to node "FX2_RDY3"
    Warning: Ignored I/O standard assignment to node "FX2_RDY4"
    Warning: Ignored I/O standard assignment to node "FX2_RDY5"
    Warning: Ignored I/O standard assignment to node "FX2_T0"
    Warning: Ignored I/O standard assignment to node "FX2_T2/FX2_CTL4"
    Warning: Ignored I/O standard assignment to node "GPIO11"
    Warning: Ignored I/O standard assignment to node "GPIO12"
    Warning: Ignored I/O standard assignment to node "GPIO13"
    Warning: Ignored I/O standard assignment to node "GPIO14"
    Warning: Ignored I/O standard assignment to node "GPIO15"
    Warning: Ignored I/O standard assignment to node "GPIO16"
    Warning: Ignored I/O standard assignment to node "GPIO17"
    Warning: Ignored I/O standard assignment to node "GPIO18"
    Warning: Ignored I/O standard assignment to node "GPIO19"
    Warning: Ignored I/O standard assignment to node "GPIO20"
    Warning: Ignored I/O standard assignment to node "GPIO21"
    Warning: Ignored I/O standard assignment to node "GPIO22"
    Warning: Ignored I/O standard assignment to node "GPIO23"
    Warning: Ignored I/O standard assignment to node "GPIO24"
    Warning: Ignored I/O standard assignment to node "INIT_DONE"
    Warning: Ignored I/O standard assignment to node "MSEL0"
    Warning: Ignored I/O standard assignment to node "MSEL1"
    Warning: Ignored I/O standard assignment to node "NCEO"
    Warning: Ignored I/O standard assignment to node "NCS0"
    Warning: Ignored I/O standard assignment to node "NSTATUS"
    Warning: Ignored I/O standard assignment to node "PA7/FLAGD"
    Warning: Ignored I/O standard assignment to node "PKEND"
    Warning: Ignored I/O standard assignment to node "RXD"
    Warning: Ignored I/O standard assignment to node "TCK"
    Warning: Ignored I/O standard assignment to node "TDI"
    Warning: Ignored I/O standard assignment to node "TDO"
    Warning: Ignored I/O standard assignment to node "TMS"
    Warning: Ignored I/O standard assignment to node "TXD"
    Warning: Ignored I/O standard assignment to node "nCE"
    Warning: Ignored I/O standard assignment to node "nCONFIG"
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "A10" is assigned to location or region, but does not exist in design
    Warning: Node "A11" is assigned to location or region, but does not exist in design
    Warning: Node "A12" is assigned to location or region, but does not exist in design
    Warning: Node "A13" is assigned to location or region, but does not exist in design
    Warning: Node "A14" is assigned to location or region, but does not exist in design
    Warning: Node "A15" is assigned to location or region, but does not exist in design
    Warning: Node "A16" is assigned to location or region, but does not exist in design
    Warning: Node "A17" is assigned to location or region, but does not exist in design
    Warning: Node "A18" is assigned to location or region, but does not exist in design
    Warning: Node "A19" is assigned to location or region, but does not exist in design
    Warning: Node "A2" is assigned to location or region, but does not exist in design
    Warning: Node "A20" is assigned to location or region, but does not exist in design
    Warning: Node "A21" is assigned to location or region, but does not exist in design
    Warning: Node "A22" is assigned to location or region, but does not exist in design
    Warning: Node "A23" is assigned to location or region, but does not exist in design
    Warning: Node "A24" is assigned to location or region, but does not exist in design
    Warning: Node "A25" is assigned to location or region, but does not exist in design
    Warning: Node "A27" is assigned to location or region, but does not exist in design
    Warning: Node "A29" is assigned to location or region, but does not exist in design
    Warning: Node "A3" is assigned to location or region, but does not exist in design
    Warning: Node "A31" is assigned to location or region, but does not exist in design
    Warning: Node "A4" is assigned to location or region, but does not exist in design
    Warning: Node "A5" is assigned to location or region, but does not exist in design
    Warning: Node "A6" is assigned to location or region, but does not exist in design
    Warning: Node "A7" is assigned to location or region, but does not exist in design
    Warning: Node "A8" is assigned to location or region, but does not exist in design
    Warning: Node "A9" is assigned to location or region, but does not exist in design
    Warning: Node "ASD0" is assigned to location or region, but does not exist in design
    Warning: Node "C10" is assigned to location or region, but does not exist in design
    Warning: Node "C12" is assigned to location or region, but does not exist in design
    Warning: Node "C18" is assigned to location or region, but does not exist in design
    Warning: Node "C2" is assigned to location or region, but does not exist in design
    Warning: Node "C22" is assigned to location or region, but does not exist in design
    Warning: Node "C23" is assigned to location or region, but does not exist in design
    Warning: Node "C25" is assigned to location or region, but does not exist in design
    Warning: Node "C27" is assigned to location or region, but does not exist in design
    Warning: Node "C29" is assigned to location or region, but does not exist in design
    Warning: Node "C3" is assigned to location or region, but does not exist in design
    Warning: Node "C31" is assigned to location or region, but does not exist in design
    Warning: Node "C4" is assigned to location or region, but does not exist in design
    Warning: Node "C6" is assigned to location or region, but does not exist in design
    Warning: Node "C7" is assigned to location or region, but does not exist in design
    Warning: Node "CLK2" is assigned to location or region, but does not exist in design
    Warning: Node "CLK3" is assigned to location or region, but does not exist in design
    Warning: Node "CLK4" is assigned to location or region, but does not exist in design
    Warning: Node "CLK5" is assigned to location or region, but does not exist in design
    Warning: Node "CLK6" is assigned to location or region, but does not exist in design
    Warning: Node "CLK7" is assigned to location or region, but does not exist in design
    Warning: Node "CLKXOUT" is assigned to location or region, but does not exist in design
    Warning: Node "CLKYOUT" is assigned to location or region, but does not exist in design
    Warning: Node "CONF_DONE" is assigned to location or region, but does not exist in design
    Warning: Node "DATA0" is assigned to location or region, but does not exist in design
    Warning: Node "DCLK" is assigned to location or region, but does not exist in design
    Warning: Node "FLAGB" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_CTL3" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_IFCLK" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_INT4" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_INT5/FX2_CTL5" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PA0" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PA1" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PA3" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PC6" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PC7" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PE0" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PE1" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PE2" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PE3" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PE4" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PE5" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PE6" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_PE7" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_RDY2" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_RDY3" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_RDY4" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_RDY5" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_T0" is assigned to location or region, but does not exist in design
    Warning: Node "FX2_T2/FX2_CTL4" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO11" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO12" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO13" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO14" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO15" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO16" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO17" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO18" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO19" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO20" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO21" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO22" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO23" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO24" is assigned to location or region, but does not exist in design
    Warning: Node "INIT_DONE" is assigned to location or region, but does not exist in design
    Warning: Node "MSEL0" is assigned to location or region, but does not exist in design
    Warning: Node "MSEL1" is assigned to location or region, but does not exist in design
    Warning: Node "NCEO" is assigned to location or region, but does not exist in design
    Warning: Node "NCS0" is assigned to location or region, but does not exist in design
    Warning: Node "NSTATUS" is assigned to location or region, but does not exist in design
    Warning: Node "PA7/FLAGD" is assigned to location or region, but does not exist in design
    Warning: Node "PKEND" is assigned to location or region, but does not exist in design
    Warning: Node "RXD" is assigned to location or region, but does not exist in design
    Warning: Node "TCK" is assigned to location or region, but does not exist in design
    Warning: Node "TDI" is assigned to location or region, but does not exist in design
    Warning: Node "TDO" is assigned to location or region, but does not exist in design
    Warning: Node "TMS" is assigned to location or region, but does not exist in design
    Warning: Node "TXD" is assigned to location or region, but does not exist in design
    Warning: Node "nCE" is assigned to location or region, but does not exist in design
    Warning: Node "nCONFIG" is assigned to location or region, but does not exist in design
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Estimated most critical path is register to register delay of 4.368 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y6; Fanout = 2; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdptr_g[3]'
    Info: 2: + IC(0.564 ns) + CELL(0.616 ns) = 1.180 ns; Loc. = LAB_X22_Y6; Fanout = 4; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdempty_eq_comp_aeb_int~25'
    Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 1.991 ns; Loc. = LAB_X22_Y6; Fanout = 52; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdcnt_addr_ena'
    Info: 4: + IC(0.884 ns) + CELL(0.621 ns) = 3.496 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|parity~COUT'
    Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 3.582 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|countera0~COUT'
    Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 3.668 ns; Loc. = LAB_X21_Y6; Fanout = 2; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|countera1~COUT'
    Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 3.754 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|countera2~COUT'
    Info: 8: + IC(0.000 ns) + CELL(0.506 ns) = 4.260 ns; Loc. = LAB_X21_Y6; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|countera3'
    Info: 9: + IC(0.000 ns) + CELL(0.108 ns) = 4.368 ns; Loc. = LAB_X21_Y6; Fanout = 3; REG Node = 'tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|power_modified_counter_values[3]'
    Info: Total cell delay = 2.479 ns ( 56.75 % )
    Info: Total interconnect delay = 1.889 ns ( 43.25 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 0% of the available device resources. Peak interconnect usage is 1%
    Info: The peak interconnect region extends from location x14_y0 to location x28_y14
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 38 output pins without output pin load capacitance assignment
    Info: Pin "FD[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FD[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SLWR" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SLRD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SLOE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FIFO_ADR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FIFO_ADR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C13" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C19" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO9" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO10" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C21" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C9" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C8" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "C24" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Node tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|rdaclr~clkctrl uses non-global routing resources to route signals to global destination nodes
    Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|parity_ff -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|counter_ffa[0] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|counter_ffa[1] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|counter_ffa[2] -- routed using non-global resources
    Info: Port clear -- assigned as a global for destination node tx_fifo:tx_fifo|dcfifo:dcfifo_component|dcfifo_h9b1:auto_generated|a_graycounter_b86:rdptr_g1p|counter_ffa[3] -- routed using non-global resources
Info: Quartus II Fitter was successful. 0 errors, 217 warnings
    Info: Processing ended: Fri Aug 11 15:45:49 2006
    Info: Elapsed time: 00:00:04


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Data/HPSDR/trunk/N8VB/OZY_V1/OZY_Verilog_Test/OZY_JANUSV2/OZY_JANUSV2.fit.smsg.


