--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx2\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2L
-n 3 -fastpaths -xml Framework.twx Framework.ncd -o Framework.twr Framework.pcf
-ucf framework.ucf

Design file:              Framework.ncd
Physical constraint file: Framework.pcf
Device,package,speed:     xc7k160t,ffg676,C,-2L (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 19914 paths analyzed, 1549 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.371ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_12/GPIOf0_7 (SLICE_X9Y39.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/rst (FF)
  Destination:          XLXI_12/GPIOf0_7 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.659ns (Levels of Logic = 0)
  Clock Path Skew:      -0.067ns (1.045 - 1.112)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/rst to XLXI_12/GPIOf0_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y46.BQ      Tcko                  0.223   rst
                                                       XLXI_1/rst
    SLICE_X9Y39.CX       net (fanout=64)       2.421   rst
    SLICE_X9Y39.CLK      Tdick                 0.015   XLXI_12/GPIOf0<7>
                                                       XLXI_12/GPIOf0_7
    -------------------------------------------------  ---------------------------
    Total                                      2.659ns (0.238ns logic, 2.421ns route)
                                                       (9.0% logic, 91.0% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/GPIOf0_0 (SLICE_X87Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/rst (FF)
  Destination:          XLXI_17/GPIOf0_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 0)
  Clock Path Skew:      -0.250ns (1.034 - 1.284)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/rst to XLXI_17/GPIOf0_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y46.BQ      Tcko                  0.223   rst
                                                       XLXI_1/rst
    SLICE_X87Y81.SR      net (fanout=64)       1.466   rst
    SLICE_X87Y81.CLK     Trck                  0.208   XLXI_17/GPIOf0<3>
                                                       XLXI_17/GPIOf0_0
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.431ns logic, 1.466ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_17/GPIOf0_1 (SLICE_X87Y81.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     2.818ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/rst (FF)
  Destination:          XLXI_17/GPIOf0_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.897ns (Levels of Logic = 0)
  Clock Path Skew:      -0.250ns (1.034 - 1.284)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: XLXI_1/rst to XLXI_17/GPIOf0_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y46.BQ      Tcko                  0.223   rst
                                                       XLXI_1/rst
    SLICE_X87Y81.SR      net (fanout=64)       1.466   rst
    SLICE_X87Y81.CLK     Trck                  0.208   XLXI_17/GPIOf0<3>
                                                       XLXI_17/GPIOf0_1
    -------------------------------------------------  ---------------------------
    Total                                      1.897ns (0.431ns logic, 1.466ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_84/RAMaddr2_3 (SLICE_X78Y49.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.045ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/SW_OK_8 (FF)
  Destination:          XLXI_84/RAMaddr2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.310ns (Levels of Logic = 1)
  Clock Path Skew:      0.265ns (0.779 - 0.514)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_1/SW_OK_8 to XLXI_84/RAMaddr2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y61.BQ      Tcko                  0.100   SW_OK<10>
                                                       XLXI_1/SW_OK_8
    SLICE_X78Y49.C6      net (fanout=3)        0.269   SW_OK<8>
    SLICE_X78Y49.CLK     Tah         (-Th)     0.059   XLXI_84/RAMaddr2<3>
                                                       XLXI_84/Mmux_testnum2[4]_RAMaddr2[4]_mux_581_OUT1213
                                                       XLXI_84/RAMaddr2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.310ns (0.041ns logic, 0.269ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram5 (SLICE_X58Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_84/RAMaddrEN (FF)
  Destination:          XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram5 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.673 - 0.533)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_84/RAMaddrEN to XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y45.CQ      Tcko                  0.100   XLXI_84/RAMaddrEN
                                                       XLXI_84/RAMaddrEN
    SLICE_X58Y50.CE      net (fanout=2)        0.202   XLXI_84/RAMaddrEN
    SLICE_X58Y50.CLK     Tckce       (-Th)     0.041   XLXN_213<2>
                                                       XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram5
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.059ns logic, 0.202ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram4 (SLICE_X58Y50.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_84/RAMaddrEN (FF)
  Destination:          XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram4 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.140ns (0.673 - 0.533)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: XLXI_84/RAMaddrEN to XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X59Y45.CQ      Tcko                  0.100   XLXI_84/RAMaddrEN
                                                       XLXI_84/RAMaddrEN
    SLICE_X58Y50.CE      net (fanout=2)        0.202   XLXI_84/RAMaddrEN
    SLICE_X58Y50.CLK     Tckce       (-Th)     0.041   XLXN_213<2>
                                                       XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram4
    -------------------------------------------------  ---------------------------
    Total                                      0.261ns (0.059ns logic, 0.202ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXN_213<2>/CLK
  Logical resource: XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram5/CLK
  Location pin: SLICE_X58Y50.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXN_213<2>/CLK
  Logical resource: XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram5/CLK
  Location pin: SLICE_X58Y50.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 8.464ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.768ns (Tmpw)
  Physical resource: XLXN_213<2>/CLK
  Logical resource: XLXI_75/U0/xst_options.dist_mem_inst/gen_sp_ram.spram_inst/Mram_ram4/CLK
  Location pin: SLICE_X58Y50.CLK
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    6.371|    1.260|    2.761|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 19914 paths, 0 nets, and 3892 connections

Design statistics:
   Minimum period:   6.371ns{1}   (Maximum frequency: 156.961MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 05 21:43:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 633 MB



