{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 14 10:41:24 2020 " "Info: Processing started: Mon Sep 14 10:41:24 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Diviseur_frequence -c Diviseur_frequence --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Diviseur_frequence -c Diviseur_frequence --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clkin " "Info: Assuming node \"clkin\" is an undefined clock" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clkin" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clkin register cpt1\[0\] register cpt1\[31\] 181.85 MHz 5.499 ns Internal " "Info: Clock \"clkin\" has Internal fmax of 181.85 MHz between source register \"cpt1\[0\]\" and destination register \"cpt1\[31\]\" (period= 5.499 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.235 ns + Longest register register " "Info: + Longest register to register delay is 5.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cpt1\[0\] 1 REG LCFF_X3_Y2_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y2_N3; Fanout = 4; REG Node = 'cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { cpt1[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.148 ns) + CELL(0.596 ns) 1.744 ns Add0~1 2 COMB LCCOMB_X2_Y3_N0 2 " "Info: 2: + IC(1.148 ns) + CELL(0.596 ns) = 1.744 ns; Loc. = LCCOMB_X2_Y3_N0; Fanout = 2; COMB Node = 'Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.744 ns" { cpt1[0] Add0~1 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.830 ns Add0~3 3 COMB LCCOMB_X2_Y3_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.830 ns; Loc. = LCCOMB_X2_Y3_N2; Fanout = 2; COMB Node = 'Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~1 Add0~3 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.916 ns Add0~5 4 COMB LCCOMB_X2_Y3_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.916 ns; Loc. = LCCOMB_X2_Y3_N4; Fanout = 2; COMB Node = 'Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~3 Add0~5 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.002 ns Add0~7 5 COMB LCCOMB_X2_Y3_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.002 ns; Loc. = LCCOMB_X2_Y3_N6; Fanout = 2; COMB Node = 'Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~5 Add0~7 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.088 ns Add0~9 6 COMB LCCOMB_X2_Y3_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 2.088 ns; Loc. = LCCOMB_X2_Y3_N8; Fanout = 2; COMB Node = 'Add0~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~7 Add0~9 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.174 ns Add0~11 7 COMB LCCOMB_X2_Y3_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 2.174 ns; Loc. = LCCOMB_X2_Y3_N10; Fanout = 2; COMB Node = 'Add0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~9 Add0~11 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.260 ns Add0~13 8 COMB LCCOMB_X2_Y3_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 2.260 ns; Loc. = LCCOMB_X2_Y3_N12; Fanout = 2; COMB Node = 'Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~11 Add0~13 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 2.450 ns Add0~15 9 COMB LCCOMB_X2_Y3_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.190 ns) = 2.450 ns; Loc. = LCCOMB_X2_Y3_N14; Fanout = 2; COMB Node = 'Add0~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add0~13 Add0~15 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.536 ns Add0~17 10 COMB LCCOMB_X2_Y3_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 2.536 ns; Loc. = LCCOMB_X2_Y3_N16; Fanout = 2; COMB Node = 'Add0~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~15 Add0~17 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.622 ns Add0~19 11 COMB LCCOMB_X2_Y3_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 2.622 ns; Loc. = LCCOMB_X2_Y3_N18; Fanout = 2; COMB Node = 'Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~17 Add0~19 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.708 ns Add0~21 12 COMB LCCOMB_X2_Y3_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 2.708 ns; Loc. = LCCOMB_X2_Y3_N20; Fanout = 2; COMB Node = 'Add0~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~19 Add0~21 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.794 ns Add0~23 13 COMB LCCOMB_X2_Y3_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 2.794 ns; Loc. = LCCOMB_X2_Y3_N22; Fanout = 2; COMB Node = 'Add0~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~21 Add0~23 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.880 ns Add0~25 14 COMB LCCOMB_X2_Y3_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.086 ns) = 2.880 ns; Loc. = LCCOMB_X2_Y3_N24; Fanout = 2; COMB Node = 'Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~23 Add0~25 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.966 ns Add0~27 15 COMB LCCOMB_X2_Y3_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.086 ns) = 2.966 ns; Loc. = LCCOMB_X2_Y3_N26; Fanout = 2; COMB Node = 'Add0~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~25 Add0~27 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.052 ns Add0~29 16 COMB LCCOMB_X2_Y3_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.086 ns) = 3.052 ns; Loc. = LCCOMB_X2_Y3_N28; Fanout = 2; COMB Node = 'Add0~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~27 Add0~29 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.175 ns) 3.227 ns Add0~31 17 COMB LCCOMB_X2_Y3_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.175 ns) = 3.227 ns; Loc. = LCCOMB_X2_Y3_N30; Fanout = 2; COMB Node = 'Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.175 ns" { Add0~29 Add0~31 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.313 ns Add0~33 18 COMB LCCOMB_X2_Y2_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.086 ns) = 3.313 ns; Loc. = LCCOMB_X2_Y2_N0; Fanout = 2; COMB Node = 'Add0~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~31 Add0~33 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.399 ns Add0~35 19 COMB LCCOMB_X2_Y2_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.086 ns) = 3.399 ns; Loc. = LCCOMB_X2_Y2_N2; Fanout = 2; COMB Node = 'Add0~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~33 Add0~35 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.485 ns Add0~37 20 COMB LCCOMB_X2_Y2_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.086 ns) = 3.485 ns; Loc. = LCCOMB_X2_Y2_N4; Fanout = 2; COMB Node = 'Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~35 Add0~37 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.571 ns Add0~39 21 COMB LCCOMB_X2_Y2_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.086 ns) = 3.571 ns; Loc. = LCCOMB_X2_Y2_N6; Fanout = 2; COMB Node = 'Add0~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~37 Add0~39 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.657 ns Add0~41 22 COMB LCCOMB_X2_Y2_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.086 ns) = 3.657 ns; Loc. = LCCOMB_X2_Y2_N8; Fanout = 2; COMB Node = 'Add0~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~39 Add0~41 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.743 ns Add0~43 23 COMB LCCOMB_X2_Y2_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.086 ns) = 3.743 ns; Loc. = LCCOMB_X2_Y2_N10; Fanout = 2; COMB Node = 'Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~41 Add0~43 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 3.829 ns Add0~45 24 COMB LCCOMB_X2_Y2_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.086 ns) = 3.829 ns; Loc. = LCCOMB_X2_Y2_N12; Fanout = 2; COMB Node = 'Add0~45'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~43 Add0~45 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.190 ns) 4.019 ns Add0~47 25 COMB LCCOMB_X2_Y2_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.190 ns) = 4.019 ns; Loc. = LCCOMB_X2_Y2_N14; Fanout = 2; COMB Node = 'Add0~47'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.190 ns" { Add0~45 Add0~47 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.105 ns Add0~49 26 COMB LCCOMB_X2_Y2_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.086 ns) = 4.105 ns; Loc. = LCCOMB_X2_Y2_N16; Fanout = 2; COMB Node = 'Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~47 Add0~49 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.191 ns Add0~51 27 COMB LCCOMB_X2_Y2_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.086 ns) = 4.191 ns; Loc. = LCCOMB_X2_Y2_N18; Fanout = 2; COMB Node = 'Add0~51'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~49 Add0~51 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.277 ns Add0~53 28 COMB LCCOMB_X2_Y2_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.086 ns) = 4.277 ns; Loc. = LCCOMB_X2_Y2_N20; Fanout = 2; COMB Node = 'Add0~53'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~51 Add0~53 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.363 ns Add0~55 29 COMB LCCOMB_X2_Y2_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.086 ns) = 4.363 ns; Loc. = LCCOMB_X2_Y2_N22; Fanout = 2; COMB Node = 'Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~53 Add0~55 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.449 ns Add0~57 30 COMB LCCOMB_X2_Y2_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.086 ns) = 4.449 ns; Loc. = LCCOMB_X2_Y2_N24; Fanout = 2; COMB Node = 'Add0~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~55 Add0~57 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.535 ns Add0~59 31 COMB LCCOMB_X2_Y2_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.086 ns) = 4.535 ns; Loc. = LCCOMB_X2_Y2_N26; Fanout = 2; COMB Node = 'Add0~59'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~57 Add0~59 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.621 ns Add0~61 32 COMB LCCOMB_X2_Y2_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.086 ns) = 4.621 ns; Loc. = LCCOMB_X2_Y2_N28; Fanout = 1; COMB Node = 'Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { Add0~59 Add0~61 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.127 ns Add0~62 33 COMB LCCOMB_X2_Y2_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.506 ns) = 5.127 ns; Loc. = LCCOMB_X2_Y2_N30; Fanout = 1; COMB Node = 'Add0~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { Add0~61 Add0~62 } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.235 ns cpt1\[31\] 34 REG LCFF_X2_Y2_N31 2 " "Info: 34: + IC(0.000 ns) + CELL(0.108 ns) = 5.235 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 2; REG Node = 'cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Add0~62 cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.087 ns ( 78.07 % ) " "Info: Total cell delay = 4.087 ns ( 78.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.148 ns ( 21.93 % ) " "Info: Total interconnect delay = 1.148 ns ( 21.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { cpt1[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { cpt1[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} cpt1[31] {} } { 0.000ns 1.148ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin destination 2.732 ns + Shortest register " "Info: + Shortest clock path from clock \"clkin\" to destination register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.732 ns cpt1\[31\] 3 REG LCFF_X2_Y2_N31 2 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X2_Y2_N31; Fanout = 2; REG Node = 'cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.28 % ) " "Info: Total cell delay = 1.756 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.732 ns - Longest register " "Info: - Longest clock path from clock \"clkin\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.732 ns cpt1\[0\] 3 REG LCFF_X3_Y2_N3 4 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X3_Y2_N3; Fanout = 4; REG Node = 'cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clkin~clkctrl cpt1[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.28 % ) " "Info: Total cell delay = 1.756 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.235 ns" { cpt1[0] Add0~1 Add0~3 Add0~5 Add0~7 Add0~9 Add0~11 Add0~13 Add0~15 Add0~17 Add0~19 Add0~21 Add0~23 Add0~25 Add0~27 Add0~29 Add0~31 Add0~33 Add0~35 Add0~37 Add0~39 Add0~41 Add0~43 Add0~45 Add0~47 Add0~49 Add0~51 Add0~53 Add0~55 Add0~57 Add0~59 Add0~61 Add0~62 cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.235 ns" { cpt1[0] {} Add0~1 {} Add0~3 {} Add0~5 {} Add0~7 {} Add0~9 {} Add0~11 {} Add0~13 {} Add0~15 {} Add0~17 {} Add0~19 {} Add0~21 {} Add0~23 {} Add0~25 {} Add0~27 {} Add0~29 {} Add0~31 {} Add0~33 {} Add0~35 {} Add0~37 {} Add0~39 {} Add0~41 {} Add0~43 {} Add0~45 {} Add0~47 {} Add0~49 {} Add0~51 {} Add0~53 {} Add0~55 {} Add0~57 {} Add0~59 {} Add0~61 {} Add0~62 {} cpt1[31] {} } { 0.000ns 1.148ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.175ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.190ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[31] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} cpt1[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clkin clkout state\[0\] 7.865 ns register " "Info: tco from clock \"clkin\" to destination pin \"clkout\" through register \"state\[0\]\" is 7.865 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkin source 2.732 ns + Longest register " "Info: + Longest clock path from clock \"clkin\" to source register is 2.732 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns clkin 1 CLK PIN_H2 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_H2; Fanout = 1; CLK Node = 'clkin'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkin } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.233 ns clkin~clkctrl 2 COMB CLKCTRL_G2 33 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.233 ns; Loc. = CLKCTRL_G2; Fanout = 33; COMB Node = 'clkin~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clkin clkin~clkctrl } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.666 ns) 2.732 ns state\[0\] 3 REG LCFF_X3_Y2_N9 3 " "Info: 3: + IC(0.833 ns) + CELL(0.666 ns) = 2.732 ns; Loc. = LCFF_X3_Y2_N9; Fanout = 3; REG Node = 'state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.499 ns" { clkin~clkctrl state[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 64.28 % ) " "Info: Total cell delay = 1.756 ns ( 64.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.976 ns ( 35.72 % ) " "Info: Total interconnect delay = 0.976 ns ( 35.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.829 ns + Longest register pin " "Info: + Longest register to pin delay is 4.829 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[0\] 1 REG LCFF_X3_Y2_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y2_N9; Fanout = 3; REG Node = 'state\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.603 ns) + CELL(3.226 ns) 4.829 ns clkout 2 PIN PIN_B4 0 " "Info: 2: + IC(1.603 ns) + CELL(3.226 ns) = 4.829 ns; Loc. = PIN_B4; Fanout = 0; PIN Node = 'clkout'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.829 ns" { state[0] clkout } "NODE_NAME" } } { "Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/M2SME/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 66.80 % ) " "Info: Total cell delay = 3.226 ns ( 66.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.603 ns ( 33.20 % ) " "Info: Total interconnect delay = 1.603 ns ( 33.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.829 ns" { state[0] clkout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.829 ns" { state[0] {} clkout {} } { 0.000ns 1.603ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.732 ns" { clkin clkin~clkctrl state[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.732 ns" { clkin {} clkin~combout {} clkin~clkctrl {} state[0] {} } { 0.000ns 0.000ns 0.143ns 0.833ns } { 0.000ns 1.090ns 0.000ns 0.666ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.829 ns" { state[0] clkout } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.829 ns" { state[0] {} clkout {} } { 0.000ns 1.603ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 14 10:41:24 2020 " "Info: Processing ended: Mon Sep 14 10:41:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
