-- -------------------------------------------------------------
-- 
-- File Name: C:\QPSK\hdl_prj_zcu111\hdlsrc\hdlcoder_QPSKTxRx_RFSoC\QPSK_src_From_Stream_Bus1.vhd
-- Created: 2025-09-17 13:27:53
-- 
-- Generated by MATLAB 25.1, HDL Coder 25.1, and Simulink 25.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: QPSK_src_From_Stream_Bus1
-- Source Path: hdlcoder_QPSKTxRx_RFSoC/QPSK/To DMA/Stream Out Switch/From Stream Bus1
-- Hierarchy Level: 3
-- Model version: 9.4
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY QPSK_src_From_Stream_Bus1 IS
  PORT( bus_data                          :   IN    std_logic_vector(31 DOWNTO 0);  -- uint32
        bus_valid                         :   IN    std_logic;
        bus_last                          :   IN    std_logic;
        data                              :   OUT   std_logic_vector(31 DOWNTO 0);  -- uint32
        valid                             :   OUT   std_logic;
        last                              :   OUT   std_logic
        );
END QPSK_src_From_Stream_Bus1;


ARCHITECTURE rtl OF QPSK_src_From_Stream_Bus1 IS

  -- Signals
  SIGNAL data_tmp                         : unsigned(31 DOWNTO 0);  -- uint32

BEGIN
  data_tmp <= unsigned(bus_data);

  data <= std_logic_vector(data_tmp);

  valid <= bus_valid;

  last <= bus_last;

END rtl;

