{"vcs1":{"timestamp_begin":1768888712.758617067, "rt":6.93, "ut":6.69, "st":0.19}}
{"vcselab":{"timestamp_begin":1768888719.737741435, "rt":0.30, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1768888720.072980293, "rt":0.22, "ut":0.14, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1768888712.503213537}
{"VCS_COMP_START_TIME": 1768888712.503213537}
{"VCS_COMP_END_TIME": 1768888720.337270137}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 345048}}
{"vcselab": {"peak_mem": 173652}}
