<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>42265</Best-caseLatency>
            <Average-caseLatency>42265</Average-caseLatency>
            <Worst-caseLatency>42265</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.423 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.423 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.423 ms</Worst-caseRealTimeLatency>
            <Interval-min>42266</Interval-min>
            <Interval-max>42266</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_42_2>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>34048</Latency>
                <AbsoluteTimeLatency>340480</AbsoluteTimeLatency>
                <IterationLatency>133</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_42_2>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:42</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_42_2>
                    <Name>VITIS_LOOP_42_2</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:42</SourceLocation>
                </VITIS_LOOP_42_2>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>24</BRAM_18K>
            <DSP>24</DSP>
            <FF>18491</FF>
            <LUT>17633</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_start</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_done</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_idle</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_ready</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>A_address0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_ce0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>A_q0</name>
            <Object>A</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d0</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_address1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>14</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_ce1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_we1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>C_d1</name>
            <Object>C</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>ap_memory</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>24</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_45_3_fu_618</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_45_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>618</ID>
                    <BindInstances>icmp_ln45_fu_179_p2 add_ln45_fu_185_p2 add_ln47_fu_195_p2 add_ln49_fu_253_p2 add_ln49_1_fu_259_p2 xor_ln49_fu_281_p2 and_ln49_fu_287_p2 xor_ln49_1_fu_293_p2 select_ln49_fu_299_p3 select_ln49_1_fu_307_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_68_6_fu_630</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_68_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>630</ID>
                    <BindInstances>sparsemux_33_6_24_1_1_U96 mul_40s_42ns_81_1_1_U92 sub_ln73_fu_1947_p2 select_ln73_1_fu_1971_p3 sub_ln73_1_fu_1982_p2 select_ln73_3_fu_1988_p3 or_ln73_fu_2026_p2 xor_ln73_fu_2032_p2 and_ln73_fu_2038_p2 and_ln73_8_fu_2044_p2 xor_ln73_1_fu_2050_p2 and_ln73_1_fu_2056_p2 select_ln73_fu_2062_p3 or_ln73_1_fu_2070_p2 scale_64_fu_2076_p3 sparsemux_33_6_24_1_1_U97 mul_40s_42ns_81_1_1_U93 sub_ln73_2_fu_2084_p2 select_ln73_7_fu_2108_p3 sub_ln73_3_fu_2119_p2 select_ln73_8_fu_2125_p3 or_ln73_2_fu_2163_p2 xor_ln73_2_fu_2169_p2 and_ln73_2_fu_2175_p2 and_ln73_9_fu_2181_p2 xor_ln73_3_fu_2187_p2 and_ln73_3_fu_2193_p2 select_ln73_2_fu_2199_p3 or_ln73_3_fu_2207_p2 scale_65_fu_2213_p3 sparsemux_33_6_24_1_1_U98 mul_40s_42ns_81_1_1_U94 sub_ln73_4_fu_2221_p2 select_ln73_10_fu_2245_p3 sub_ln73_5_fu_2256_p2 select_ln73_11_fu_2262_p3 or_ln73_4_fu_2300_p2 xor_ln73_4_fu_2306_p2 and_ln73_4_fu_2312_p2 and_ln73_10_fu_2318_p2 xor_ln73_5_fu_2324_p2 and_ln73_5_fu_2330_p2 select_ln73_4_fu_2336_p3 or_ln73_5_fu_2344_p2 scale_66_fu_2350_p3 sparsemux_33_6_24_1_1_U99 mul_40s_42ns_81_1_1_U95 sub_ln73_6_fu_2358_p2 select_ln73_13_fu_2382_p3 sub_ln73_7_fu_2393_p2 select_ln73_14_fu_2399_p3 or_ln73_6_fu_2437_p2 xor_ln73_6_fu_2443_p2 and_ln73_6_fu_2449_p2 and_ln73_11_fu_2455_p2 xor_ln73_7_fu_2461_p2 and_ln73_7_fu_2467_p2 select_ln73_6_fu_2473_p3 or_ln73_7_fu_2481_p2 scale_67_fu_2487_p3 add_ln68_fu_1936_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_762</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_54_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>762</ID>
                    <BindInstances>sdiv_40ns_24s_40_44_1_U8 icmp_ln60_fu_1689_p2 icmp_ln60_1_fu_1695_p2 or_ln60_fu_1701_p2 xor_ln60_fu_1707_p2 and_ln60_fu_1713_p2 xor_ln60_1_fu_1719_p2 or_ln60_1_fu_1725_p2 and_ln60_1_fu_1731_p2 select_ln60_fu_1737_p3 or_ln60_2_fu_1745_p2 t_1_fu_1751_p3 sparsemux_33_6_24_1_1_U12 col_sum_64_fu_1839_p2 add_ln62_1_fu_1845_p2 icmp_ln62_fu_1851_p2 xor_ln62_fu_1906_p2 and_ln62_fu_1912_p2 xor_ln62_1_fu_1918_p2 and_ln62_1_fu_1924_p2 xor_ln62_2_fu_1930_p2 sdiv_40ns_24s_40_44_1_U9 icmp_ln60_2_fu_1999_p2 icmp_ln60_3_fu_2005_p2 or_ln60_3_fu_2011_p2 xor_ln60_2_fu_2017_p2 and_ln60_2_fu_2023_p2 xor_ln60_3_fu_2029_p2 or_ln60_4_fu_2035_p2 and_ln60_3_fu_2041_p2 select_ln60_2_fu_2047_p3 or_ln60_5_fu_2055_p2 t_3_fu_2061_p3 sparsemux_33_6_24_1_1_U13 col_sum_65_fu_2149_p2 add_ln62_2_fu_2155_p2 icmp_ln62_2_fu_2161_p2 xor_ln62_3_fu_2216_p2 and_ln62_2_fu_2222_p2 xor_ln62_4_fu_2228_p2 and_ln62_3_fu_2234_p2 xor_ln62_5_fu_2240_p2 sdiv_40ns_24s_40_44_1_U10 icmp_ln60_4_fu_2309_p2 icmp_ln60_5_fu_2315_p2 or_ln60_6_fu_2321_p2 xor_ln60_4_fu_2327_p2 and_ln60_4_fu_2333_p2 xor_ln60_5_fu_2339_p2 or_ln60_7_fu_2345_p2 and_ln60_5_fu_2351_p2 select_ln60_4_fu_2357_p3 or_ln60_8_fu_2365_p2 t_5_fu_2371_p3 sparsemux_33_6_24_1_1_U14 col_sum_66_fu_2459_p2 add_ln62_3_fu_2465_p2 icmp_ln62_3_fu_2471_p2 xor_ln62_6_fu_2526_p2 and_ln62_4_fu_2532_p2 xor_ln62_7_fu_2538_p2 and_ln62_5_fu_2544_p2 xor_ln62_8_fu_2550_p2 sdiv_40ns_24s_40_44_1_U11 icmp_ln60_6_fu_2619_p2 icmp_ln60_7_fu_2625_p2 or_ln60_9_fu_2631_p2 xor_ln60_6_fu_2637_p2 and_ln60_6_fu_2643_p2 xor_ln60_7_fu_2649_p2 or_ln60_10_fu_2655_p2 and_ln60_7_fu_2661_p2 select_ln60_6_fu_2667_p3 or_ln60_11_fu_2675_p2 t_7_fu_2681_p3 sparsemux_33_6_24_1_1_U15 col_sum_67_fu_2769_p2 add_ln62_4_fu_2775_p2 icmp_ln62_4_fu_2781_p2 xor_ln62_9_fu_2836_p2 and_ln62_6_fu_2842_p2 xor_ln62_10_fu_2848_p2 and_ln62_7_fu_2854_p2 xor_ln62_11_fu_2860_p2 add_ln54_fu_1582_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9_fu_844</InstName>
                    <ModuleName>top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>844</ID>
                    <BindInstances>icmp_ln78_fu_917_p2 add_ln78_1_fu_923_p2 add_ln78_fu_939_p2 select_ln79_fu_953_p3 select_ln78_fu_965_p3 sparsemux_33_6_24_1_1_U231 mul_24s_24s_48_1_1_U229 add_ln84_fu_1347_p2 xor_ln84_fu_1361_p2 and_ln84_fu_1367_p2 grp_fu_813_p2 grp_fu_827_p2 grp_fu_833_p2 select_ln84_fu_1381_p3 xor_ln84_1_fu_1389_p2 and_ln84_1_fu_1395_p2 select_ln84_1_fu_1401_p3 and_ln84_2_fu_1409_p2 xor_ln84_2_fu_1415_p2 or_ln84_fu_1421_p2 xor_ln84_3_fu_1427_p2 and_ln84_3_fu_1433_p2 and_ln84_4_fu_1439_p2 or_ln84_8_fu_1445_p2 xor_ln84_4_fu_1451_p2 and_ln84_5_fu_1457_p2 select_ln84_2_fu_1463_p3 or_ln84_1_fu_1471_p2 select_ln84_3_fu_1477_p3 sparsemux_33_6_24_1_1_U232 mul_24s_24s_48_1_1_U230 add_ln84_1_fu_1506_p2 xor_ln84_5_fu_1520_p2 and_ln84_6_fu_1526_p2 grp_fu_873_p2 grp_fu_887_p2 grp_fu_893_p2 select_ln84_4_fu_1540_p3 xor_ln84_6_fu_1548_p2 and_ln84_7_fu_1554_p2 select_ln84_5_fu_1560_p3 and_ln84_8_fu_1568_p2 xor_ln84_7_fu_1574_p2 or_ln84_2_fu_1580_p2 xor_ln84_8_fu_1586_p2 and_ln84_9_fu_1592_p2 and_ln84_10_fu_1598_p2 or_ln84_9_fu_1604_p2 xor_ln84_9_fu_1610_p2 and_ln84_11_fu_1616_p2 select_ln84_6_fu_1622_p3 or_ln84_3_fu_1630_p2 select_ln84_7_fu_1636_p3 sparsemux_33_6_24_1_1_U233 mul_24s_24s_48_1_1_U229 add_ln84_2_fu_1688_p2 xor_ln84_10_fu_1702_p2 and_ln84_12_fu_1708_p2 grp_fu_813_p2 grp_fu_827_p2 grp_fu_833_p2 select_ln84_8_fu_1722_p3 xor_ln84_11_fu_1730_p2 and_ln84_13_fu_1736_p2 select_ln84_9_fu_1742_p3 and_ln84_14_fu_1750_p2 xor_ln84_12_fu_1756_p2 or_ln84_4_fu_1762_p2 xor_ln84_13_fu_1768_p2 and_ln84_15_fu_1774_p2 and_ln84_16_fu_1780_p2 or_ln84_10_fu_1786_p2 xor_ln84_14_fu_1792_p2 and_ln84_17_fu_1798_p2 select_ln84_10_fu_1804_p3 or_ln84_5_fu_1812_p2 select_ln84_11_fu_1818_p3 sparsemux_33_6_24_1_1_U234 mul_24s_24s_48_1_1_U230 add_ln84_3_fu_1846_p2 xor_ln84_15_fu_1860_p2 and_ln84_18_fu_1866_p2 grp_fu_873_p2 grp_fu_887_p2 grp_fu_893_p2 select_ln84_12_fu_1880_p3 xor_ln84_16_fu_1888_p2 and_ln84_19_fu_1894_p2 select_ln84_13_fu_1900_p3 and_ln84_20_fu_1908_p2 xor_ln84_17_fu_1914_p2 or_ln84_6_fu_1920_p2 xor_ln84_18_fu_1926_p2 and_ln84_21_fu_1932_p2 and_ln84_22_fu_1938_p2 or_ln84_11_fu_1944_p2 xor_ln84_19_fu_1950_p2 and_ln84_23_fu_1956_p2 select_ln84_14_fu_1962_p3 or_ln84_7_fu_1970_p2 select_ln84_15_fu_1976_p3 add_ln79_fu_1305_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>row_buf_U row_buf_1_U row_buf_2_U row_buf_3_U icmp_ln42_fu_1250_p2 add_ln42_fu_1256_p2 add_ln52_fu_1543_p2 xor_ln52_fu_1569_p2 and_ln52_fu_1575_p2 xor_ln52_1_fu_1581_p2 select_ln52_fu_1587_p3 denom_1_fu_1595_p3 top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_45_3</Name>
            <Loops>
                <VITIS_LOOP_45_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>3.385</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>66</Best-caseLatency>
                    <Average-caseLatency>66</Average-caseLatency>
                    <Worst-caseLatency>66</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.660 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.660 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.660 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_45_3>
                        <Name>VITIS_LOOP_45_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>64</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>64</Latency>
                        <AbsoluteTimeLatency>0.640 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_45_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_45_3>
                            <Name>VITIS_LOOP_45_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:45</SourceLocation>
                        </VITIS_LOOP_45_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>40</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>214</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln45_fu_179_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_185_p2" SOURCE="top.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln47_fu_195_p2" SOURCE="top.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_253_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_259_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln49_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_fu_281_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln49_fu_287_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln49_1_fu_293_p2" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln49_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_fu_299_p3" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_45_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln49_1_fu_307_p3" SOURCE="top.cpp:49" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln49_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_54_4</Name>
            <Loops>
                <VITIS_LOOP_54_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.737</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>63</Best-caseLatency>
                    <Average-caseLatency>63</Average-caseLatency>
                    <Worst-caseLatency>63</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.630 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.630 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.630 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_54_4>
                        <Name>VITIS_LOOP_54_4</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>61</Latency>
                        <AbsoluteTimeLatency>0.610 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>47</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_54_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:59</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_54_4>
                            <Name>VITIS_LOOP_54_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:54</SourceLocation>
                        </VITIS_LOOP_54_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>14494</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>10</UTIL_FF>
                    <LUT>13942</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U8" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_fu_1689_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_1_fu_1695_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_fu_1701_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_fu_1707_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_fu_1713_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_1_fu_1719_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_1_fu_1725_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_1_fu_1731_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_1737_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_2_fu_1745_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_1_fu_1751_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U12" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_64_fu_1839_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_1_fu_1845_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_1851_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_fu_1906_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_fu_1912_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_1_fu_1918_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_1_fu_1924_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_2_fu_1930_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U9" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_2_fu_1999_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_3_fu_2005_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_3_fu_2011_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_2_fu_2017_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_2_fu_2023_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_3_fu_2029_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_4_fu_2035_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_3_fu_2041_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_2_fu_2047_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_5_fu_2055_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_3_fu_2061_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U13" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_65_fu_2149_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_2_fu_2155_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_2_fu_2161_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_3_fu_2216_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_2_fu_2222_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_4_fu_2228_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_3_fu_2234_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_5_fu_2240_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U10" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_4_fu_2309_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_5_fu_2315_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_6_fu_2321_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_4_fu_2327_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_4_fu_2333_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_5_fu_2339_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_7_fu_2345_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_5_fu_2351_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_4_fu_2357_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_8_fu_2365_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_5_fu_2371_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U14" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_66_fu_2459_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_3_fu_2465_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_3_fu_2471_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_6_fu_2526_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_4_fu_2532_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_7_fu_2538_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_5_fu_2544_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_8_fu_2550_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sdiv" DSP="0" ID="" IMPL="auto" LATENCY="43" LOOP="VITIS_LOOP_54_4" OPTYPE="sdiv" PRAGMA="" RTLNAME="sdiv_40ns_24s_40_44_1_U11" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="sdiv_ln60_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_6_fu_2619_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln60_7_fu_2625_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_9_fu_2631_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_6_fu_2637_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_6_fu_2643_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_7_fu_2649_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_10_fu_2655_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_7_fu_2661_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_6_fu_2667_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="or" PRAGMA="" RTLNAME="or_ln60_11_fu_2675_p2" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln60_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="select" PRAGMA="" RTLNAME="t_7_fu_2681_p3" SOURCE="top.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="t_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U15" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="col_sum_67_fu_2769_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="col_sum_67" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_4_fu_2775_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_4_fu_2781_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_9_fu_2836_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_6_fu_2842_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_10_fu_2848_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="and" PRAGMA="" RTLNAME="and_ln62_7_fu_2854_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln62_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln62_11_fu_2860_p2" SOURCE="top.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln62_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_54_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln54_fu_1582_p2" SOURCE="top.cpp:54" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln54" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_68_6</Name>
            <Loops>
                <VITIS_LOOP_68_6/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>5.323</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.180 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.180 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.180 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>17</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_68_6>
                        <Name>VITIS_LOOP_68_6</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_68_6>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:72</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_68_6>
                            <Name>VITIS_LOOP_68_6</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:68</SourceLocation>
                        </VITIS_LOOP_68_6>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>20</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>1952</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1240</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U96" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U92" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_fu_1947_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_1_fu_1971_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_1_fu_1982_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_3_fu_1988_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_fu_2026_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_fu_2032_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_fu_2038_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_8_fu_2044_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_1_fu_2050_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_1_fu_2056_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_fu_2062_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_1_fu_2070_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_64_fu_2076_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U97" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U93" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_2_fu_2084_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_7_fu_2108_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_3_fu_2119_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_8_fu_2125_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_2_fu_2163_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_2_fu_2169_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_2_fu_2175_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_9_fu_2181_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_3_fu_2187_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_3_fu_2193_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_2_fu_2199_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_3_fu_2207_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_65_fu_2213_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U98" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U94" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_4_fu_2221_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_10_fu_2245_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_5_fu_2256_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_11_fu_2262_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_4_fu_2300_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_4_fu_2306_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_4_fu_2312_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_10_fu_2318_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_5_fu_2324_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_5_fu_2330_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_4_fu_2336_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_5_fu_2344_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_66_fu_2350_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U99" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="5" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="mul" PRAGMA="" RTLNAME="mul_40s_42ns_81_1_1_U95" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln73_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_6_fu_2358_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_13_fu_2382_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln73_7_fu_2393_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln73_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_14_fu_2399_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_6_fu_2437_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_6_fu_2443_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_6_fu_2449_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_11_fu_2455_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln73_7_fu_2461_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="and" PRAGMA="" RTLNAME="and_ln73_7_fu_2467_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="select_ln73_6_fu_2473_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln73_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="or" PRAGMA="" RTLNAME="or_ln73_7_fu_2481_p2" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln73_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="select" PRAGMA="" RTLNAME="scale_67_fu_2487_p3" SOURCE="top.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="scale_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_68_6" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_1936_p2" SOURCE="top.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel_Pipeline_VITIS_LOOP_78_8_VITIS_LOOP_79_9</Name>
            <Loops>
                <VITIS_LOOP_78_8_VITIS_LOOP_79_9/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8195</Best-caseLatency>
                    <Average-caseLatency>8195</Average-caseLatency>
                    <Worst-caseLatency>8195</Worst-caseLatency>
                    <Best-caseRealTimeLatency>81.950 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>81.950 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>81.950 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8194</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_78_8_VITIS_LOOP_79_9>
                        <Name>VITIS_LOOP_78_8_VITIS_LOOP_79_9</Name>
                        <Slack>7.30</Slack>
                        <TripCount>4096</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>8193</Latency>
                        <AbsoluteTimeLatency>81.930 us</AbsoluteTimeLatency>
                        <PipelineII>2</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_78_8_VITIS_LOOP_79_9>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:83</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_78_8_VITIS_LOOP_79_9>
                            <Name>VITIS_LOOP_78_8_VITIS_LOOP_79_9</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Resource Limitation</ViolationType>
                            <SourceLocation>top.cpp:78</SourceLocation>
                        </VITIS_LOOP_78_8_VITIS_LOOP_79_9>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>312</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1164</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln78_fu_917_p2" SOURCE="top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_1_fu_923_p2" SOURCE="top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln78_fu_939_p2" SOURCE="top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln78" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln79_fu_953_p3" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln78_fu_965_p3" SOURCE="top.cpp:78" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U231" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U229" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_fu_1347_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_fu_1361_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_fu_1367_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_813_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_827_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_833_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_fu_1381_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_1_fu_1389_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_1_fu_1395_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_1_fu_1401_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_2_fu_1409_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_2_fu_1415_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_fu_1421_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_3_fu_1427_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_3_fu_1433_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_4_fu_1439_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_8_fu_1445_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_4_fu_1451_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_5_fu_1457_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_2_fu_1463_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_1_fu_1471_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_3_fu_1477_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U232" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U230" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_1_fu_1506_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_5_fu_1520_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_6_fu_1526_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_873_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_887_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_893_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_4_fu_1540_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_6_fu_1548_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_7_fu_1554_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_5_fu_1560_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_8_fu_1568_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_7_fu_1574_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_2_fu_1580_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_8_fu_1586_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_9_fu_1592_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_10_fu_1598_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_9_fu_1604_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_9_fu_1610_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_11_fu_1616_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_6_fu_1622_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_3_fu_1630_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_7_fu_1636_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U233" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U229" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_2_fu_1688_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_10_fu_1702_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_12_fu_1708_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_813_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_827_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_833_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_8_fu_1722_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_11_fu_1730_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_13_fu_1736_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_9_fu_1742_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_14_fu_1750_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_12_fu_1756_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_4_fu_1762_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_13_fu_1768_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_15_fu_1774_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_16_fu_1780_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_10_fu_1786_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_14_fu_1792_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_17_fu_1798_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_10_fu_1804_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_5_fu_1812_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_11_fu_1818_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sparsemux" DSP="0" ID="" IMPL="compactencoding_dontcare" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="sparsemux" PRAGMA="" RTLNAME="sparsemux_33_6_24_1_1_U234" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="tmp_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="2" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="mul" PRAGMA="" RTLNAME="mul_24s_24s_48_1_1_U230" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln84_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln84_3_fu_1846_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln84_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_15_fu_1860_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_18_fu_1866_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_873_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_887_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="seteq" PRAGMA="" RTLNAME="grp_fu_893_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln84_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_12_fu_1880_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_16_fu_1888_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_19_fu_1894_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_13_fu_1900_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_20_fu_1908_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_17_fu_1914_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_6_fu_1920_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_18_fu_1926_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_21_fu_1932_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_22_fu_1938_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_11_fu_1944_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln84_19_fu_1950_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln84_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="and" PRAGMA="" RTLNAME="and_ln84_23_fu_1956_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln84_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_14_fu_1962_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="or" PRAGMA="" RTLNAME="or_ln84_7_fu_1970_p2" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln84_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="select" PRAGMA="" RTLNAME="select_ln84_15_fu_1976_p3" SOURCE="top.cpp:84" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln84_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_78_8_VITIS_LOOP_79_9" OPTYPE="add" PRAGMA="" RTLNAME="add_ln79_fu_1305_p2" SOURCE="top.cpp:79" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln79" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <Loops>
                <VITIS_LOOP_42_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.277</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>42265</Best-caseLatency>
                    <Average-caseLatency>42265</Average-caseLatency>
                    <Worst-caseLatency>42265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.423 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.423 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.423 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>42266</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_42_2>
                        <Name>VITIS_LOOP_42_2</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>34048</Latency>
                        <AbsoluteTimeLatency>0.340 ms</AbsoluteTimeLatency>
                        <IterationLatency>133</IterationLatency>
                        <PipelineDepth>133</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_45_3_fu_618</Instance>
                            <Instance>grp_top_kernel_Pipeline_VITIS_LOOP_54_4_fu_762</Instance>
                        </InstanceList>
                    </VITIS_LOOP_42_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:42</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_42_2>
                            <Name>VITIS_LOOP_42_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:42</SourceLocation>
                        </VITIS_LOOP_42_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>24</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>5</UTIL_BRAM>
                    <DSP>24</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>6</UTIL_DSP>
                    <FF>18491</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>13</UTIL_FF>
                    <LUT>17633</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>24</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_U" SOURCE="top.cpp:22" STORAGESIZE="24 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_1_U" SOURCE="top.cpp:22" STORAGESIZE="24 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_2_U" SOURCE="top.cpp:22" STORAGESIZE="24 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="row_buf_3_U" SOURCE="top.cpp:22" STORAGESIZE="24 16 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="row_buf_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln42_fu_1250_p2" SOURCE="top.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln42_fu_1256_p2" SOURCE="top.cpp:42" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln42" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln52_fu_1543_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln52" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln52_fu_1569_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="and" PRAGMA="" RTLNAME="and_ln52_fu_1575_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln52_1_fu_1581_p2" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln52_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="select" PRAGMA="" RTLNAME="select_ln52_fu_1587_p3" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_42_2" OPTYPE="select" PRAGMA="" RTLNAME="denom_1_fu_1595_p3" SOURCE="top.cpp:52" STORAGESUBTYPE="" URAM="0" VARIABLE="denom_1" VISIBLE="false"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_U" SOURCE="" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1_U" SOURCE="" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2_U" SOURCE="" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="6" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="pragma" RTLNAME="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3_U" SOURCE="" STORAGESIZE="24 4096 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_t2p" URAM="0" VARIABLE="top_kernel_ap_fixed_64_ap_fixed_24_8_0_0_0_64_tmp_3" VISIBLE="true"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_export flow="impl"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="A_address0" name="A_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="A_ce0" name="A_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="A_q0" name="A_q0" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="port" interface="C_address0" name="C_address0" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce0" name="C_ce0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we0" name="C_we0" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d0" name="C_d0" usage="data" direction="out"/>
                <hwRef type="port" interface="C_address1" name="C_address1" usage="address" direction="out"/>
                <hwRef type="port" interface="C_ce1" name="C_ce1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_we1" name="C_we1" usage="control" direction="out"/>
                <hwRef type="port" interface="C_d1" name="C_d1" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_ctrl" type="ap_ctrl" busTypeName="acc_handshake" mode="slave">
            <portMaps>
                <portMap portMapName="ap_start">start</portMap>
                <portMap portMapName="ap_done">done</portMap>
                <portMap portMapName="ap_idle">idle</portMap>
                <portMap portMapName="ap_ready">ready</portMap>
            </portMaps>
            <ports>
                <port>ap_done</port>
                <port>ap_idle</port>
                <port>ap_ready</port>
                <port>ap_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="A_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="A_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="A_q0" type="data" busTypeName="data" protocol="ap_memory" mode="slave" dataWidth="24">
            <portMaps>
                <portMap portMapName="A_q0">DATA</portMap>
            </portMaps>
            <ports>
                <port>A_q0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="A"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d0" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d0">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d0</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_address1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="14">
            <portMaps>
                <portMap portMapName="C_address1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_address1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="C_d1" type="data" busTypeName="data" protocol="ap_memory" mode="master" dataWidth="24">
            <portMaps>
                <portMap portMapName="C_d1">DATA</portMap>
            </portMaps>
            <ports>
                <port>C_d1</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="ap_memory" register_option="0" argName="C"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="AP_MEMORY">
                <table>
                    <keys size="3">Port, Direction, Bitwidth</keys>
                    <column name="A_address0">out, 14</column>
                    <column name="A_q0">in, 24</column>
                    <column name="C_address0">out, 14</column>
                    <column name="C_address1">out, 14</column>
                    <column name="C_d0">out, 24</column>
                    <column name="C_d1">out, 24</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst">reset, ap_rst</column>
                    <column name="ap_ctrl">ap_ctrl_hs, ap_done ap_idle ap_ready ap_start</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                    <column name="C">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Usage</keys>
                    <column name="A">A_address0, port, offset</column>
                    <column name="A">A_ce0, port, </column>
                    <column name="A">A_q0, port, </column>
                    <column name="C">C_address0, port, offset</column>
                    <column name="C">C_ce0, port, </column>
                    <column name="C">C_we0, port, </column>
                    <column name="C">C_d0, port, </column>
                    <column name="C">C_address1, port, offset</column>
                    <column name="C">C_ce1, port, </column>
                    <column name="C">C_we1, port, </column>
                    <column name="C">C_d1, port, </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="inline" location="top.cpp:19" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="off"/>
        <Pragma type="array_partition" location="top.cpp:23" status="valid" parentFunction="top_kernel" variable="row_buf" isDirective="0" options="variable=row_buf cyclic factor=UF_NORM dim=1"/>
        <Pragma type="bind_storage" location="top.cpp:27" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp type=ram_t2p impl=bram"/>
        <Pragma type="array_partition" location="top.cpp:28" status="valid" parentFunction="top_kernel" variable="tmp" isDirective="0" options="variable=tmp cyclic factor=UF_NORM dim=2"/>
        <Pragma type="array_partition" location="top.cpp:32" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum complete dim=1"/>
        <Pragma type="array_partition" location="top.cpp:33" status="valid" parentFunction="top_kernel" variable="scale" isDirective="0" options="variable=scale complete dim=1"/>
        <Pragma type="pipeline" location="top.cpp:37" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:46" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:55" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="dependence" location="top.cpp:56" status="valid" parentFunction="top_kernel" variable="col_sum" isDirective="0" options="variable=col_sum inter false"/>
        <Pragma type="unroll" location="top.cpp:58" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:69" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:71" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
        <Pragma type="pipeline" location="top.cpp:80" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="top.cpp:82" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

