m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/19.1
Ecounter
Z0 w1606829558
Z1 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z2 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dC:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim
Z6 8C:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim/counter.vhd
Z7 FC:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim/counter.vhd
l0
L5
VBzXa?Kg@=TO>KCklM8fQV0
!s100 XaWhjoS;cbZEIQ^BU0fET0
Z8 OV;C;10.5b;63
32
Z9 !s110 1606903666
!i10b 1
Z10 !s108 1606903665.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim/counter.vhd|
Z12 !s107 C:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim/counter.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 7 counter 0 22 BzXa?Kg@=TO>KCklM8fQV0
l22
L18
VI`XWE1GOC5fgCkg6=Fk>K3
!s100 k76mPzlk@M<`7]YDL1GMb0
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ecounter_sim
Z15 w1606903288
R3
R4
R5
Z16 8C:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim/counter_sim.vhd
Z17 FC:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim/counter_sim.vhd
l0
L5
VZ>[>_O5;@1d@Mc=Pl]R?71
!s100 h2ccniJQTDX@hjbSbZW3W2
R8
32
R9
!i10b 1
Z18 !s108 1606903666.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim/counter_sim.vhd|
Z20 !s107 C:/Users/kitkat4/ws/cpu_no_tsukurikata/vhdl/counter_sim/counter_sim.vhd|
!i113 1
R13
R14
Asim
R3
R4
DEx4 work 11 counter_sim 0 22 Z>[>_O5;@1d@Mc=Pl]R?71
l25
L8
VA?;<]UCK7S>V0IQPojA]D2
!s100 Ll<j[Yj`?miUZf=kcK@7N3
R8
32
R9
!i10b 1
R18
R19
R20
!i113 1
R13
R14
