Java HotSpot(TM) 64-Bit Server VM warning: ignoring option MaxPermSize=1g; support was removed in 8.0
Picked up _JAVA_OPTIONS: -Xss8192k
[0m[[0minfo[0m] [0mLoading global plugins from /home/yaqiz/.sbt/0.13/plugins[0m
[0m[[0minfo[0m] [0mLoading project definition from /home/yaqiz/pir/project[0m
[0m[[0minfo[0m] [0mSet current project to default-675fdc (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mSet current project to apps (in build file:/home/yaqiz/pir/)[0m
[0m[[0minfo[0m] [0mRunning LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4 --out=/home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic --debug --mapping=true --load-pir=false --save-pir=false --net=asic --psim=true --psim-out=/home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic --run-psim=false --trace=true --ctrl=true --bp=false --stat=false --arch=MyDesign --row=16 --col=8 --argin=64 --tokenout=32 --fifo-depth=20 --vfifo=4[0m
[pir] args=[--load-pir=false, --run-psim=true, --trace=true, --net=p2p, --stat=true, --psim-timeout=100000000, --vfifo=4, --row=8, --col=8, --topo=mesh, --routing-algo=dor, --mapping=true, --splitting=true, --save-pir=true, --load-spade=false, --save-spade=false, --splitting-algo=alias_weighted_igraph, --ctrl=true, --bp=false, --snapint=10, --snapshot=false, --dot=true, --psim=true, --arch=MyDesign, --nn=false, --dag=true, --pattern=checkerboard, --argin=20, --argout=4, --tokenout=5, --fifo-depth=10, --vc=10, --routing-cost=H-hop, --out=/home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic, --debug, --mapping=true, --load-pir=false, --save-pir=false, --net=asic, --psim=true, --psim-out=/home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic, --run-psim=false, --trace=true, --ctrl=true, --bp=false, --stat=false, --arch=MyDesign, --row=16, --col=8, --argin=64, --tokenout=32, --fifo-depth=20, --vfifo=4]
[pir] Output directory set to [36m/home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic[0m
[pir] [33mcreating output directory: [36m/home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic[0m[0m
[pir] Finishing graph construction for LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4
[pir] Configuring spade MyDesign ...
New design elapsed time: 2410.317ms
[pir] Running 0-TestTraversal ...[pir] Finished 0-TestTraversal in 316.701318ms
[pir] Running 1-ControlPropogation ...[pir] Finished 1-ControlPropogation in 6.117937ms
[pir] Running 2-FringeElaboration ...[pir] Finished 2-FringeElaboration in 101.002608ms
[pir] Running 3-PIRIRDotCodegen ...[pir] Finished 3-PIRIRDotCodegen to [36mtop1.dot[0m in 367.627675ms
[pir] Running 4-DeadCodeElimination ...[pir] Finished 4-DeadCodeElimination in 405.44224ms
[pir] Running 5-ConstantExpressionEvaluation ...[pir] Finished 5-ConstantExpressionEvaluation in 236.255088ms
[pir] Running 6-ControlPropogation ...[pir] Finished 6-ControlPropogation in 2.179299ms
[pir] Running 7-IRCheck ...[pir] Finished 7-IRCheck in 195.092774ms
[pir] Running 8-PIRPrinter ...[pir] Finished 8-PIRPrinter to [36mIR1.txt[0m in 203.765589ms
[pir] Running 9-PIRIRDotCodegen ...[pir] Finished 9-PIRIRDotCodegen to [36mtop2.dot[0m in 159.2161ms
[pir] Running 10-UnrollingTransformer ...[pir] Finished 10-UnrollingTransformer in 64.951644ms
[pir] Running 11-PIRIRDotCodegen ...[pir] Finished 11-PIRIRDotCodegen to [36mtop3.dot[0m in 144.112479ms
[pir] Running 12-CUInsertion ...[pir] Finished 12-CUInsertion in 58.407157ms
[pir] Running 13-AccessPulling ...[pir] Finished 13-AccessPulling in 908.487288ms
[pir] Running 14-DeadCodeElimination ...[pir] Finished 14-DeadCodeElimination in 207.804655ms
[pir] Running 15-PIRIRDotCodegen ...[pir] Finished 15-PIRIRDotCodegen to [36mtop4.dot[0m in 128.605702ms
[pir] Running 16-SimpleIRDotCodegen ...[pir] Finished 16-SimpleIRDotCodegen to [36msimple1.dot[0m in 182.416479ms
[pir] Running 17-AccessLowering ...[pir] Finished 17-AccessLowering in 272.312311ms
[pir] Running 18-PIRIRDotCodegen ...[pir] Finished 18-PIRIRDotCodegen to [36mtop5.dot[0m in 475.8272ms
[pir] Running 19-BankedAccessMerging ...[pir] Finished 19-BankedAccessMerging in 503.525409ms
[pir] Running 20-PIRIRDotCodegen ...[pir] Finished 20-PIRIRDotCodegen to [36mtop6.dot[0m in 462.829795ms
[pir] Running 21-MemoryAnalyzer ...[pir] Finished 21-MemoryAnalyzer in 79.469314ms
[pir] Running 22-ControllerRuntimeAnalyzer ...[pir] Finished 22-ControllerRuntimeAnalyzer in 180.292057ms
[pir] Running 23-CUStatistics ...[pir] Finished 23-CUStatistics to [36mstat.json[0m in 200.479044ms
[pir] Running 24-IgraphPartioner ...[pir] Finished 24-IgraphPartioner in 118.319362ms
[pir] Running 25-PIRIRDotCodegen ...[pir] Finished 25-PIRIRDotCodegen to [36mtop7.dot[0m in 393.982823ms
[pir] Running 26-SimpleIRDotCodegen ...[pir] Finished 26-SimpleIRDotCodegen to [36msimple2.dot[0m in 157.033821ms
[pir] Running 27-ControllerDotCodegen ...[pir] Finished 27-ControllerDotCodegen to [36mcontroller1.dot[0m in 475.732574ms
[pir] Running 28-RouteThroughElimination ...[pir] Finished 28-RouteThroughElimination in 1497.859599ms
[pir] Running 29-DeadCodeElimination ...[pir] Finished 29-DeadCodeElimination in 811.656331ms
[pir] Running 30-ControllerDotCodegen ...[pir] Finished 30-ControllerDotCodegen to [36mcontroller2.dot[0m in 398.490269ms
[pir] Running 31-PIRIRDotCodegen ...[pir] Finished 31-PIRIRDotCodegen to [36mtop8.dot[0m in 403.839059ms
[pir] Running 32-SimpleIRDotCodegen ...[pir] Finished 32-SimpleIRDotCodegen to [36msimple3.dot[0m in 141.460334ms
[pir] Running 33-PIRPrinter ...[pir] Finished 33-PIRPrinter to [36mIR2.txt[0m in 400.571273ms
[pir] Running 34-IRCheck ...[pir] Finished 34-IRCheck in 9.085263ms
[pir] Running 35-ContextInsertion ...[pir] Finished 35-ContextInsertion in 81.96457ms
[pir] Running 36-PIRIRDotCodegen ...[pir] Finished 36-PIRIRDotCodegen to [36mtop9.dot[0m in 556.279546ms
[pir] Running 37-MemoryAnalyzer ...[pir] Finished 37-MemoryAnalyzer in 83.336459ms
[pir] Running 38-ControlAllocation ...[pir] Finished 38-ControlAllocation in 8211.592267ms
[pir] Running 39-ControlRegInsertion ...[pir] Finished 39-ControlRegInsertion in 218.625562ms
[pir] Running 40-MemoryAnalyzer ...[pir] Finished 40-MemoryAnalyzer in 216.758001ms
[pir] Running 41-PIRIRDotCodegen ...[pir] Finished 41-PIRIRDotCodegen to [36mtop10.dot[0m in 2949.346224ms
[pir] Running 42-ControlAllocation ...[pir] Finished 42-ControlAllocation in 1279.546457ms
[pir] Running 43-DeadCodeElimination ...[pir] Finished 43-DeadCodeElimination in 3645.138619ms
[pir] Running 44-PIRIRDotCodegen ...[pir] Finished 44-PIRIRDotCodegen to [36mtop11.dot[0m in 2547.342136ms
[pir] Running 45-ControlLowering ...[pir] Finished 45-ControlLowering in 415.992723ms
[pir] Running 46-PIRIRDotCodegen ...[pir] Finished 46-PIRIRDotCodegen to [36mtop12.dot[0m in 3776.916513ms
[pir] Running 47-IRCheck ...[pir] Finished 47-IRCheck in 184.902095ms
[pir] Running 48-ControllerPrinter ...[pir] Finished 48-ControllerPrinter to [36mcontroller.txt[0m in 739.243178ms
[pir] Running 49-CUStatistics ...[pir] Finished 49-CUStatistics to [36mstat.json[0m in 264.039576ms
[pir] Running 50-PlastisimTraceCodegen ...[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic/traces
[[33mcommand[0m] mkdir -p /home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic/trace_classes
[[33mtrace[0m] /home/yaqiz/pir/bin/run_trace /home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic /home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic
[[33mtrace[0m] log in /home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic/trace.log
[pir] Finished 50-PlastisimTraceCodegen to [36mgen_trace.scala[0m in 16206.166047ms
[pir] Running 51-PlastisimLinkAnalyzer ...[pir] Finished 51-PlastisimLinkAnalyzer in 7657.667265ms
[pir] Running 52-PlastisimDotCodegen ...[pir] Finished 52-PlastisimDotCodegen to [36mpsim.dot[0m in 4094.689579ms
[pir] Running 53-PlastisimCountCheck ...[pir] Finished 53-PlastisimCountCheck in 305.576316ms
[pir] Running 54-ControllerDotCodegen ...[pir] Finished 54-ControllerDotCodegen to [36mcontroller.dot[0m in 1642.159123ms
[pir] Running 55-PIRIRDotCodegen ...[pir] Finished 55-PIRIRDotCodegen to [36mtop.dot[0m in 3917.846478ms
[pir] Running 56-SimpleIRDotCodegen ...[pir] Finished 56-SimpleIRDotCodegen to [36msimple.dot[0m in 571.06684ms
[pir] Running 57-PIRPrinter ...[pir] Finished 57-PIRPrinter to [36mIR.txt[0m in 4662.624154ms
[pir] Running 58-CUPruning ...[pir] Finished 58-CUPruning in 124.527822ms
[pir] Running 59-CUPlacer ...[[32msuccess[0m] CUPlacer succeeded
[pir] Finished 59-CUPlacer in 4.018019ms
[pir] Running 60-PIRNetworkDotCodegen ...[pir] Finished 60-PIRNetworkDotCodegen to [36mcontrol.dot[0m in 0.566688ms
[pir] Running 61-PIRNetworkDotCodegen ...[pir] Finished 61-PIRNetworkDotCodegen to [36mscalar.dot[0m in 0.198636ms
[pir] Running 62-PIRNetworkDotCodegen ...[pir] Finished 62-PIRNetworkDotCodegen to [36mvector.dot[0m in 0.1977ms
[pir] Running 63-TerminalCSVCodegen ...[pir] Finished 63-TerminalCSVCodegen to [36mnode.csv[0m in 557.416799ms
[pir] Running 64-LinkCSVCodegen ...[pir] Finished 64-LinkCSVCodegen to [36mlink.csv[0m in 3847.289915ms
[pir] Running 65-PlastisimDotCodegen ...[pir] Finished 65-PlastisimDotCodegen to [36mpsim.dot[0m in 4100.411448ms
[pir] Running 67-PlastisimConfigCodegen ...[[33mcommand[0m] ln -f /home/yaqiz/plastisim/configs/mesh_generic.cfg /home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic/
[pir] To run simulation manually, use following command, or use --run-psim to launch simulation automatically
[pir] [33m/home/yaqiz/plastisim/plastisim -f /home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic/config.psim -c 100000000[0m
[pir] Finished 67-PlastisimConfigCodegen to [36mconfig.psim[0m in 3600.478965ms
[0m[[32msuccess[0m] [0mTotal time: 92 s, completed Jul 21, 2018 10:47:04 PM[0m
Changing to config directory: /home/yaqiz/pir/out/LogReg__iters_4_D_128_N_8192_ts_512_op_1_mp_4_asic
Added all names to the symbol table.
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 6
Set lat 1 from 0 to 7
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 1 to 0
Set lat 1 from 0 to 0
Set lat 1 from 1 to 0
Set lat 1 from 0 to 0
Set lat 1 from 1 to 0
Set lat 1 from 0 to 0
Set lat 1 from 1 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 2
Set lat 1 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 2
Set lat 1 from 0 to 8
Set lat 1 from 0 to 9
Set lat 1 from 0 to 3
Set lat 1 from 0 to 4
Set lat 1 from 0 to 5
Set lat 1 from 0 to 6
Set lat 1 from 0 to 7
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 1
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
Set lat 1 from 0 to 0
== Loading device model file '/home/yaqiz/plastisim/configs/DDR3_micron_64M_8B_x4_sg15.ini' == 
== Loading system model file '/home/yaqiz/plastisim/configs/system.ini' == 
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 2 =====
CH. 2 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 3 =====
CH. 3 TOTAL_STORAGE : 4096MB | 1 Ranks | 16 Devices per rank
Parsed definitions of all elements.
Total of 108 links:
  0: ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406
    
  1: SRAM132
    
  2: DramAddress270
    
  3: RetimingFIFO2640
    
  4: RetimingFIFO2422
    
  5: RetimingFIFO2387
    
  6: RetimingFIFO2158
    
  7: RetimingFIFO2123
    
  8: RetimingFIFO3358
    
  9: RetimingFIFO3262
    
  10: RetimingFIFO3166
    
  11: RetimingFIFO3070
    
  12: RetimingFIFO2535
    
  13: RetimingFIFO3623
    
  14: RetimingFIFO2500
    
  15: RetimingFIFO3533
    
  16: RetimingFIFO2605
    
  17: RetimingFIFO2784
    
  18: RetimingFIFO2753
    
  19: RetimingFIFO2722
    
  20: RetimingFIFO2930
    
  21: RetimingFIFO2899
    
  22: RetimingFIFO2868
    
  23: RetimingFIFO2837
    
  24: RetimingFIFO2806
    
  25: RetimingFIFO2775
    
  26: RetimingFIFO2744
    
  27: RetimingFIFO2713
    
  28: RetimingFIFO2815
    
  29: RetimingFIFO2846
    
  30: RetimingFIFO2877
    
  31: RetimingFIFO2908
    
  32: RetimingFIFO2939
    
  33: RetimingFIFO2955
    
  34: RetimingFIFO3523
    
  35: RetimingFIFO3613
    
  36: RetimingFIFO3703
    
  37: RetimingFIFO3793
    
  38: RetimingFIFO3035
    
  39: RetimingFIFO3131
    
  40: RetimingFIFO3227
    
  41: RetimingFIFO3323
    
  42: RetimingFIFO3713
    
  43: RetimingFIFO2570
    
  44: RetimingFIFO3803
    
  45: StreamOut157
    
  46: StreamOut1301
    
  47: StreamOut24
    
  48: StreamOut261
    
  49: RetimingFIFO3393_RetimingFIFO3416_RetimingFIFO3439_RetimingFIFO3462
    
  50: SRAM329
    
  51: SRAM106
    
  52: SRAM328
    
  53: SRAM105
    
  54: SRAM22
    
  55: SRAM21
    
  56: SRAM20
    
  57: SRAM19
    
  58: SRAM18
    
  59: SRAM17
    
  60: SRAM835
    
  61: SRAM834
    
  62: SRAM836
    
  63: SRAM837
    
  64: StreamOut158
    
  65: StreamOut1302
    
  66: StreamOut25
    
  67: StreamOut262
    
  68: DramAddress183
    
  69: RetimingFIFO2168_RetimingFIFO2226_RetimingFIFO2240_RetimingFIFO2269_RetimingFIFO2298_RetimingFIFO2197
    
  70: RetimingFIFO1924_RetimingFIFO1982_RetimingFIFO2011_RetimingFIFO2040_RetimingFIFO2069_RetimingFIFO1953
    
  71: ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040
    
  72: SRAM125
    
  73: SRAM124
    
  74: SRAM126
    
  75: SRAM127
    
  76: SRAM128
    
  77: SRAM129
    
  78: SRAM130
    
  79: SRAM131
    
  80: RetimingFIFO2650_RetimingFIFO2679
    
  81: RetimingFIFO2432_RetimingFIFO2461
    
  82: DramAddress35
    
  83: DramAddress1313
    
  84: StreamIn1304
    
  85: TokenOut1487
    
  86: TokenIn5688
    
  87: TokenIn5701
    
  88: TokenIn5793
    
  89: TokenIn5806
    
  90: TokenIn5943
    
  91: TokenIn5930
    
  92: TokenIn6080
    
  93: TokenIn6067
    
  94: TokenIn6217
    
  95: TokenIn6204
    
  96: TokenIn6354
    
  97: TokenIn6341
    
  98: StreamOut1303
    
  99: StreamIn159
    
  100: Reg661
    
  101: Reg357
    
  102: Reg660
    
  103: Reg355
    
  104: Reg359
    
  105: Reg662
    
  106: Reg361
    
  107: Reg663
    
Total of 79 nodes:
  0: CE8187
    [StreamOut25 *8 /1] [StreamOut24 *8 /1]  => [RetimingFIFO1924_RetimingFIFO1982_RetimingFIFO2011_RetimingFIFO2040_RetimingFIFO2069_RetimingFIFO1953] 
  1: CE8201
    [StreamOut158 *8 /1] [StreamOut157 *8 /1]  => [StreamIn159] 
  2: CE8429
    [StreamIn159 *1 /1]  => [RetimingFIFO2837] [RetimingFIFO2806] [RetimingFIFO2775] [RetimingFIFO2930] [RetimingFIFO2899] [RetimingFIFO2868] [RetimingFIFO2722] [RetimingFIFO2753] [RetimingFIFO2784] [RetimingFIFO2815] [RetimingFIFO2846] [RetimingFIFO2877] [RetimingFIFO2908] [RetimingFIFO2939] [RetimingFIFO2713] [RetimingFIFO2744] 
  3: CE9035
    [RetimingFIFO2713 *1 /1] [RetimingFIFO2722 *1 /1]  => [SRAM124] 
  4: CE9023
    [SRAM124 *1024 /1]  => [RetimingFIFO3523] 
  5: CE9059
    [RetimingFIFO2744 *1 /1] [RetimingFIFO2753 *1 /1]  => [SRAM125] 
  6: CE9047
    [SRAM125 *1024 /1]  => [RetimingFIFO3613] 
  7: CE9083
    [RetimingFIFO2775 *1 /1] [RetimingFIFO2784 *1 /1]  => [SRAM126] 
  8: CE9071
    [SRAM126 *1024 /1]  => [RetimingFIFO3703] 
  9: CE9107
    [RetimingFIFO2806 *1 /1] [RetimingFIFO2815 *1 /1]  => [SRAM127] 
  10: CE9095
    [SRAM127 *1024 /1]  => [RetimingFIFO3793] 
  11: CE9131
    [RetimingFIFO2837 *1 /1] [RetimingFIFO2846 *1 /1]  => [SRAM128] 
  12: CE9119
    [SRAM128 *1024 /1]  => [RetimingFIFO3035] 
  13: CE9155
    [RetimingFIFO2868 *1 /1] [RetimingFIFO2877 *1 /1]  => [SRAM129] 
  14: CE9143
    [SRAM129 *1024 /1]  => [RetimingFIFO3131] 
  15: CE9179
    [RetimingFIFO2899 *1 /1] [RetimingFIFO2908 *1 /1]  => [SRAM130] 
  16: CE9167
    [SRAM130 *1024 /1]  => [RetimingFIFO3227] 
  17: CE9203
    [RetimingFIFO2930 *1 /1] [RetimingFIFO2939 *1 /1]  => [SRAM131] 
  18: CE9191
    [SRAM131 *1024 /1]  => [RetimingFIFO3323] 
  19: CE8215
    [StreamOut262 *32 /1] [StreamOut261 *32 /1]  => [RetimingFIFO2955] 
  20: CE9225
    [RetimingFIFO2955 *1 /1]  => [SRAM132] 
  21: CE9215
    [SRAM132 *128 /1]  => [RetimingFIFO3393_RetimingFIFO3416_RetimingFIFO3439_RetimingFIFO3462] 
  22: CE8253
     => [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406] [DramAddress270] [DramAddress183] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040] [DramAddress35] [DramAddress1313] 
  23: CE8269
    [TokenOut1487 *1 /1]  => 
  24: CE8289
    [DramAddress35 *1 /1]  => [StreamOut25] [StreamOut24] 
  25: CE8317
    [DramAddress1313 *1 /1]  => [StreamOut1302] [StreamOut1301] 
  26: CE8383
    [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406 *32768 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *32768 /1] [DramAddress183 *32768 /1]  => [StreamOut158] [StreamOut157] 
  27: CE8475
    [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406 *64 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *64 /1] [DramAddress270 *64 /1]  => [StreamOut262] [StreamOut261] 
  28: CE8277
    [StreamIn1304 *1 /1]  => [TokenOut1487] 
  29: CE9013
    [RetimingFIFO2432_RetimingFIFO2461 *1 /1]  => [SRAM106] 
  30: CE9003
    [SRAM106 *8 /1]  => [RetimingFIFO2422] 
  31: CE9245
    [RetimingFIFO2650_RetimingFIFO2679 *1 /1]  => [SRAM328] 
  32: CE9235
    [SRAM328 *8 /1]  => [RetimingFIFO2387] 
  33: CE8335
    [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406 *512 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *512 /1] [RetimingFIFO2387 *1 /1] [RetimingFIFO2422 *1 /1]  => [RetimingFIFO2432_RetimingFIFO2461] 
  34: CE8989
    [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406 *512 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *512 /1] [RetimingFIFO2432_RetimingFIFO2461 *1 /1]  => [SRAM105] 
  35: CE8975
    [SRAM105 *8 /1]  => [RetimingFIFO2158] 
  36: CE9265
    [RetimingFIFO2650_RetimingFIFO2679 *1 /1]  => [SRAM329] 
  37: CE9255
    [SRAM329 *8 /1]  => [RetimingFIFO2640] 
  38: CE9285
    [RetimingFIFO3533 *1 /1]  => [SRAM834] 
  39: CE9275
    [SRAM834 *8 /1]  => [RetimingFIFO2500] 
  40: CE9305
    [RetimingFIFO3623 *1 /1]  => [SRAM835] 
  41: CE9295
    [SRAM835 *8 /1]  => [RetimingFIFO2535] 
  42: CE9325
    [RetimingFIFO3713 *1 /1]  => [SRAM836] 
  43: CE9315
    [SRAM836 *8 /1]  => [RetimingFIFO2570] 
  44: CE9345
    [RetimingFIFO3803 *1 /1]  => [SRAM837] 
  45: CE9335
    [SRAM837 *8 /1]  => [RetimingFIFO2605] 
  46: CE8359
    [RetimingFIFO2500 *1 /1] [RetimingFIFO2535 *1 /1] [RetimingFIFO2570 *1 /1] [RetimingFIFO2605 *1 /1] [RetimingFIFO2640 *1 /1]  => [RetimingFIFO2650_RetimingFIFO2679] 
  47: CE8231
    [StreamOut1302 *8 /1] [StreamOut1303 *1 /1] [StreamOut1301 *8 /1]  => [StreamIn1304] 
  48: CE8303
    [RetimingFIFO2123 *1 /1] [RetimingFIFO2158 *1 /1]  => [RetimingFIFO2168_RetimingFIFO2226_RetimingFIFO2240_RetimingFIFO2269_RetimingFIFO2298_RetimingFIFO2197] 
  49: CE8675
    [RetimingFIFO1924_RetimingFIFO1982_RetimingFIFO2011_RetimingFIFO2040_RetimingFIFO2069_RetimingFIFO1953 *1 /1]  => [TokenIn5688] 
  50: CE8693
    [TokenIn5688 *32 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *32 /1] [RetimingFIFO2168_RetimingFIFO2226_RetimingFIFO2240_RetimingFIFO2269_RetimingFIFO2298_RetimingFIFO2197 *1 /1]  => [TokenIn5701] [SRAM17] 
  51: CE8661
    [TokenIn5701 *8 /1] [SRAM17 *8 /1]  => [StreamOut1303] 
  52: CE8725
    [RetimingFIFO1924_RetimingFIFO1982_RetimingFIFO2011_RetimingFIFO2040_RetimingFIFO2069_RetimingFIFO1953 *1 /1]  => [TokenIn5793] 
  53: CE8743
    [TokenIn5793 *32 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *32 /1] [RetimingFIFO2168_RetimingFIFO2226_RetimingFIFO2240_RetimingFIFO2269_RetimingFIFO2298_RetimingFIFO2197 *1 /1]  => [TokenIn5806] [SRAM18] 
  54: CE8711
    [TokenIn5806 *8 /1] [SRAM18 *8 /1]  => [RetimingFIFO2123] 
  55: CE8787
    [RetimingFIFO1924_RetimingFIFO1982_RetimingFIFO2011_RetimingFIFO2040_RetimingFIFO2069_RetimingFIFO1953 *1 /1]  => [TokenIn5930] [SRAM19] 
  56: CE8767
    [TokenIn5930 *65536 /1] [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406 *65536 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *65536 /1] [SRAM19 *16384 /1]  => [TokenIn5943] [RetimingFIFO3070] 
  57: CE8801
    [TokenIn5943 *8 /1] [RetimingFIFO2168_RetimingFIFO2226_RetimingFIFO2240_RetimingFIFO2269_RetimingFIFO2298_RetimingFIFO2197 *1 /1]  => [SRAM19] 
  58: CE8841
    [RetimingFIFO1924_RetimingFIFO1982_RetimingFIFO2011_RetimingFIFO2040_RetimingFIFO2069_RetimingFIFO1953 *1 /1]  => [TokenIn6067] [SRAM20] 
  59: CE8821
    [TokenIn6067 *65536 /1] [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406 *65536 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *65536 /1] [SRAM20 *16384 /1]  => [TokenIn6080] [RetimingFIFO3166] 
  60: CE8855
    [TokenIn6080 *8 /1] [RetimingFIFO2168_RetimingFIFO2226_RetimingFIFO2240_RetimingFIFO2269_RetimingFIFO2298_RetimingFIFO2197 *1 /1]  => [SRAM20] 
  61: CE8895
    [RetimingFIFO1924_RetimingFIFO1982_RetimingFIFO2011_RetimingFIFO2040_RetimingFIFO2069_RetimingFIFO1953 *1 /1]  => [TokenIn6204] [SRAM21] 
  62: CE8875
    [TokenIn6204 *65536 /1] [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406 *65536 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *65536 /1] [SRAM21 *16384 /1]  => [TokenIn6217] [RetimingFIFO3262] 
  63: CE8909
    [TokenIn6217 *8 /1] [RetimingFIFO2168_RetimingFIFO2226_RetimingFIFO2240_RetimingFIFO2269_RetimingFIFO2298_RetimingFIFO2197 *1 /1]  => [SRAM21] 
  64: CE8949
    [RetimingFIFO1924_RetimingFIFO1982_RetimingFIFO2011_RetimingFIFO2040_RetimingFIFO2069_RetimingFIFO1953 *1 /1]  => [TokenIn6341] [SRAM22] 
  65: CE8929
    [TokenIn6341 *65536 /1] [ArgIn1894_ArgIn1826_ArgIn1860_ArgIn5882_ArgIn6019_ArgIn6156_ArgIn6293_ArgIn6406 *65536 /1] [ArgIn4617_ArgIn4848_ArgIn4947_ArgIn5644_ArgIn7744_ArgIn7796_ArgIn7857_ArgIn7918_ArgIn7979_ArgIn8040 *65536 /1] [SRAM22 *16384 /1]  => [TokenIn6354] [RetimingFIFO3358] 
  66: CE8963
    [TokenIn6354 *8 /1] [RetimingFIFO2168_RetimingFIFO2226_RetimingFIFO2240_RetimingFIFO2269_RetimingFIFO2298_RetimingFIFO2197 *1 /1]  => [SRAM22] 
  67: CE8493
    [RetimingFIFO3035 *1 /1] [RetimingFIFO3070 *1 /1]  => [Reg355] 
  68: CE8507
    [RetimingFIFO3131 *1 /1] [RetimingFIFO3166 *1 /1]  => [Reg357] 
  69: CE8521
    [RetimingFIFO3227 *1 /1] [RetimingFIFO3262 *1 /1]  => [Reg359] 
  70: CE8535
    [RetimingFIFO3323 *1 /1] [RetimingFIFO3358 *1 /1]  => [Reg361] 
  71: CE8549
    [Reg355 *1 /1] [RetimingFIFO3393_RetimingFIFO3416_RetimingFIFO3439_RetimingFIFO3462 *1 /1]  => [Reg660] 
  72: CE8563
    [Reg357 *1 /1] [RetimingFIFO3393_RetimingFIFO3416_RetimingFIFO3439_RetimingFIFO3462 *1 /1]  => [Reg661] 
  73: CE8577
    [Reg359 *1 /1] [RetimingFIFO3393_RetimingFIFO3416_RetimingFIFO3439_RetimingFIFO3462 *1 /1]  => [Reg662] 
  74: CE8591
    [Reg361 *1 /1] [RetimingFIFO3393_RetimingFIFO3416_RetimingFIFO3439_RetimingFIFO3462 *1 /1]  => [Reg663] 
  75: CE8605
    [Reg660 *8 /1] [RetimingFIFO3523 *1 /1]  => [RetimingFIFO3533] 
  76: CE8619
    [Reg661 *8 /1] [RetimingFIFO3613 *1 /1]  => [RetimingFIFO3623] 
  77: CE8633
    [Reg662 *8 /1] [RetimingFIFO3703 *1 /1]  => [RetimingFIFO3713] 
  78: CE8647
    [Reg663 *8 /1] [RetimingFIFO3793 *1 /1]  => [RetimingFIFO3803] 

DRAMSim2 Clock Frequency =800000000Hz, CPU Clock Frequency=1000000000Hz
10000...
20000...
30000...
40000...
50000...
60000...
70000...
80000...
90000...
100000...
110000...
120000...
130000...
140000...
150000...
160000...
170000...
180000...
190000...
200000...
210000...
220000...
230000...
240000...
250000...
260000...
270000...
280000...
290000...
300000...
310000...
320000...
330000...
340000...
Simulation complete at cycle: 343641
CE8187: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
	DRAM:   0.00 GB/s (  0.00 GB/s R,   0.00 GB/s W)
CE8201: Active:  76.3 Stalled:   0.0 Starved:   1.0 Total Active:   262144 Expected Active:   262144
	  262144   262144 
	DRAM:  48.82 GB/s ( 48.82 GB/s R,   0.00 GB/s W)
CE8429: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144 
CE9035: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144   262144 
CE9023: Active:  19.1 Stalled:  27.0 Starved:  53.9 Total Active:    65536 Expected Active:    65536
	   65536 
CE9059: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144   262144 
CE9047: Active:  19.1 Stalled:  27.0 Starved:  53.9 Total Active:    65536 Expected Active:    65536
	   65536 
CE9083: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144   262144 
CE9071: Active:  19.1 Stalled:  27.0 Starved:  53.9 Total Active:    65536 Expected Active:    65536
	   65536 
CE9107: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144   262144 
CE9095: Active:  19.1 Stalled:  27.0 Starved:  53.9 Total Active:    65536 Expected Active:    65536
	   65536 
CE9131: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144   262144 
CE9119: Active:  19.1 Stalled:  14.4 Starved:  66.6 Total Active:    65536 Expected Active:    65536
	   65536 
CE9155: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144   262144 
CE9143: Active:  19.1 Stalled:  14.4 Starved:  66.6 Total Active:    65536 Expected Active:    65536
	   65536 
CE9179: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144   262144 
CE9167: Active:  19.1 Stalled:  14.4 Starved:  66.6 Total Active:    65536 Expected Active:    65536
	   65536 
CE9203: Active:  76.3 Stalled:   0.0 Starved:  23.7 Total Active:   262144 Expected Active:   262144
	  262144   262144 
CE9191: Active:  19.1 Stalled:  14.4 Starved:  66.6 Total Active:    65536 Expected Active:    65536
	   65536 
CE8215: Active:   0.6 Stalled:  78.9 Starved:  32.6 Total Active:     2048 Expected Active:     2048
	    2048     2048 
	DRAM:   0.38 GB/s (  0.38 GB/s R,   0.00 GB/s W)
CE9225: Active:   0.6 Stalled:  80.5 Starved:  20.5 Total Active:     2048 Expected Active:     2048
	    2048 
CE9215: Active:   2.4 Stalled:  97.2 Starved:   0.4 Total Active:     8192 Expected Active:     8192
	    8192 
CE8253: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	
CE8269: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE8289: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE8317: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        1 Expected Active:        1
	       1 
CE8383: Active:   9.5 Stalled:  89.5 Starved:   1.0 Total Active:    32768 Expected Active:    32768
	   32768    32768    32768 
CE8475: Active:   0.0 Stalled:  48.8 Starved:  55.8 Total Active:       64 Expected Active:       64
	      64       64       64 
CE8277: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE9013: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:      512 Expected Active:      512
	     512 
CE9003: Active:   0.2 Stalled:   0.0 Starved:  99.8 Total Active:      520 Expected Active:      512
	     512 
CE9245: Active:  19.1 Stalled:   0.0 Starved:  80.9 Total Active:    65536 Expected Active:    65536
	   65536 
CE9235: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:      512 Expected Active:      512
	     512 
CE8335: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:      512 Expected Active:      512
	     512      512      512      513 
CE8989: Active:   0.1 Stalled:   0.0 Starved:  99.9 Total Active:      512 Expected Active:      512
	     512      512      512 
CE8975: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       32 Expected Active:       32
	      32 
CE9265: Active:  19.1 Stalled:   0.0 Starved:  80.9 Total Active:    65536 Expected Active:    65536
	   65536 
CE9255: Active:  19.1 Stalled:   0.0 Starved:  80.9 Total Active:    65544 Expected Active:    65536
	   65536 
CE9285: Active:  19.1 Stalled:  28.0 Starved:  53.2 Total Active:    65536 Expected Active:    65536
	   65536 
CE9275: Active:  19.1 Stalled:  32.7 Starved:  48.2 Total Active:    65536 Expected Active:    65536
	   65536 
CE9305: Active:  19.1 Stalled:  28.0 Starved:  53.2 Total Active:    65536 Expected Active:    65536
	   65536 
CE9295: Active:  19.1 Stalled:  32.7 Starved:  48.2 Total Active:    65536 Expected Active:    65536
	   65536 
CE9325: Active:  19.1 Stalled:  28.0 Starved:  53.2 Total Active:    65536 Expected Active:    65536
	   65536 
CE9315: Active:  19.1 Stalled:  32.7 Starved:  48.2 Total Active:    65536 Expected Active:    65536
	   65536 
CE9345: Active:  19.1 Stalled:  28.0 Starved:  53.2 Total Active:    65536 Expected Active:    65536
	   65536 
CE9335: Active:  19.1 Stalled:  32.7 Starved:  48.2 Total Active:    65536 Expected Active:    65536
	   65536 
CE8359: Active:  19.1 Stalled:   0.0 Starved:  80.9 Total Active:    65536 Expected Active:    65536
	   65536    65536    65536    65536    65537 
CE8231: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8        8 
	DRAM:   0.00 GB/s (  0.00 GB/s R,   0.00 GB/s W)
CE8303: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       32 Expected Active:       32
	      33       32 
CE8675: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8693: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       32 Expected Active:       32
	      32       32       32 
CE8661: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8        8 
CE8725: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8743: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       32 Expected Active:       32
	      32       32       32 
CE8711: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       40 Expected Active:       32
	      32       32 
CE8787: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8767: Active:  19.1 Stalled:  79.6 Starved:   1.3 Total Active:    65536 Expected Active:    65536
	   65536    65536    65536    81920 
CE8801: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       32 Expected Active:       32
	      32       32 
CE8841: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8821: Active:  19.1 Stalled:  79.6 Starved:   1.3 Total Active:    65536 Expected Active:    65536
	   65536    65536    65536    81920 
CE8855: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       32 Expected Active:       32
	      32       32 
CE8895: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8875: Active:  19.1 Stalled:  79.6 Starved:   1.3 Total Active:    65536 Expected Active:    65536
	   65536    65536    65536    81920 
CE8909: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       32 Expected Active:       32
	      32       32 
CE8949: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:        8 Expected Active:        8
	       8 
CE8929: Active:  19.1 Stalled:  79.6 Starved:   1.3 Total Active:    65536 Expected Active:    65536
	   65536    65536    65536    81920 
CE8963: Active:   0.0 Stalled:   0.0 Starved: 100.0 Total Active:       32 Expected Active:       32
	      32       32 
CE8493: Active:  19.1 Stalled:  15.3 Starved:  65.9 Total Active:    65536 Expected Active:    65536
	   65536    65536 
CE8507: Active:  19.1 Stalled:  15.3 Starved:  65.9 Total Active:    65536 Expected Active:    65536
	   65536    65536 
CE8521: Active:  19.1 Stalled:  15.3 Starved:  65.9 Total Active:    65536 Expected Active:    65536
	   65536    65536 
CE8535: Active:  19.1 Stalled:  15.3 Starved:  65.9 Total Active:    65536 Expected Active:    65536
	   65536    65536 
CE8549: Active:   2.4 Stalled:  33.5 Starved:  66.6 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8563: Active:   2.4 Stalled:  33.5 Starved:  66.6 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8577: Active:   2.4 Stalled:  33.5 Starved:  66.6 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8591: Active:   2.4 Stalled:  33.5 Starved:  66.6 Total Active:     8192 Expected Active:     8192
	    8192     8192 
CE8605: Active:  19.1 Stalled:  27.3 Starved:  53.7 Total Active:    65536 Expected Active:    65536
	   65536    65536 
CE8619: Active:  19.1 Stalled:  27.3 Starved:  53.7 Total Active:    65536 Expected Active:    65536
	   65536    65536 
CE8633: Active:  19.1 Stalled:  27.3 Starved:  53.7 Total Active:    65536 Expected Active:    65536
	   65536    65536 
CE8647: Active:  19.1 Stalled:  27.3 Starved:  53.7 Total Active:    65536 Expected Active:    65536
	   65536    65536 
Total DRAM:	  49.21 GB/s ( 49.20 GB/s R,   0.00 GB/s W)
-------------PASS (DONE)------------
